|LVDS_echo_FPGA1_qsys
clk_clk => clk_clk.IN8
lvds_echo_fpga1_component_0_conduit_end_rst_n_out <= FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0.RST_N_out
lvds_echo_fpga1_component_0_conduit_end_led[0] <= FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0.led
lvds_echo_fpga1_component_0_conduit_end_led[1] <= FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0.led
lvds_echo_fpga1_component_0_conduit_end_led[2] <= FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0.led
lvds_echo_fpga1_component_0_conduit_end_led[3] <= FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0.led
lvds_echo_fpga1_component_0_conduit_end_led[4] <= FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0.led
lvds_echo_fpga1_component_0_conduit_end_led[5] <= FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0.led
lvds_echo_fpga1_component_0_conduit_end_led[6] <= FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0.led
lvds_echo_fpga1_component_0_conduit_end_led[7] <= FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0.led
lvds_echo_fpga1_component_0_conduit_end_rx_align_done_fpga1 <= FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0.rx_align_done_fpga1
lvds_echo_fpga1_component_0_conduit_end_rx_inclock_fpga1 => lvds_echo_fpga1_component_0_conduit_end_rx_inclock_fpga1.IN1
lvds_echo_fpga1_component_0_conduit_end_tx_align_done_fpga1 => lvds_echo_fpga1_component_0_conduit_end_tx_align_done_fpga1.IN1
lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[0] <= FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0.tx_out_fpga1
lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[1] <= FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0.tx_out_fpga1
lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1[0] => lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1[0].IN1
lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1[1] => lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1[1].IN1
lvds_echo_fpga1_component_0_conduit_end_tx_outclock_fpga1 <= FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0.tx_outclock_fpga1
reset_reset_n => _.IN1


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0
CLK => CLK.IN2
RST_N => RST_N.IN3
RST_N_out <= RST_N.DB_MAX_OUTPUT_PORT_TYPE
tx_out_fpga1[0] <= LVDS_fpga:fpga1.tx_out
tx_out_fpga1[1] <= LVDS_fpga:fpga1.tx_out
tx_outclock_fpga1 <= LVDS_fpga:fpga1.tx_outclock
tx_align_done_fpga1 => tx_align_done_fpga1.IN1
rx_in_fpga1[0] => rx_in_fpga1[0].IN1
rx_in_fpga1[1] => rx_in_fpga1[1].IN1
rx_inclock_fpga1 => rx_inclock_fpga1.IN1
rx_align_done_fpga1 <= LVDS_fpga:fpga1.rx_align_done
led[0] <= LVDS_fpga:fpga1.led_out
led[1] <= LVDS_fpga:fpga1.led_out
led[2] <= LVDS_fpga:fpga1.led_out
led[3] <= LVDS_fpga:fpga1.led_out
led[4] <= LVDS_fpga:fpga1.led_out
led[5] <= LVDS_fpga:fpga1.led_out
led[6] <= LVDS_fpga:fpga1.led_out
led[7] <= LVDS_fpga:fpga1.led_out
address[0] => Equal0.IN5
address[0] => Equal1.IN5
address[0] => Equal2.IN5
address[1] => Equal0.IN4
address[1] => Equal1.IN4
address[1] => Equal2.IN4
address[2] => Equal0.IN3
address[2] => Equal1.IN3
address[2] => Equal2.IN3
read => EN_getFlit_get.DATAB
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
write => EN_putFlit_put.DATAB
writedata[0] => putFlit_put[0].IN1
writedata[1] => putFlit_put[1].IN1
writedata[2] => putFlit_put[2].IN1
writedata[3] => putFlit_put[3].IN1
writedata[4] => putFlit_put[4].IN1
writedata[5] => putFlit_put[5].IN1
writedata[6] => putFlit_put[6].IN1
writedata[7] => putFlit_put[7].IN1
writedata[8] => putFlit_put[8].IN1
writedata[9] => putFlit_put[9].IN1
writedata[10] => putFlit_put[10].IN1
writedata[11] => putFlit_put[11].IN1
writedata[12] => putFlit_put[12].IN1
writedata[13] => putFlit_put[13].IN1
writedata[14] => putFlit_put[14].IN1
writedata[15] => putFlit_put[15].IN1
writedata[16] => putFlit_put[16].IN1
writedata[17] => putFlit_put[17].IN1
writedata[18] => putFlit_put[18].IN1
writedata[19] => putFlit_put[19].IN1
writedata[20] => putFlit_put[20].IN1
writedata[21] => putFlit_put[21].IN1
writedata[22] => putFlit_put[22].IN1
writedata[23] => putFlit_put[23].IN1
writedata[24] => putFlit_put[24].IN1
writedata[25] => putFlit_put[25].IN1
writedata[26] => putFlit_put[26].IN1
writedata[27] => putFlit_put[27].IN1
writedata[28] => putFlit_put[28].IN1
writedata[29] => putFlit_put[29].IN1
writedata[30] => putFlit_put[30].IN1
writedata[31] => putFlit_put[31].IN1
irq <= mkTop_fpga1:T1.RDY_getFlit0_get


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1
CLK_clkinX4 => CLK_clkinX4.IN1
RST_N_rstinX4 => RST_N_rstinX4.IN1
CLK => CLK.IN7
RST_N => RST_N.IN7
putFlit0_put[0] => flitsr_port_in_0_f$D_IN[0].IN1
putFlit0_put[1] => flitsr_port_in_0_f$D_IN[1].IN1
putFlit0_put[2] => flitsr_port_in_0_f$D_IN[2].IN1
putFlit0_put[3] => flitsr_port_in_0_f$D_IN[3].IN1
putFlit0_put[4] => flitsr_port_in_0_f$D_IN[4].IN1
putFlit0_put[5] => flitsr_port_in_0_f$D_IN[5].IN1
putFlit0_put[6] => flitsr_port_in_0_f$D_IN[6].IN1
putFlit0_put[7] => flitsr_port_in_0_f$D_IN[7].IN1
putFlit0_put[8] => flitsr_port_in_0_f$D_IN[8].IN1
putFlit0_put[9] => flitsr_port_in_0_f$D_IN[9].IN1
putFlit0_put[10] => flitsr_port_in_0_f$D_IN[10].IN1
putFlit0_put[11] => flitsr_port_in_0_f$D_IN[11].IN1
putFlit0_put[12] => flitsr_port_in_0_f$D_IN[12].IN1
putFlit0_put[13] => flitsr_port_in_0_f$D_IN[13].IN1
putFlit0_put[14] => flitsr_port_in_0_f$D_IN[14].IN1
putFlit0_put[15] => flitsr_port_in_0_f$D_IN[15].IN1
putFlit0_put[16] => flitsr_port_in_0_f$D_IN[16].IN1
putFlit0_put[17] => flitsr_port_in_0_f$D_IN[17].IN1
putFlit0_put[18] => flitsr_port_in_0_f$D_IN[18].IN1
putFlit0_put[19] => flitsr_port_in_0_f$D_IN[19].IN1
putFlit0_put[20] => flitsr_port_in_0_f$D_IN[20].IN1
putFlit0_put[21] => flitsr_port_in_0_f$D_IN[21].IN1
putFlit0_put[22] => flitsr_port_in_0_f$D_IN[22].IN1
putFlit0_put[23] => flitsr_port_in_0_f$D_IN[23].IN1
putFlit0_put[24] => flitsr_port_in_0_f$D_IN[24].IN1
putFlit0_put[25] => flitsr_port_in_0_f$D_IN[25].IN1
putFlit0_put[26] => flitsr_port_in_0_f$D_IN[26].IN1
putFlit0_put[27] => flitsr_port_in_0_f$D_IN[27].IN1
putFlit0_put[28] => flitsr_port_in_0_f$D_IN[28].IN1
putFlit0_put[29] => flitsr_port_in_0_f$D_IN[29].IN1
putFlit0_put[30] => flitsr_port_in_0_f$D_IN[30].IN1
putFlit0_put[31] => flitsr_port_in_0_f$D_IN[31].IN1
EN_putFlit0_put => flitsr_port_in_0_f$ENQ.IN1
RDY_putFlit0_put <= SizedFIFO:flitsr_port_in_0_f.FULL_N
EN_getFlit0_get => flitsr_port_out_0_f$DEQ.IN1
getFlit0_get[0] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[1] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[2] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[3] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[4] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[5] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[6] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[7] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[8] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[9] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[10] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[11] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[12] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[13] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[14] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[15] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[16] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[17] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[18] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[19] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[20] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[21] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[22] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[23] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[24] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[25] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[26] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[27] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[28] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[29] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[30] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
getFlit0_get[31] <= SizedFIFO:flitsr_port_out_0_f.D_OUT
RDY_getFlit0_get <= SizedFIFO:flitsr_port_out_0_f.EMPTY_N
EN_deq_serial4_get => xfpga4$EN_deq_serial_get.IN1
deq_serial4_get[0] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[1] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[2] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[3] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[4] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[5] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[6] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[7] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[8] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[9] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[10] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[11] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[12] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[13] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[14] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[15] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[16] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[17] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[18] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[19] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[20] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[21] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[22] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[23] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[24] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[25] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[26] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[27] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[28] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[29] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[30] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
deq_serial4_get[31] <= mkInterFPGA_LVDS:xfpga4.deq_serial_get
RDY_deq_serial4_get <= mkInterFPGA_LVDS:xfpga4.RDY_deq_serial_get
enq_serial4_put[0] => xfpga4$enq_serial_put[0].IN1
enq_serial4_put[1] => xfpga4$enq_serial_put[1].IN1
enq_serial4_put[2] => xfpga4$enq_serial_put[2].IN1
enq_serial4_put[3] => xfpga4$enq_serial_put[3].IN1
enq_serial4_put[4] => xfpga4$enq_serial_put[4].IN1
enq_serial4_put[5] => xfpga4$enq_serial_put[5].IN1
enq_serial4_put[6] => xfpga4$enq_serial_put[6].IN1
enq_serial4_put[7] => xfpga4$enq_serial_put[7].IN1
enq_serial4_put[8] => xfpga4$enq_serial_put[8].IN1
enq_serial4_put[9] => xfpga4$enq_serial_put[9].IN1
enq_serial4_put[10] => xfpga4$enq_serial_put[10].IN1
enq_serial4_put[11] => xfpga4$enq_serial_put[11].IN1
enq_serial4_put[12] => xfpga4$enq_serial_put[12].IN1
enq_serial4_put[13] => xfpga4$enq_serial_put[13].IN1
enq_serial4_put[14] => xfpga4$enq_serial_put[14].IN1
enq_serial4_put[15] => xfpga4$enq_serial_put[15].IN1
enq_serial4_put[16] => xfpga4$enq_serial_put[16].IN1
enq_serial4_put[17] => xfpga4$enq_serial_put[17].IN1
enq_serial4_put[18] => xfpga4$enq_serial_put[18].IN1
enq_serial4_put[19] => xfpga4$enq_serial_put[19].IN1
enq_serial4_put[20] => xfpga4$enq_serial_put[20].IN1
enq_serial4_put[21] => xfpga4$enq_serial_put[21].IN1
enq_serial4_put[22] => xfpga4$enq_serial_put[22].IN1
enq_serial4_put[23] => xfpga4$enq_serial_put[23].IN1
enq_serial4_put[24] => xfpga4$enq_serial_put[24].IN1
enq_serial4_put[25] => xfpga4$enq_serial_put[25].IN1
enq_serial4_put[26] => xfpga4$enq_serial_put[26].IN1
enq_serial4_put[27] => xfpga4$enq_serial_put[27].IN1
enq_serial4_put[28] => xfpga4$enq_serial_put[28].IN1
enq_serial4_put[29] => xfpga4$enq_serial_put[29].IN1
enq_serial4_put[30] => xfpga4$enq_serial_put[30].IN1
enq_serial4_put[31] => xfpga4$enq_serial_put[31].IN1
EN_enq_serial4_put => xfpga4$EN_enq_serial_put.IN1
RDY_enq_serial4_put <= mkInterFPGA_LVDS:xfpga4.RDY_enq_serial_put


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_in_0_f
CLK => arr.we_a.CLK
CLK => arr.waddr_a[5].CLK
CLK => arr.waddr_a[4].CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[31].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => D_OUT[0]~reg0.CLK
CLK => D_OUT[1]~reg0.CLK
CLK => D_OUT[2]~reg0.CLK
CLK => D_OUT[3]~reg0.CLK
CLK => D_OUT[4]~reg0.CLK
CLK => D_OUT[5]~reg0.CLK
CLK => D_OUT[6]~reg0.CLK
CLK => D_OUT[7]~reg0.CLK
CLK => D_OUT[8]~reg0.CLK
CLK => D_OUT[9]~reg0.CLK
CLK => D_OUT[10]~reg0.CLK
CLK => D_OUT[11]~reg0.CLK
CLK => D_OUT[12]~reg0.CLK
CLK => D_OUT[13]~reg0.CLK
CLK => D_OUT[14]~reg0.CLK
CLK => D_OUT[15]~reg0.CLK
CLK => D_OUT[16]~reg0.CLK
CLK => D_OUT[17]~reg0.CLK
CLK => D_OUT[18]~reg0.CLK
CLK => D_OUT[19]~reg0.CLK
CLK => D_OUT[20]~reg0.CLK
CLK => D_OUT[21]~reg0.CLK
CLK => D_OUT[22]~reg0.CLK
CLK => D_OUT[23]~reg0.CLK
CLK => D_OUT[24]~reg0.CLK
CLK => D_OUT[25]~reg0.CLK
CLK => D_OUT[26]~reg0.CLK
CLK => D_OUT[27]~reg0.CLK
CLK => D_OUT[28]~reg0.CLK
CLK => D_OUT[29]~reg0.CLK
CLK => D_OUT[30]~reg0.CLK
CLK => D_OUT[31]~reg0.CLK
CLK => hasodata.CLK
CLK => not_ring_full.CLK
CLK => ring_empty.CLK
CLK => tail[0].CLK
CLK => tail[1].CLK
CLK => tail[2].CLK
CLK => tail[3].CLK
CLK => tail[4].CLK
CLK => tail[5].CLK
CLK => head[0].CLK
CLK => head[1].CLK
CLK => head[2].CLK
CLK => head[3].CLK
CLK => head[4].CLK
CLK => head[5].CLK
CLK => arr.CLK0
RST => head.OUTPUTSELECT
RST => head.OUTPUTSELECT
RST => head.OUTPUTSELECT
RST => head.OUTPUTSELECT
RST => head.OUTPUTSELECT
RST => head.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => ring_empty.OUTPUTSELECT
RST => not_ring_full.OUTPUTSELECT
RST => hasodata.OUTPUTSELECT
D_IN[0] => Selector46.IN3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => Selector45.IN3
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => Selector44.IN3
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => Selector43.IN3
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => Selector42.IN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => Selector41.IN3
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => Selector40.IN3
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => Selector39.IN3
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => Selector38.IN3
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => Selector37.IN3
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => Selector36.IN3
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => Selector35.IN3
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => Selector34.IN3
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => Selector33.IN3
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => Selector32.IN3
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => Selector31.IN3
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => Selector30.IN3
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => Selector29.IN3
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => Selector28.IN3
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => Selector27.IN3
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => Selector26.IN3
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => Selector25.IN3
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => Selector24.IN3
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => Selector23.IN3
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => Selector22.IN3
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => Selector21.IN3
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => Selector20.IN3
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => Selector19.IN3
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => Selector18.IN3
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => Selector17.IN3
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => Selector16.IN3
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
D_IN[31] => Selector15.IN3
D_IN[31] => arr.data_a[31].DATAIN
D_IN[31] => arr.DATAIN31
ENQ => Decoder0.IN1
ENQ => always2.IN0
FULL_N <= not_ring_full.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= D_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= D_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= D_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= D_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= D_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= D_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= D_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= D_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= D_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= D_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= D_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= D_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= D_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= D_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= D_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= D_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= D_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= D_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= D_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= D_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= D_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= D_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= D_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= D_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= D_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= D_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= D_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= D_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= D_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= D_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= D_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= D_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DEQ => Decoder0.IN2
DEQ => always2.IN1
DEQ => always2.IN1
EMPTY_N <= hasodata.DB_MAX_OUTPUT_PORT_TYPE
CLR => Decoder0.IN0
CLR => always2.IN1


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|SizedFIFO:flitsr_port_out_0_f
CLK => arr.we_a.CLK
CLK => arr.waddr_a[5].CLK
CLK => arr.waddr_a[4].CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[31].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => D_OUT[0]~reg0.CLK
CLK => D_OUT[1]~reg0.CLK
CLK => D_OUT[2]~reg0.CLK
CLK => D_OUT[3]~reg0.CLK
CLK => D_OUT[4]~reg0.CLK
CLK => D_OUT[5]~reg0.CLK
CLK => D_OUT[6]~reg0.CLK
CLK => D_OUT[7]~reg0.CLK
CLK => D_OUT[8]~reg0.CLK
CLK => D_OUT[9]~reg0.CLK
CLK => D_OUT[10]~reg0.CLK
CLK => D_OUT[11]~reg0.CLK
CLK => D_OUT[12]~reg0.CLK
CLK => D_OUT[13]~reg0.CLK
CLK => D_OUT[14]~reg0.CLK
CLK => D_OUT[15]~reg0.CLK
CLK => D_OUT[16]~reg0.CLK
CLK => D_OUT[17]~reg0.CLK
CLK => D_OUT[18]~reg0.CLK
CLK => D_OUT[19]~reg0.CLK
CLK => D_OUT[20]~reg0.CLK
CLK => D_OUT[21]~reg0.CLK
CLK => D_OUT[22]~reg0.CLK
CLK => D_OUT[23]~reg0.CLK
CLK => D_OUT[24]~reg0.CLK
CLK => D_OUT[25]~reg0.CLK
CLK => D_OUT[26]~reg0.CLK
CLK => D_OUT[27]~reg0.CLK
CLK => D_OUT[28]~reg0.CLK
CLK => D_OUT[29]~reg0.CLK
CLK => D_OUT[30]~reg0.CLK
CLK => D_OUT[31]~reg0.CLK
CLK => hasodata.CLK
CLK => not_ring_full.CLK
CLK => ring_empty.CLK
CLK => tail[0].CLK
CLK => tail[1].CLK
CLK => tail[2].CLK
CLK => tail[3].CLK
CLK => tail[4].CLK
CLK => tail[5].CLK
CLK => head[0].CLK
CLK => head[1].CLK
CLK => head[2].CLK
CLK => head[3].CLK
CLK => head[4].CLK
CLK => head[5].CLK
CLK => arr.CLK0
RST => head.OUTPUTSELECT
RST => head.OUTPUTSELECT
RST => head.OUTPUTSELECT
RST => head.OUTPUTSELECT
RST => head.OUTPUTSELECT
RST => head.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => tail.OUTPUTSELECT
RST => ring_empty.OUTPUTSELECT
RST => not_ring_full.OUTPUTSELECT
RST => hasodata.OUTPUTSELECT
D_IN[0] => Selector46.IN3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => Selector45.IN3
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => Selector44.IN3
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => Selector43.IN3
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => Selector42.IN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => Selector41.IN3
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => Selector40.IN3
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => Selector39.IN3
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => Selector38.IN3
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => Selector37.IN3
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => Selector36.IN3
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => Selector35.IN3
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => Selector34.IN3
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => Selector33.IN3
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => Selector32.IN3
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => Selector31.IN3
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => Selector30.IN3
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => Selector29.IN3
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => Selector28.IN3
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => Selector27.IN3
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => Selector26.IN3
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => Selector25.IN3
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => Selector24.IN3
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => Selector23.IN3
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => Selector22.IN3
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => Selector21.IN3
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => Selector20.IN3
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => Selector19.IN3
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => Selector18.IN3
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => Selector17.IN3
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => Selector16.IN3
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
D_IN[31] => Selector15.IN3
D_IN[31] => arr.data_a[31].DATAIN
D_IN[31] => arr.DATAIN31
ENQ => Decoder0.IN1
ENQ => always2.IN0
FULL_N <= not_ring_full.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= D_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= D_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= D_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= D_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= D_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= D_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= D_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= D_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= D_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= D_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= D_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= D_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= D_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= D_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= D_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= D_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= D_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= D_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= D_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= D_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= D_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= D_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= D_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= D_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= D_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= D_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= D_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= D_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= D_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= D_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= D_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= D_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DEQ => Decoder0.IN2
DEQ => always2.IN1
DEQ => always2.IN1
EMPTY_N <= hasodata.DB_MAX_OUTPUT_PORT_TYPE
CLR => Decoder0.IN0
CLR => always2.IN1


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc
CLK => CLK.IN36
RST_N => RST_N.IN36
send_ports_0_putFlit_flit_in[0] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[3].IN1
send_ports_0_putFlit_flit_in[1] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[4].IN1
send_ports_0_putFlit_flit_in[2] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[5].IN1
send_ports_0_putFlit_flit_in[3] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[6].IN1
send_ports_0_putFlit_flit_in[4] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[7].IN1
send_ports_0_putFlit_flit_in[5] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[8].IN1
send_ports_0_putFlit_flit_in[6] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[9].IN1
send_ports_0_putFlit_flit_in[7] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[10].IN1
send_ports_0_putFlit_flit_in[8] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[11].IN1
send_ports_0_putFlit_flit_in[9] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[12].IN1
send_ports_0_putFlit_flit_in[10] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[13].IN1
send_ports_0_putFlit_flit_in[11] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[14].IN1
send_ports_0_putFlit_flit_in[12] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[15].IN1
send_ports_0_putFlit_flit_in[13] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[16].IN1
send_ports_0_putFlit_flit_in[14] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[17].IN1
send_ports_0_putFlit_flit_in[15] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[18].IN1
send_ports_0_putFlit_flit_in[16] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[19].IN1
send_ports_0_putFlit_flit_in[17] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[20].IN1
send_ports_0_putFlit_flit_in[18] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[21].IN1
send_ports_0_putFlit_flit_in[19] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[22].IN1
send_ports_0_putFlit_flit_in[20] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[23].IN1
send_ports_0_putFlit_flit_in[21] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[24].IN1
send_ports_0_putFlit_flit_in[22] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[25].IN1
send_ports_0_putFlit_flit_in[23] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[26].IN1
send_ports_0_putFlit_flit_in[24] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[27].IN1
send_ports_0_putFlit_flit_in[25] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[28].IN1
send_ports_0_putFlit_flit_in[26] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[29].IN2
send_ports_0_putFlit_flit_in[27] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[30].IN2
send_ports_0_putFlit_flit_in[28] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[31].IN2
send_ports_0_putFlit_flit_in[29] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[32].IN2
send_ports_0_putFlit_flit_in[30] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[33].IN1
send_ports_0_putFlit_flit_in[31] => net_routers_router_core$in_ports_0_putRoutedFlit_flit_in[34].IN1
EN_send_ports_0_putFlit => net_routers_router_core$EN_in_ports_0_putRoutedFlit.IN1
EN_send_ports_0_getNonFullVCs => net_routers_router_core$EN_in_ports_0_getNonFullVCs.IN1
send_ports_0_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core.in_ports_0_getNonFullVCs
send_ports_0_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core.in_ports_0_getNonFullVCs
send_ports_1_putFlit_flit_in[0] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[3].IN1
send_ports_1_putFlit_flit_in[1] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[4].IN1
send_ports_1_putFlit_flit_in[2] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[5].IN1
send_ports_1_putFlit_flit_in[3] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[6].IN1
send_ports_1_putFlit_flit_in[4] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[7].IN1
send_ports_1_putFlit_flit_in[5] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[8].IN1
send_ports_1_putFlit_flit_in[6] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[9].IN1
send_ports_1_putFlit_flit_in[7] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[10].IN1
send_ports_1_putFlit_flit_in[8] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[11].IN1
send_ports_1_putFlit_flit_in[9] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[12].IN1
send_ports_1_putFlit_flit_in[10] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[13].IN1
send_ports_1_putFlit_flit_in[11] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[14].IN1
send_ports_1_putFlit_flit_in[12] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[15].IN1
send_ports_1_putFlit_flit_in[13] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[16].IN1
send_ports_1_putFlit_flit_in[14] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[17].IN1
send_ports_1_putFlit_flit_in[15] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[18].IN1
send_ports_1_putFlit_flit_in[16] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[19].IN1
send_ports_1_putFlit_flit_in[17] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[20].IN1
send_ports_1_putFlit_flit_in[18] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[21].IN1
send_ports_1_putFlit_flit_in[19] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[22].IN1
send_ports_1_putFlit_flit_in[20] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[23].IN1
send_ports_1_putFlit_flit_in[21] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[24].IN1
send_ports_1_putFlit_flit_in[22] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[25].IN1
send_ports_1_putFlit_flit_in[23] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[26].IN1
send_ports_1_putFlit_flit_in[24] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[27].IN1
send_ports_1_putFlit_flit_in[25] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[28].IN1
send_ports_1_putFlit_flit_in[26] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[29].IN2
send_ports_1_putFlit_flit_in[27] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[30].IN2
send_ports_1_putFlit_flit_in[28] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[31].IN2
send_ports_1_putFlit_flit_in[29] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[32].IN2
send_ports_1_putFlit_flit_in[30] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[33].IN1
send_ports_1_putFlit_flit_in[31] => net_routers_router_core_1$in_ports_0_putRoutedFlit_flit_in[34].IN1
EN_send_ports_1_putFlit => net_routers_router_core_1$EN_in_ports_0_putRoutedFlit.IN1
EN_send_ports_1_getNonFullVCs => net_routers_router_core_1$EN_in_ports_0_getNonFullVCs.IN1
send_ports_1_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_1.in_ports_0_getNonFullVCs
send_ports_1_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_1.in_ports_0_getNonFullVCs
send_ports_2_putFlit_flit_in[0] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[3].IN1
send_ports_2_putFlit_flit_in[1] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[4].IN1
send_ports_2_putFlit_flit_in[2] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[5].IN1
send_ports_2_putFlit_flit_in[3] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[6].IN1
send_ports_2_putFlit_flit_in[4] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[7].IN1
send_ports_2_putFlit_flit_in[5] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[8].IN1
send_ports_2_putFlit_flit_in[6] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[9].IN1
send_ports_2_putFlit_flit_in[7] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[10].IN1
send_ports_2_putFlit_flit_in[8] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[11].IN1
send_ports_2_putFlit_flit_in[9] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[12].IN1
send_ports_2_putFlit_flit_in[10] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[13].IN1
send_ports_2_putFlit_flit_in[11] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[14].IN1
send_ports_2_putFlit_flit_in[12] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[15].IN1
send_ports_2_putFlit_flit_in[13] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[16].IN1
send_ports_2_putFlit_flit_in[14] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[17].IN1
send_ports_2_putFlit_flit_in[15] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[18].IN1
send_ports_2_putFlit_flit_in[16] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[19].IN1
send_ports_2_putFlit_flit_in[17] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[20].IN1
send_ports_2_putFlit_flit_in[18] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[21].IN1
send_ports_2_putFlit_flit_in[19] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[22].IN1
send_ports_2_putFlit_flit_in[20] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[23].IN1
send_ports_2_putFlit_flit_in[21] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[24].IN1
send_ports_2_putFlit_flit_in[22] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[25].IN1
send_ports_2_putFlit_flit_in[23] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[26].IN1
send_ports_2_putFlit_flit_in[24] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[27].IN1
send_ports_2_putFlit_flit_in[25] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[28].IN1
send_ports_2_putFlit_flit_in[26] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[29].IN2
send_ports_2_putFlit_flit_in[27] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[30].IN2
send_ports_2_putFlit_flit_in[28] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[31].IN2
send_ports_2_putFlit_flit_in[29] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[32].IN2
send_ports_2_putFlit_flit_in[30] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[33].IN1
send_ports_2_putFlit_flit_in[31] => net_routers_router_core_2$in_ports_0_putRoutedFlit_flit_in[34].IN1
EN_send_ports_2_putFlit => net_routers_router_core_2$EN_in_ports_0_putRoutedFlit.IN1
EN_send_ports_2_getNonFullVCs => net_routers_router_core_2$EN_in_ports_0_getNonFullVCs.IN1
send_ports_2_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_2.in_ports_0_getNonFullVCs
send_ports_2_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_2.in_ports_0_getNonFullVCs
send_ports_3_putFlit_flit_in[0] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[3].IN1
send_ports_3_putFlit_flit_in[1] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[4].IN1
send_ports_3_putFlit_flit_in[2] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[5].IN1
send_ports_3_putFlit_flit_in[3] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[6].IN1
send_ports_3_putFlit_flit_in[4] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[7].IN1
send_ports_3_putFlit_flit_in[5] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[8].IN1
send_ports_3_putFlit_flit_in[6] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[9].IN1
send_ports_3_putFlit_flit_in[7] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[10].IN1
send_ports_3_putFlit_flit_in[8] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[11].IN1
send_ports_3_putFlit_flit_in[9] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[12].IN1
send_ports_3_putFlit_flit_in[10] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[13].IN1
send_ports_3_putFlit_flit_in[11] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[14].IN1
send_ports_3_putFlit_flit_in[12] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[15].IN1
send_ports_3_putFlit_flit_in[13] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[16].IN1
send_ports_3_putFlit_flit_in[14] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[17].IN1
send_ports_3_putFlit_flit_in[15] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[18].IN1
send_ports_3_putFlit_flit_in[16] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[19].IN1
send_ports_3_putFlit_flit_in[17] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[20].IN1
send_ports_3_putFlit_flit_in[18] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[21].IN1
send_ports_3_putFlit_flit_in[19] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[22].IN1
send_ports_3_putFlit_flit_in[20] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[23].IN1
send_ports_3_putFlit_flit_in[21] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[24].IN1
send_ports_3_putFlit_flit_in[22] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[25].IN1
send_ports_3_putFlit_flit_in[23] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[26].IN1
send_ports_3_putFlit_flit_in[24] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[27].IN1
send_ports_3_putFlit_flit_in[25] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[28].IN1
send_ports_3_putFlit_flit_in[26] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[29].IN2
send_ports_3_putFlit_flit_in[27] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[30].IN2
send_ports_3_putFlit_flit_in[28] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[31].IN2
send_ports_3_putFlit_flit_in[29] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[32].IN2
send_ports_3_putFlit_flit_in[30] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[33].IN1
send_ports_3_putFlit_flit_in[31] => net_routers_router_core_3$in_ports_0_putRoutedFlit_flit_in[34].IN1
EN_send_ports_3_putFlit => net_routers_router_core_3$EN_in_ports_0_putRoutedFlit.IN1
EN_send_ports_3_getNonFullVCs => net_routers_router_core_3$EN_in_ports_0_getNonFullVCs.IN1
send_ports_3_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_0_getNonFullVCs
send_ports_3_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_0_getNonFullVCs
send_ports_4_putFlit_flit_in[0] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[3].IN1
send_ports_4_putFlit_flit_in[1] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[4].IN1
send_ports_4_putFlit_flit_in[2] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[5].IN1
send_ports_4_putFlit_flit_in[3] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[6].IN1
send_ports_4_putFlit_flit_in[4] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[7].IN1
send_ports_4_putFlit_flit_in[5] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[8].IN1
send_ports_4_putFlit_flit_in[6] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[9].IN1
send_ports_4_putFlit_flit_in[7] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[10].IN1
send_ports_4_putFlit_flit_in[8] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[11].IN1
send_ports_4_putFlit_flit_in[9] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[12].IN1
send_ports_4_putFlit_flit_in[10] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[13].IN1
send_ports_4_putFlit_flit_in[11] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[14].IN1
send_ports_4_putFlit_flit_in[12] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[15].IN1
send_ports_4_putFlit_flit_in[13] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[16].IN1
send_ports_4_putFlit_flit_in[14] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[17].IN1
send_ports_4_putFlit_flit_in[15] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[18].IN1
send_ports_4_putFlit_flit_in[16] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[19].IN1
send_ports_4_putFlit_flit_in[17] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[20].IN1
send_ports_4_putFlit_flit_in[18] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[21].IN1
send_ports_4_putFlit_flit_in[19] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[22].IN1
send_ports_4_putFlit_flit_in[20] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[23].IN1
send_ports_4_putFlit_flit_in[21] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[24].IN1
send_ports_4_putFlit_flit_in[22] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[25].IN1
send_ports_4_putFlit_flit_in[23] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[26].IN1
send_ports_4_putFlit_flit_in[24] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[27].IN1
send_ports_4_putFlit_flit_in[25] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[28].IN1
send_ports_4_putFlit_flit_in[26] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[29].IN2
send_ports_4_putFlit_flit_in[27] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[30].IN2
send_ports_4_putFlit_flit_in[28] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[31].IN2
send_ports_4_putFlit_flit_in[29] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[32].IN2
send_ports_4_putFlit_flit_in[30] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[33].IN1
send_ports_4_putFlit_flit_in[31] => net_routers_router_core_3$in_ports_3_putRoutedFlit_flit_in[34].IN1
EN_send_ports_4_putFlit => net_routers_router_core_3$EN_in_ports_3_putRoutedFlit.IN1
EN_send_ports_4_getNonFullVCs => net_routers_router_core_3$EN_in_ports_3_getNonFullVCs.IN1
send_ports_4_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_3_getNonFullVCs
send_ports_4_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_3_getNonFullVCs
send_ports_5_putFlit_flit_in[0] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[3].IN1
send_ports_5_putFlit_flit_in[1] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[4].IN1
send_ports_5_putFlit_flit_in[2] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[5].IN1
send_ports_5_putFlit_flit_in[3] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[6].IN1
send_ports_5_putFlit_flit_in[4] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[7].IN1
send_ports_5_putFlit_flit_in[5] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[8].IN1
send_ports_5_putFlit_flit_in[6] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[9].IN1
send_ports_5_putFlit_flit_in[7] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[10].IN1
send_ports_5_putFlit_flit_in[8] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[11].IN1
send_ports_5_putFlit_flit_in[9] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[12].IN1
send_ports_5_putFlit_flit_in[10] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[13].IN1
send_ports_5_putFlit_flit_in[11] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[14].IN1
send_ports_5_putFlit_flit_in[12] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[15].IN1
send_ports_5_putFlit_flit_in[13] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[16].IN1
send_ports_5_putFlit_flit_in[14] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[17].IN1
send_ports_5_putFlit_flit_in[15] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[18].IN1
send_ports_5_putFlit_flit_in[16] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[19].IN1
send_ports_5_putFlit_flit_in[17] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[20].IN1
send_ports_5_putFlit_flit_in[18] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[21].IN1
send_ports_5_putFlit_flit_in[19] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[22].IN1
send_ports_5_putFlit_flit_in[20] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[23].IN1
send_ports_5_putFlit_flit_in[21] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[24].IN1
send_ports_5_putFlit_flit_in[22] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[25].IN1
send_ports_5_putFlit_flit_in[23] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[26].IN1
send_ports_5_putFlit_flit_in[24] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[27].IN1
send_ports_5_putFlit_flit_in[25] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[28].IN1
send_ports_5_putFlit_flit_in[26] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[29].IN2
send_ports_5_putFlit_flit_in[27] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[30].IN2
send_ports_5_putFlit_flit_in[28] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[31].IN2
send_ports_5_putFlit_flit_in[29] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[32].IN2
send_ports_5_putFlit_flit_in[30] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[33].IN1
send_ports_5_putFlit_flit_in[31] => net_routers_router_core_3$in_ports_4_putRoutedFlit_flit_in[34].IN1
EN_send_ports_5_putFlit => net_routers_router_core_3$EN_in_ports_4_putRoutedFlit.IN1
EN_send_ports_5_getNonFullVCs => net_routers_router_core_3$EN_in_ports_4_getNonFullVCs.IN1
send_ports_5_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_4_getNonFullVCs
send_ports_5_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_4_getNonFullVCs
send_ports_6_putFlit_flit_in[0] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[3].IN1
send_ports_6_putFlit_flit_in[1] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[4].IN1
send_ports_6_putFlit_flit_in[2] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[5].IN1
send_ports_6_putFlit_flit_in[3] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[6].IN1
send_ports_6_putFlit_flit_in[4] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[7].IN1
send_ports_6_putFlit_flit_in[5] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[8].IN1
send_ports_6_putFlit_flit_in[6] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[9].IN1
send_ports_6_putFlit_flit_in[7] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[10].IN1
send_ports_6_putFlit_flit_in[8] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[11].IN1
send_ports_6_putFlit_flit_in[9] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[12].IN1
send_ports_6_putFlit_flit_in[10] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[13].IN1
send_ports_6_putFlit_flit_in[11] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[14].IN1
send_ports_6_putFlit_flit_in[12] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[15].IN1
send_ports_6_putFlit_flit_in[13] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[16].IN1
send_ports_6_putFlit_flit_in[14] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[17].IN1
send_ports_6_putFlit_flit_in[15] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[18].IN1
send_ports_6_putFlit_flit_in[16] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[19].IN1
send_ports_6_putFlit_flit_in[17] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[20].IN1
send_ports_6_putFlit_flit_in[18] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[21].IN1
send_ports_6_putFlit_flit_in[19] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[22].IN1
send_ports_6_putFlit_flit_in[20] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[23].IN1
send_ports_6_putFlit_flit_in[21] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[24].IN1
send_ports_6_putFlit_flit_in[22] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[25].IN1
send_ports_6_putFlit_flit_in[23] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[26].IN1
send_ports_6_putFlit_flit_in[24] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[27].IN1
send_ports_6_putFlit_flit_in[25] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[28].IN1
send_ports_6_putFlit_flit_in[26] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[29].IN2
send_ports_6_putFlit_flit_in[27] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[30].IN2
send_ports_6_putFlit_flit_in[28] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[31].IN2
send_ports_6_putFlit_flit_in[29] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[32].IN2
send_ports_6_putFlit_flit_in[30] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[33].IN1
send_ports_6_putFlit_flit_in[31] => net_routers_router_core_3$in_ports_5_putRoutedFlit_flit_in[34].IN1
EN_send_ports_6_putFlit => net_routers_router_core_3$EN_in_ports_5_putRoutedFlit.IN1
EN_send_ports_6_getNonFullVCs => net_routers_router_core_3$EN_in_ports_5_getNonFullVCs.IN1
send_ports_6_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_5_getNonFullVCs
send_ports_6_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_5_getNonFullVCs
send_ports_7_putFlit_flit_in[0] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[3].IN1
send_ports_7_putFlit_flit_in[1] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[4].IN1
send_ports_7_putFlit_flit_in[2] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[5].IN1
send_ports_7_putFlit_flit_in[3] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[6].IN1
send_ports_7_putFlit_flit_in[4] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[7].IN1
send_ports_7_putFlit_flit_in[5] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[8].IN1
send_ports_7_putFlit_flit_in[6] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[9].IN1
send_ports_7_putFlit_flit_in[7] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[10].IN1
send_ports_7_putFlit_flit_in[8] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[11].IN1
send_ports_7_putFlit_flit_in[9] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[12].IN1
send_ports_7_putFlit_flit_in[10] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[13].IN1
send_ports_7_putFlit_flit_in[11] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[14].IN1
send_ports_7_putFlit_flit_in[12] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[15].IN1
send_ports_7_putFlit_flit_in[13] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[16].IN1
send_ports_7_putFlit_flit_in[14] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[17].IN1
send_ports_7_putFlit_flit_in[15] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[18].IN1
send_ports_7_putFlit_flit_in[16] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[19].IN1
send_ports_7_putFlit_flit_in[17] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[20].IN1
send_ports_7_putFlit_flit_in[18] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[21].IN1
send_ports_7_putFlit_flit_in[19] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[22].IN1
send_ports_7_putFlit_flit_in[20] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[23].IN1
send_ports_7_putFlit_flit_in[21] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[24].IN1
send_ports_7_putFlit_flit_in[22] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[25].IN1
send_ports_7_putFlit_flit_in[23] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[26].IN1
send_ports_7_putFlit_flit_in[24] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[27].IN1
send_ports_7_putFlit_flit_in[25] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[28].IN1
send_ports_7_putFlit_flit_in[26] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[29].IN2
send_ports_7_putFlit_flit_in[27] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[30].IN2
send_ports_7_putFlit_flit_in[28] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[31].IN2
send_ports_7_putFlit_flit_in[29] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[32].IN2
send_ports_7_putFlit_flit_in[30] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[33].IN1
send_ports_7_putFlit_flit_in[31] => net_routers_router_core_3$in_ports_6_putRoutedFlit_flit_in[34].IN1
EN_send_ports_7_putFlit => net_routers_router_core_3$EN_in_ports_6_putRoutedFlit.IN1
EN_send_ports_7_getNonFullVCs => net_routers_router_core_3$EN_in_ports_6_getNonFullVCs.IN1
send_ports_7_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_6_getNonFullVCs
send_ports_7_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_6_getNonFullVCs
send_ports_8_putFlit_flit_in[0] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[3].IN1
send_ports_8_putFlit_flit_in[1] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[4].IN1
send_ports_8_putFlit_flit_in[2] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[5].IN1
send_ports_8_putFlit_flit_in[3] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[6].IN1
send_ports_8_putFlit_flit_in[4] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[7].IN1
send_ports_8_putFlit_flit_in[5] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[8].IN1
send_ports_8_putFlit_flit_in[6] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[9].IN1
send_ports_8_putFlit_flit_in[7] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[10].IN1
send_ports_8_putFlit_flit_in[8] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[11].IN1
send_ports_8_putFlit_flit_in[9] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[12].IN1
send_ports_8_putFlit_flit_in[10] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[13].IN1
send_ports_8_putFlit_flit_in[11] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[14].IN1
send_ports_8_putFlit_flit_in[12] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[15].IN1
send_ports_8_putFlit_flit_in[13] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[16].IN1
send_ports_8_putFlit_flit_in[14] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[17].IN1
send_ports_8_putFlit_flit_in[15] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[18].IN1
send_ports_8_putFlit_flit_in[16] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[19].IN1
send_ports_8_putFlit_flit_in[17] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[20].IN1
send_ports_8_putFlit_flit_in[18] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[21].IN1
send_ports_8_putFlit_flit_in[19] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[22].IN1
send_ports_8_putFlit_flit_in[20] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[23].IN1
send_ports_8_putFlit_flit_in[21] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[24].IN1
send_ports_8_putFlit_flit_in[22] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[25].IN1
send_ports_8_putFlit_flit_in[23] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[26].IN1
send_ports_8_putFlit_flit_in[24] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[27].IN1
send_ports_8_putFlit_flit_in[25] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[28].IN1
send_ports_8_putFlit_flit_in[26] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[29].IN2
send_ports_8_putFlit_flit_in[27] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[30].IN2
send_ports_8_putFlit_flit_in[28] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[31].IN2
send_ports_8_putFlit_flit_in[29] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[32].IN2
send_ports_8_putFlit_flit_in[30] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[33].IN1
send_ports_8_putFlit_flit_in[31] => net_routers_router_core_3$in_ports_7_putRoutedFlit_flit_in[34].IN1
EN_send_ports_8_putFlit => net_routers_router_core_3$EN_in_ports_7_putRoutedFlit.IN1
EN_send_ports_8_getNonFullVCs => net_routers_router_core_3$EN_in_ports_7_getNonFullVCs.IN1
send_ports_8_getNonFullVCs[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_7_getNonFullVCs
send_ports_8_getNonFullVCs[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.in_ports_7_getNonFullVCs
EN_recv_ports_0_getFlit => net_routers_router_core$EN_out_ports_0_getFlit.IN1
recv_ports_0_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core.out_ports_0_getFlit
recv_ports_0_putNonFullVCs_nonFullVCs[0] => net_routers_router_core$out_ports_0_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_0_putNonFullVCs_nonFullVCs[1] => net_routers_router_core$out_ports_0_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_0_putNonFullVCs => net_routers_router_core$EN_out_ports_0_putNonFullVCs.IN1
EN_recv_ports_1_getFlit => net_routers_router_core_1$EN_out_ports_0_getFlit.IN1
recv_ports_1_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_1.out_ports_0_getFlit
recv_ports_1_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_1$out_ports_0_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_1_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_1$out_ports_0_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_1_putNonFullVCs => net_routers_router_core_1$EN_out_ports_0_putNonFullVCs.IN1
EN_recv_ports_2_getFlit => net_routers_router_core_2$EN_out_ports_0_getFlit.IN1
recv_ports_2_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_2.out_ports_0_getFlit
recv_ports_2_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_2$out_ports_0_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_2_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_2$out_ports_0_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_2_putNonFullVCs => net_routers_router_core_2$EN_out_ports_0_putNonFullVCs.IN1
EN_recv_ports_3_getFlit => net_routers_router_core_3$EN_out_ports_0_getFlit.IN1
recv_ports_3_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_0_getFlit
recv_ports_3_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_3$out_ports_0_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_3_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_3$out_ports_0_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_3_putNonFullVCs => net_routers_router_core_3$EN_out_ports_0_putNonFullVCs.IN1
EN_recv_ports_4_getFlit => net_routers_router_core_3$EN_out_ports_3_getFlit.IN1
recv_ports_4_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_3_getFlit
recv_ports_4_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_3$out_ports_3_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_4_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_3$out_ports_3_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_4_putNonFullVCs => net_routers_router_core_3$EN_out_ports_3_putNonFullVCs.IN1
EN_recv_ports_5_getFlit => net_routers_router_core_3$EN_out_ports_4_getFlit.IN1
recv_ports_5_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_4_getFlit
recv_ports_5_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_3$out_ports_4_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_5_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_3$out_ports_4_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_5_putNonFullVCs => net_routers_router_core_3$EN_out_ports_4_putNonFullVCs.IN1
EN_recv_ports_6_getFlit => net_routers_router_core_3$EN_out_ports_5_getFlit.IN1
recv_ports_6_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_5_getFlit
recv_ports_6_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_3$out_ports_5_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_6_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_3$out_ports_5_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_6_putNonFullVCs => net_routers_router_core_3$EN_out_ports_5_putNonFullVCs.IN1
EN_recv_ports_7_getFlit => net_routers_router_core_3$EN_out_ports_6_getFlit.IN1
recv_ports_7_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_6_getFlit
recv_ports_7_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_3$out_ports_6_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_7_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_3$out_ports_6_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_7_putNonFullVCs => net_routers_router_core_3$EN_out_ports_6_putNonFullVCs.IN1
EN_recv_ports_8_getFlit => net_routers_router_core_3$EN_out_ports_7_getFlit.IN1
recv_ports_8_getFlit[0] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[1] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[2] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[3] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[4] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[5] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[6] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[7] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[8] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[9] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[10] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[11] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[12] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[13] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[14] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[15] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[16] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[17] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[18] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[19] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[20] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[21] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[22] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[23] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[24] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[25] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[26] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[27] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[28] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[29] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[30] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_getFlit[31] <= mkIQRouterCoreSimple:net_routers_router_core_3.out_ports_7_getFlit
recv_ports_8_putNonFullVCs_nonFullVCs[0] => net_routers_router_core_3$out_ports_7_putNonFullVCs_nonFullVCs[0].IN1
recv_ports_8_putNonFullVCs_nonFullVCs[1] => net_routers_router_core_3$out_ports_7_putNonFullVCs_nonFullVCs[1].IN1
EN_recv_ports_8_putNonFullVCs => net_routers_router_core_3$EN_out_ports_7_putNonFullVCs.IN1
recv_ports_info_0_getRecvPortID[0] <= <GND>
recv_ports_info_0_getRecvPortID[1] <= <GND>
recv_ports_info_0_getRecvPortID[2] <= <GND>
recv_ports_info_0_getRecvPortID[3] <= <GND>
recv_ports_info_1_getRecvPortID[0] <= <VCC>
recv_ports_info_1_getRecvPortID[1] <= <GND>
recv_ports_info_1_getRecvPortID[2] <= <GND>
recv_ports_info_1_getRecvPortID[3] <= <GND>
recv_ports_info_2_getRecvPortID[0] <= <GND>
recv_ports_info_2_getRecvPortID[1] <= <VCC>
recv_ports_info_2_getRecvPortID[2] <= <GND>
recv_ports_info_2_getRecvPortID[3] <= <GND>
recv_ports_info_3_getRecvPortID[0] <= <VCC>
recv_ports_info_3_getRecvPortID[1] <= <VCC>
recv_ports_info_3_getRecvPortID[2] <= <GND>
recv_ports_info_3_getRecvPortID[3] <= <GND>
recv_ports_info_4_getRecvPortID[0] <= <GND>
recv_ports_info_4_getRecvPortID[1] <= <GND>
recv_ports_info_4_getRecvPortID[2] <= <VCC>
recv_ports_info_4_getRecvPortID[3] <= <GND>
recv_ports_info_5_getRecvPortID[0] <= <VCC>
recv_ports_info_5_getRecvPortID[1] <= <GND>
recv_ports_info_5_getRecvPortID[2] <= <VCC>
recv_ports_info_5_getRecvPortID[3] <= <GND>
recv_ports_info_6_getRecvPortID[0] <= <GND>
recv_ports_info_6_getRecvPortID[1] <= <VCC>
recv_ports_info_6_getRecvPortID[2] <= <VCC>
recv_ports_info_6_getRecvPortID[3] <= <GND>
recv_ports_info_7_getRecvPortID[0] <= <VCC>
recv_ports_info_7_getRecvPortID[1] <= <VCC>
recv_ports_info_7_getRecvPortID[2] <= <VCC>
recv_ports_info_7_getRecvPortID[3] <= <GND>
recv_ports_info_8_getRecvPortID[0] <= <GND>
recv_ports_info_8_getRecvPortID[1] <= <GND>
recv_ports_info_8_getRecvPortID[2] <= <GND>
recv_ports_info_8_getRecvPortID[3] <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_3
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_4
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_5
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_6
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_7
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_3
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_4
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_5
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_6
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_7
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_6
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_7
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_3
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_4
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_5
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_6
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_7
CLK => arr.we_a.CLK
CLK => arr.waddr_a[3].CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
ADDR_IN[3] => arr.waddr_a[3].DATAIN
ADDR_IN[3] => arr.WADDR3
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
ADDR_1[2] => arr.RADDR2
ADDR_1[3] => arr.RADDR3
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core
CLK => CLK.IN17
RST_N => RST_N.IN17
in_ports_0_putRoutedFlit_flit_in[0] => outPortFIFOs$enq_sendData[0].IN1
in_ports_0_putRoutedFlit_flit_in[1] => outPortFIFOs$enq_sendData[1].IN1
in_ports_0_putRoutedFlit_flit_in[2] => outPortFIFOs$enq_sendData[2].IN1
in_ports_0_putRoutedFlit_flit_in[3] => flitBuffers$enq_data_in[0].IN1
in_ports_0_putRoutedFlit_flit_in[4] => flitBuffers$enq_data_in[1].IN1
in_ports_0_putRoutedFlit_flit_in[5] => flitBuffers$enq_data_in[2].IN1
in_ports_0_putRoutedFlit_flit_in[6] => flitBuffers$enq_data_in[3].IN1
in_ports_0_putRoutedFlit_flit_in[7] => flitBuffers$enq_data_in[4].IN1
in_ports_0_putRoutedFlit_flit_in[8] => flitBuffers$enq_data_in[5].IN1
in_ports_0_putRoutedFlit_flit_in[9] => flitBuffers$enq_data_in[6].IN1
in_ports_0_putRoutedFlit_flit_in[10] => flitBuffers$enq_data_in[7].IN1
in_ports_0_putRoutedFlit_flit_in[11] => flitBuffers$enq_data_in[8].IN1
in_ports_0_putRoutedFlit_flit_in[12] => flitBuffers$enq_data_in[9].IN1
in_ports_0_putRoutedFlit_flit_in[13] => flitBuffers$enq_data_in[10].IN1
in_ports_0_putRoutedFlit_flit_in[14] => flitBuffers$enq_data_in[11].IN1
in_ports_0_putRoutedFlit_flit_in[15] => flitBuffers$enq_data_in[12].IN1
in_ports_0_putRoutedFlit_flit_in[16] => flitBuffers$enq_data_in[13].IN1
in_ports_0_putRoutedFlit_flit_in[17] => flitBuffers$enq_data_in[14].IN1
in_ports_0_putRoutedFlit_flit_in[18] => flitBuffers$enq_data_in[15].IN1
in_ports_0_putRoutedFlit_flit_in[19] => flitBuffers$enq_data_in[16].IN1
in_ports_0_putRoutedFlit_flit_in[20] => flitBuffers$enq_data_in[17].IN1
in_ports_0_putRoutedFlit_flit_in[21] => flitBuffers$enq_data_in[18].IN1
in_ports_0_putRoutedFlit_flit_in[22] => flitBuffers$enq_data_in[19].IN1
in_ports_0_putRoutedFlit_flit_in[23] => flitBuffers$enq_data_in[20].IN1
in_ports_0_putRoutedFlit_flit_in[24] => flitBuffers$enq_data_in[21].IN1
in_ports_0_putRoutedFlit_flit_in[25] => flitBuffers$enq_data_in[22].IN1
in_ports_0_putRoutedFlit_flit_in[26] => flitBuffers$enq_data_in[23].IN1
in_ports_0_putRoutedFlit_flit_in[27] => flitBuffers$enq_data_in[24].IN1
in_ports_0_putRoutedFlit_flit_in[28] => flitBuffers$enq_data_in[25].IN1
in_ports_0_putRoutedFlit_flit_in[29] => flitBuffers$enq_data_in[26].IN1
in_ports_0_putRoutedFlit_flit_in[30] => flitBuffers$enq_data_in[27].IN1
in_ports_0_putRoutedFlit_flit_in[31] => flitBuffers$enq_data_in[28].IN1
in_ports_0_putRoutedFlit_flit_in[32] => flitBuffers$enq_data_in[29].IN1
in_ports_0_putRoutedFlit_flit_in[33] => flitBuffers$enq_data_in[30].IN1
in_ports_0_putRoutedFlit_flit_in[34] => flitBuffers$EN_enq.IN0
in_ports_0_putRoutedFlit_flit_in[34] => outPortFIFOs$EN_enq.IN0
EN_in_ports_0_putRoutedFlit => flitBuffers$EN_enq.IN1
EN_in_ports_0_putRoutedFlit => outPortFIFOs$EN_enq.IN1
EN_in_ports_0_getNonFullVCs => ~NO_FANOUT~
in_ports_0_getNonFullVCs[0] <= mkInputQueue:flitBuffers.notFull
in_ports_0_getNonFullVCs[1] <= <GND>
in_ports_1_putRoutedFlit_flit_in[0] => outPortFIFOs_1$enq_sendData[0].IN1
in_ports_1_putRoutedFlit_flit_in[1] => outPortFIFOs_1$enq_sendData[1].IN1
in_ports_1_putRoutedFlit_flit_in[2] => outPortFIFOs_1$enq_sendData[2].IN1
in_ports_1_putRoutedFlit_flit_in[3] => flitBuffers_1$enq_data_in[0].IN1
in_ports_1_putRoutedFlit_flit_in[4] => flitBuffers_1$enq_data_in[1].IN1
in_ports_1_putRoutedFlit_flit_in[5] => flitBuffers_1$enq_data_in[2].IN1
in_ports_1_putRoutedFlit_flit_in[6] => flitBuffers_1$enq_data_in[3].IN1
in_ports_1_putRoutedFlit_flit_in[7] => flitBuffers_1$enq_data_in[4].IN1
in_ports_1_putRoutedFlit_flit_in[8] => flitBuffers_1$enq_data_in[5].IN1
in_ports_1_putRoutedFlit_flit_in[9] => flitBuffers_1$enq_data_in[6].IN1
in_ports_1_putRoutedFlit_flit_in[10] => flitBuffers_1$enq_data_in[7].IN1
in_ports_1_putRoutedFlit_flit_in[11] => flitBuffers_1$enq_data_in[8].IN1
in_ports_1_putRoutedFlit_flit_in[12] => flitBuffers_1$enq_data_in[9].IN1
in_ports_1_putRoutedFlit_flit_in[13] => flitBuffers_1$enq_data_in[10].IN1
in_ports_1_putRoutedFlit_flit_in[14] => flitBuffers_1$enq_data_in[11].IN1
in_ports_1_putRoutedFlit_flit_in[15] => flitBuffers_1$enq_data_in[12].IN1
in_ports_1_putRoutedFlit_flit_in[16] => flitBuffers_1$enq_data_in[13].IN1
in_ports_1_putRoutedFlit_flit_in[17] => flitBuffers_1$enq_data_in[14].IN1
in_ports_1_putRoutedFlit_flit_in[18] => flitBuffers_1$enq_data_in[15].IN1
in_ports_1_putRoutedFlit_flit_in[19] => flitBuffers_1$enq_data_in[16].IN1
in_ports_1_putRoutedFlit_flit_in[20] => flitBuffers_1$enq_data_in[17].IN1
in_ports_1_putRoutedFlit_flit_in[21] => flitBuffers_1$enq_data_in[18].IN1
in_ports_1_putRoutedFlit_flit_in[22] => flitBuffers_1$enq_data_in[19].IN1
in_ports_1_putRoutedFlit_flit_in[23] => flitBuffers_1$enq_data_in[20].IN1
in_ports_1_putRoutedFlit_flit_in[24] => flitBuffers_1$enq_data_in[21].IN1
in_ports_1_putRoutedFlit_flit_in[25] => flitBuffers_1$enq_data_in[22].IN1
in_ports_1_putRoutedFlit_flit_in[26] => flitBuffers_1$enq_data_in[23].IN1
in_ports_1_putRoutedFlit_flit_in[27] => flitBuffers_1$enq_data_in[24].IN1
in_ports_1_putRoutedFlit_flit_in[28] => flitBuffers_1$enq_data_in[25].IN1
in_ports_1_putRoutedFlit_flit_in[29] => flitBuffers_1$enq_data_in[26].IN1
in_ports_1_putRoutedFlit_flit_in[30] => flitBuffers_1$enq_data_in[27].IN1
in_ports_1_putRoutedFlit_flit_in[31] => flitBuffers_1$enq_data_in[28].IN1
in_ports_1_putRoutedFlit_flit_in[32] => flitBuffers_1$enq_data_in[29].IN1
in_ports_1_putRoutedFlit_flit_in[33] => flitBuffers_1$enq_data_in[30].IN1
in_ports_1_putRoutedFlit_flit_in[34] => flitBuffers_1$EN_enq.IN0
in_ports_1_putRoutedFlit_flit_in[34] => outPortFIFOs_1$EN_enq.IN0
EN_in_ports_1_putRoutedFlit => flitBuffers_1$EN_enq.IN1
EN_in_ports_1_putRoutedFlit => outPortFIFOs_1$EN_enq.IN1
EN_in_ports_1_getNonFullVCs => ~NO_FANOUT~
in_ports_1_getNonFullVCs[0] <= mkInputQueue:flitBuffers_1.notFull
in_ports_1_getNonFullVCs[1] <= <GND>
in_ports_2_putRoutedFlit_flit_in[0] => outPortFIFOs_2$enq_sendData[0].IN1
in_ports_2_putRoutedFlit_flit_in[1] => outPortFIFOs_2$enq_sendData[1].IN1
in_ports_2_putRoutedFlit_flit_in[2] => outPortFIFOs_2$enq_sendData[2].IN1
in_ports_2_putRoutedFlit_flit_in[3] => flitBuffers_2$enq_data_in[0].IN1
in_ports_2_putRoutedFlit_flit_in[4] => flitBuffers_2$enq_data_in[1].IN1
in_ports_2_putRoutedFlit_flit_in[5] => flitBuffers_2$enq_data_in[2].IN1
in_ports_2_putRoutedFlit_flit_in[6] => flitBuffers_2$enq_data_in[3].IN1
in_ports_2_putRoutedFlit_flit_in[7] => flitBuffers_2$enq_data_in[4].IN1
in_ports_2_putRoutedFlit_flit_in[8] => flitBuffers_2$enq_data_in[5].IN1
in_ports_2_putRoutedFlit_flit_in[9] => flitBuffers_2$enq_data_in[6].IN1
in_ports_2_putRoutedFlit_flit_in[10] => flitBuffers_2$enq_data_in[7].IN1
in_ports_2_putRoutedFlit_flit_in[11] => flitBuffers_2$enq_data_in[8].IN1
in_ports_2_putRoutedFlit_flit_in[12] => flitBuffers_2$enq_data_in[9].IN1
in_ports_2_putRoutedFlit_flit_in[13] => flitBuffers_2$enq_data_in[10].IN1
in_ports_2_putRoutedFlit_flit_in[14] => flitBuffers_2$enq_data_in[11].IN1
in_ports_2_putRoutedFlit_flit_in[15] => flitBuffers_2$enq_data_in[12].IN1
in_ports_2_putRoutedFlit_flit_in[16] => flitBuffers_2$enq_data_in[13].IN1
in_ports_2_putRoutedFlit_flit_in[17] => flitBuffers_2$enq_data_in[14].IN1
in_ports_2_putRoutedFlit_flit_in[18] => flitBuffers_2$enq_data_in[15].IN1
in_ports_2_putRoutedFlit_flit_in[19] => flitBuffers_2$enq_data_in[16].IN1
in_ports_2_putRoutedFlit_flit_in[20] => flitBuffers_2$enq_data_in[17].IN1
in_ports_2_putRoutedFlit_flit_in[21] => flitBuffers_2$enq_data_in[18].IN1
in_ports_2_putRoutedFlit_flit_in[22] => flitBuffers_2$enq_data_in[19].IN1
in_ports_2_putRoutedFlit_flit_in[23] => flitBuffers_2$enq_data_in[20].IN1
in_ports_2_putRoutedFlit_flit_in[24] => flitBuffers_2$enq_data_in[21].IN1
in_ports_2_putRoutedFlit_flit_in[25] => flitBuffers_2$enq_data_in[22].IN1
in_ports_2_putRoutedFlit_flit_in[26] => flitBuffers_2$enq_data_in[23].IN1
in_ports_2_putRoutedFlit_flit_in[27] => flitBuffers_2$enq_data_in[24].IN1
in_ports_2_putRoutedFlit_flit_in[28] => flitBuffers_2$enq_data_in[25].IN1
in_ports_2_putRoutedFlit_flit_in[29] => flitBuffers_2$enq_data_in[26].IN1
in_ports_2_putRoutedFlit_flit_in[30] => flitBuffers_2$enq_data_in[27].IN1
in_ports_2_putRoutedFlit_flit_in[31] => flitBuffers_2$enq_data_in[28].IN1
in_ports_2_putRoutedFlit_flit_in[32] => flitBuffers_2$enq_data_in[29].IN1
in_ports_2_putRoutedFlit_flit_in[33] => flitBuffers_2$enq_data_in[30].IN1
in_ports_2_putRoutedFlit_flit_in[34] => flitBuffers_2$EN_enq.IN0
in_ports_2_putRoutedFlit_flit_in[34] => outPortFIFOs_2$EN_enq.IN0
EN_in_ports_2_putRoutedFlit => flitBuffers_2$EN_enq.IN1
EN_in_ports_2_putRoutedFlit => outPortFIFOs_2$EN_enq.IN1
EN_in_ports_2_getNonFullVCs => ~NO_FANOUT~
in_ports_2_getNonFullVCs[0] <= mkInputQueue:flitBuffers_2.notFull
in_ports_2_getNonFullVCs[1] <= <GND>
in_ports_3_putRoutedFlit_flit_in[0] => outPortFIFOs_3$enq_sendData[0].IN1
in_ports_3_putRoutedFlit_flit_in[1] => outPortFIFOs_3$enq_sendData[1].IN1
in_ports_3_putRoutedFlit_flit_in[2] => outPortFIFOs_3$enq_sendData[2].IN1
in_ports_3_putRoutedFlit_flit_in[3] => flitBuffers_3$enq_data_in[0].IN1
in_ports_3_putRoutedFlit_flit_in[4] => flitBuffers_3$enq_data_in[1].IN1
in_ports_3_putRoutedFlit_flit_in[5] => flitBuffers_3$enq_data_in[2].IN1
in_ports_3_putRoutedFlit_flit_in[6] => flitBuffers_3$enq_data_in[3].IN1
in_ports_3_putRoutedFlit_flit_in[7] => flitBuffers_3$enq_data_in[4].IN1
in_ports_3_putRoutedFlit_flit_in[8] => flitBuffers_3$enq_data_in[5].IN1
in_ports_3_putRoutedFlit_flit_in[9] => flitBuffers_3$enq_data_in[6].IN1
in_ports_3_putRoutedFlit_flit_in[10] => flitBuffers_3$enq_data_in[7].IN1
in_ports_3_putRoutedFlit_flit_in[11] => flitBuffers_3$enq_data_in[8].IN1
in_ports_3_putRoutedFlit_flit_in[12] => flitBuffers_3$enq_data_in[9].IN1
in_ports_3_putRoutedFlit_flit_in[13] => flitBuffers_3$enq_data_in[10].IN1
in_ports_3_putRoutedFlit_flit_in[14] => flitBuffers_3$enq_data_in[11].IN1
in_ports_3_putRoutedFlit_flit_in[15] => flitBuffers_3$enq_data_in[12].IN1
in_ports_3_putRoutedFlit_flit_in[16] => flitBuffers_3$enq_data_in[13].IN1
in_ports_3_putRoutedFlit_flit_in[17] => flitBuffers_3$enq_data_in[14].IN1
in_ports_3_putRoutedFlit_flit_in[18] => flitBuffers_3$enq_data_in[15].IN1
in_ports_3_putRoutedFlit_flit_in[19] => flitBuffers_3$enq_data_in[16].IN1
in_ports_3_putRoutedFlit_flit_in[20] => flitBuffers_3$enq_data_in[17].IN1
in_ports_3_putRoutedFlit_flit_in[21] => flitBuffers_3$enq_data_in[18].IN1
in_ports_3_putRoutedFlit_flit_in[22] => flitBuffers_3$enq_data_in[19].IN1
in_ports_3_putRoutedFlit_flit_in[23] => flitBuffers_3$enq_data_in[20].IN1
in_ports_3_putRoutedFlit_flit_in[24] => flitBuffers_3$enq_data_in[21].IN1
in_ports_3_putRoutedFlit_flit_in[25] => flitBuffers_3$enq_data_in[22].IN1
in_ports_3_putRoutedFlit_flit_in[26] => flitBuffers_3$enq_data_in[23].IN1
in_ports_3_putRoutedFlit_flit_in[27] => flitBuffers_3$enq_data_in[24].IN1
in_ports_3_putRoutedFlit_flit_in[28] => flitBuffers_3$enq_data_in[25].IN1
in_ports_3_putRoutedFlit_flit_in[29] => flitBuffers_3$enq_data_in[26].IN1
in_ports_3_putRoutedFlit_flit_in[30] => flitBuffers_3$enq_data_in[27].IN1
in_ports_3_putRoutedFlit_flit_in[31] => flitBuffers_3$enq_data_in[28].IN1
in_ports_3_putRoutedFlit_flit_in[32] => flitBuffers_3$enq_data_in[29].IN1
in_ports_3_putRoutedFlit_flit_in[33] => flitBuffers_3$enq_data_in[30].IN1
in_ports_3_putRoutedFlit_flit_in[34] => flitBuffers_3$EN_enq.IN0
in_ports_3_putRoutedFlit_flit_in[34] => outPortFIFOs_3$EN_enq.IN0
EN_in_ports_3_putRoutedFlit => flitBuffers_3$EN_enq.IN1
EN_in_ports_3_putRoutedFlit => outPortFIFOs_3$EN_enq.IN1
EN_in_ports_3_getNonFullVCs => ~NO_FANOUT~
in_ports_3_getNonFullVCs[0] <= mkInputQueue:flitBuffers_3.notFull
in_ports_3_getNonFullVCs[1] <= <GND>
in_ports_4_putRoutedFlit_flit_in[0] => outPortFIFOs_4$enq_sendData[0].IN1
in_ports_4_putRoutedFlit_flit_in[1] => outPortFIFOs_4$enq_sendData[1].IN1
in_ports_4_putRoutedFlit_flit_in[2] => outPortFIFOs_4$enq_sendData[2].IN1
in_ports_4_putRoutedFlit_flit_in[3] => flitBuffers_4$enq_data_in[0].IN1
in_ports_4_putRoutedFlit_flit_in[4] => flitBuffers_4$enq_data_in[1].IN1
in_ports_4_putRoutedFlit_flit_in[5] => flitBuffers_4$enq_data_in[2].IN1
in_ports_4_putRoutedFlit_flit_in[6] => flitBuffers_4$enq_data_in[3].IN1
in_ports_4_putRoutedFlit_flit_in[7] => flitBuffers_4$enq_data_in[4].IN1
in_ports_4_putRoutedFlit_flit_in[8] => flitBuffers_4$enq_data_in[5].IN1
in_ports_4_putRoutedFlit_flit_in[9] => flitBuffers_4$enq_data_in[6].IN1
in_ports_4_putRoutedFlit_flit_in[10] => flitBuffers_4$enq_data_in[7].IN1
in_ports_4_putRoutedFlit_flit_in[11] => flitBuffers_4$enq_data_in[8].IN1
in_ports_4_putRoutedFlit_flit_in[12] => flitBuffers_4$enq_data_in[9].IN1
in_ports_4_putRoutedFlit_flit_in[13] => flitBuffers_4$enq_data_in[10].IN1
in_ports_4_putRoutedFlit_flit_in[14] => flitBuffers_4$enq_data_in[11].IN1
in_ports_4_putRoutedFlit_flit_in[15] => flitBuffers_4$enq_data_in[12].IN1
in_ports_4_putRoutedFlit_flit_in[16] => flitBuffers_4$enq_data_in[13].IN1
in_ports_4_putRoutedFlit_flit_in[17] => flitBuffers_4$enq_data_in[14].IN1
in_ports_4_putRoutedFlit_flit_in[18] => flitBuffers_4$enq_data_in[15].IN1
in_ports_4_putRoutedFlit_flit_in[19] => flitBuffers_4$enq_data_in[16].IN1
in_ports_4_putRoutedFlit_flit_in[20] => flitBuffers_4$enq_data_in[17].IN1
in_ports_4_putRoutedFlit_flit_in[21] => flitBuffers_4$enq_data_in[18].IN1
in_ports_4_putRoutedFlit_flit_in[22] => flitBuffers_4$enq_data_in[19].IN1
in_ports_4_putRoutedFlit_flit_in[23] => flitBuffers_4$enq_data_in[20].IN1
in_ports_4_putRoutedFlit_flit_in[24] => flitBuffers_4$enq_data_in[21].IN1
in_ports_4_putRoutedFlit_flit_in[25] => flitBuffers_4$enq_data_in[22].IN1
in_ports_4_putRoutedFlit_flit_in[26] => flitBuffers_4$enq_data_in[23].IN1
in_ports_4_putRoutedFlit_flit_in[27] => flitBuffers_4$enq_data_in[24].IN1
in_ports_4_putRoutedFlit_flit_in[28] => flitBuffers_4$enq_data_in[25].IN1
in_ports_4_putRoutedFlit_flit_in[29] => flitBuffers_4$enq_data_in[26].IN1
in_ports_4_putRoutedFlit_flit_in[30] => flitBuffers_4$enq_data_in[27].IN1
in_ports_4_putRoutedFlit_flit_in[31] => flitBuffers_4$enq_data_in[28].IN1
in_ports_4_putRoutedFlit_flit_in[32] => flitBuffers_4$enq_data_in[29].IN1
in_ports_4_putRoutedFlit_flit_in[33] => flitBuffers_4$enq_data_in[30].IN1
in_ports_4_putRoutedFlit_flit_in[34] => flitBuffers_4$EN_enq.IN0
in_ports_4_putRoutedFlit_flit_in[34] => outPortFIFOs_4$EN_enq.IN0
EN_in_ports_4_putRoutedFlit => flitBuffers_4$EN_enq.IN1
EN_in_ports_4_putRoutedFlit => outPortFIFOs_4$EN_enq.IN1
EN_in_ports_4_getNonFullVCs => ~NO_FANOUT~
in_ports_4_getNonFullVCs[0] <= mkInputQueue:flitBuffers_4.notFull
in_ports_4_getNonFullVCs[1] <= <GND>
in_ports_5_putRoutedFlit_flit_in[0] => outPortFIFOs_5$enq_sendData[0].IN1
in_ports_5_putRoutedFlit_flit_in[1] => outPortFIFOs_5$enq_sendData[1].IN1
in_ports_5_putRoutedFlit_flit_in[2] => outPortFIFOs_5$enq_sendData[2].IN1
in_ports_5_putRoutedFlit_flit_in[3] => flitBuffers_5$enq_data_in[0].IN1
in_ports_5_putRoutedFlit_flit_in[4] => flitBuffers_5$enq_data_in[1].IN1
in_ports_5_putRoutedFlit_flit_in[5] => flitBuffers_5$enq_data_in[2].IN1
in_ports_5_putRoutedFlit_flit_in[6] => flitBuffers_5$enq_data_in[3].IN1
in_ports_5_putRoutedFlit_flit_in[7] => flitBuffers_5$enq_data_in[4].IN1
in_ports_5_putRoutedFlit_flit_in[8] => flitBuffers_5$enq_data_in[5].IN1
in_ports_5_putRoutedFlit_flit_in[9] => flitBuffers_5$enq_data_in[6].IN1
in_ports_5_putRoutedFlit_flit_in[10] => flitBuffers_5$enq_data_in[7].IN1
in_ports_5_putRoutedFlit_flit_in[11] => flitBuffers_5$enq_data_in[8].IN1
in_ports_5_putRoutedFlit_flit_in[12] => flitBuffers_5$enq_data_in[9].IN1
in_ports_5_putRoutedFlit_flit_in[13] => flitBuffers_5$enq_data_in[10].IN1
in_ports_5_putRoutedFlit_flit_in[14] => flitBuffers_5$enq_data_in[11].IN1
in_ports_5_putRoutedFlit_flit_in[15] => flitBuffers_5$enq_data_in[12].IN1
in_ports_5_putRoutedFlit_flit_in[16] => flitBuffers_5$enq_data_in[13].IN1
in_ports_5_putRoutedFlit_flit_in[17] => flitBuffers_5$enq_data_in[14].IN1
in_ports_5_putRoutedFlit_flit_in[18] => flitBuffers_5$enq_data_in[15].IN1
in_ports_5_putRoutedFlit_flit_in[19] => flitBuffers_5$enq_data_in[16].IN1
in_ports_5_putRoutedFlit_flit_in[20] => flitBuffers_5$enq_data_in[17].IN1
in_ports_5_putRoutedFlit_flit_in[21] => flitBuffers_5$enq_data_in[18].IN1
in_ports_5_putRoutedFlit_flit_in[22] => flitBuffers_5$enq_data_in[19].IN1
in_ports_5_putRoutedFlit_flit_in[23] => flitBuffers_5$enq_data_in[20].IN1
in_ports_5_putRoutedFlit_flit_in[24] => flitBuffers_5$enq_data_in[21].IN1
in_ports_5_putRoutedFlit_flit_in[25] => flitBuffers_5$enq_data_in[22].IN1
in_ports_5_putRoutedFlit_flit_in[26] => flitBuffers_5$enq_data_in[23].IN1
in_ports_5_putRoutedFlit_flit_in[27] => flitBuffers_5$enq_data_in[24].IN1
in_ports_5_putRoutedFlit_flit_in[28] => flitBuffers_5$enq_data_in[25].IN1
in_ports_5_putRoutedFlit_flit_in[29] => flitBuffers_5$enq_data_in[26].IN1
in_ports_5_putRoutedFlit_flit_in[30] => flitBuffers_5$enq_data_in[27].IN1
in_ports_5_putRoutedFlit_flit_in[31] => flitBuffers_5$enq_data_in[28].IN1
in_ports_5_putRoutedFlit_flit_in[32] => flitBuffers_5$enq_data_in[29].IN1
in_ports_5_putRoutedFlit_flit_in[33] => flitBuffers_5$enq_data_in[30].IN1
in_ports_5_putRoutedFlit_flit_in[34] => flitBuffers_5$EN_enq.IN0
in_ports_5_putRoutedFlit_flit_in[34] => outPortFIFOs_5$EN_enq.IN0
EN_in_ports_5_putRoutedFlit => flitBuffers_5$EN_enq.IN1
EN_in_ports_5_putRoutedFlit => outPortFIFOs_5$EN_enq.IN1
EN_in_ports_5_getNonFullVCs => ~NO_FANOUT~
in_ports_5_getNonFullVCs[0] <= mkInputQueue:flitBuffers_5.notFull
in_ports_5_getNonFullVCs[1] <= <GND>
in_ports_6_putRoutedFlit_flit_in[0] => outPortFIFOs_6$enq_sendData[0].IN1
in_ports_6_putRoutedFlit_flit_in[1] => outPortFIFOs_6$enq_sendData[1].IN1
in_ports_6_putRoutedFlit_flit_in[2] => outPortFIFOs_6$enq_sendData[2].IN1
in_ports_6_putRoutedFlit_flit_in[3] => flitBuffers_6$enq_data_in[0].IN1
in_ports_6_putRoutedFlit_flit_in[4] => flitBuffers_6$enq_data_in[1].IN1
in_ports_6_putRoutedFlit_flit_in[5] => flitBuffers_6$enq_data_in[2].IN1
in_ports_6_putRoutedFlit_flit_in[6] => flitBuffers_6$enq_data_in[3].IN1
in_ports_6_putRoutedFlit_flit_in[7] => flitBuffers_6$enq_data_in[4].IN1
in_ports_6_putRoutedFlit_flit_in[8] => flitBuffers_6$enq_data_in[5].IN1
in_ports_6_putRoutedFlit_flit_in[9] => flitBuffers_6$enq_data_in[6].IN1
in_ports_6_putRoutedFlit_flit_in[10] => flitBuffers_6$enq_data_in[7].IN1
in_ports_6_putRoutedFlit_flit_in[11] => flitBuffers_6$enq_data_in[8].IN1
in_ports_6_putRoutedFlit_flit_in[12] => flitBuffers_6$enq_data_in[9].IN1
in_ports_6_putRoutedFlit_flit_in[13] => flitBuffers_6$enq_data_in[10].IN1
in_ports_6_putRoutedFlit_flit_in[14] => flitBuffers_6$enq_data_in[11].IN1
in_ports_6_putRoutedFlit_flit_in[15] => flitBuffers_6$enq_data_in[12].IN1
in_ports_6_putRoutedFlit_flit_in[16] => flitBuffers_6$enq_data_in[13].IN1
in_ports_6_putRoutedFlit_flit_in[17] => flitBuffers_6$enq_data_in[14].IN1
in_ports_6_putRoutedFlit_flit_in[18] => flitBuffers_6$enq_data_in[15].IN1
in_ports_6_putRoutedFlit_flit_in[19] => flitBuffers_6$enq_data_in[16].IN1
in_ports_6_putRoutedFlit_flit_in[20] => flitBuffers_6$enq_data_in[17].IN1
in_ports_6_putRoutedFlit_flit_in[21] => flitBuffers_6$enq_data_in[18].IN1
in_ports_6_putRoutedFlit_flit_in[22] => flitBuffers_6$enq_data_in[19].IN1
in_ports_6_putRoutedFlit_flit_in[23] => flitBuffers_6$enq_data_in[20].IN1
in_ports_6_putRoutedFlit_flit_in[24] => flitBuffers_6$enq_data_in[21].IN1
in_ports_6_putRoutedFlit_flit_in[25] => flitBuffers_6$enq_data_in[22].IN1
in_ports_6_putRoutedFlit_flit_in[26] => flitBuffers_6$enq_data_in[23].IN1
in_ports_6_putRoutedFlit_flit_in[27] => flitBuffers_6$enq_data_in[24].IN1
in_ports_6_putRoutedFlit_flit_in[28] => flitBuffers_6$enq_data_in[25].IN1
in_ports_6_putRoutedFlit_flit_in[29] => flitBuffers_6$enq_data_in[26].IN1
in_ports_6_putRoutedFlit_flit_in[30] => flitBuffers_6$enq_data_in[27].IN1
in_ports_6_putRoutedFlit_flit_in[31] => flitBuffers_6$enq_data_in[28].IN1
in_ports_6_putRoutedFlit_flit_in[32] => flitBuffers_6$enq_data_in[29].IN1
in_ports_6_putRoutedFlit_flit_in[33] => flitBuffers_6$enq_data_in[30].IN1
in_ports_6_putRoutedFlit_flit_in[34] => flitBuffers_6$EN_enq.IN0
in_ports_6_putRoutedFlit_flit_in[34] => outPortFIFOs_6$EN_enq.IN0
EN_in_ports_6_putRoutedFlit => flitBuffers_6$EN_enq.IN1
EN_in_ports_6_putRoutedFlit => outPortFIFOs_6$EN_enq.IN1
EN_in_ports_6_getNonFullVCs => ~NO_FANOUT~
in_ports_6_getNonFullVCs[0] <= mkInputQueue:flitBuffers_6.notFull
in_ports_6_getNonFullVCs[1] <= <GND>
in_ports_7_putRoutedFlit_flit_in[0] => outPortFIFOs_7$enq_sendData[0].IN1
in_ports_7_putRoutedFlit_flit_in[1] => outPortFIFOs_7$enq_sendData[1].IN1
in_ports_7_putRoutedFlit_flit_in[2] => outPortFIFOs_7$enq_sendData[2].IN1
in_ports_7_putRoutedFlit_flit_in[3] => flitBuffers_7$enq_data_in[0].IN1
in_ports_7_putRoutedFlit_flit_in[4] => flitBuffers_7$enq_data_in[1].IN1
in_ports_7_putRoutedFlit_flit_in[5] => flitBuffers_7$enq_data_in[2].IN1
in_ports_7_putRoutedFlit_flit_in[6] => flitBuffers_7$enq_data_in[3].IN1
in_ports_7_putRoutedFlit_flit_in[7] => flitBuffers_7$enq_data_in[4].IN1
in_ports_7_putRoutedFlit_flit_in[8] => flitBuffers_7$enq_data_in[5].IN1
in_ports_7_putRoutedFlit_flit_in[9] => flitBuffers_7$enq_data_in[6].IN1
in_ports_7_putRoutedFlit_flit_in[10] => flitBuffers_7$enq_data_in[7].IN1
in_ports_7_putRoutedFlit_flit_in[11] => flitBuffers_7$enq_data_in[8].IN1
in_ports_7_putRoutedFlit_flit_in[12] => flitBuffers_7$enq_data_in[9].IN1
in_ports_7_putRoutedFlit_flit_in[13] => flitBuffers_7$enq_data_in[10].IN1
in_ports_7_putRoutedFlit_flit_in[14] => flitBuffers_7$enq_data_in[11].IN1
in_ports_7_putRoutedFlit_flit_in[15] => flitBuffers_7$enq_data_in[12].IN1
in_ports_7_putRoutedFlit_flit_in[16] => flitBuffers_7$enq_data_in[13].IN1
in_ports_7_putRoutedFlit_flit_in[17] => flitBuffers_7$enq_data_in[14].IN1
in_ports_7_putRoutedFlit_flit_in[18] => flitBuffers_7$enq_data_in[15].IN1
in_ports_7_putRoutedFlit_flit_in[19] => flitBuffers_7$enq_data_in[16].IN1
in_ports_7_putRoutedFlit_flit_in[20] => flitBuffers_7$enq_data_in[17].IN1
in_ports_7_putRoutedFlit_flit_in[21] => flitBuffers_7$enq_data_in[18].IN1
in_ports_7_putRoutedFlit_flit_in[22] => flitBuffers_7$enq_data_in[19].IN1
in_ports_7_putRoutedFlit_flit_in[23] => flitBuffers_7$enq_data_in[20].IN1
in_ports_7_putRoutedFlit_flit_in[24] => flitBuffers_7$enq_data_in[21].IN1
in_ports_7_putRoutedFlit_flit_in[25] => flitBuffers_7$enq_data_in[22].IN1
in_ports_7_putRoutedFlit_flit_in[26] => flitBuffers_7$enq_data_in[23].IN1
in_ports_7_putRoutedFlit_flit_in[27] => flitBuffers_7$enq_data_in[24].IN1
in_ports_7_putRoutedFlit_flit_in[28] => flitBuffers_7$enq_data_in[25].IN1
in_ports_7_putRoutedFlit_flit_in[29] => flitBuffers_7$enq_data_in[26].IN1
in_ports_7_putRoutedFlit_flit_in[30] => flitBuffers_7$enq_data_in[27].IN1
in_ports_7_putRoutedFlit_flit_in[31] => flitBuffers_7$enq_data_in[28].IN1
in_ports_7_putRoutedFlit_flit_in[32] => flitBuffers_7$enq_data_in[29].IN1
in_ports_7_putRoutedFlit_flit_in[33] => flitBuffers_7$enq_data_in[30].IN1
in_ports_7_putRoutedFlit_flit_in[34] => flitBuffers_7$EN_enq.IN0
in_ports_7_putRoutedFlit_flit_in[34] => outPortFIFOs_7$EN_enq.IN0
EN_in_ports_7_putRoutedFlit => flitBuffers_7$EN_enq.IN1
EN_in_ports_7_putRoutedFlit => outPortFIFOs_7$EN_enq.IN1
EN_in_ports_7_getNonFullVCs => ~NO_FANOUT~
in_ports_7_getNonFullVCs[0] <= mkInputQueue:flitBuffers_7.notFull
in_ports_7_getNonFullVCs[1] <= <GND>
EN_out_ports_0_getFlit => ~NO_FANOUT~
out_ports_0_getFlit[0] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[1] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[2] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[3] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[4] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[5] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[6] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[7] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[8] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[9] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[10] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[11] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[12] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[13] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[14] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[15] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[16] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[17] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[18] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[19] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[20] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[21] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[22] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[23] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[24] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[25] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[26] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[27] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[28] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[29] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[30] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[31] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_0_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_1_getFlit => ~NO_FANOUT~
out_ports_1_getFlit[0] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[1] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[2] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[3] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[4] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[5] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[6] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[7] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[8] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[9] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[10] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[11] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[12] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[13] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[14] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[15] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[16] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[17] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[18] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[19] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[20] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[21] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[22] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[23] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[24] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[25] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[26] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[27] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[28] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[29] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[30] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[31] <= out_ports_1_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_1_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_2_getFlit => ~NO_FANOUT~
out_ports_2_getFlit[0] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[1] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[2] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[3] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[4] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[5] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[6] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[7] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[8] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[9] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[10] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[11] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[12] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[13] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[14] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[15] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[16] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[17] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[18] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[19] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[20] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[21] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[22] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[23] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[24] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[25] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[26] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[27] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[28] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[29] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[30] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[31] <= out_ports_2_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_2_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_3_getFlit => ~NO_FANOUT~
out_ports_3_getFlit[0] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[1] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[2] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[3] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[4] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[5] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[6] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[7] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[8] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[9] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[10] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[11] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[12] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[13] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[14] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[15] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[16] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[17] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[18] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[19] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[20] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[21] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[22] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[23] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[24] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[25] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[26] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[27] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[28] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[29] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[30] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[31] <= out_ports_3_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_3_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_4_getFlit => ~NO_FANOUT~
out_ports_4_getFlit[0] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[1] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[2] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[3] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[4] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[5] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[6] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[7] <= Mux131.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[8] <= Mux130.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[9] <= Mux129.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[10] <= Mux128.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[11] <= Mux127.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[12] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[13] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[14] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[15] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[16] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[17] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[18] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[19] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[20] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[21] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[22] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[23] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[24] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[25] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[26] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[27] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[28] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[29] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[30] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[31] <= out_ports_4_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_4_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_5_getFlit => ~NO_FANOUT~
out_ports_5_getFlit[0] <= Mux169.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[1] <= Mux168.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[2] <= Mux167.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[3] <= Mux166.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[4] <= Mux165.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[5] <= Mux164.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[6] <= Mux163.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[7] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[8] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[9] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[10] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[11] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[12] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[13] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[14] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[15] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[16] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[17] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[18] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[19] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[20] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[21] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[22] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[23] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[24] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[25] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[26] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[27] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[28] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[29] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[30] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[31] <= out_ports_5_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_5_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_6_getFlit => ~NO_FANOUT~
out_ports_6_getFlit[0] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[1] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[2] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[3] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[4] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[5] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[6] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[7] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[8] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[9] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[10] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[11] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[12] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[13] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[14] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[15] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[16] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[17] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[18] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[19] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[20] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[21] <= Mux210.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[22] <= Mux209.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[23] <= Mux208.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[24] <= Mux207.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[25] <= Mux206.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[26] <= Mux205.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[27] <= Mux204.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[28] <= Mux203.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[29] <= Mux202.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[30] <= Mux201.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[31] <= out_ports_6_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_6_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_7_getFlit => ~NO_FANOUT~
out_ports_7_getFlit[0] <= Mux200.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[1] <= Mux199.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[2] <= Mux198.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[3] <= Mux197.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[4] <= Mux196.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[5] <= Mux195.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[6] <= Mux194.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[7] <= Mux193.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[8] <= Mux192.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[9] <= Mux191.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[10] <= Mux190.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[11] <= Mux189.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[12] <= Mux188.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[13] <= Mux187.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[14] <= Mux186.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[15] <= Mux185.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[16] <= Mux184.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[17] <= Mux183.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[18] <= Mux182.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[19] <= Mux181.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[20] <= Mux180.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[21] <= Mux179.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[22] <= Mux178.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[23] <= Mux177.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[24] <= Mux176.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[25] <= Mux175.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[26] <= Mux174.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[27] <= Mux173.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[28] <= Mux172.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[29] <= Mux171.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[30] <= Mux170.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[31] <= out_ports_7_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_7_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_3
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_4
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_5
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_1
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_2
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_3
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_4
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_5
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_6
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_7
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc
pipeline => as_inputArbGrants_reg_0$EN.IN0
pipeline => as_inputArbGrants_reg_0_1$EN.IN0
pipeline => as_inputArbGrants_reg_0_2$EN.IN0
pipeline => as_inputArbGrants_reg_0_3$EN.IN0
pipeline => as_inputArbGrants_reg_0_4$EN.IN0
pipeline => as_inputArbGrants_reg_0_5$EN.IN0
pipeline => as_inputArbGrants_reg_0_6$EN.IN0
pipeline => as_inputArbGrants_reg_0_7$EN.IN0
pipeline => as_inputArbGrants_reg_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_2$EN.IN0
pipeline => as_inputArbGrants_reg_1_3$EN.IN0
pipeline => as_inputArbGrants_reg_1_4$EN.IN0
pipeline => as_inputArbGrants_reg_1_5$EN.IN0
pipeline => as_inputArbGrants_reg_1_6$EN.IN0
pipeline => as_inputArbGrants_reg_1_7$EN.IN0
pipeline => as_inputArbGrants_reg_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_1$EN.IN0
pipeline => as_inputArbGrants_reg_2_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_3$EN.IN0
pipeline => as_inputArbGrants_reg_2_4$EN.IN0
pipeline => as_inputArbGrants_reg_2_5$EN.IN0
pipeline => as_inputArbGrants_reg_2_6$EN.IN0
pipeline => as_inputArbGrants_reg_2_7$EN.IN0
pipeline => as_inputArbGrants_reg_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_1$EN.IN0
pipeline => as_inputArbGrants_reg_3_2$EN.IN0
pipeline => as_inputArbGrants_reg_3_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_4$EN.IN0
pipeline => as_inputArbGrants_reg_3_5$EN.IN0
pipeline => as_inputArbGrants_reg_3_6$EN.IN0
pipeline => as_inputArbGrants_reg_3_7$EN.IN0
pipeline => as_inputArbGrants_reg_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_1$EN.IN0
pipeline => as_inputArbGrants_reg_4_2$EN.IN0
pipeline => as_inputArbGrants_reg_4_3$EN.IN0
pipeline => as_inputArbGrants_reg_4_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_5$EN.IN0
pipeline => as_inputArbGrants_reg_4_6$EN.IN0
pipeline => as_inputArbGrants_reg_4_7$EN.IN0
pipeline => as_inputArbGrants_reg_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_1$EN.IN0
pipeline => as_inputArbGrants_reg_5_2$EN.IN0
pipeline => as_inputArbGrants_reg_5_3$EN.IN0
pipeline => as_inputArbGrants_reg_5_4$EN.IN0
pipeline => as_inputArbGrants_reg_5_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_6$EN.IN0
pipeline => as_inputArbGrants_reg_5_7$EN.IN0
pipeline => as_inputArbGrants_reg_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_1$EN.IN0
pipeline => as_inputArbGrants_reg_6_2$EN.IN0
pipeline => as_inputArbGrants_reg_6_3$EN.IN0
pipeline => as_inputArbGrants_reg_6_4$EN.IN0
pipeline => as_inputArbGrants_reg_6_5$EN.IN0
pipeline => as_inputArbGrants_reg_6_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_7$EN.IN0
pipeline => as_inputArbGrants_reg_7$EN.IN0
pipeline => as_inputArbGrants_reg_7_1$EN.IN0
pipeline => as_inputArbGrants_reg_7_2$EN.IN0
pipeline => as_inputArbGrants_reg_7_3$EN.IN0
pipeline => as_inputArbGrants_reg_7_4$EN.IN0
pipeline => as_inputArbGrants_reg_7_5$EN.IN0
pipeline => as_inputArbGrants_reg_7_6$EN.IN0
pipeline => as_inputArbGrants_reg_7_7$EN.IN0
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
CLK => CLK.IN2
RST_N => RST_N.IN2
allocate_alloc_input[0] => inputArbs$input_arbs_0_select_requests[0].IN1
allocate_alloc_input[1] => inputArbs$input_arbs_0_select_requests[1].IN1
allocate_alloc_input[2] => inputArbs$input_arbs_0_select_requests[2].IN1
allocate_alloc_input[3] => inputArbs$input_arbs_0_select_requests[3].IN1
allocate_alloc_input[4] => inputArbs$input_arbs_0_select_requests[4].IN1
allocate_alloc_input[5] => inputArbs$input_arbs_0_select_requests[5].IN1
allocate_alloc_input[6] => inputArbs$input_arbs_0_select_requests[6].IN1
allocate_alloc_input[7] => inputArbs$input_arbs_0_select_requests[7].IN1
allocate_alloc_input[8] => inputArbs$input_arbs_1_select_requests[0].IN1
allocate_alloc_input[9] => inputArbs$input_arbs_1_select_requests[1].IN1
allocate_alloc_input[10] => inputArbs$input_arbs_1_select_requests[2].IN1
allocate_alloc_input[11] => inputArbs$input_arbs_1_select_requests[3].IN1
allocate_alloc_input[12] => inputArbs$input_arbs_1_select_requests[4].IN1
allocate_alloc_input[13] => inputArbs$input_arbs_1_select_requests[5].IN1
allocate_alloc_input[14] => inputArbs$input_arbs_1_select_requests[6].IN1
allocate_alloc_input[15] => inputArbs$input_arbs_1_select_requests[7].IN1
allocate_alloc_input[16] => inputArbs$input_arbs_2_select_requests[0].IN1
allocate_alloc_input[17] => inputArbs$input_arbs_2_select_requests[1].IN1
allocate_alloc_input[18] => inputArbs$input_arbs_2_select_requests[2].IN1
allocate_alloc_input[19] => inputArbs$input_arbs_2_select_requests[3].IN1
allocate_alloc_input[20] => inputArbs$input_arbs_2_select_requests[4].IN1
allocate_alloc_input[21] => inputArbs$input_arbs_2_select_requests[5].IN1
allocate_alloc_input[22] => inputArbs$input_arbs_2_select_requests[6].IN1
allocate_alloc_input[23] => inputArbs$input_arbs_2_select_requests[7].IN1
allocate_alloc_input[24] => inputArbs$input_arbs_3_select_requests[0].IN1
allocate_alloc_input[25] => inputArbs$input_arbs_3_select_requests[1].IN1
allocate_alloc_input[26] => inputArbs$input_arbs_3_select_requests[2].IN1
allocate_alloc_input[27] => inputArbs$input_arbs_3_select_requests[3].IN1
allocate_alloc_input[28] => inputArbs$input_arbs_3_select_requests[4].IN1
allocate_alloc_input[29] => inputArbs$input_arbs_3_select_requests[5].IN1
allocate_alloc_input[30] => inputArbs$input_arbs_3_select_requests[6].IN1
allocate_alloc_input[31] => inputArbs$input_arbs_3_select_requests[7].IN1
allocate_alloc_input[32] => inputArbs$input_arbs_4_select_requests[0].IN1
allocate_alloc_input[33] => inputArbs$input_arbs_4_select_requests[1].IN1
allocate_alloc_input[34] => inputArbs$input_arbs_4_select_requests[2].IN1
allocate_alloc_input[35] => inputArbs$input_arbs_4_select_requests[3].IN1
allocate_alloc_input[36] => inputArbs$input_arbs_4_select_requests[4].IN1
allocate_alloc_input[37] => inputArbs$input_arbs_4_select_requests[5].IN1
allocate_alloc_input[38] => inputArbs$input_arbs_4_select_requests[6].IN1
allocate_alloc_input[39] => inputArbs$input_arbs_4_select_requests[7].IN1
allocate_alloc_input[40] => inputArbs$input_arbs_5_select_requests[0].IN1
allocate_alloc_input[41] => inputArbs$input_arbs_5_select_requests[1].IN1
allocate_alloc_input[42] => inputArbs$input_arbs_5_select_requests[2].IN1
allocate_alloc_input[43] => inputArbs$input_arbs_5_select_requests[3].IN1
allocate_alloc_input[44] => inputArbs$input_arbs_5_select_requests[4].IN1
allocate_alloc_input[45] => inputArbs$input_arbs_5_select_requests[5].IN1
allocate_alloc_input[46] => inputArbs$input_arbs_5_select_requests[6].IN1
allocate_alloc_input[47] => inputArbs$input_arbs_5_select_requests[7].IN1
allocate_alloc_input[48] => inputArbs$input_arbs_6_select_requests[0].IN1
allocate_alloc_input[49] => inputArbs$input_arbs_6_select_requests[1].IN1
allocate_alloc_input[50] => inputArbs$input_arbs_6_select_requests[2].IN1
allocate_alloc_input[51] => inputArbs$input_arbs_6_select_requests[3].IN1
allocate_alloc_input[52] => inputArbs$input_arbs_6_select_requests[4].IN1
allocate_alloc_input[53] => inputArbs$input_arbs_6_select_requests[5].IN1
allocate_alloc_input[54] => inputArbs$input_arbs_6_select_requests[6].IN1
allocate_alloc_input[55] => inputArbs$input_arbs_6_select_requests[7].IN1
allocate_alloc_input[56] => inputArbs$input_arbs_7_select_requests[0].IN1
allocate_alloc_input[57] => inputArbs$input_arbs_7_select_requests[1].IN1
allocate_alloc_input[58] => inputArbs$input_arbs_7_select_requests[2].IN1
allocate_alloc_input[59] => inputArbs$input_arbs_7_select_requests[3].IN1
allocate_alloc_input[60] => inputArbs$input_arbs_7_select_requests[4].IN1
allocate_alloc_input[61] => inputArbs$input_arbs_7_select_requests[5].IN1
allocate_alloc_input[62] => inputArbs$input_arbs_7_select_requests[6].IN1
allocate_alloc_input[63] => inputArbs$input_arbs_7_select_requests[7].IN1
EN_allocate => as_inputArbGrants_reg_0$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_7$EN.IN1
allocate[0] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[1] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[2] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[3] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[4] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[5] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[6] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[7] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[8] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[9] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[10] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[11] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[12] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[13] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[14] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[15] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[16] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[17] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[18] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[19] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[20] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[21] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[22] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[23] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[24] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[25] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[26] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[27] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[28] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[29] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[30] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[31] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[32] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[33] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[34] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[35] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[36] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[37] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[38] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[39] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[40] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[41] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[42] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[43] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[44] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[45] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[46] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[47] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[48] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[49] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[50] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[51] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[52] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[53] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[54] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[55] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[56] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[57] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[58] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[59] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[60] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[61] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[62] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[63] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
EN_next => outputArbs$EN_output_arbs_7_next.IN16


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs
CLK => ias_7_token[0].CLK
CLK => ias_7_token[1].CLK
CLK => ias_7_token[2].CLK
CLK => ias_7_token[3].CLK
CLK => ias_7_token[4].CLK
CLK => ias_7_token[5].CLK
CLK => ias_7_token[6].CLK
CLK => ias_7_token[7].CLK
CLK => ias_6_token[0].CLK
CLK => ias_6_token[1].CLK
CLK => ias_6_token[2].CLK
CLK => ias_6_token[3].CLK
CLK => ias_6_token[4].CLK
CLK => ias_6_token[5].CLK
CLK => ias_6_token[6].CLK
CLK => ias_6_token[7].CLK
CLK => ias_5_token[0].CLK
CLK => ias_5_token[1].CLK
CLK => ias_5_token[2].CLK
CLK => ias_5_token[3].CLK
CLK => ias_5_token[4].CLK
CLK => ias_5_token[5].CLK
CLK => ias_5_token[6].CLK
CLK => ias_5_token[7].CLK
CLK => ias_4_token[0].CLK
CLK => ias_4_token[1].CLK
CLK => ias_4_token[2].CLK
CLK => ias_4_token[3].CLK
CLK => ias_4_token[4].CLK
CLK => ias_4_token[5].CLK
CLK => ias_4_token[6].CLK
CLK => ias_4_token[7].CLK
CLK => ias_3_token[0].CLK
CLK => ias_3_token[1].CLK
CLK => ias_3_token[2].CLK
CLK => ias_3_token[3].CLK
CLK => ias_3_token[4].CLK
CLK => ias_3_token[5].CLK
CLK => ias_3_token[6].CLK
CLK => ias_3_token[7].CLK
CLK => ias_2_token[0].CLK
CLK => ias_2_token[1].CLK
CLK => ias_2_token[2].CLK
CLK => ias_2_token[3].CLK
CLK => ias_2_token[4].CLK
CLK => ias_2_token[5].CLK
CLK => ias_2_token[6].CLK
CLK => ias_2_token[7].CLK
CLK => ias_1_token[0].CLK
CLK => ias_1_token[1].CLK
CLK => ias_1_token[2].CLK
CLK => ias_1_token[3].CLK
CLK => ias_1_token[4].CLK
CLK => ias_1_token[5].CLK
CLK => ias_1_token[6].CLK
CLK => ias_1_token[7].CLK
CLK => ias_0_token[0].CLK
CLK => ias_0_token[1].CLK
CLK => ias_0_token[2].CLK
CLK => ias_0_token[3].CLK
CLK => ias_0_token[4].CLK
CLK => ias_0_token[5].CLK
CLK => ias_0_token[6].CLK
CLK => ias_0_token[7].CLK
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
input_arbs_0_select_requests[0] => input_arbs_0_select_requests[0].IN2
input_arbs_0_select_requests[1] => input_arbs_0_select_requests[1].IN2
input_arbs_0_select_requests[2] => input_arbs_0_select_requests[2].IN2
input_arbs_0_select_requests[3] => input_arbs_0_select_requests[3].IN2
input_arbs_0_select_requests[4] => input_arbs_0_select_requests[4].IN2
input_arbs_0_select_requests[5] => input_arbs_0_select_requests[5].IN2
input_arbs_0_select_requests[6] => input_arbs_0_select_requests[6].IN2
input_arbs_0_select_requests[7] => input_arbs_0_select_requests[7].IN2
input_arbs_0_select[0] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[2] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[4] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[6] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[7] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
input_arbs_1_select_requests[0] => input_arbs_1_select_requests[0].IN2
input_arbs_1_select_requests[1] => input_arbs_1_select_requests[1].IN2
input_arbs_1_select_requests[2] => input_arbs_1_select_requests[2].IN2
input_arbs_1_select_requests[3] => input_arbs_1_select_requests[3].IN2
input_arbs_1_select_requests[4] => input_arbs_1_select_requests[4].IN2
input_arbs_1_select_requests[5] => input_arbs_1_select_requests[5].IN2
input_arbs_1_select_requests[6] => input_arbs_1_select_requests[6].IN2
input_arbs_1_select_requests[7] => input_arbs_1_select_requests[7].IN2
input_arbs_1_select[0] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[2] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[4] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[6] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[7] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
input_arbs_2_select_requests[0] => input_arbs_2_select_requests[0].IN2
input_arbs_2_select_requests[1] => input_arbs_2_select_requests[1].IN2
input_arbs_2_select_requests[2] => input_arbs_2_select_requests[2].IN2
input_arbs_2_select_requests[3] => input_arbs_2_select_requests[3].IN2
input_arbs_2_select_requests[4] => input_arbs_2_select_requests[4].IN2
input_arbs_2_select_requests[5] => input_arbs_2_select_requests[5].IN2
input_arbs_2_select_requests[6] => input_arbs_2_select_requests[6].IN2
input_arbs_2_select_requests[7] => input_arbs_2_select_requests[7].IN2
input_arbs_2_select[0] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[2] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[4] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[6] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[7] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
input_arbs_3_select_requests[0] => input_arbs_3_select_requests[0].IN2
input_arbs_3_select_requests[1] => input_arbs_3_select_requests[1].IN2
input_arbs_3_select_requests[2] => input_arbs_3_select_requests[2].IN2
input_arbs_3_select_requests[3] => input_arbs_3_select_requests[3].IN2
input_arbs_3_select_requests[4] => input_arbs_3_select_requests[4].IN2
input_arbs_3_select_requests[5] => input_arbs_3_select_requests[5].IN2
input_arbs_3_select_requests[6] => input_arbs_3_select_requests[6].IN2
input_arbs_3_select_requests[7] => input_arbs_3_select_requests[7].IN2
input_arbs_3_select[0] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[2] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[4] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[6] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[7] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
input_arbs_4_select_requests[0] => input_arbs_4_select_requests[0].IN2
input_arbs_4_select_requests[1] => input_arbs_4_select_requests[1].IN2
input_arbs_4_select_requests[2] => input_arbs_4_select_requests[2].IN2
input_arbs_4_select_requests[3] => input_arbs_4_select_requests[3].IN2
input_arbs_4_select_requests[4] => input_arbs_4_select_requests[4].IN2
input_arbs_4_select_requests[5] => input_arbs_4_select_requests[5].IN2
input_arbs_4_select_requests[6] => input_arbs_4_select_requests[6].IN2
input_arbs_4_select_requests[7] => input_arbs_4_select_requests[7].IN2
input_arbs_4_select[0] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[2] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[4] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[6] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[7] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
input_arbs_5_select_requests[0] => input_arbs_5_select_requests[0].IN2
input_arbs_5_select_requests[1] => input_arbs_5_select_requests[1].IN2
input_arbs_5_select_requests[2] => input_arbs_5_select_requests[2].IN2
input_arbs_5_select_requests[3] => input_arbs_5_select_requests[3].IN2
input_arbs_5_select_requests[4] => input_arbs_5_select_requests[4].IN2
input_arbs_5_select_requests[5] => input_arbs_5_select_requests[5].IN2
input_arbs_5_select_requests[6] => input_arbs_5_select_requests[6].IN2
input_arbs_5_select_requests[7] => input_arbs_5_select_requests[7].IN2
input_arbs_5_select[0] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[2] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[4] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[6] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[7] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
input_arbs_6_select_requests[0] => input_arbs_6_select_requests[0].IN2
input_arbs_6_select_requests[1] => input_arbs_6_select_requests[1].IN2
input_arbs_6_select_requests[2] => input_arbs_6_select_requests[2].IN2
input_arbs_6_select_requests[3] => input_arbs_6_select_requests[3].IN2
input_arbs_6_select_requests[4] => input_arbs_6_select_requests[4].IN2
input_arbs_6_select_requests[5] => input_arbs_6_select_requests[5].IN2
input_arbs_6_select_requests[6] => input_arbs_6_select_requests[6].IN2
input_arbs_6_select_requests[7] => input_arbs_6_select_requests[7].IN2
input_arbs_6_select[0] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[2] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[4] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[6] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[7] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
input_arbs_7_select_requests[0] => input_arbs_7_select_requests[0].IN2
input_arbs_7_select_requests[1] => input_arbs_7_select_requests[1].IN2
input_arbs_7_select_requests[2] => input_arbs_7_select_requests[2].IN2
input_arbs_7_select_requests[3] => input_arbs_7_select_requests[3].IN2
input_arbs_7_select_requests[4] => input_arbs_7_select_requests[4].IN2
input_arbs_7_select_requests[5] => input_arbs_7_select_requests[5].IN2
input_arbs_7_select_requests[6] => input_arbs_7_select_requests[6].IN2
input_arbs_7_select_requests[7] => input_arbs_7_select_requests[7].IN2
input_arbs_7_select[0] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[2] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[4] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[6] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[7] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs
CLK => oas_7_token[0].CLK
CLK => oas_7_token[1].CLK
CLK => oas_7_token[2].CLK
CLK => oas_7_token[3].CLK
CLK => oas_7_token[4].CLK
CLK => oas_7_token[5].CLK
CLK => oas_7_token[6].CLK
CLK => oas_7_token[7].CLK
CLK => oas_6_token[0].CLK
CLK => oas_6_token[1].CLK
CLK => oas_6_token[2].CLK
CLK => oas_6_token[3].CLK
CLK => oas_6_token[4].CLK
CLK => oas_6_token[5].CLK
CLK => oas_6_token[6].CLK
CLK => oas_6_token[7].CLK
CLK => oas_5_token[0].CLK
CLK => oas_5_token[1].CLK
CLK => oas_5_token[2].CLK
CLK => oas_5_token[3].CLK
CLK => oas_5_token[4].CLK
CLK => oas_5_token[5].CLK
CLK => oas_5_token[6].CLK
CLK => oas_5_token[7].CLK
CLK => oas_4_token[0].CLK
CLK => oas_4_token[1].CLK
CLK => oas_4_token[2].CLK
CLK => oas_4_token[3].CLK
CLK => oas_4_token[4].CLK
CLK => oas_4_token[5].CLK
CLK => oas_4_token[6].CLK
CLK => oas_4_token[7].CLK
CLK => oas_3_token[0].CLK
CLK => oas_3_token[1].CLK
CLK => oas_3_token[2].CLK
CLK => oas_3_token[3].CLK
CLK => oas_3_token[4].CLK
CLK => oas_3_token[5].CLK
CLK => oas_3_token[6].CLK
CLK => oas_3_token[7].CLK
CLK => oas_2_token[0].CLK
CLK => oas_2_token[1].CLK
CLK => oas_2_token[2].CLK
CLK => oas_2_token[3].CLK
CLK => oas_2_token[4].CLK
CLK => oas_2_token[5].CLK
CLK => oas_2_token[6].CLK
CLK => oas_2_token[7].CLK
CLK => oas_1_token[0].CLK
CLK => oas_1_token[1].CLK
CLK => oas_1_token[2].CLK
CLK => oas_1_token[3].CLK
CLK => oas_1_token[4].CLK
CLK => oas_1_token[5].CLK
CLK => oas_1_token[6].CLK
CLK => oas_1_token[7].CLK
CLK => oas_0_token[0].CLK
CLK => oas_0_token[1].CLK
CLK => oas_0_token[2].CLK
CLK => oas_0_token[3].CLK
CLK => oas_0_token[4].CLK
CLK => oas_0_token[5].CLK
CLK => oas_0_token[6].CLK
CLK => oas_0_token[7].CLK
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
output_arbs_0_select_requests[0] => output_arbs_0_select_requests[0].IN2
output_arbs_0_select_requests[1] => output_arbs_0_select_requests[1].IN2
output_arbs_0_select_requests[2] => output_arbs_0_select_requests[2].IN2
output_arbs_0_select_requests[3] => output_arbs_0_select_requests[3].IN2
output_arbs_0_select_requests[4] => output_arbs_0_select_requests[4].IN2
output_arbs_0_select_requests[5] => output_arbs_0_select_requests[5].IN2
output_arbs_0_select_requests[6] => output_arbs_0_select_requests[6].IN2
output_arbs_0_select_requests[7] => output_arbs_0_select_requests[7].IN2
output_arbs_0_select[0] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[2] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[4] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[6] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[7] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
output_arbs_1_select_requests[0] => output_arbs_1_select_requests[0].IN2
output_arbs_1_select_requests[1] => output_arbs_1_select_requests[1].IN2
output_arbs_1_select_requests[2] => output_arbs_1_select_requests[2].IN2
output_arbs_1_select_requests[3] => output_arbs_1_select_requests[3].IN2
output_arbs_1_select_requests[4] => output_arbs_1_select_requests[4].IN2
output_arbs_1_select_requests[5] => output_arbs_1_select_requests[5].IN2
output_arbs_1_select_requests[6] => output_arbs_1_select_requests[6].IN2
output_arbs_1_select_requests[7] => output_arbs_1_select_requests[7].IN2
output_arbs_1_select[0] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[2] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[4] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[6] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[7] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
output_arbs_2_select_requests[0] => output_arbs_2_select_requests[0].IN2
output_arbs_2_select_requests[1] => output_arbs_2_select_requests[1].IN2
output_arbs_2_select_requests[2] => output_arbs_2_select_requests[2].IN2
output_arbs_2_select_requests[3] => output_arbs_2_select_requests[3].IN2
output_arbs_2_select_requests[4] => output_arbs_2_select_requests[4].IN2
output_arbs_2_select_requests[5] => output_arbs_2_select_requests[5].IN2
output_arbs_2_select_requests[6] => output_arbs_2_select_requests[6].IN2
output_arbs_2_select_requests[7] => output_arbs_2_select_requests[7].IN2
output_arbs_2_select[0] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[2] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[4] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[6] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[7] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
output_arbs_3_select_requests[0] => output_arbs_3_select_requests[0].IN2
output_arbs_3_select_requests[1] => output_arbs_3_select_requests[1].IN2
output_arbs_3_select_requests[2] => output_arbs_3_select_requests[2].IN2
output_arbs_3_select_requests[3] => output_arbs_3_select_requests[3].IN2
output_arbs_3_select_requests[4] => output_arbs_3_select_requests[4].IN2
output_arbs_3_select_requests[5] => output_arbs_3_select_requests[5].IN2
output_arbs_3_select_requests[6] => output_arbs_3_select_requests[6].IN2
output_arbs_3_select_requests[7] => output_arbs_3_select_requests[7].IN2
output_arbs_3_select[0] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[2] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[4] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[6] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[7] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
output_arbs_4_select_requests[0] => output_arbs_4_select_requests[0].IN2
output_arbs_4_select_requests[1] => output_arbs_4_select_requests[1].IN2
output_arbs_4_select_requests[2] => output_arbs_4_select_requests[2].IN2
output_arbs_4_select_requests[3] => output_arbs_4_select_requests[3].IN2
output_arbs_4_select_requests[4] => output_arbs_4_select_requests[4].IN2
output_arbs_4_select_requests[5] => output_arbs_4_select_requests[5].IN2
output_arbs_4_select_requests[6] => output_arbs_4_select_requests[6].IN2
output_arbs_4_select_requests[7] => output_arbs_4_select_requests[7].IN2
output_arbs_4_select[0] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[2] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[4] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[6] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[7] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
output_arbs_5_select_requests[0] => output_arbs_5_select_requests[0].IN2
output_arbs_5_select_requests[1] => output_arbs_5_select_requests[1].IN2
output_arbs_5_select_requests[2] => output_arbs_5_select_requests[2].IN2
output_arbs_5_select_requests[3] => output_arbs_5_select_requests[3].IN2
output_arbs_5_select_requests[4] => output_arbs_5_select_requests[4].IN2
output_arbs_5_select_requests[5] => output_arbs_5_select_requests[5].IN2
output_arbs_5_select_requests[6] => output_arbs_5_select_requests[6].IN2
output_arbs_5_select_requests[7] => output_arbs_5_select_requests[7].IN2
output_arbs_5_select[0] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[2] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[4] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[6] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[7] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
output_arbs_6_select_requests[0] => output_arbs_6_select_requests[0].IN2
output_arbs_6_select_requests[1] => output_arbs_6_select_requests[1].IN2
output_arbs_6_select_requests[2] => output_arbs_6_select_requests[2].IN2
output_arbs_6_select_requests[3] => output_arbs_6_select_requests[3].IN2
output_arbs_6_select_requests[4] => output_arbs_6_select_requests[4].IN2
output_arbs_6_select_requests[5] => output_arbs_6_select_requests[5].IN2
output_arbs_6_select_requests[6] => output_arbs_6_select_requests[6].IN2
output_arbs_6_select_requests[7] => output_arbs_6_select_requests[7].IN2
output_arbs_6_select[0] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[2] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[4] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[6] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[7] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
output_arbs_7_select_requests[0] => output_arbs_7_select_requests[0].IN2
output_arbs_7_select_requests[1] => output_arbs_7_select_requests[1].IN2
output_arbs_7_select_requests[2] => output_arbs_7_select_requests[2].IN2
output_arbs_7_select_requests[3] => output_arbs_7_select_requests[3].IN2
output_arbs_7_select_requests[4] => output_arbs_7_select_requests[4].IN2
output_arbs_7_select_requests[5] => output_arbs_7_select_requests[5].IN2
output_arbs_7_select_requests[6] => output_arbs_7_select_requests[6].IN2
output_arbs_7_select_requests[7] => output_arbs_7_select_requests[7].IN2
output_arbs_7_select[0] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[2] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[4] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[6] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[7] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_0
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_1
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_2
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_3
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_4
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_5
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_7
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|module_outport_encoder:instance_outport_encoder_6
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1
CLK => CLK.IN17
RST_N => RST_N.IN17
in_ports_0_putRoutedFlit_flit_in[0] => outPortFIFOs$enq_sendData[0].IN1
in_ports_0_putRoutedFlit_flit_in[1] => outPortFIFOs$enq_sendData[1].IN1
in_ports_0_putRoutedFlit_flit_in[2] => outPortFIFOs$enq_sendData[2].IN1
in_ports_0_putRoutedFlit_flit_in[3] => flitBuffers$enq_data_in[0].IN1
in_ports_0_putRoutedFlit_flit_in[4] => flitBuffers$enq_data_in[1].IN1
in_ports_0_putRoutedFlit_flit_in[5] => flitBuffers$enq_data_in[2].IN1
in_ports_0_putRoutedFlit_flit_in[6] => flitBuffers$enq_data_in[3].IN1
in_ports_0_putRoutedFlit_flit_in[7] => flitBuffers$enq_data_in[4].IN1
in_ports_0_putRoutedFlit_flit_in[8] => flitBuffers$enq_data_in[5].IN1
in_ports_0_putRoutedFlit_flit_in[9] => flitBuffers$enq_data_in[6].IN1
in_ports_0_putRoutedFlit_flit_in[10] => flitBuffers$enq_data_in[7].IN1
in_ports_0_putRoutedFlit_flit_in[11] => flitBuffers$enq_data_in[8].IN1
in_ports_0_putRoutedFlit_flit_in[12] => flitBuffers$enq_data_in[9].IN1
in_ports_0_putRoutedFlit_flit_in[13] => flitBuffers$enq_data_in[10].IN1
in_ports_0_putRoutedFlit_flit_in[14] => flitBuffers$enq_data_in[11].IN1
in_ports_0_putRoutedFlit_flit_in[15] => flitBuffers$enq_data_in[12].IN1
in_ports_0_putRoutedFlit_flit_in[16] => flitBuffers$enq_data_in[13].IN1
in_ports_0_putRoutedFlit_flit_in[17] => flitBuffers$enq_data_in[14].IN1
in_ports_0_putRoutedFlit_flit_in[18] => flitBuffers$enq_data_in[15].IN1
in_ports_0_putRoutedFlit_flit_in[19] => flitBuffers$enq_data_in[16].IN1
in_ports_0_putRoutedFlit_flit_in[20] => flitBuffers$enq_data_in[17].IN1
in_ports_0_putRoutedFlit_flit_in[21] => flitBuffers$enq_data_in[18].IN1
in_ports_0_putRoutedFlit_flit_in[22] => flitBuffers$enq_data_in[19].IN1
in_ports_0_putRoutedFlit_flit_in[23] => flitBuffers$enq_data_in[20].IN1
in_ports_0_putRoutedFlit_flit_in[24] => flitBuffers$enq_data_in[21].IN1
in_ports_0_putRoutedFlit_flit_in[25] => flitBuffers$enq_data_in[22].IN1
in_ports_0_putRoutedFlit_flit_in[26] => flitBuffers$enq_data_in[23].IN1
in_ports_0_putRoutedFlit_flit_in[27] => flitBuffers$enq_data_in[24].IN1
in_ports_0_putRoutedFlit_flit_in[28] => flitBuffers$enq_data_in[25].IN1
in_ports_0_putRoutedFlit_flit_in[29] => flitBuffers$enq_data_in[26].IN1
in_ports_0_putRoutedFlit_flit_in[30] => flitBuffers$enq_data_in[27].IN1
in_ports_0_putRoutedFlit_flit_in[31] => flitBuffers$enq_data_in[28].IN1
in_ports_0_putRoutedFlit_flit_in[32] => flitBuffers$enq_data_in[29].IN1
in_ports_0_putRoutedFlit_flit_in[33] => flitBuffers$enq_data_in[30].IN1
in_ports_0_putRoutedFlit_flit_in[34] => flitBuffers$EN_enq.IN0
in_ports_0_putRoutedFlit_flit_in[34] => outPortFIFOs$EN_enq.IN0
EN_in_ports_0_putRoutedFlit => flitBuffers$EN_enq.IN1
EN_in_ports_0_putRoutedFlit => outPortFIFOs$EN_enq.IN1
EN_in_ports_0_getNonFullVCs => ~NO_FANOUT~
in_ports_0_getNonFullVCs[0] <= mkInputQueue:flitBuffers.notFull
in_ports_0_getNonFullVCs[1] <= <GND>
in_ports_1_putRoutedFlit_flit_in[0] => outPortFIFOs_1$enq_sendData[0].IN1
in_ports_1_putRoutedFlit_flit_in[1] => outPortFIFOs_1$enq_sendData[1].IN1
in_ports_1_putRoutedFlit_flit_in[2] => outPortFIFOs_1$enq_sendData[2].IN1
in_ports_1_putRoutedFlit_flit_in[3] => flitBuffers_1$enq_data_in[0].IN1
in_ports_1_putRoutedFlit_flit_in[4] => flitBuffers_1$enq_data_in[1].IN1
in_ports_1_putRoutedFlit_flit_in[5] => flitBuffers_1$enq_data_in[2].IN1
in_ports_1_putRoutedFlit_flit_in[6] => flitBuffers_1$enq_data_in[3].IN1
in_ports_1_putRoutedFlit_flit_in[7] => flitBuffers_1$enq_data_in[4].IN1
in_ports_1_putRoutedFlit_flit_in[8] => flitBuffers_1$enq_data_in[5].IN1
in_ports_1_putRoutedFlit_flit_in[9] => flitBuffers_1$enq_data_in[6].IN1
in_ports_1_putRoutedFlit_flit_in[10] => flitBuffers_1$enq_data_in[7].IN1
in_ports_1_putRoutedFlit_flit_in[11] => flitBuffers_1$enq_data_in[8].IN1
in_ports_1_putRoutedFlit_flit_in[12] => flitBuffers_1$enq_data_in[9].IN1
in_ports_1_putRoutedFlit_flit_in[13] => flitBuffers_1$enq_data_in[10].IN1
in_ports_1_putRoutedFlit_flit_in[14] => flitBuffers_1$enq_data_in[11].IN1
in_ports_1_putRoutedFlit_flit_in[15] => flitBuffers_1$enq_data_in[12].IN1
in_ports_1_putRoutedFlit_flit_in[16] => flitBuffers_1$enq_data_in[13].IN1
in_ports_1_putRoutedFlit_flit_in[17] => flitBuffers_1$enq_data_in[14].IN1
in_ports_1_putRoutedFlit_flit_in[18] => flitBuffers_1$enq_data_in[15].IN1
in_ports_1_putRoutedFlit_flit_in[19] => flitBuffers_1$enq_data_in[16].IN1
in_ports_1_putRoutedFlit_flit_in[20] => flitBuffers_1$enq_data_in[17].IN1
in_ports_1_putRoutedFlit_flit_in[21] => flitBuffers_1$enq_data_in[18].IN1
in_ports_1_putRoutedFlit_flit_in[22] => flitBuffers_1$enq_data_in[19].IN1
in_ports_1_putRoutedFlit_flit_in[23] => flitBuffers_1$enq_data_in[20].IN1
in_ports_1_putRoutedFlit_flit_in[24] => flitBuffers_1$enq_data_in[21].IN1
in_ports_1_putRoutedFlit_flit_in[25] => flitBuffers_1$enq_data_in[22].IN1
in_ports_1_putRoutedFlit_flit_in[26] => flitBuffers_1$enq_data_in[23].IN1
in_ports_1_putRoutedFlit_flit_in[27] => flitBuffers_1$enq_data_in[24].IN1
in_ports_1_putRoutedFlit_flit_in[28] => flitBuffers_1$enq_data_in[25].IN1
in_ports_1_putRoutedFlit_flit_in[29] => flitBuffers_1$enq_data_in[26].IN1
in_ports_1_putRoutedFlit_flit_in[30] => flitBuffers_1$enq_data_in[27].IN1
in_ports_1_putRoutedFlit_flit_in[31] => flitBuffers_1$enq_data_in[28].IN1
in_ports_1_putRoutedFlit_flit_in[32] => flitBuffers_1$enq_data_in[29].IN1
in_ports_1_putRoutedFlit_flit_in[33] => flitBuffers_1$enq_data_in[30].IN1
in_ports_1_putRoutedFlit_flit_in[34] => flitBuffers_1$EN_enq.IN0
in_ports_1_putRoutedFlit_flit_in[34] => outPortFIFOs_1$EN_enq.IN0
EN_in_ports_1_putRoutedFlit => flitBuffers_1$EN_enq.IN1
EN_in_ports_1_putRoutedFlit => outPortFIFOs_1$EN_enq.IN1
EN_in_ports_1_getNonFullVCs => ~NO_FANOUT~
in_ports_1_getNonFullVCs[0] <= mkInputQueue:flitBuffers_1.notFull
in_ports_1_getNonFullVCs[1] <= <GND>
in_ports_2_putRoutedFlit_flit_in[0] => outPortFIFOs_2$enq_sendData[0].IN1
in_ports_2_putRoutedFlit_flit_in[1] => outPortFIFOs_2$enq_sendData[1].IN1
in_ports_2_putRoutedFlit_flit_in[2] => outPortFIFOs_2$enq_sendData[2].IN1
in_ports_2_putRoutedFlit_flit_in[3] => flitBuffers_2$enq_data_in[0].IN1
in_ports_2_putRoutedFlit_flit_in[4] => flitBuffers_2$enq_data_in[1].IN1
in_ports_2_putRoutedFlit_flit_in[5] => flitBuffers_2$enq_data_in[2].IN1
in_ports_2_putRoutedFlit_flit_in[6] => flitBuffers_2$enq_data_in[3].IN1
in_ports_2_putRoutedFlit_flit_in[7] => flitBuffers_2$enq_data_in[4].IN1
in_ports_2_putRoutedFlit_flit_in[8] => flitBuffers_2$enq_data_in[5].IN1
in_ports_2_putRoutedFlit_flit_in[9] => flitBuffers_2$enq_data_in[6].IN1
in_ports_2_putRoutedFlit_flit_in[10] => flitBuffers_2$enq_data_in[7].IN1
in_ports_2_putRoutedFlit_flit_in[11] => flitBuffers_2$enq_data_in[8].IN1
in_ports_2_putRoutedFlit_flit_in[12] => flitBuffers_2$enq_data_in[9].IN1
in_ports_2_putRoutedFlit_flit_in[13] => flitBuffers_2$enq_data_in[10].IN1
in_ports_2_putRoutedFlit_flit_in[14] => flitBuffers_2$enq_data_in[11].IN1
in_ports_2_putRoutedFlit_flit_in[15] => flitBuffers_2$enq_data_in[12].IN1
in_ports_2_putRoutedFlit_flit_in[16] => flitBuffers_2$enq_data_in[13].IN1
in_ports_2_putRoutedFlit_flit_in[17] => flitBuffers_2$enq_data_in[14].IN1
in_ports_2_putRoutedFlit_flit_in[18] => flitBuffers_2$enq_data_in[15].IN1
in_ports_2_putRoutedFlit_flit_in[19] => flitBuffers_2$enq_data_in[16].IN1
in_ports_2_putRoutedFlit_flit_in[20] => flitBuffers_2$enq_data_in[17].IN1
in_ports_2_putRoutedFlit_flit_in[21] => flitBuffers_2$enq_data_in[18].IN1
in_ports_2_putRoutedFlit_flit_in[22] => flitBuffers_2$enq_data_in[19].IN1
in_ports_2_putRoutedFlit_flit_in[23] => flitBuffers_2$enq_data_in[20].IN1
in_ports_2_putRoutedFlit_flit_in[24] => flitBuffers_2$enq_data_in[21].IN1
in_ports_2_putRoutedFlit_flit_in[25] => flitBuffers_2$enq_data_in[22].IN1
in_ports_2_putRoutedFlit_flit_in[26] => flitBuffers_2$enq_data_in[23].IN1
in_ports_2_putRoutedFlit_flit_in[27] => flitBuffers_2$enq_data_in[24].IN1
in_ports_2_putRoutedFlit_flit_in[28] => flitBuffers_2$enq_data_in[25].IN1
in_ports_2_putRoutedFlit_flit_in[29] => flitBuffers_2$enq_data_in[26].IN1
in_ports_2_putRoutedFlit_flit_in[30] => flitBuffers_2$enq_data_in[27].IN1
in_ports_2_putRoutedFlit_flit_in[31] => flitBuffers_2$enq_data_in[28].IN1
in_ports_2_putRoutedFlit_flit_in[32] => flitBuffers_2$enq_data_in[29].IN1
in_ports_2_putRoutedFlit_flit_in[33] => flitBuffers_2$enq_data_in[30].IN1
in_ports_2_putRoutedFlit_flit_in[34] => flitBuffers_2$EN_enq.IN0
in_ports_2_putRoutedFlit_flit_in[34] => outPortFIFOs_2$EN_enq.IN0
EN_in_ports_2_putRoutedFlit => flitBuffers_2$EN_enq.IN1
EN_in_ports_2_putRoutedFlit => outPortFIFOs_2$EN_enq.IN1
EN_in_ports_2_getNonFullVCs => ~NO_FANOUT~
in_ports_2_getNonFullVCs[0] <= mkInputQueue:flitBuffers_2.notFull
in_ports_2_getNonFullVCs[1] <= <GND>
in_ports_3_putRoutedFlit_flit_in[0] => outPortFIFOs_3$enq_sendData[0].IN1
in_ports_3_putRoutedFlit_flit_in[1] => outPortFIFOs_3$enq_sendData[1].IN1
in_ports_3_putRoutedFlit_flit_in[2] => outPortFIFOs_3$enq_sendData[2].IN1
in_ports_3_putRoutedFlit_flit_in[3] => flitBuffers_3$enq_data_in[0].IN1
in_ports_3_putRoutedFlit_flit_in[4] => flitBuffers_3$enq_data_in[1].IN1
in_ports_3_putRoutedFlit_flit_in[5] => flitBuffers_3$enq_data_in[2].IN1
in_ports_3_putRoutedFlit_flit_in[6] => flitBuffers_3$enq_data_in[3].IN1
in_ports_3_putRoutedFlit_flit_in[7] => flitBuffers_3$enq_data_in[4].IN1
in_ports_3_putRoutedFlit_flit_in[8] => flitBuffers_3$enq_data_in[5].IN1
in_ports_3_putRoutedFlit_flit_in[9] => flitBuffers_3$enq_data_in[6].IN1
in_ports_3_putRoutedFlit_flit_in[10] => flitBuffers_3$enq_data_in[7].IN1
in_ports_3_putRoutedFlit_flit_in[11] => flitBuffers_3$enq_data_in[8].IN1
in_ports_3_putRoutedFlit_flit_in[12] => flitBuffers_3$enq_data_in[9].IN1
in_ports_3_putRoutedFlit_flit_in[13] => flitBuffers_3$enq_data_in[10].IN1
in_ports_3_putRoutedFlit_flit_in[14] => flitBuffers_3$enq_data_in[11].IN1
in_ports_3_putRoutedFlit_flit_in[15] => flitBuffers_3$enq_data_in[12].IN1
in_ports_3_putRoutedFlit_flit_in[16] => flitBuffers_3$enq_data_in[13].IN1
in_ports_3_putRoutedFlit_flit_in[17] => flitBuffers_3$enq_data_in[14].IN1
in_ports_3_putRoutedFlit_flit_in[18] => flitBuffers_3$enq_data_in[15].IN1
in_ports_3_putRoutedFlit_flit_in[19] => flitBuffers_3$enq_data_in[16].IN1
in_ports_3_putRoutedFlit_flit_in[20] => flitBuffers_3$enq_data_in[17].IN1
in_ports_3_putRoutedFlit_flit_in[21] => flitBuffers_3$enq_data_in[18].IN1
in_ports_3_putRoutedFlit_flit_in[22] => flitBuffers_3$enq_data_in[19].IN1
in_ports_3_putRoutedFlit_flit_in[23] => flitBuffers_3$enq_data_in[20].IN1
in_ports_3_putRoutedFlit_flit_in[24] => flitBuffers_3$enq_data_in[21].IN1
in_ports_3_putRoutedFlit_flit_in[25] => flitBuffers_3$enq_data_in[22].IN1
in_ports_3_putRoutedFlit_flit_in[26] => flitBuffers_3$enq_data_in[23].IN1
in_ports_3_putRoutedFlit_flit_in[27] => flitBuffers_3$enq_data_in[24].IN1
in_ports_3_putRoutedFlit_flit_in[28] => flitBuffers_3$enq_data_in[25].IN1
in_ports_3_putRoutedFlit_flit_in[29] => flitBuffers_3$enq_data_in[26].IN1
in_ports_3_putRoutedFlit_flit_in[30] => flitBuffers_3$enq_data_in[27].IN1
in_ports_3_putRoutedFlit_flit_in[31] => flitBuffers_3$enq_data_in[28].IN1
in_ports_3_putRoutedFlit_flit_in[32] => flitBuffers_3$enq_data_in[29].IN1
in_ports_3_putRoutedFlit_flit_in[33] => flitBuffers_3$enq_data_in[30].IN1
in_ports_3_putRoutedFlit_flit_in[34] => flitBuffers_3$EN_enq.IN0
in_ports_3_putRoutedFlit_flit_in[34] => outPortFIFOs_3$EN_enq.IN0
EN_in_ports_3_putRoutedFlit => flitBuffers_3$EN_enq.IN1
EN_in_ports_3_putRoutedFlit => outPortFIFOs_3$EN_enq.IN1
EN_in_ports_3_getNonFullVCs => ~NO_FANOUT~
in_ports_3_getNonFullVCs[0] <= mkInputQueue:flitBuffers_3.notFull
in_ports_3_getNonFullVCs[1] <= <GND>
in_ports_4_putRoutedFlit_flit_in[0] => outPortFIFOs_4$enq_sendData[0].IN1
in_ports_4_putRoutedFlit_flit_in[1] => outPortFIFOs_4$enq_sendData[1].IN1
in_ports_4_putRoutedFlit_flit_in[2] => outPortFIFOs_4$enq_sendData[2].IN1
in_ports_4_putRoutedFlit_flit_in[3] => flitBuffers_4$enq_data_in[0].IN1
in_ports_4_putRoutedFlit_flit_in[4] => flitBuffers_4$enq_data_in[1].IN1
in_ports_4_putRoutedFlit_flit_in[5] => flitBuffers_4$enq_data_in[2].IN1
in_ports_4_putRoutedFlit_flit_in[6] => flitBuffers_4$enq_data_in[3].IN1
in_ports_4_putRoutedFlit_flit_in[7] => flitBuffers_4$enq_data_in[4].IN1
in_ports_4_putRoutedFlit_flit_in[8] => flitBuffers_4$enq_data_in[5].IN1
in_ports_4_putRoutedFlit_flit_in[9] => flitBuffers_4$enq_data_in[6].IN1
in_ports_4_putRoutedFlit_flit_in[10] => flitBuffers_4$enq_data_in[7].IN1
in_ports_4_putRoutedFlit_flit_in[11] => flitBuffers_4$enq_data_in[8].IN1
in_ports_4_putRoutedFlit_flit_in[12] => flitBuffers_4$enq_data_in[9].IN1
in_ports_4_putRoutedFlit_flit_in[13] => flitBuffers_4$enq_data_in[10].IN1
in_ports_4_putRoutedFlit_flit_in[14] => flitBuffers_4$enq_data_in[11].IN1
in_ports_4_putRoutedFlit_flit_in[15] => flitBuffers_4$enq_data_in[12].IN1
in_ports_4_putRoutedFlit_flit_in[16] => flitBuffers_4$enq_data_in[13].IN1
in_ports_4_putRoutedFlit_flit_in[17] => flitBuffers_4$enq_data_in[14].IN1
in_ports_4_putRoutedFlit_flit_in[18] => flitBuffers_4$enq_data_in[15].IN1
in_ports_4_putRoutedFlit_flit_in[19] => flitBuffers_4$enq_data_in[16].IN1
in_ports_4_putRoutedFlit_flit_in[20] => flitBuffers_4$enq_data_in[17].IN1
in_ports_4_putRoutedFlit_flit_in[21] => flitBuffers_4$enq_data_in[18].IN1
in_ports_4_putRoutedFlit_flit_in[22] => flitBuffers_4$enq_data_in[19].IN1
in_ports_4_putRoutedFlit_flit_in[23] => flitBuffers_4$enq_data_in[20].IN1
in_ports_4_putRoutedFlit_flit_in[24] => flitBuffers_4$enq_data_in[21].IN1
in_ports_4_putRoutedFlit_flit_in[25] => flitBuffers_4$enq_data_in[22].IN1
in_ports_4_putRoutedFlit_flit_in[26] => flitBuffers_4$enq_data_in[23].IN1
in_ports_4_putRoutedFlit_flit_in[27] => flitBuffers_4$enq_data_in[24].IN1
in_ports_4_putRoutedFlit_flit_in[28] => flitBuffers_4$enq_data_in[25].IN1
in_ports_4_putRoutedFlit_flit_in[29] => flitBuffers_4$enq_data_in[26].IN1
in_ports_4_putRoutedFlit_flit_in[30] => flitBuffers_4$enq_data_in[27].IN1
in_ports_4_putRoutedFlit_flit_in[31] => flitBuffers_4$enq_data_in[28].IN1
in_ports_4_putRoutedFlit_flit_in[32] => flitBuffers_4$enq_data_in[29].IN1
in_ports_4_putRoutedFlit_flit_in[33] => flitBuffers_4$enq_data_in[30].IN1
in_ports_4_putRoutedFlit_flit_in[34] => flitBuffers_4$EN_enq.IN0
in_ports_4_putRoutedFlit_flit_in[34] => outPortFIFOs_4$EN_enq.IN0
EN_in_ports_4_putRoutedFlit => flitBuffers_4$EN_enq.IN1
EN_in_ports_4_putRoutedFlit => outPortFIFOs_4$EN_enq.IN1
EN_in_ports_4_getNonFullVCs => ~NO_FANOUT~
in_ports_4_getNonFullVCs[0] <= mkInputQueue:flitBuffers_4.notFull
in_ports_4_getNonFullVCs[1] <= <GND>
in_ports_5_putRoutedFlit_flit_in[0] => outPortFIFOs_5$enq_sendData[0].IN1
in_ports_5_putRoutedFlit_flit_in[1] => outPortFIFOs_5$enq_sendData[1].IN1
in_ports_5_putRoutedFlit_flit_in[2] => outPortFIFOs_5$enq_sendData[2].IN1
in_ports_5_putRoutedFlit_flit_in[3] => flitBuffers_5$enq_data_in[0].IN1
in_ports_5_putRoutedFlit_flit_in[4] => flitBuffers_5$enq_data_in[1].IN1
in_ports_5_putRoutedFlit_flit_in[5] => flitBuffers_5$enq_data_in[2].IN1
in_ports_5_putRoutedFlit_flit_in[6] => flitBuffers_5$enq_data_in[3].IN1
in_ports_5_putRoutedFlit_flit_in[7] => flitBuffers_5$enq_data_in[4].IN1
in_ports_5_putRoutedFlit_flit_in[8] => flitBuffers_5$enq_data_in[5].IN1
in_ports_5_putRoutedFlit_flit_in[9] => flitBuffers_5$enq_data_in[6].IN1
in_ports_5_putRoutedFlit_flit_in[10] => flitBuffers_5$enq_data_in[7].IN1
in_ports_5_putRoutedFlit_flit_in[11] => flitBuffers_5$enq_data_in[8].IN1
in_ports_5_putRoutedFlit_flit_in[12] => flitBuffers_5$enq_data_in[9].IN1
in_ports_5_putRoutedFlit_flit_in[13] => flitBuffers_5$enq_data_in[10].IN1
in_ports_5_putRoutedFlit_flit_in[14] => flitBuffers_5$enq_data_in[11].IN1
in_ports_5_putRoutedFlit_flit_in[15] => flitBuffers_5$enq_data_in[12].IN1
in_ports_5_putRoutedFlit_flit_in[16] => flitBuffers_5$enq_data_in[13].IN1
in_ports_5_putRoutedFlit_flit_in[17] => flitBuffers_5$enq_data_in[14].IN1
in_ports_5_putRoutedFlit_flit_in[18] => flitBuffers_5$enq_data_in[15].IN1
in_ports_5_putRoutedFlit_flit_in[19] => flitBuffers_5$enq_data_in[16].IN1
in_ports_5_putRoutedFlit_flit_in[20] => flitBuffers_5$enq_data_in[17].IN1
in_ports_5_putRoutedFlit_flit_in[21] => flitBuffers_5$enq_data_in[18].IN1
in_ports_5_putRoutedFlit_flit_in[22] => flitBuffers_5$enq_data_in[19].IN1
in_ports_5_putRoutedFlit_flit_in[23] => flitBuffers_5$enq_data_in[20].IN1
in_ports_5_putRoutedFlit_flit_in[24] => flitBuffers_5$enq_data_in[21].IN1
in_ports_5_putRoutedFlit_flit_in[25] => flitBuffers_5$enq_data_in[22].IN1
in_ports_5_putRoutedFlit_flit_in[26] => flitBuffers_5$enq_data_in[23].IN1
in_ports_5_putRoutedFlit_flit_in[27] => flitBuffers_5$enq_data_in[24].IN1
in_ports_5_putRoutedFlit_flit_in[28] => flitBuffers_5$enq_data_in[25].IN1
in_ports_5_putRoutedFlit_flit_in[29] => flitBuffers_5$enq_data_in[26].IN1
in_ports_5_putRoutedFlit_flit_in[30] => flitBuffers_5$enq_data_in[27].IN1
in_ports_5_putRoutedFlit_flit_in[31] => flitBuffers_5$enq_data_in[28].IN1
in_ports_5_putRoutedFlit_flit_in[32] => flitBuffers_5$enq_data_in[29].IN1
in_ports_5_putRoutedFlit_flit_in[33] => flitBuffers_5$enq_data_in[30].IN1
in_ports_5_putRoutedFlit_flit_in[34] => flitBuffers_5$EN_enq.IN0
in_ports_5_putRoutedFlit_flit_in[34] => outPortFIFOs_5$EN_enq.IN0
EN_in_ports_5_putRoutedFlit => flitBuffers_5$EN_enq.IN1
EN_in_ports_5_putRoutedFlit => outPortFIFOs_5$EN_enq.IN1
EN_in_ports_5_getNonFullVCs => ~NO_FANOUT~
in_ports_5_getNonFullVCs[0] <= mkInputQueue:flitBuffers_5.notFull
in_ports_5_getNonFullVCs[1] <= <GND>
in_ports_6_putRoutedFlit_flit_in[0] => outPortFIFOs_6$enq_sendData[0].IN1
in_ports_6_putRoutedFlit_flit_in[1] => outPortFIFOs_6$enq_sendData[1].IN1
in_ports_6_putRoutedFlit_flit_in[2] => outPortFIFOs_6$enq_sendData[2].IN1
in_ports_6_putRoutedFlit_flit_in[3] => flitBuffers_6$enq_data_in[0].IN1
in_ports_6_putRoutedFlit_flit_in[4] => flitBuffers_6$enq_data_in[1].IN1
in_ports_6_putRoutedFlit_flit_in[5] => flitBuffers_6$enq_data_in[2].IN1
in_ports_6_putRoutedFlit_flit_in[6] => flitBuffers_6$enq_data_in[3].IN1
in_ports_6_putRoutedFlit_flit_in[7] => flitBuffers_6$enq_data_in[4].IN1
in_ports_6_putRoutedFlit_flit_in[8] => flitBuffers_6$enq_data_in[5].IN1
in_ports_6_putRoutedFlit_flit_in[9] => flitBuffers_6$enq_data_in[6].IN1
in_ports_6_putRoutedFlit_flit_in[10] => flitBuffers_6$enq_data_in[7].IN1
in_ports_6_putRoutedFlit_flit_in[11] => flitBuffers_6$enq_data_in[8].IN1
in_ports_6_putRoutedFlit_flit_in[12] => flitBuffers_6$enq_data_in[9].IN1
in_ports_6_putRoutedFlit_flit_in[13] => flitBuffers_6$enq_data_in[10].IN1
in_ports_6_putRoutedFlit_flit_in[14] => flitBuffers_6$enq_data_in[11].IN1
in_ports_6_putRoutedFlit_flit_in[15] => flitBuffers_6$enq_data_in[12].IN1
in_ports_6_putRoutedFlit_flit_in[16] => flitBuffers_6$enq_data_in[13].IN1
in_ports_6_putRoutedFlit_flit_in[17] => flitBuffers_6$enq_data_in[14].IN1
in_ports_6_putRoutedFlit_flit_in[18] => flitBuffers_6$enq_data_in[15].IN1
in_ports_6_putRoutedFlit_flit_in[19] => flitBuffers_6$enq_data_in[16].IN1
in_ports_6_putRoutedFlit_flit_in[20] => flitBuffers_6$enq_data_in[17].IN1
in_ports_6_putRoutedFlit_flit_in[21] => flitBuffers_6$enq_data_in[18].IN1
in_ports_6_putRoutedFlit_flit_in[22] => flitBuffers_6$enq_data_in[19].IN1
in_ports_6_putRoutedFlit_flit_in[23] => flitBuffers_6$enq_data_in[20].IN1
in_ports_6_putRoutedFlit_flit_in[24] => flitBuffers_6$enq_data_in[21].IN1
in_ports_6_putRoutedFlit_flit_in[25] => flitBuffers_6$enq_data_in[22].IN1
in_ports_6_putRoutedFlit_flit_in[26] => flitBuffers_6$enq_data_in[23].IN1
in_ports_6_putRoutedFlit_flit_in[27] => flitBuffers_6$enq_data_in[24].IN1
in_ports_6_putRoutedFlit_flit_in[28] => flitBuffers_6$enq_data_in[25].IN1
in_ports_6_putRoutedFlit_flit_in[29] => flitBuffers_6$enq_data_in[26].IN1
in_ports_6_putRoutedFlit_flit_in[30] => flitBuffers_6$enq_data_in[27].IN1
in_ports_6_putRoutedFlit_flit_in[31] => flitBuffers_6$enq_data_in[28].IN1
in_ports_6_putRoutedFlit_flit_in[32] => flitBuffers_6$enq_data_in[29].IN1
in_ports_6_putRoutedFlit_flit_in[33] => flitBuffers_6$enq_data_in[30].IN1
in_ports_6_putRoutedFlit_flit_in[34] => flitBuffers_6$EN_enq.IN0
in_ports_6_putRoutedFlit_flit_in[34] => outPortFIFOs_6$EN_enq.IN0
EN_in_ports_6_putRoutedFlit => flitBuffers_6$EN_enq.IN1
EN_in_ports_6_putRoutedFlit => outPortFIFOs_6$EN_enq.IN1
EN_in_ports_6_getNonFullVCs => ~NO_FANOUT~
in_ports_6_getNonFullVCs[0] <= mkInputQueue:flitBuffers_6.notFull
in_ports_6_getNonFullVCs[1] <= <GND>
in_ports_7_putRoutedFlit_flit_in[0] => outPortFIFOs_7$enq_sendData[0].IN1
in_ports_7_putRoutedFlit_flit_in[1] => outPortFIFOs_7$enq_sendData[1].IN1
in_ports_7_putRoutedFlit_flit_in[2] => outPortFIFOs_7$enq_sendData[2].IN1
in_ports_7_putRoutedFlit_flit_in[3] => flitBuffers_7$enq_data_in[0].IN1
in_ports_7_putRoutedFlit_flit_in[4] => flitBuffers_7$enq_data_in[1].IN1
in_ports_7_putRoutedFlit_flit_in[5] => flitBuffers_7$enq_data_in[2].IN1
in_ports_7_putRoutedFlit_flit_in[6] => flitBuffers_7$enq_data_in[3].IN1
in_ports_7_putRoutedFlit_flit_in[7] => flitBuffers_7$enq_data_in[4].IN1
in_ports_7_putRoutedFlit_flit_in[8] => flitBuffers_7$enq_data_in[5].IN1
in_ports_7_putRoutedFlit_flit_in[9] => flitBuffers_7$enq_data_in[6].IN1
in_ports_7_putRoutedFlit_flit_in[10] => flitBuffers_7$enq_data_in[7].IN1
in_ports_7_putRoutedFlit_flit_in[11] => flitBuffers_7$enq_data_in[8].IN1
in_ports_7_putRoutedFlit_flit_in[12] => flitBuffers_7$enq_data_in[9].IN1
in_ports_7_putRoutedFlit_flit_in[13] => flitBuffers_7$enq_data_in[10].IN1
in_ports_7_putRoutedFlit_flit_in[14] => flitBuffers_7$enq_data_in[11].IN1
in_ports_7_putRoutedFlit_flit_in[15] => flitBuffers_7$enq_data_in[12].IN1
in_ports_7_putRoutedFlit_flit_in[16] => flitBuffers_7$enq_data_in[13].IN1
in_ports_7_putRoutedFlit_flit_in[17] => flitBuffers_7$enq_data_in[14].IN1
in_ports_7_putRoutedFlit_flit_in[18] => flitBuffers_7$enq_data_in[15].IN1
in_ports_7_putRoutedFlit_flit_in[19] => flitBuffers_7$enq_data_in[16].IN1
in_ports_7_putRoutedFlit_flit_in[20] => flitBuffers_7$enq_data_in[17].IN1
in_ports_7_putRoutedFlit_flit_in[21] => flitBuffers_7$enq_data_in[18].IN1
in_ports_7_putRoutedFlit_flit_in[22] => flitBuffers_7$enq_data_in[19].IN1
in_ports_7_putRoutedFlit_flit_in[23] => flitBuffers_7$enq_data_in[20].IN1
in_ports_7_putRoutedFlit_flit_in[24] => flitBuffers_7$enq_data_in[21].IN1
in_ports_7_putRoutedFlit_flit_in[25] => flitBuffers_7$enq_data_in[22].IN1
in_ports_7_putRoutedFlit_flit_in[26] => flitBuffers_7$enq_data_in[23].IN1
in_ports_7_putRoutedFlit_flit_in[27] => flitBuffers_7$enq_data_in[24].IN1
in_ports_7_putRoutedFlit_flit_in[28] => flitBuffers_7$enq_data_in[25].IN1
in_ports_7_putRoutedFlit_flit_in[29] => flitBuffers_7$enq_data_in[26].IN1
in_ports_7_putRoutedFlit_flit_in[30] => flitBuffers_7$enq_data_in[27].IN1
in_ports_7_putRoutedFlit_flit_in[31] => flitBuffers_7$enq_data_in[28].IN1
in_ports_7_putRoutedFlit_flit_in[32] => flitBuffers_7$enq_data_in[29].IN1
in_ports_7_putRoutedFlit_flit_in[33] => flitBuffers_7$enq_data_in[30].IN1
in_ports_7_putRoutedFlit_flit_in[34] => flitBuffers_7$EN_enq.IN0
in_ports_7_putRoutedFlit_flit_in[34] => outPortFIFOs_7$EN_enq.IN0
EN_in_ports_7_putRoutedFlit => flitBuffers_7$EN_enq.IN1
EN_in_ports_7_putRoutedFlit => outPortFIFOs_7$EN_enq.IN1
EN_in_ports_7_getNonFullVCs => ~NO_FANOUT~
in_ports_7_getNonFullVCs[0] <= mkInputQueue:flitBuffers_7.notFull
in_ports_7_getNonFullVCs[1] <= <GND>
EN_out_ports_0_getFlit => ~NO_FANOUT~
out_ports_0_getFlit[0] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[1] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[2] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[3] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[4] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[5] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[6] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[7] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[8] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[9] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[10] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[11] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[12] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[13] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[14] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[15] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[16] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[17] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[18] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[19] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[20] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[21] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[22] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[23] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[24] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[25] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[26] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[27] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[28] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[29] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[30] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[31] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_0_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_1_getFlit => ~NO_FANOUT~
out_ports_1_getFlit[0] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[1] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[2] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[3] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[4] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[5] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[6] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[7] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[8] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[9] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[10] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[11] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[12] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[13] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[14] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[15] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[16] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[17] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[18] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[19] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[20] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[21] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[22] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[23] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[24] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[25] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[26] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[27] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[28] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[29] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[30] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[31] <= out_ports_1_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_1_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_2_getFlit => ~NO_FANOUT~
out_ports_2_getFlit[0] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[1] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[2] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[3] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[4] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[5] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[6] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[7] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[8] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[9] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[10] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[11] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[12] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[13] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[14] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[15] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[16] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[17] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[18] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[19] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[20] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[21] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[22] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[23] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[24] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[25] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[26] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[27] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[28] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[29] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[30] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[31] <= out_ports_2_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_2_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_3_getFlit => ~NO_FANOUT~
out_ports_3_getFlit[0] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[1] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[2] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[3] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[4] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[5] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[6] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[7] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[8] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[9] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[10] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[11] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[12] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[13] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[14] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[15] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[16] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[17] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[18] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[19] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[20] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[21] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[22] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[23] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[24] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[25] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[26] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[27] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[28] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[29] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[30] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[31] <= out_ports_3_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_3_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_4_getFlit => ~NO_FANOUT~
out_ports_4_getFlit[0] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[1] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[2] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[3] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[4] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[5] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[6] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[7] <= Mux131.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[8] <= Mux130.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[9] <= Mux129.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[10] <= Mux128.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[11] <= Mux127.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[12] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[13] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[14] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[15] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[16] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[17] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[18] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[19] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[20] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[21] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[22] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[23] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[24] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[25] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[26] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[27] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[28] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[29] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[30] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[31] <= out_ports_4_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_4_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_5_getFlit => ~NO_FANOUT~
out_ports_5_getFlit[0] <= Mux169.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[1] <= Mux168.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[2] <= Mux167.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[3] <= Mux166.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[4] <= Mux165.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[5] <= Mux164.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[6] <= Mux163.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[7] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[8] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[9] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[10] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[11] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[12] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[13] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[14] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[15] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[16] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[17] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[18] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[19] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[20] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[21] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[22] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[23] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[24] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[25] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[26] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[27] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[28] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[29] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[30] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[31] <= out_ports_5_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_5_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_6_getFlit => ~NO_FANOUT~
out_ports_6_getFlit[0] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[1] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[2] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[3] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[4] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[5] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[6] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[7] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[8] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[9] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[10] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[11] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[12] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[13] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[14] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[15] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[16] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[17] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[18] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[19] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[20] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[21] <= Mux210.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[22] <= Mux209.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[23] <= Mux208.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[24] <= Mux207.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[25] <= Mux206.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[26] <= Mux205.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[27] <= Mux204.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[28] <= Mux203.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[29] <= Mux202.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[30] <= Mux201.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[31] <= out_ports_6_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_6_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_7_getFlit => ~NO_FANOUT~
out_ports_7_getFlit[0] <= Mux200.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[1] <= Mux199.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[2] <= Mux198.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[3] <= Mux197.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[4] <= Mux196.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[5] <= Mux195.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[6] <= Mux194.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[7] <= Mux193.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[8] <= Mux192.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[9] <= Mux191.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[10] <= Mux190.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[11] <= Mux189.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[12] <= Mux188.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[13] <= Mux187.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[14] <= Mux186.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[15] <= Mux185.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[16] <= Mux184.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[17] <= Mux183.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[18] <= Mux182.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[19] <= Mux181.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[20] <= Mux180.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[21] <= Mux179.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[22] <= Mux178.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[23] <= Mux177.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[24] <= Mux176.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[25] <= Mux175.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[26] <= Mux174.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[27] <= Mux173.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[28] <= Mux172.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[29] <= Mux171.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[30] <= Mux170.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[31] <= out_ports_7_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_7_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_3
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_4
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_5
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_1
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_2
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_3
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_4
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_5
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_6
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkOutPortFIFO:outPortFIFOs_7
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc
pipeline => as_inputArbGrants_reg_0$EN.IN0
pipeline => as_inputArbGrants_reg_0_1$EN.IN0
pipeline => as_inputArbGrants_reg_0_2$EN.IN0
pipeline => as_inputArbGrants_reg_0_3$EN.IN0
pipeline => as_inputArbGrants_reg_0_4$EN.IN0
pipeline => as_inputArbGrants_reg_0_5$EN.IN0
pipeline => as_inputArbGrants_reg_0_6$EN.IN0
pipeline => as_inputArbGrants_reg_0_7$EN.IN0
pipeline => as_inputArbGrants_reg_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_2$EN.IN0
pipeline => as_inputArbGrants_reg_1_3$EN.IN0
pipeline => as_inputArbGrants_reg_1_4$EN.IN0
pipeline => as_inputArbGrants_reg_1_5$EN.IN0
pipeline => as_inputArbGrants_reg_1_6$EN.IN0
pipeline => as_inputArbGrants_reg_1_7$EN.IN0
pipeline => as_inputArbGrants_reg_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_1$EN.IN0
pipeline => as_inputArbGrants_reg_2_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_3$EN.IN0
pipeline => as_inputArbGrants_reg_2_4$EN.IN0
pipeline => as_inputArbGrants_reg_2_5$EN.IN0
pipeline => as_inputArbGrants_reg_2_6$EN.IN0
pipeline => as_inputArbGrants_reg_2_7$EN.IN0
pipeline => as_inputArbGrants_reg_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_1$EN.IN0
pipeline => as_inputArbGrants_reg_3_2$EN.IN0
pipeline => as_inputArbGrants_reg_3_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_4$EN.IN0
pipeline => as_inputArbGrants_reg_3_5$EN.IN0
pipeline => as_inputArbGrants_reg_3_6$EN.IN0
pipeline => as_inputArbGrants_reg_3_7$EN.IN0
pipeline => as_inputArbGrants_reg_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_1$EN.IN0
pipeline => as_inputArbGrants_reg_4_2$EN.IN0
pipeline => as_inputArbGrants_reg_4_3$EN.IN0
pipeline => as_inputArbGrants_reg_4_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_5$EN.IN0
pipeline => as_inputArbGrants_reg_4_6$EN.IN0
pipeline => as_inputArbGrants_reg_4_7$EN.IN0
pipeline => as_inputArbGrants_reg_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_1$EN.IN0
pipeline => as_inputArbGrants_reg_5_2$EN.IN0
pipeline => as_inputArbGrants_reg_5_3$EN.IN0
pipeline => as_inputArbGrants_reg_5_4$EN.IN0
pipeline => as_inputArbGrants_reg_5_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_6$EN.IN0
pipeline => as_inputArbGrants_reg_5_7$EN.IN0
pipeline => as_inputArbGrants_reg_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_1$EN.IN0
pipeline => as_inputArbGrants_reg_6_2$EN.IN0
pipeline => as_inputArbGrants_reg_6_3$EN.IN0
pipeline => as_inputArbGrants_reg_6_4$EN.IN0
pipeline => as_inputArbGrants_reg_6_5$EN.IN0
pipeline => as_inputArbGrants_reg_6_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_7$EN.IN0
pipeline => as_inputArbGrants_reg_7$EN.IN0
pipeline => as_inputArbGrants_reg_7_1$EN.IN0
pipeline => as_inputArbGrants_reg_7_2$EN.IN0
pipeline => as_inputArbGrants_reg_7_3$EN.IN0
pipeline => as_inputArbGrants_reg_7_4$EN.IN0
pipeline => as_inputArbGrants_reg_7_5$EN.IN0
pipeline => as_inputArbGrants_reg_7_6$EN.IN0
pipeline => as_inputArbGrants_reg_7_7$EN.IN0
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
CLK => CLK.IN2
RST_N => RST_N.IN2
allocate_alloc_input[0] => inputArbs$input_arbs_0_select_requests[0].IN1
allocate_alloc_input[1] => inputArbs$input_arbs_0_select_requests[1].IN1
allocate_alloc_input[2] => inputArbs$input_arbs_0_select_requests[2].IN1
allocate_alloc_input[3] => inputArbs$input_arbs_0_select_requests[3].IN1
allocate_alloc_input[4] => inputArbs$input_arbs_0_select_requests[4].IN1
allocate_alloc_input[5] => inputArbs$input_arbs_0_select_requests[5].IN1
allocate_alloc_input[6] => inputArbs$input_arbs_0_select_requests[6].IN1
allocate_alloc_input[7] => inputArbs$input_arbs_0_select_requests[7].IN1
allocate_alloc_input[8] => inputArbs$input_arbs_1_select_requests[0].IN1
allocate_alloc_input[9] => inputArbs$input_arbs_1_select_requests[1].IN1
allocate_alloc_input[10] => inputArbs$input_arbs_1_select_requests[2].IN1
allocate_alloc_input[11] => inputArbs$input_arbs_1_select_requests[3].IN1
allocate_alloc_input[12] => inputArbs$input_arbs_1_select_requests[4].IN1
allocate_alloc_input[13] => inputArbs$input_arbs_1_select_requests[5].IN1
allocate_alloc_input[14] => inputArbs$input_arbs_1_select_requests[6].IN1
allocate_alloc_input[15] => inputArbs$input_arbs_1_select_requests[7].IN1
allocate_alloc_input[16] => inputArbs$input_arbs_2_select_requests[0].IN1
allocate_alloc_input[17] => inputArbs$input_arbs_2_select_requests[1].IN1
allocate_alloc_input[18] => inputArbs$input_arbs_2_select_requests[2].IN1
allocate_alloc_input[19] => inputArbs$input_arbs_2_select_requests[3].IN1
allocate_alloc_input[20] => inputArbs$input_arbs_2_select_requests[4].IN1
allocate_alloc_input[21] => inputArbs$input_arbs_2_select_requests[5].IN1
allocate_alloc_input[22] => inputArbs$input_arbs_2_select_requests[6].IN1
allocate_alloc_input[23] => inputArbs$input_arbs_2_select_requests[7].IN1
allocate_alloc_input[24] => inputArbs$input_arbs_3_select_requests[0].IN1
allocate_alloc_input[25] => inputArbs$input_arbs_3_select_requests[1].IN1
allocate_alloc_input[26] => inputArbs$input_arbs_3_select_requests[2].IN1
allocate_alloc_input[27] => inputArbs$input_arbs_3_select_requests[3].IN1
allocate_alloc_input[28] => inputArbs$input_arbs_3_select_requests[4].IN1
allocate_alloc_input[29] => inputArbs$input_arbs_3_select_requests[5].IN1
allocate_alloc_input[30] => inputArbs$input_arbs_3_select_requests[6].IN1
allocate_alloc_input[31] => inputArbs$input_arbs_3_select_requests[7].IN1
allocate_alloc_input[32] => inputArbs$input_arbs_4_select_requests[0].IN1
allocate_alloc_input[33] => inputArbs$input_arbs_4_select_requests[1].IN1
allocate_alloc_input[34] => inputArbs$input_arbs_4_select_requests[2].IN1
allocate_alloc_input[35] => inputArbs$input_arbs_4_select_requests[3].IN1
allocate_alloc_input[36] => inputArbs$input_arbs_4_select_requests[4].IN1
allocate_alloc_input[37] => inputArbs$input_arbs_4_select_requests[5].IN1
allocate_alloc_input[38] => inputArbs$input_arbs_4_select_requests[6].IN1
allocate_alloc_input[39] => inputArbs$input_arbs_4_select_requests[7].IN1
allocate_alloc_input[40] => inputArbs$input_arbs_5_select_requests[0].IN1
allocate_alloc_input[41] => inputArbs$input_arbs_5_select_requests[1].IN1
allocate_alloc_input[42] => inputArbs$input_arbs_5_select_requests[2].IN1
allocate_alloc_input[43] => inputArbs$input_arbs_5_select_requests[3].IN1
allocate_alloc_input[44] => inputArbs$input_arbs_5_select_requests[4].IN1
allocate_alloc_input[45] => inputArbs$input_arbs_5_select_requests[5].IN1
allocate_alloc_input[46] => inputArbs$input_arbs_5_select_requests[6].IN1
allocate_alloc_input[47] => inputArbs$input_arbs_5_select_requests[7].IN1
allocate_alloc_input[48] => inputArbs$input_arbs_6_select_requests[0].IN1
allocate_alloc_input[49] => inputArbs$input_arbs_6_select_requests[1].IN1
allocate_alloc_input[50] => inputArbs$input_arbs_6_select_requests[2].IN1
allocate_alloc_input[51] => inputArbs$input_arbs_6_select_requests[3].IN1
allocate_alloc_input[52] => inputArbs$input_arbs_6_select_requests[4].IN1
allocate_alloc_input[53] => inputArbs$input_arbs_6_select_requests[5].IN1
allocate_alloc_input[54] => inputArbs$input_arbs_6_select_requests[6].IN1
allocate_alloc_input[55] => inputArbs$input_arbs_6_select_requests[7].IN1
allocate_alloc_input[56] => inputArbs$input_arbs_7_select_requests[0].IN1
allocate_alloc_input[57] => inputArbs$input_arbs_7_select_requests[1].IN1
allocate_alloc_input[58] => inputArbs$input_arbs_7_select_requests[2].IN1
allocate_alloc_input[59] => inputArbs$input_arbs_7_select_requests[3].IN1
allocate_alloc_input[60] => inputArbs$input_arbs_7_select_requests[4].IN1
allocate_alloc_input[61] => inputArbs$input_arbs_7_select_requests[5].IN1
allocate_alloc_input[62] => inputArbs$input_arbs_7_select_requests[6].IN1
allocate_alloc_input[63] => inputArbs$input_arbs_7_select_requests[7].IN1
EN_allocate => as_inputArbGrants_reg_0$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_7$EN.IN1
allocate[0] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[1] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[2] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[3] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[4] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[5] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[6] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[7] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[8] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[9] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[10] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[11] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[12] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[13] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[14] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[15] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[16] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[17] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[18] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[19] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[20] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[21] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[22] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[23] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[24] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[25] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[26] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[27] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[28] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[29] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[30] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[31] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[32] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[33] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[34] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[35] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[36] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[37] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[38] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[39] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[40] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[41] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[42] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[43] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[44] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[45] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[46] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[47] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[48] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[49] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[50] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[51] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[52] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[53] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[54] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[55] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[56] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[57] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[58] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[59] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[60] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[61] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[62] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[63] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
EN_next => outputArbs$EN_output_arbs_7_next.IN16


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs
CLK => ias_7_token[0].CLK
CLK => ias_7_token[1].CLK
CLK => ias_7_token[2].CLK
CLK => ias_7_token[3].CLK
CLK => ias_7_token[4].CLK
CLK => ias_7_token[5].CLK
CLK => ias_7_token[6].CLK
CLK => ias_7_token[7].CLK
CLK => ias_6_token[0].CLK
CLK => ias_6_token[1].CLK
CLK => ias_6_token[2].CLK
CLK => ias_6_token[3].CLK
CLK => ias_6_token[4].CLK
CLK => ias_6_token[5].CLK
CLK => ias_6_token[6].CLK
CLK => ias_6_token[7].CLK
CLK => ias_5_token[0].CLK
CLK => ias_5_token[1].CLK
CLK => ias_5_token[2].CLK
CLK => ias_5_token[3].CLK
CLK => ias_5_token[4].CLK
CLK => ias_5_token[5].CLK
CLK => ias_5_token[6].CLK
CLK => ias_5_token[7].CLK
CLK => ias_4_token[0].CLK
CLK => ias_4_token[1].CLK
CLK => ias_4_token[2].CLK
CLK => ias_4_token[3].CLK
CLK => ias_4_token[4].CLK
CLK => ias_4_token[5].CLK
CLK => ias_4_token[6].CLK
CLK => ias_4_token[7].CLK
CLK => ias_3_token[0].CLK
CLK => ias_3_token[1].CLK
CLK => ias_3_token[2].CLK
CLK => ias_3_token[3].CLK
CLK => ias_3_token[4].CLK
CLK => ias_3_token[5].CLK
CLK => ias_3_token[6].CLK
CLK => ias_3_token[7].CLK
CLK => ias_2_token[0].CLK
CLK => ias_2_token[1].CLK
CLK => ias_2_token[2].CLK
CLK => ias_2_token[3].CLK
CLK => ias_2_token[4].CLK
CLK => ias_2_token[5].CLK
CLK => ias_2_token[6].CLK
CLK => ias_2_token[7].CLK
CLK => ias_1_token[0].CLK
CLK => ias_1_token[1].CLK
CLK => ias_1_token[2].CLK
CLK => ias_1_token[3].CLK
CLK => ias_1_token[4].CLK
CLK => ias_1_token[5].CLK
CLK => ias_1_token[6].CLK
CLK => ias_1_token[7].CLK
CLK => ias_0_token[0].CLK
CLK => ias_0_token[1].CLK
CLK => ias_0_token[2].CLK
CLK => ias_0_token[3].CLK
CLK => ias_0_token[4].CLK
CLK => ias_0_token[5].CLK
CLK => ias_0_token[6].CLK
CLK => ias_0_token[7].CLK
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
input_arbs_0_select_requests[0] => input_arbs_0_select_requests[0].IN2
input_arbs_0_select_requests[1] => input_arbs_0_select_requests[1].IN2
input_arbs_0_select_requests[2] => input_arbs_0_select_requests[2].IN2
input_arbs_0_select_requests[3] => input_arbs_0_select_requests[3].IN2
input_arbs_0_select_requests[4] => input_arbs_0_select_requests[4].IN2
input_arbs_0_select_requests[5] => input_arbs_0_select_requests[5].IN2
input_arbs_0_select_requests[6] => input_arbs_0_select_requests[6].IN2
input_arbs_0_select_requests[7] => input_arbs_0_select_requests[7].IN2
input_arbs_0_select[0] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[2] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[4] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[6] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[7] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
input_arbs_1_select_requests[0] => input_arbs_1_select_requests[0].IN2
input_arbs_1_select_requests[1] => input_arbs_1_select_requests[1].IN2
input_arbs_1_select_requests[2] => input_arbs_1_select_requests[2].IN2
input_arbs_1_select_requests[3] => input_arbs_1_select_requests[3].IN2
input_arbs_1_select_requests[4] => input_arbs_1_select_requests[4].IN2
input_arbs_1_select_requests[5] => input_arbs_1_select_requests[5].IN2
input_arbs_1_select_requests[6] => input_arbs_1_select_requests[6].IN2
input_arbs_1_select_requests[7] => input_arbs_1_select_requests[7].IN2
input_arbs_1_select[0] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[2] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[4] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[6] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[7] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
input_arbs_2_select_requests[0] => input_arbs_2_select_requests[0].IN2
input_arbs_2_select_requests[1] => input_arbs_2_select_requests[1].IN2
input_arbs_2_select_requests[2] => input_arbs_2_select_requests[2].IN2
input_arbs_2_select_requests[3] => input_arbs_2_select_requests[3].IN2
input_arbs_2_select_requests[4] => input_arbs_2_select_requests[4].IN2
input_arbs_2_select_requests[5] => input_arbs_2_select_requests[5].IN2
input_arbs_2_select_requests[6] => input_arbs_2_select_requests[6].IN2
input_arbs_2_select_requests[7] => input_arbs_2_select_requests[7].IN2
input_arbs_2_select[0] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[2] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[4] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[6] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[7] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
input_arbs_3_select_requests[0] => input_arbs_3_select_requests[0].IN2
input_arbs_3_select_requests[1] => input_arbs_3_select_requests[1].IN2
input_arbs_3_select_requests[2] => input_arbs_3_select_requests[2].IN2
input_arbs_3_select_requests[3] => input_arbs_3_select_requests[3].IN2
input_arbs_3_select_requests[4] => input_arbs_3_select_requests[4].IN2
input_arbs_3_select_requests[5] => input_arbs_3_select_requests[5].IN2
input_arbs_3_select_requests[6] => input_arbs_3_select_requests[6].IN2
input_arbs_3_select_requests[7] => input_arbs_3_select_requests[7].IN2
input_arbs_3_select[0] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[2] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[4] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[6] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[7] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
input_arbs_4_select_requests[0] => input_arbs_4_select_requests[0].IN2
input_arbs_4_select_requests[1] => input_arbs_4_select_requests[1].IN2
input_arbs_4_select_requests[2] => input_arbs_4_select_requests[2].IN2
input_arbs_4_select_requests[3] => input_arbs_4_select_requests[3].IN2
input_arbs_4_select_requests[4] => input_arbs_4_select_requests[4].IN2
input_arbs_4_select_requests[5] => input_arbs_4_select_requests[5].IN2
input_arbs_4_select_requests[6] => input_arbs_4_select_requests[6].IN2
input_arbs_4_select_requests[7] => input_arbs_4_select_requests[7].IN2
input_arbs_4_select[0] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[2] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[4] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[6] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[7] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
input_arbs_5_select_requests[0] => input_arbs_5_select_requests[0].IN2
input_arbs_5_select_requests[1] => input_arbs_5_select_requests[1].IN2
input_arbs_5_select_requests[2] => input_arbs_5_select_requests[2].IN2
input_arbs_5_select_requests[3] => input_arbs_5_select_requests[3].IN2
input_arbs_5_select_requests[4] => input_arbs_5_select_requests[4].IN2
input_arbs_5_select_requests[5] => input_arbs_5_select_requests[5].IN2
input_arbs_5_select_requests[6] => input_arbs_5_select_requests[6].IN2
input_arbs_5_select_requests[7] => input_arbs_5_select_requests[7].IN2
input_arbs_5_select[0] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[2] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[4] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[6] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[7] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
input_arbs_6_select_requests[0] => input_arbs_6_select_requests[0].IN2
input_arbs_6_select_requests[1] => input_arbs_6_select_requests[1].IN2
input_arbs_6_select_requests[2] => input_arbs_6_select_requests[2].IN2
input_arbs_6_select_requests[3] => input_arbs_6_select_requests[3].IN2
input_arbs_6_select_requests[4] => input_arbs_6_select_requests[4].IN2
input_arbs_6_select_requests[5] => input_arbs_6_select_requests[5].IN2
input_arbs_6_select_requests[6] => input_arbs_6_select_requests[6].IN2
input_arbs_6_select_requests[7] => input_arbs_6_select_requests[7].IN2
input_arbs_6_select[0] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[2] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[4] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[6] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[7] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
input_arbs_7_select_requests[0] => input_arbs_7_select_requests[0].IN2
input_arbs_7_select_requests[1] => input_arbs_7_select_requests[1].IN2
input_arbs_7_select_requests[2] => input_arbs_7_select_requests[2].IN2
input_arbs_7_select_requests[3] => input_arbs_7_select_requests[3].IN2
input_arbs_7_select_requests[4] => input_arbs_7_select_requests[4].IN2
input_arbs_7_select_requests[5] => input_arbs_7_select_requests[5].IN2
input_arbs_7_select_requests[6] => input_arbs_7_select_requests[6].IN2
input_arbs_7_select_requests[7] => input_arbs_7_select_requests[7].IN2
input_arbs_7_select[0] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[2] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[4] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[6] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[7] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs
CLK => oas_7_token[0].CLK
CLK => oas_7_token[1].CLK
CLK => oas_7_token[2].CLK
CLK => oas_7_token[3].CLK
CLK => oas_7_token[4].CLK
CLK => oas_7_token[5].CLK
CLK => oas_7_token[6].CLK
CLK => oas_7_token[7].CLK
CLK => oas_6_token[0].CLK
CLK => oas_6_token[1].CLK
CLK => oas_6_token[2].CLK
CLK => oas_6_token[3].CLK
CLK => oas_6_token[4].CLK
CLK => oas_6_token[5].CLK
CLK => oas_6_token[6].CLK
CLK => oas_6_token[7].CLK
CLK => oas_5_token[0].CLK
CLK => oas_5_token[1].CLK
CLK => oas_5_token[2].CLK
CLK => oas_5_token[3].CLK
CLK => oas_5_token[4].CLK
CLK => oas_5_token[5].CLK
CLK => oas_5_token[6].CLK
CLK => oas_5_token[7].CLK
CLK => oas_4_token[0].CLK
CLK => oas_4_token[1].CLK
CLK => oas_4_token[2].CLK
CLK => oas_4_token[3].CLK
CLK => oas_4_token[4].CLK
CLK => oas_4_token[5].CLK
CLK => oas_4_token[6].CLK
CLK => oas_4_token[7].CLK
CLK => oas_3_token[0].CLK
CLK => oas_3_token[1].CLK
CLK => oas_3_token[2].CLK
CLK => oas_3_token[3].CLK
CLK => oas_3_token[4].CLK
CLK => oas_3_token[5].CLK
CLK => oas_3_token[6].CLK
CLK => oas_3_token[7].CLK
CLK => oas_2_token[0].CLK
CLK => oas_2_token[1].CLK
CLK => oas_2_token[2].CLK
CLK => oas_2_token[3].CLK
CLK => oas_2_token[4].CLK
CLK => oas_2_token[5].CLK
CLK => oas_2_token[6].CLK
CLK => oas_2_token[7].CLK
CLK => oas_1_token[0].CLK
CLK => oas_1_token[1].CLK
CLK => oas_1_token[2].CLK
CLK => oas_1_token[3].CLK
CLK => oas_1_token[4].CLK
CLK => oas_1_token[5].CLK
CLK => oas_1_token[6].CLK
CLK => oas_1_token[7].CLK
CLK => oas_0_token[0].CLK
CLK => oas_0_token[1].CLK
CLK => oas_0_token[2].CLK
CLK => oas_0_token[3].CLK
CLK => oas_0_token[4].CLK
CLK => oas_0_token[5].CLK
CLK => oas_0_token[6].CLK
CLK => oas_0_token[7].CLK
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
output_arbs_0_select_requests[0] => output_arbs_0_select_requests[0].IN2
output_arbs_0_select_requests[1] => output_arbs_0_select_requests[1].IN2
output_arbs_0_select_requests[2] => output_arbs_0_select_requests[2].IN2
output_arbs_0_select_requests[3] => output_arbs_0_select_requests[3].IN2
output_arbs_0_select_requests[4] => output_arbs_0_select_requests[4].IN2
output_arbs_0_select_requests[5] => output_arbs_0_select_requests[5].IN2
output_arbs_0_select_requests[6] => output_arbs_0_select_requests[6].IN2
output_arbs_0_select_requests[7] => output_arbs_0_select_requests[7].IN2
output_arbs_0_select[0] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[2] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[4] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[6] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[7] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
output_arbs_1_select_requests[0] => output_arbs_1_select_requests[0].IN2
output_arbs_1_select_requests[1] => output_arbs_1_select_requests[1].IN2
output_arbs_1_select_requests[2] => output_arbs_1_select_requests[2].IN2
output_arbs_1_select_requests[3] => output_arbs_1_select_requests[3].IN2
output_arbs_1_select_requests[4] => output_arbs_1_select_requests[4].IN2
output_arbs_1_select_requests[5] => output_arbs_1_select_requests[5].IN2
output_arbs_1_select_requests[6] => output_arbs_1_select_requests[6].IN2
output_arbs_1_select_requests[7] => output_arbs_1_select_requests[7].IN2
output_arbs_1_select[0] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[2] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[4] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[6] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[7] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
output_arbs_2_select_requests[0] => output_arbs_2_select_requests[0].IN2
output_arbs_2_select_requests[1] => output_arbs_2_select_requests[1].IN2
output_arbs_2_select_requests[2] => output_arbs_2_select_requests[2].IN2
output_arbs_2_select_requests[3] => output_arbs_2_select_requests[3].IN2
output_arbs_2_select_requests[4] => output_arbs_2_select_requests[4].IN2
output_arbs_2_select_requests[5] => output_arbs_2_select_requests[5].IN2
output_arbs_2_select_requests[6] => output_arbs_2_select_requests[6].IN2
output_arbs_2_select_requests[7] => output_arbs_2_select_requests[7].IN2
output_arbs_2_select[0] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[2] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[4] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[6] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[7] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
output_arbs_3_select_requests[0] => output_arbs_3_select_requests[0].IN2
output_arbs_3_select_requests[1] => output_arbs_3_select_requests[1].IN2
output_arbs_3_select_requests[2] => output_arbs_3_select_requests[2].IN2
output_arbs_3_select_requests[3] => output_arbs_3_select_requests[3].IN2
output_arbs_3_select_requests[4] => output_arbs_3_select_requests[4].IN2
output_arbs_3_select_requests[5] => output_arbs_3_select_requests[5].IN2
output_arbs_3_select_requests[6] => output_arbs_3_select_requests[6].IN2
output_arbs_3_select_requests[7] => output_arbs_3_select_requests[7].IN2
output_arbs_3_select[0] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[2] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[4] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[6] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[7] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
output_arbs_4_select_requests[0] => output_arbs_4_select_requests[0].IN2
output_arbs_4_select_requests[1] => output_arbs_4_select_requests[1].IN2
output_arbs_4_select_requests[2] => output_arbs_4_select_requests[2].IN2
output_arbs_4_select_requests[3] => output_arbs_4_select_requests[3].IN2
output_arbs_4_select_requests[4] => output_arbs_4_select_requests[4].IN2
output_arbs_4_select_requests[5] => output_arbs_4_select_requests[5].IN2
output_arbs_4_select_requests[6] => output_arbs_4_select_requests[6].IN2
output_arbs_4_select_requests[7] => output_arbs_4_select_requests[7].IN2
output_arbs_4_select[0] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[2] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[4] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[6] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[7] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
output_arbs_5_select_requests[0] => output_arbs_5_select_requests[0].IN2
output_arbs_5_select_requests[1] => output_arbs_5_select_requests[1].IN2
output_arbs_5_select_requests[2] => output_arbs_5_select_requests[2].IN2
output_arbs_5_select_requests[3] => output_arbs_5_select_requests[3].IN2
output_arbs_5_select_requests[4] => output_arbs_5_select_requests[4].IN2
output_arbs_5_select_requests[5] => output_arbs_5_select_requests[5].IN2
output_arbs_5_select_requests[6] => output_arbs_5_select_requests[6].IN2
output_arbs_5_select_requests[7] => output_arbs_5_select_requests[7].IN2
output_arbs_5_select[0] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[2] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[4] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[6] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[7] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
output_arbs_6_select_requests[0] => output_arbs_6_select_requests[0].IN2
output_arbs_6_select_requests[1] => output_arbs_6_select_requests[1].IN2
output_arbs_6_select_requests[2] => output_arbs_6_select_requests[2].IN2
output_arbs_6_select_requests[3] => output_arbs_6_select_requests[3].IN2
output_arbs_6_select_requests[4] => output_arbs_6_select_requests[4].IN2
output_arbs_6_select_requests[5] => output_arbs_6_select_requests[5].IN2
output_arbs_6_select_requests[6] => output_arbs_6_select_requests[6].IN2
output_arbs_6_select_requests[7] => output_arbs_6_select_requests[7].IN2
output_arbs_6_select[0] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[2] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[4] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[6] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[7] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
output_arbs_7_select_requests[0] => output_arbs_7_select_requests[0].IN2
output_arbs_7_select_requests[1] => output_arbs_7_select_requests[1].IN2
output_arbs_7_select_requests[2] => output_arbs_7_select_requests[2].IN2
output_arbs_7_select_requests[3] => output_arbs_7_select_requests[3].IN2
output_arbs_7_select_requests[4] => output_arbs_7_select_requests[4].IN2
output_arbs_7_select_requests[5] => output_arbs_7_select_requests[5].IN2
output_arbs_7_select_requests[6] => output_arbs_7_select_requests[6].IN2
output_arbs_7_select_requests[7] => output_arbs_7_select_requests[7].IN2
output_arbs_7_select[0] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[2] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[4] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[6] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[7] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_0
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_1
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_2
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_3
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_4
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_5
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_7
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_1|module_outport_encoder:instance_outport_encoder_6
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2
CLK => CLK.IN17
RST_N => RST_N.IN17
in_ports_0_putRoutedFlit_flit_in[0] => outPortFIFOs$enq_sendData[0].IN1
in_ports_0_putRoutedFlit_flit_in[1] => outPortFIFOs$enq_sendData[1].IN1
in_ports_0_putRoutedFlit_flit_in[2] => outPortFIFOs$enq_sendData[2].IN1
in_ports_0_putRoutedFlit_flit_in[3] => flitBuffers$enq_data_in[0].IN1
in_ports_0_putRoutedFlit_flit_in[4] => flitBuffers$enq_data_in[1].IN1
in_ports_0_putRoutedFlit_flit_in[5] => flitBuffers$enq_data_in[2].IN1
in_ports_0_putRoutedFlit_flit_in[6] => flitBuffers$enq_data_in[3].IN1
in_ports_0_putRoutedFlit_flit_in[7] => flitBuffers$enq_data_in[4].IN1
in_ports_0_putRoutedFlit_flit_in[8] => flitBuffers$enq_data_in[5].IN1
in_ports_0_putRoutedFlit_flit_in[9] => flitBuffers$enq_data_in[6].IN1
in_ports_0_putRoutedFlit_flit_in[10] => flitBuffers$enq_data_in[7].IN1
in_ports_0_putRoutedFlit_flit_in[11] => flitBuffers$enq_data_in[8].IN1
in_ports_0_putRoutedFlit_flit_in[12] => flitBuffers$enq_data_in[9].IN1
in_ports_0_putRoutedFlit_flit_in[13] => flitBuffers$enq_data_in[10].IN1
in_ports_0_putRoutedFlit_flit_in[14] => flitBuffers$enq_data_in[11].IN1
in_ports_0_putRoutedFlit_flit_in[15] => flitBuffers$enq_data_in[12].IN1
in_ports_0_putRoutedFlit_flit_in[16] => flitBuffers$enq_data_in[13].IN1
in_ports_0_putRoutedFlit_flit_in[17] => flitBuffers$enq_data_in[14].IN1
in_ports_0_putRoutedFlit_flit_in[18] => flitBuffers$enq_data_in[15].IN1
in_ports_0_putRoutedFlit_flit_in[19] => flitBuffers$enq_data_in[16].IN1
in_ports_0_putRoutedFlit_flit_in[20] => flitBuffers$enq_data_in[17].IN1
in_ports_0_putRoutedFlit_flit_in[21] => flitBuffers$enq_data_in[18].IN1
in_ports_0_putRoutedFlit_flit_in[22] => flitBuffers$enq_data_in[19].IN1
in_ports_0_putRoutedFlit_flit_in[23] => flitBuffers$enq_data_in[20].IN1
in_ports_0_putRoutedFlit_flit_in[24] => flitBuffers$enq_data_in[21].IN1
in_ports_0_putRoutedFlit_flit_in[25] => flitBuffers$enq_data_in[22].IN1
in_ports_0_putRoutedFlit_flit_in[26] => flitBuffers$enq_data_in[23].IN1
in_ports_0_putRoutedFlit_flit_in[27] => flitBuffers$enq_data_in[24].IN1
in_ports_0_putRoutedFlit_flit_in[28] => flitBuffers$enq_data_in[25].IN1
in_ports_0_putRoutedFlit_flit_in[29] => flitBuffers$enq_data_in[26].IN1
in_ports_0_putRoutedFlit_flit_in[30] => flitBuffers$enq_data_in[27].IN1
in_ports_0_putRoutedFlit_flit_in[31] => flitBuffers$enq_data_in[28].IN1
in_ports_0_putRoutedFlit_flit_in[32] => flitBuffers$enq_data_in[29].IN1
in_ports_0_putRoutedFlit_flit_in[33] => flitBuffers$enq_data_in[30].IN1
in_ports_0_putRoutedFlit_flit_in[34] => flitBuffers$EN_enq.IN0
in_ports_0_putRoutedFlit_flit_in[34] => outPortFIFOs$EN_enq.IN0
EN_in_ports_0_putRoutedFlit => flitBuffers$EN_enq.IN1
EN_in_ports_0_putRoutedFlit => outPortFIFOs$EN_enq.IN1
EN_in_ports_0_getNonFullVCs => ~NO_FANOUT~
in_ports_0_getNonFullVCs[0] <= mkInputQueue:flitBuffers.notFull
in_ports_0_getNonFullVCs[1] <= <GND>
in_ports_1_putRoutedFlit_flit_in[0] => outPortFIFOs_1$enq_sendData[0].IN1
in_ports_1_putRoutedFlit_flit_in[1] => outPortFIFOs_1$enq_sendData[1].IN1
in_ports_1_putRoutedFlit_flit_in[2] => outPortFIFOs_1$enq_sendData[2].IN1
in_ports_1_putRoutedFlit_flit_in[3] => flitBuffers_1$enq_data_in[0].IN1
in_ports_1_putRoutedFlit_flit_in[4] => flitBuffers_1$enq_data_in[1].IN1
in_ports_1_putRoutedFlit_flit_in[5] => flitBuffers_1$enq_data_in[2].IN1
in_ports_1_putRoutedFlit_flit_in[6] => flitBuffers_1$enq_data_in[3].IN1
in_ports_1_putRoutedFlit_flit_in[7] => flitBuffers_1$enq_data_in[4].IN1
in_ports_1_putRoutedFlit_flit_in[8] => flitBuffers_1$enq_data_in[5].IN1
in_ports_1_putRoutedFlit_flit_in[9] => flitBuffers_1$enq_data_in[6].IN1
in_ports_1_putRoutedFlit_flit_in[10] => flitBuffers_1$enq_data_in[7].IN1
in_ports_1_putRoutedFlit_flit_in[11] => flitBuffers_1$enq_data_in[8].IN1
in_ports_1_putRoutedFlit_flit_in[12] => flitBuffers_1$enq_data_in[9].IN1
in_ports_1_putRoutedFlit_flit_in[13] => flitBuffers_1$enq_data_in[10].IN1
in_ports_1_putRoutedFlit_flit_in[14] => flitBuffers_1$enq_data_in[11].IN1
in_ports_1_putRoutedFlit_flit_in[15] => flitBuffers_1$enq_data_in[12].IN1
in_ports_1_putRoutedFlit_flit_in[16] => flitBuffers_1$enq_data_in[13].IN1
in_ports_1_putRoutedFlit_flit_in[17] => flitBuffers_1$enq_data_in[14].IN1
in_ports_1_putRoutedFlit_flit_in[18] => flitBuffers_1$enq_data_in[15].IN1
in_ports_1_putRoutedFlit_flit_in[19] => flitBuffers_1$enq_data_in[16].IN1
in_ports_1_putRoutedFlit_flit_in[20] => flitBuffers_1$enq_data_in[17].IN1
in_ports_1_putRoutedFlit_flit_in[21] => flitBuffers_1$enq_data_in[18].IN1
in_ports_1_putRoutedFlit_flit_in[22] => flitBuffers_1$enq_data_in[19].IN1
in_ports_1_putRoutedFlit_flit_in[23] => flitBuffers_1$enq_data_in[20].IN1
in_ports_1_putRoutedFlit_flit_in[24] => flitBuffers_1$enq_data_in[21].IN1
in_ports_1_putRoutedFlit_flit_in[25] => flitBuffers_1$enq_data_in[22].IN1
in_ports_1_putRoutedFlit_flit_in[26] => flitBuffers_1$enq_data_in[23].IN1
in_ports_1_putRoutedFlit_flit_in[27] => flitBuffers_1$enq_data_in[24].IN1
in_ports_1_putRoutedFlit_flit_in[28] => flitBuffers_1$enq_data_in[25].IN1
in_ports_1_putRoutedFlit_flit_in[29] => flitBuffers_1$enq_data_in[26].IN1
in_ports_1_putRoutedFlit_flit_in[30] => flitBuffers_1$enq_data_in[27].IN1
in_ports_1_putRoutedFlit_flit_in[31] => flitBuffers_1$enq_data_in[28].IN1
in_ports_1_putRoutedFlit_flit_in[32] => flitBuffers_1$enq_data_in[29].IN1
in_ports_1_putRoutedFlit_flit_in[33] => flitBuffers_1$enq_data_in[30].IN1
in_ports_1_putRoutedFlit_flit_in[34] => flitBuffers_1$EN_enq.IN0
in_ports_1_putRoutedFlit_flit_in[34] => outPortFIFOs_1$EN_enq.IN0
EN_in_ports_1_putRoutedFlit => flitBuffers_1$EN_enq.IN1
EN_in_ports_1_putRoutedFlit => outPortFIFOs_1$EN_enq.IN1
EN_in_ports_1_getNonFullVCs => ~NO_FANOUT~
in_ports_1_getNonFullVCs[0] <= mkInputQueue:flitBuffers_1.notFull
in_ports_1_getNonFullVCs[1] <= <GND>
in_ports_2_putRoutedFlit_flit_in[0] => outPortFIFOs_2$enq_sendData[0].IN1
in_ports_2_putRoutedFlit_flit_in[1] => outPortFIFOs_2$enq_sendData[1].IN1
in_ports_2_putRoutedFlit_flit_in[2] => outPortFIFOs_2$enq_sendData[2].IN1
in_ports_2_putRoutedFlit_flit_in[3] => flitBuffers_2$enq_data_in[0].IN1
in_ports_2_putRoutedFlit_flit_in[4] => flitBuffers_2$enq_data_in[1].IN1
in_ports_2_putRoutedFlit_flit_in[5] => flitBuffers_2$enq_data_in[2].IN1
in_ports_2_putRoutedFlit_flit_in[6] => flitBuffers_2$enq_data_in[3].IN1
in_ports_2_putRoutedFlit_flit_in[7] => flitBuffers_2$enq_data_in[4].IN1
in_ports_2_putRoutedFlit_flit_in[8] => flitBuffers_2$enq_data_in[5].IN1
in_ports_2_putRoutedFlit_flit_in[9] => flitBuffers_2$enq_data_in[6].IN1
in_ports_2_putRoutedFlit_flit_in[10] => flitBuffers_2$enq_data_in[7].IN1
in_ports_2_putRoutedFlit_flit_in[11] => flitBuffers_2$enq_data_in[8].IN1
in_ports_2_putRoutedFlit_flit_in[12] => flitBuffers_2$enq_data_in[9].IN1
in_ports_2_putRoutedFlit_flit_in[13] => flitBuffers_2$enq_data_in[10].IN1
in_ports_2_putRoutedFlit_flit_in[14] => flitBuffers_2$enq_data_in[11].IN1
in_ports_2_putRoutedFlit_flit_in[15] => flitBuffers_2$enq_data_in[12].IN1
in_ports_2_putRoutedFlit_flit_in[16] => flitBuffers_2$enq_data_in[13].IN1
in_ports_2_putRoutedFlit_flit_in[17] => flitBuffers_2$enq_data_in[14].IN1
in_ports_2_putRoutedFlit_flit_in[18] => flitBuffers_2$enq_data_in[15].IN1
in_ports_2_putRoutedFlit_flit_in[19] => flitBuffers_2$enq_data_in[16].IN1
in_ports_2_putRoutedFlit_flit_in[20] => flitBuffers_2$enq_data_in[17].IN1
in_ports_2_putRoutedFlit_flit_in[21] => flitBuffers_2$enq_data_in[18].IN1
in_ports_2_putRoutedFlit_flit_in[22] => flitBuffers_2$enq_data_in[19].IN1
in_ports_2_putRoutedFlit_flit_in[23] => flitBuffers_2$enq_data_in[20].IN1
in_ports_2_putRoutedFlit_flit_in[24] => flitBuffers_2$enq_data_in[21].IN1
in_ports_2_putRoutedFlit_flit_in[25] => flitBuffers_2$enq_data_in[22].IN1
in_ports_2_putRoutedFlit_flit_in[26] => flitBuffers_2$enq_data_in[23].IN1
in_ports_2_putRoutedFlit_flit_in[27] => flitBuffers_2$enq_data_in[24].IN1
in_ports_2_putRoutedFlit_flit_in[28] => flitBuffers_2$enq_data_in[25].IN1
in_ports_2_putRoutedFlit_flit_in[29] => flitBuffers_2$enq_data_in[26].IN1
in_ports_2_putRoutedFlit_flit_in[30] => flitBuffers_2$enq_data_in[27].IN1
in_ports_2_putRoutedFlit_flit_in[31] => flitBuffers_2$enq_data_in[28].IN1
in_ports_2_putRoutedFlit_flit_in[32] => flitBuffers_2$enq_data_in[29].IN1
in_ports_2_putRoutedFlit_flit_in[33] => flitBuffers_2$enq_data_in[30].IN1
in_ports_2_putRoutedFlit_flit_in[34] => flitBuffers_2$EN_enq.IN0
in_ports_2_putRoutedFlit_flit_in[34] => outPortFIFOs_2$EN_enq.IN0
EN_in_ports_2_putRoutedFlit => flitBuffers_2$EN_enq.IN1
EN_in_ports_2_putRoutedFlit => outPortFIFOs_2$EN_enq.IN1
EN_in_ports_2_getNonFullVCs => ~NO_FANOUT~
in_ports_2_getNonFullVCs[0] <= mkInputQueue:flitBuffers_2.notFull
in_ports_2_getNonFullVCs[1] <= <GND>
in_ports_3_putRoutedFlit_flit_in[0] => outPortFIFOs_3$enq_sendData[0].IN1
in_ports_3_putRoutedFlit_flit_in[1] => outPortFIFOs_3$enq_sendData[1].IN1
in_ports_3_putRoutedFlit_flit_in[2] => outPortFIFOs_3$enq_sendData[2].IN1
in_ports_3_putRoutedFlit_flit_in[3] => flitBuffers_3$enq_data_in[0].IN1
in_ports_3_putRoutedFlit_flit_in[4] => flitBuffers_3$enq_data_in[1].IN1
in_ports_3_putRoutedFlit_flit_in[5] => flitBuffers_3$enq_data_in[2].IN1
in_ports_3_putRoutedFlit_flit_in[6] => flitBuffers_3$enq_data_in[3].IN1
in_ports_3_putRoutedFlit_flit_in[7] => flitBuffers_3$enq_data_in[4].IN1
in_ports_3_putRoutedFlit_flit_in[8] => flitBuffers_3$enq_data_in[5].IN1
in_ports_3_putRoutedFlit_flit_in[9] => flitBuffers_3$enq_data_in[6].IN1
in_ports_3_putRoutedFlit_flit_in[10] => flitBuffers_3$enq_data_in[7].IN1
in_ports_3_putRoutedFlit_flit_in[11] => flitBuffers_3$enq_data_in[8].IN1
in_ports_3_putRoutedFlit_flit_in[12] => flitBuffers_3$enq_data_in[9].IN1
in_ports_3_putRoutedFlit_flit_in[13] => flitBuffers_3$enq_data_in[10].IN1
in_ports_3_putRoutedFlit_flit_in[14] => flitBuffers_3$enq_data_in[11].IN1
in_ports_3_putRoutedFlit_flit_in[15] => flitBuffers_3$enq_data_in[12].IN1
in_ports_3_putRoutedFlit_flit_in[16] => flitBuffers_3$enq_data_in[13].IN1
in_ports_3_putRoutedFlit_flit_in[17] => flitBuffers_3$enq_data_in[14].IN1
in_ports_3_putRoutedFlit_flit_in[18] => flitBuffers_3$enq_data_in[15].IN1
in_ports_3_putRoutedFlit_flit_in[19] => flitBuffers_3$enq_data_in[16].IN1
in_ports_3_putRoutedFlit_flit_in[20] => flitBuffers_3$enq_data_in[17].IN1
in_ports_3_putRoutedFlit_flit_in[21] => flitBuffers_3$enq_data_in[18].IN1
in_ports_3_putRoutedFlit_flit_in[22] => flitBuffers_3$enq_data_in[19].IN1
in_ports_3_putRoutedFlit_flit_in[23] => flitBuffers_3$enq_data_in[20].IN1
in_ports_3_putRoutedFlit_flit_in[24] => flitBuffers_3$enq_data_in[21].IN1
in_ports_3_putRoutedFlit_flit_in[25] => flitBuffers_3$enq_data_in[22].IN1
in_ports_3_putRoutedFlit_flit_in[26] => flitBuffers_3$enq_data_in[23].IN1
in_ports_3_putRoutedFlit_flit_in[27] => flitBuffers_3$enq_data_in[24].IN1
in_ports_3_putRoutedFlit_flit_in[28] => flitBuffers_3$enq_data_in[25].IN1
in_ports_3_putRoutedFlit_flit_in[29] => flitBuffers_3$enq_data_in[26].IN1
in_ports_3_putRoutedFlit_flit_in[30] => flitBuffers_3$enq_data_in[27].IN1
in_ports_3_putRoutedFlit_flit_in[31] => flitBuffers_3$enq_data_in[28].IN1
in_ports_3_putRoutedFlit_flit_in[32] => flitBuffers_3$enq_data_in[29].IN1
in_ports_3_putRoutedFlit_flit_in[33] => flitBuffers_3$enq_data_in[30].IN1
in_ports_3_putRoutedFlit_flit_in[34] => flitBuffers_3$EN_enq.IN0
in_ports_3_putRoutedFlit_flit_in[34] => outPortFIFOs_3$EN_enq.IN0
EN_in_ports_3_putRoutedFlit => flitBuffers_3$EN_enq.IN1
EN_in_ports_3_putRoutedFlit => outPortFIFOs_3$EN_enq.IN1
EN_in_ports_3_getNonFullVCs => ~NO_FANOUT~
in_ports_3_getNonFullVCs[0] <= mkInputQueue:flitBuffers_3.notFull
in_ports_3_getNonFullVCs[1] <= <GND>
in_ports_4_putRoutedFlit_flit_in[0] => outPortFIFOs_4$enq_sendData[0].IN1
in_ports_4_putRoutedFlit_flit_in[1] => outPortFIFOs_4$enq_sendData[1].IN1
in_ports_4_putRoutedFlit_flit_in[2] => outPortFIFOs_4$enq_sendData[2].IN1
in_ports_4_putRoutedFlit_flit_in[3] => flitBuffers_4$enq_data_in[0].IN1
in_ports_4_putRoutedFlit_flit_in[4] => flitBuffers_4$enq_data_in[1].IN1
in_ports_4_putRoutedFlit_flit_in[5] => flitBuffers_4$enq_data_in[2].IN1
in_ports_4_putRoutedFlit_flit_in[6] => flitBuffers_4$enq_data_in[3].IN1
in_ports_4_putRoutedFlit_flit_in[7] => flitBuffers_4$enq_data_in[4].IN1
in_ports_4_putRoutedFlit_flit_in[8] => flitBuffers_4$enq_data_in[5].IN1
in_ports_4_putRoutedFlit_flit_in[9] => flitBuffers_4$enq_data_in[6].IN1
in_ports_4_putRoutedFlit_flit_in[10] => flitBuffers_4$enq_data_in[7].IN1
in_ports_4_putRoutedFlit_flit_in[11] => flitBuffers_4$enq_data_in[8].IN1
in_ports_4_putRoutedFlit_flit_in[12] => flitBuffers_4$enq_data_in[9].IN1
in_ports_4_putRoutedFlit_flit_in[13] => flitBuffers_4$enq_data_in[10].IN1
in_ports_4_putRoutedFlit_flit_in[14] => flitBuffers_4$enq_data_in[11].IN1
in_ports_4_putRoutedFlit_flit_in[15] => flitBuffers_4$enq_data_in[12].IN1
in_ports_4_putRoutedFlit_flit_in[16] => flitBuffers_4$enq_data_in[13].IN1
in_ports_4_putRoutedFlit_flit_in[17] => flitBuffers_4$enq_data_in[14].IN1
in_ports_4_putRoutedFlit_flit_in[18] => flitBuffers_4$enq_data_in[15].IN1
in_ports_4_putRoutedFlit_flit_in[19] => flitBuffers_4$enq_data_in[16].IN1
in_ports_4_putRoutedFlit_flit_in[20] => flitBuffers_4$enq_data_in[17].IN1
in_ports_4_putRoutedFlit_flit_in[21] => flitBuffers_4$enq_data_in[18].IN1
in_ports_4_putRoutedFlit_flit_in[22] => flitBuffers_4$enq_data_in[19].IN1
in_ports_4_putRoutedFlit_flit_in[23] => flitBuffers_4$enq_data_in[20].IN1
in_ports_4_putRoutedFlit_flit_in[24] => flitBuffers_4$enq_data_in[21].IN1
in_ports_4_putRoutedFlit_flit_in[25] => flitBuffers_4$enq_data_in[22].IN1
in_ports_4_putRoutedFlit_flit_in[26] => flitBuffers_4$enq_data_in[23].IN1
in_ports_4_putRoutedFlit_flit_in[27] => flitBuffers_4$enq_data_in[24].IN1
in_ports_4_putRoutedFlit_flit_in[28] => flitBuffers_4$enq_data_in[25].IN1
in_ports_4_putRoutedFlit_flit_in[29] => flitBuffers_4$enq_data_in[26].IN1
in_ports_4_putRoutedFlit_flit_in[30] => flitBuffers_4$enq_data_in[27].IN1
in_ports_4_putRoutedFlit_flit_in[31] => flitBuffers_4$enq_data_in[28].IN1
in_ports_4_putRoutedFlit_flit_in[32] => flitBuffers_4$enq_data_in[29].IN1
in_ports_4_putRoutedFlit_flit_in[33] => flitBuffers_4$enq_data_in[30].IN1
in_ports_4_putRoutedFlit_flit_in[34] => flitBuffers_4$EN_enq.IN0
in_ports_4_putRoutedFlit_flit_in[34] => outPortFIFOs_4$EN_enq.IN0
EN_in_ports_4_putRoutedFlit => flitBuffers_4$EN_enq.IN1
EN_in_ports_4_putRoutedFlit => outPortFIFOs_4$EN_enq.IN1
EN_in_ports_4_getNonFullVCs => ~NO_FANOUT~
in_ports_4_getNonFullVCs[0] <= mkInputQueue:flitBuffers_4.notFull
in_ports_4_getNonFullVCs[1] <= <GND>
in_ports_5_putRoutedFlit_flit_in[0] => outPortFIFOs_5$enq_sendData[0].IN1
in_ports_5_putRoutedFlit_flit_in[1] => outPortFIFOs_5$enq_sendData[1].IN1
in_ports_5_putRoutedFlit_flit_in[2] => outPortFIFOs_5$enq_sendData[2].IN1
in_ports_5_putRoutedFlit_flit_in[3] => flitBuffers_5$enq_data_in[0].IN1
in_ports_5_putRoutedFlit_flit_in[4] => flitBuffers_5$enq_data_in[1].IN1
in_ports_5_putRoutedFlit_flit_in[5] => flitBuffers_5$enq_data_in[2].IN1
in_ports_5_putRoutedFlit_flit_in[6] => flitBuffers_5$enq_data_in[3].IN1
in_ports_5_putRoutedFlit_flit_in[7] => flitBuffers_5$enq_data_in[4].IN1
in_ports_5_putRoutedFlit_flit_in[8] => flitBuffers_5$enq_data_in[5].IN1
in_ports_5_putRoutedFlit_flit_in[9] => flitBuffers_5$enq_data_in[6].IN1
in_ports_5_putRoutedFlit_flit_in[10] => flitBuffers_5$enq_data_in[7].IN1
in_ports_5_putRoutedFlit_flit_in[11] => flitBuffers_5$enq_data_in[8].IN1
in_ports_5_putRoutedFlit_flit_in[12] => flitBuffers_5$enq_data_in[9].IN1
in_ports_5_putRoutedFlit_flit_in[13] => flitBuffers_5$enq_data_in[10].IN1
in_ports_5_putRoutedFlit_flit_in[14] => flitBuffers_5$enq_data_in[11].IN1
in_ports_5_putRoutedFlit_flit_in[15] => flitBuffers_5$enq_data_in[12].IN1
in_ports_5_putRoutedFlit_flit_in[16] => flitBuffers_5$enq_data_in[13].IN1
in_ports_5_putRoutedFlit_flit_in[17] => flitBuffers_5$enq_data_in[14].IN1
in_ports_5_putRoutedFlit_flit_in[18] => flitBuffers_5$enq_data_in[15].IN1
in_ports_5_putRoutedFlit_flit_in[19] => flitBuffers_5$enq_data_in[16].IN1
in_ports_5_putRoutedFlit_flit_in[20] => flitBuffers_5$enq_data_in[17].IN1
in_ports_5_putRoutedFlit_flit_in[21] => flitBuffers_5$enq_data_in[18].IN1
in_ports_5_putRoutedFlit_flit_in[22] => flitBuffers_5$enq_data_in[19].IN1
in_ports_5_putRoutedFlit_flit_in[23] => flitBuffers_5$enq_data_in[20].IN1
in_ports_5_putRoutedFlit_flit_in[24] => flitBuffers_5$enq_data_in[21].IN1
in_ports_5_putRoutedFlit_flit_in[25] => flitBuffers_5$enq_data_in[22].IN1
in_ports_5_putRoutedFlit_flit_in[26] => flitBuffers_5$enq_data_in[23].IN1
in_ports_5_putRoutedFlit_flit_in[27] => flitBuffers_5$enq_data_in[24].IN1
in_ports_5_putRoutedFlit_flit_in[28] => flitBuffers_5$enq_data_in[25].IN1
in_ports_5_putRoutedFlit_flit_in[29] => flitBuffers_5$enq_data_in[26].IN1
in_ports_5_putRoutedFlit_flit_in[30] => flitBuffers_5$enq_data_in[27].IN1
in_ports_5_putRoutedFlit_flit_in[31] => flitBuffers_5$enq_data_in[28].IN1
in_ports_5_putRoutedFlit_flit_in[32] => flitBuffers_5$enq_data_in[29].IN1
in_ports_5_putRoutedFlit_flit_in[33] => flitBuffers_5$enq_data_in[30].IN1
in_ports_5_putRoutedFlit_flit_in[34] => flitBuffers_5$EN_enq.IN0
in_ports_5_putRoutedFlit_flit_in[34] => outPortFIFOs_5$EN_enq.IN0
EN_in_ports_5_putRoutedFlit => flitBuffers_5$EN_enq.IN1
EN_in_ports_5_putRoutedFlit => outPortFIFOs_5$EN_enq.IN1
EN_in_ports_5_getNonFullVCs => ~NO_FANOUT~
in_ports_5_getNonFullVCs[0] <= mkInputQueue:flitBuffers_5.notFull
in_ports_5_getNonFullVCs[1] <= <GND>
in_ports_6_putRoutedFlit_flit_in[0] => outPortFIFOs_6$enq_sendData[0].IN1
in_ports_6_putRoutedFlit_flit_in[1] => outPortFIFOs_6$enq_sendData[1].IN1
in_ports_6_putRoutedFlit_flit_in[2] => outPortFIFOs_6$enq_sendData[2].IN1
in_ports_6_putRoutedFlit_flit_in[3] => flitBuffers_6$enq_data_in[0].IN1
in_ports_6_putRoutedFlit_flit_in[4] => flitBuffers_6$enq_data_in[1].IN1
in_ports_6_putRoutedFlit_flit_in[5] => flitBuffers_6$enq_data_in[2].IN1
in_ports_6_putRoutedFlit_flit_in[6] => flitBuffers_6$enq_data_in[3].IN1
in_ports_6_putRoutedFlit_flit_in[7] => flitBuffers_6$enq_data_in[4].IN1
in_ports_6_putRoutedFlit_flit_in[8] => flitBuffers_6$enq_data_in[5].IN1
in_ports_6_putRoutedFlit_flit_in[9] => flitBuffers_6$enq_data_in[6].IN1
in_ports_6_putRoutedFlit_flit_in[10] => flitBuffers_6$enq_data_in[7].IN1
in_ports_6_putRoutedFlit_flit_in[11] => flitBuffers_6$enq_data_in[8].IN1
in_ports_6_putRoutedFlit_flit_in[12] => flitBuffers_6$enq_data_in[9].IN1
in_ports_6_putRoutedFlit_flit_in[13] => flitBuffers_6$enq_data_in[10].IN1
in_ports_6_putRoutedFlit_flit_in[14] => flitBuffers_6$enq_data_in[11].IN1
in_ports_6_putRoutedFlit_flit_in[15] => flitBuffers_6$enq_data_in[12].IN1
in_ports_6_putRoutedFlit_flit_in[16] => flitBuffers_6$enq_data_in[13].IN1
in_ports_6_putRoutedFlit_flit_in[17] => flitBuffers_6$enq_data_in[14].IN1
in_ports_6_putRoutedFlit_flit_in[18] => flitBuffers_6$enq_data_in[15].IN1
in_ports_6_putRoutedFlit_flit_in[19] => flitBuffers_6$enq_data_in[16].IN1
in_ports_6_putRoutedFlit_flit_in[20] => flitBuffers_6$enq_data_in[17].IN1
in_ports_6_putRoutedFlit_flit_in[21] => flitBuffers_6$enq_data_in[18].IN1
in_ports_6_putRoutedFlit_flit_in[22] => flitBuffers_6$enq_data_in[19].IN1
in_ports_6_putRoutedFlit_flit_in[23] => flitBuffers_6$enq_data_in[20].IN1
in_ports_6_putRoutedFlit_flit_in[24] => flitBuffers_6$enq_data_in[21].IN1
in_ports_6_putRoutedFlit_flit_in[25] => flitBuffers_6$enq_data_in[22].IN1
in_ports_6_putRoutedFlit_flit_in[26] => flitBuffers_6$enq_data_in[23].IN1
in_ports_6_putRoutedFlit_flit_in[27] => flitBuffers_6$enq_data_in[24].IN1
in_ports_6_putRoutedFlit_flit_in[28] => flitBuffers_6$enq_data_in[25].IN1
in_ports_6_putRoutedFlit_flit_in[29] => flitBuffers_6$enq_data_in[26].IN1
in_ports_6_putRoutedFlit_flit_in[30] => flitBuffers_6$enq_data_in[27].IN1
in_ports_6_putRoutedFlit_flit_in[31] => flitBuffers_6$enq_data_in[28].IN1
in_ports_6_putRoutedFlit_flit_in[32] => flitBuffers_6$enq_data_in[29].IN1
in_ports_6_putRoutedFlit_flit_in[33] => flitBuffers_6$enq_data_in[30].IN1
in_ports_6_putRoutedFlit_flit_in[34] => flitBuffers_6$EN_enq.IN0
in_ports_6_putRoutedFlit_flit_in[34] => outPortFIFOs_6$EN_enq.IN0
EN_in_ports_6_putRoutedFlit => flitBuffers_6$EN_enq.IN1
EN_in_ports_6_putRoutedFlit => outPortFIFOs_6$EN_enq.IN1
EN_in_ports_6_getNonFullVCs => ~NO_FANOUT~
in_ports_6_getNonFullVCs[0] <= mkInputQueue:flitBuffers_6.notFull
in_ports_6_getNonFullVCs[1] <= <GND>
in_ports_7_putRoutedFlit_flit_in[0] => outPortFIFOs_7$enq_sendData[0].IN1
in_ports_7_putRoutedFlit_flit_in[1] => outPortFIFOs_7$enq_sendData[1].IN1
in_ports_7_putRoutedFlit_flit_in[2] => outPortFIFOs_7$enq_sendData[2].IN1
in_ports_7_putRoutedFlit_flit_in[3] => flitBuffers_7$enq_data_in[0].IN1
in_ports_7_putRoutedFlit_flit_in[4] => flitBuffers_7$enq_data_in[1].IN1
in_ports_7_putRoutedFlit_flit_in[5] => flitBuffers_7$enq_data_in[2].IN1
in_ports_7_putRoutedFlit_flit_in[6] => flitBuffers_7$enq_data_in[3].IN1
in_ports_7_putRoutedFlit_flit_in[7] => flitBuffers_7$enq_data_in[4].IN1
in_ports_7_putRoutedFlit_flit_in[8] => flitBuffers_7$enq_data_in[5].IN1
in_ports_7_putRoutedFlit_flit_in[9] => flitBuffers_7$enq_data_in[6].IN1
in_ports_7_putRoutedFlit_flit_in[10] => flitBuffers_7$enq_data_in[7].IN1
in_ports_7_putRoutedFlit_flit_in[11] => flitBuffers_7$enq_data_in[8].IN1
in_ports_7_putRoutedFlit_flit_in[12] => flitBuffers_7$enq_data_in[9].IN1
in_ports_7_putRoutedFlit_flit_in[13] => flitBuffers_7$enq_data_in[10].IN1
in_ports_7_putRoutedFlit_flit_in[14] => flitBuffers_7$enq_data_in[11].IN1
in_ports_7_putRoutedFlit_flit_in[15] => flitBuffers_7$enq_data_in[12].IN1
in_ports_7_putRoutedFlit_flit_in[16] => flitBuffers_7$enq_data_in[13].IN1
in_ports_7_putRoutedFlit_flit_in[17] => flitBuffers_7$enq_data_in[14].IN1
in_ports_7_putRoutedFlit_flit_in[18] => flitBuffers_7$enq_data_in[15].IN1
in_ports_7_putRoutedFlit_flit_in[19] => flitBuffers_7$enq_data_in[16].IN1
in_ports_7_putRoutedFlit_flit_in[20] => flitBuffers_7$enq_data_in[17].IN1
in_ports_7_putRoutedFlit_flit_in[21] => flitBuffers_7$enq_data_in[18].IN1
in_ports_7_putRoutedFlit_flit_in[22] => flitBuffers_7$enq_data_in[19].IN1
in_ports_7_putRoutedFlit_flit_in[23] => flitBuffers_7$enq_data_in[20].IN1
in_ports_7_putRoutedFlit_flit_in[24] => flitBuffers_7$enq_data_in[21].IN1
in_ports_7_putRoutedFlit_flit_in[25] => flitBuffers_7$enq_data_in[22].IN1
in_ports_7_putRoutedFlit_flit_in[26] => flitBuffers_7$enq_data_in[23].IN1
in_ports_7_putRoutedFlit_flit_in[27] => flitBuffers_7$enq_data_in[24].IN1
in_ports_7_putRoutedFlit_flit_in[28] => flitBuffers_7$enq_data_in[25].IN1
in_ports_7_putRoutedFlit_flit_in[29] => flitBuffers_7$enq_data_in[26].IN1
in_ports_7_putRoutedFlit_flit_in[30] => flitBuffers_7$enq_data_in[27].IN1
in_ports_7_putRoutedFlit_flit_in[31] => flitBuffers_7$enq_data_in[28].IN1
in_ports_7_putRoutedFlit_flit_in[32] => flitBuffers_7$enq_data_in[29].IN1
in_ports_7_putRoutedFlit_flit_in[33] => flitBuffers_7$enq_data_in[30].IN1
in_ports_7_putRoutedFlit_flit_in[34] => flitBuffers_7$EN_enq.IN0
in_ports_7_putRoutedFlit_flit_in[34] => outPortFIFOs_7$EN_enq.IN0
EN_in_ports_7_putRoutedFlit => flitBuffers_7$EN_enq.IN1
EN_in_ports_7_putRoutedFlit => outPortFIFOs_7$EN_enq.IN1
EN_in_ports_7_getNonFullVCs => ~NO_FANOUT~
in_ports_7_getNonFullVCs[0] <= mkInputQueue:flitBuffers_7.notFull
in_ports_7_getNonFullVCs[1] <= <GND>
EN_out_ports_0_getFlit => ~NO_FANOUT~
out_ports_0_getFlit[0] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[1] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[2] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[3] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[4] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[5] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[6] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[7] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[8] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[9] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[10] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[11] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[12] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[13] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[14] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[15] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[16] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[17] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[18] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[19] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[20] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[21] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[22] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[23] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[24] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[25] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[26] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[27] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[28] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[29] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[30] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[31] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_0_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_1_getFlit => ~NO_FANOUT~
out_ports_1_getFlit[0] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[1] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[2] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[3] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[4] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[5] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[6] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[7] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[8] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[9] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[10] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[11] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[12] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[13] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[14] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[15] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[16] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[17] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[18] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[19] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[20] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[21] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[22] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[23] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[24] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[25] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[26] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[27] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[28] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[29] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[30] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[31] <= out_ports_1_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_1_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_2_getFlit => ~NO_FANOUT~
out_ports_2_getFlit[0] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[1] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[2] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[3] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[4] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[5] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[6] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[7] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[8] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[9] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[10] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[11] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[12] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[13] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[14] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[15] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[16] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[17] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[18] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[19] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[20] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[21] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[22] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[23] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[24] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[25] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[26] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[27] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[28] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[29] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[30] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[31] <= out_ports_2_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_2_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_3_getFlit => ~NO_FANOUT~
out_ports_3_getFlit[0] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[1] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[2] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[3] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[4] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[5] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[6] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[7] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[8] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[9] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[10] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[11] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[12] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[13] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[14] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[15] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[16] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[17] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[18] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[19] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[20] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[21] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[22] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[23] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[24] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[25] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[26] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[27] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[28] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[29] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[30] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[31] <= out_ports_3_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_3_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_4_getFlit => ~NO_FANOUT~
out_ports_4_getFlit[0] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[1] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[2] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[3] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[4] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[5] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[6] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[7] <= Mux131.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[8] <= Mux130.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[9] <= Mux129.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[10] <= Mux128.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[11] <= Mux127.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[12] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[13] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[14] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[15] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[16] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[17] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[18] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[19] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[20] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[21] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[22] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[23] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[24] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[25] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[26] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[27] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[28] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[29] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[30] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[31] <= out_ports_4_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_4_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_5_getFlit => ~NO_FANOUT~
out_ports_5_getFlit[0] <= Mux169.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[1] <= Mux168.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[2] <= Mux167.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[3] <= Mux166.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[4] <= Mux165.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[5] <= Mux164.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[6] <= Mux163.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[7] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[8] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[9] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[10] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[11] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[12] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[13] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[14] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[15] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[16] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[17] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[18] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[19] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[20] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[21] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[22] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[23] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[24] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[25] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[26] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[27] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[28] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[29] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[30] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[31] <= out_ports_5_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_5_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_6_getFlit => ~NO_FANOUT~
out_ports_6_getFlit[0] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[1] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[2] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[3] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[4] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[5] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[6] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[7] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[8] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[9] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[10] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[11] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[12] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[13] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[14] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[15] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[16] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[17] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[18] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[19] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[20] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[21] <= Mux210.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[22] <= Mux209.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[23] <= Mux208.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[24] <= Mux207.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[25] <= Mux206.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[26] <= Mux205.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[27] <= Mux204.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[28] <= Mux203.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[29] <= Mux202.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[30] <= Mux201.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[31] <= out_ports_6_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_6_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_7_getFlit => ~NO_FANOUT~
out_ports_7_getFlit[0] <= Mux200.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[1] <= Mux199.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[2] <= Mux198.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[3] <= Mux197.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[4] <= Mux196.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[5] <= Mux195.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[6] <= Mux194.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[7] <= Mux193.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[8] <= Mux192.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[9] <= Mux191.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[10] <= Mux190.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[11] <= Mux189.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[12] <= Mux188.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[13] <= Mux187.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[14] <= Mux186.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[15] <= Mux185.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[16] <= Mux184.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[17] <= Mux183.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[18] <= Mux182.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[19] <= Mux181.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[20] <= Mux180.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[21] <= Mux179.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[22] <= Mux178.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[23] <= Mux177.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[24] <= Mux176.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[25] <= Mux175.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[26] <= Mux174.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[27] <= Mux173.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[28] <= Mux172.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[29] <= Mux171.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[30] <= Mux170.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[31] <= out_ports_7_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_7_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_3
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_5
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_1
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_2
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_3
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_4
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_5
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_6
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkOutPortFIFO:outPortFIFOs_7
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc
pipeline => as_inputArbGrants_reg_0$EN.IN0
pipeline => as_inputArbGrants_reg_0_1$EN.IN0
pipeline => as_inputArbGrants_reg_0_2$EN.IN0
pipeline => as_inputArbGrants_reg_0_3$EN.IN0
pipeline => as_inputArbGrants_reg_0_4$EN.IN0
pipeline => as_inputArbGrants_reg_0_5$EN.IN0
pipeline => as_inputArbGrants_reg_0_6$EN.IN0
pipeline => as_inputArbGrants_reg_0_7$EN.IN0
pipeline => as_inputArbGrants_reg_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_2$EN.IN0
pipeline => as_inputArbGrants_reg_1_3$EN.IN0
pipeline => as_inputArbGrants_reg_1_4$EN.IN0
pipeline => as_inputArbGrants_reg_1_5$EN.IN0
pipeline => as_inputArbGrants_reg_1_6$EN.IN0
pipeline => as_inputArbGrants_reg_1_7$EN.IN0
pipeline => as_inputArbGrants_reg_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_1$EN.IN0
pipeline => as_inputArbGrants_reg_2_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_3$EN.IN0
pipeline => as_inputArbGrants_reg_2_4$EN.IN0
pipeline => as_inputArbGrants_reg_2_5$EN.IN0
pipeline => as_inputArbGrants_reg_2_6$EN.IN0
pipeline => as_inputArbGrants_reg_2_7$EN.IN0
pipeline => as_inputArbGrants_reg_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_1$EN.IN0
pipeline => as_inputArbGrants_reg_3_2$EN.IN0
pipeline => as_inputArbGrants_reg_3_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_4$EN.IN0
pipeline => as_inputArbGrants_reg_3_5$EN.IN0
pipeline => as_inputArbGrants_reg_3_6$EN.IN0
pipeline => as_inputArbGrants_reg_3_7$EN.IN0
pipeline => as_inputArbGrants_reg_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_1$EN.IN0
pipeline => as_inputArbGrants_reg_4_2$EN.IN0
pipeline => as_inputArbGrants_reg_4_3$EN.IN0
pipeline => as_inputArbGrants_reg_4_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_5$EN.IN0
pipeline => as_inputArbGrants_reg_4_6$EN.IN0
pipeline => as_inputArbGrants_reg_4_7$EN.IN0
pipeline => as_inputArbGrants_reg_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_1$EN.IN0
pipeline => as_inputArbGrants_reg_5_2$EN.IN0
pipeline => as_inputArbGrants_reg_5_3$EN.IN0
pipeline => as_inputArbGrants_reg_5_4$EN.IN0
pipeline => as_inputArbGrants_reg_5_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_6$EN.IN0
pipeline => as_inputArbGrants_reg_5_7$EN.IN0
pipeline => as_inputArbGrants_reg_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_1$EN.IN0
pipeline => as_inputArbGrants_reg_6_2$EN.IN0
pipeline => as_inputArbGrants_reg_6_3$EN.IN0
pipeline => as_inputArbGrants_reg_6_4$EN.IN0
pipeline => as_inputArbGrants_reg_6_5$EN.IN0
pipeline => as_inputArbGrants_reg_6_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_7$EN.IN0
pipeline => as_inputArbGrants_reg_7$EN.IN0
pipeline => as_inputArbGrants_reg_7_1$EN.IN0
pipeline => as_inputArbGrants_reg_7_2$EN.IN0
pipeline => as_inputArbGrants_reg_7_3$EN.IN0
pipeline => as_inputArbGrants_reg_7_4$EN.IN0
pipeline => as_inputArbGrants_reg_7_5$EN.IN0
pipeline => as_inputArbGrants_reg_7_6$EN.IN0
pipeline => as_inputArbGrants_reg_7_7$EN.IN0
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
CLK => CLK.IN2
RST_N => RST_N.IN2
allocate_alloc_input[0] => inputArbs$input_arbs_0_select_requests[0].IN1
allocate_alloc_input[1] => inputArbs$input_arbs_0_select_requests[1].IN1
allocate_alloc_input[2] => inputArbs$input_arbs_0_select_requests[2].IN1
allocate_alloc_input[3] => inputArbs$input_arbs_0_select_requests[3].IN1
allocate_alloc_input[4] => inputArbs$input_arbs_0_select_requests[4].IN1
allocate_alloc_input[5] => inputArbs$input_arbs_0_select_requests[5].IN1
allocate_alloc_input[6] => inputArbs$input_arbs_0_select_requests[6].IN1
allocate_alloc_input[7] => inputArbs$input_arbs_0_select_requests[7].IN1
allocate_alloc_input[8] => inputArbs$input_arbs_1_select_requests[0].IN1
allocate_alloc_input[9] => inputArbs$input_arbs_1_select_requests[1].IN1
allocate_alloc_input[10] => inputArbs$input_arbs_1_select_requests[2].IN1
allocate_alloc_input[11] => inputArbs$input_arbs_1_select_requests[3].IN1
allocate_alloc_input[12] => inputArbs$input_arbs_1_select_requests[4].IN1
allocate_alloc_input[13] => inputArbs$input_arbs_1_select_requests[5].IN1
allocate_alloc_input[14] => inputArbs$input_arbs_1_select_requests[6].IN1
allocate_alloc_input[15] => inputArbs$input_arbs_1_select_requests[7].IN1
allocate_alloc_input[16] => inputArbs$input_arbs_2_select_requests[0].IN1
allocate_alloc_input[17] => inputArbs$input_arbs_2_select_requests[1].IN1
allocate_alloc_input[18] => inputArbs$input_arbs_2_select_requests[2].IN1
allocate_alloc_input[19] => inputArbs$input_arbs_2_select_requests[3].IN1
allocate_alloc_input[20] => inputArbs$input_arbs_2_select_requests[4].IN1
allocate_alloc_input[21] => inputArbs$input_arbs_2_select_requests[5].IN1
allocate_alloc_input[22] => inputArbs$input_arbs_2_select_requests[6].IN1
allocate_alloc_input[23] => inputArbs$input_arbs_2_select_requests[7].IN1
allocate_alloc_input[24] => inputArbs$input_arbs_3_select_requests[0].IN1
allocate_alloc_input[25] => inputArbs$input_arbs_3_select_requests[1].IN1
allocate_alloc_input[26] => inputArbs$input_arbs_3_select_requests[2].IN1
allocate_alloc_input[27] => inputArbs$input_arbs_3_select_requests[3].IN1
allocate_alloc_input[28] => inputArbs$input_arbs_3_select_requests[4].IN1
allocate_alloc_input[29] => inputArbs$input_arbs_3_select_requests[5].IN1
allocate_alloc_input[30] => inputArbs$input_arbs_3_select_requests[6].IN1
allocate_alloc_input[31] => inputArbs$input_arbs_3_select_requests[7].IN1
allocate_alloc_input[32] => inputArbs$input_arbs_4_select_requests[0].IN1
allocate_alloc_input[33] => inputArbs$input_arbs_4_select_requests[1].IN1
allocate_alloc_input[34] => inputArbs$input_arbs_4_select_requests[2].IN1
allocate_alloc_input[35] => inputArbs$input_arbs_4_select_requests[3].IN1
allocate_alloc_input[36] => inputArbs$input_arbs_4_select_requests[4].IN1
allocate_alloc_input[37] => inputArbs$input_arbs_4_select_requests[5].IN1
allocate_alloc_input[38] => inputArbs$input_arbs_4_select_requests[6].IN1
allocate_alloc_input[39] => inputArbs$input_arbs_4_select_requests[7].IN1
allocate_alloc_input[40] => inputArbs$input_arbs_5_select_requests[0].IN1
allocate_alloc_input[41] => inputArbs$input_arbs_5_select_requests[1].IN1
allocate_alloc_input[42] => inputArbs$input_arbs_5_select_requests[2].IN1
allocate_alloc_input[43] => inputArbs$input_arbs_5_select_requests[3].IN1
allocate_alloc_input[44] => inputArbs$input_arbs_5_select_requests[4].IN1
allocate_alloc_input[45] => inputArbs$input_arbs_5_select_requests[5].IN1
allocate_alloc_input[46] => inputArbs$input_arbs_5_select_requests[6].IN1
allocate_alloc_input[47] => inputArbs$input_arbs_5_select_requests[7].IN1
allocate_alloc_input[48] => inputArbs$input_arbs_6_select_requests[0].IN1
allocate_alloc_input[49] => inputArbs$input_arbs_6_select_requests[1].IN1
allocate_alloc_input[50] => inputArbs$input_arbs_6_select_requests[2].IN1
allocate_alloc_input[51] => inputArbs$input_arbs_6_select_requests[3].IN1
allocate_alloc_input[52] => inputArbs$input_arbs_6_select_requests[4].IN1
allocate_alloc_input[53] => inputArbs$input_arbs_6_select_requests[5].IN1
allocate_alloc_input[54] => inputArbs$input_arbs_6_select_requests[6].IN1
allocate_alloc_input[55] => inputArbs$input_arbs_6_select_requests[7].IN1
allocate_alloc_input[56] => inputArbs$input_arbs_7_select_requests[0].IN1
allocate_alloc_input[57] => inputArbs$input_arbs_7_select_requests[1].IN1
allocate_alloc_input[58] => inputArbs$input_arbs_7_select_requests[2].IN1
allocate_alloc_input[59] => inputArbs$input_arbs_7_select_requests[3].IN1
allocate_alloc_input[60] => inputArbs$input_arbs_7_select_requests[4].IN1
allocate_alloc_input[61] => inputArbs$input_arbs_7_select_requests[5].IN1
allocate_alloc_input[62] => inputArbs$input_arbs_7_select_requests[6].IN1
allocate_alloc_input[63] => inputArbs$input_arbs_7_select_requests[7].IN1
EN_allocate => as_inputArbGrants_reg_0$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_7$EN.IN1
allocate[0] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[1] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[2] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[3] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[4] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[5] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[6] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[7] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[8] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[9] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[10] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[11] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[12] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[13] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[14] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[15] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[16] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[17] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[18] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[19] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[20] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[21] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[22] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[23] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[24] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[25] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[26] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[27] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[28] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[29] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[30] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[31] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[32] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[33] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[34] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[35] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[36] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[37] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[38] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[39] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[40] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[41] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[42] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[43] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[44] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[45] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[46] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[47] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[48] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[49] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[50] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[51] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[52] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[53] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[54] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[55] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[56] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[57] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[58] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[59] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[60] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[61] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[62] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[63] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
EN_next => outputArbs$EN_output_arbs_7_next.IN16


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs
CLK => ias_7_token[0].CLK
CLK => ias_7_token[1].CLK
CLK => ias_7_token[2].CLK
CLK => ias_7_token[3].CLK
CLK => ias_7_token[4].CLK
CLK => ias_7_token[5].CLK
CLK => ias_7_token[6].CLK
CLK => ias_7_token[7].CLK
CLK => ias_6_token[0].CLK
CLK => ias_6_token[1].CLK
CLK => ias_6_token[2].CLK
CLK => ias_6_token[3].CLK
CLK => ias_6_token[4].CLK
CLK => ias_6_token[5].CLK
CLK => ias_6_token[6].CLK
CLK => ias_6_token[7].CLK
CLK => ias_5_token[0].CLK
CLK => ias_5_token[1].CLK
CLK => ias_5_token[2].CLK
CLK => ias_5_token[3].CLK
CLK => ias_5_token[4].CLK
CLK => ias_5_token[5].CLK
CLK => ias_5_token[6].CLK
CLK => ias_5_token[7].CLK
CLK => ias_4_token[0].CLK
CLK => ias_4_token[1].CLK
CLK => ias_4_token[2].CLK
CLK => ias_4_token[3].CLK
CLK => ias_4_token[4].CLK
CLK => ias_4_token[5].CLK
CLK => ias_4_token[6].CLK
CLK => ias_4_token[7].CLK
CLK => ias_3_token[0].CLK
CLK => ias_3_token[1].CLK
CLK => ias_3_token[2].CLK
CLK => ias_3_token[3].CLK
CLK => ias_3_token[4].CLK
CLK => ias_3_token[5].CLK
CLK => ias_3_token[6].CLK
CLK => ias_3_token[7].CLK
CLK => ias_2_token[0].CLK
CLK => ias_2_token[1].CLK
CLK => ias_2_token[2].CLK
CLK => ias_2_token[3].CLK
CLK => ias_2_token[4].CLK
CLK => ias_2_token[5].CLK
CLK => ias_2_token[6].CLK
CLK => ias_2_token[7].CLK
CLK => ias_1_token[0].CLK
CLK => ias_1_token[1].CLK
CLK => ias_1_token[2].CLK
CLK => ias_1_token[3].CLK
CLK => ias_1_token[4].CLK
CLK => ias_1_token[5].CLK
CLK => ias_1_token[6].CLK
CLK => ias_1_token[7].CLK
CLK => ias_0_token[0].CLK
CLK => ias_0_token[1].CLK
CLK => ias_0_token[2].CLK
CLK => ias_0_token[3].CLK
CLK => ias_0_token[4].CLK
CLK => ias_0_token[5].CLK
CLK => ias_0_token[6].CLK
CLK => ias_0_token[7].CLK
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
input_arbs_0_select_requests[0] => input_arbs_0_select_requests[0].IN2
input_arbs_0_select_requests[1] => input_arbs_0_select_requests[1].IN2
input_arbs_0_select_requests[2] => input_arbs_0_select_requests[2].IN2
input_arbs_0_select_requests[3] => input_arbs_0_select_requests[3].IN2
input_arbs_0_select_requests[4] => input_arbs_0_select_requests[4].IN2
input_arbs_0_select_requests[5] => input_arbs_0_select_requests[5].IN2
input_arbs_0_select_requests[6] => input_arbs_0_select_requests[6].IN2
input_arbs_0_select_requests[7] => input_arbs_0_select_requests[7].IN2
input_arbs_0_select[0] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[2] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[4] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[6] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[7] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
input_arbs_1_select_requests[0] => input_arbs_1_select_requests[0].IN2
input_arbs_1_select_requests[1] => input_arbs_1_select_requests[1].IN2
input_arbs_1_select_requests[2] => input_arbs_1_select_requests[2].IN2
input_arbs_1_select_requests[3] => input_arbs_1_select_requests[3].IN2
input_arbs_1_select_requests[4] => input_arbs_1_select_requests[4].IN2
input_arbs_1_select_requests[5] => input_arbs_1_select_requests[5].IN2
input_arbs_1_select_requests[6] => input_arbs_1_select_requests[6].IN2
input_arbs_1_select_requests[7] => input_arbs_1_select_requests[7].IN2
input_arbs_1_select[0] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[2] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[4] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[6] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[7] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
input_arbs_2_select_requests[0] => input_arbs_2_select_requests[0].IN2
input_arbs_2_select_requests[1] => input_arbs_2_select_requests[1].IN2
input_arbs_2_select_requests[2] => input_arbs_2_select_requests[2].IN2
input_arbs_2_select_requests[3] => input_arbs_2_select_requests[3].IN2
input_arbs_2_select_requests[4] => input_arbs_2_select_requests[4].IN2
input_arbs_2_select_requests[5] => input_arbs_2_select_requests[5].IN2
input_arbs_2_select_requests[6] => input_arbs_2_select_requests[6].IN2
input_arbs_2_select_requests[7] => input_arbs_2_select_requests[7].IN2
input_arbs_2_select[0] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[2] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[4] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[6] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[7] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
input_arbs_3_select_requests[0] => input_arbs_3_select_requests[0].IN2
input_arbs_3_select_requests[1] => input_arbs_3_select_requests[1].IN2
input_arbs_3_select_requests[2] => input_arbs_3_select_requests[2].IN2
input_arbs_3_select_requests[3] => input_arbs_3_select_requests[3].IN2
input_arbs_3_select_requests[4] => input_arbs_3_select_requests[4].IN2
input_arbs_3_select_requests[5] => input_arbs_3_select_requests[5].IN2
input_arbs_3_select_requests[6] => input_arbs_3_select_requests[6].IN2
input_arbs_3_select_requests[7] => input_arbs_3_select_requests[7].IN2
input_arbs_3_select[0] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[2] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[4] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[6] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[7] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
input_arbs_4_select_requests[0] => input_arbs_4_select_requests[0].IN2
input_arbs_4_select_requests[1] => input_arbs_4_select_requests[1].IN2
input_arbs_4_select_requests[2] => input_arbs_4_select_requests[2].IN2
input_arbs_4_select_requests[3] => input_arbs_4_select_requests[3].IN2
input_arbs_4_select_requests[4] => input_arbs_4_select_requests[4].IN2
input_arbs_4_select_requests[5] => input_arbs_4_select_requests[5].IN2
input_arbs_4_select_requests[6] => input_arbs_4_select_requests[6].IN2
input_arbs_4_select_requests[7] => input_arbs_4_select_requests[7].IN2
input_arbs_4_select[0] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[2] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[4] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[6] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[7] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
input_arbs_5_select_requests[0] => input_arbs_5_select_requests[0].IN2
input_arbs_5_select_requests[1] => input_arbs_5_select_requests[1].IN2
input_arbs_5_select_requests[2] => input_arbs_5_select_requests[2].IN2
input_arbs_5_select_requests[3] => input_arbs_5_select_requests[3].IN2
input_arbs_5_select_requests[4] => input_arbs_5_select_requests[4].IN2
input_arbs_5_select_requests[5] => input_arbs_5_select_requests[5].IN2
input_arbs_5_select_requests[6] => input_arbs_5_select_requests[6].IN2
input_arbs_5_select_requests[7] => input_arbs_5_select_requests[7].IN2
input_arbs_5_select[0] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[2] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[4] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[6] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[7] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
input_arbs_6_select_requests[0] => input_arbs_6_select_requests[0].IN2
input_arbs_6_select_requests[1] => input_arbs_6_select_requests[1].IN2
input_arbs_6_select_requests[2] => input_arbs_6_select_requests[2].IN2
input_arbs_6_select_requests[3] => input_arbs_6_select_requests[3].IN2
input_arbs_6_select_requests[4] => input_arbs_6_select_requests[4].IN2
input_arbs_6_select_requests[5] => input_arbs_6_select_requests[5].IN2
input_arbs_6_select_requests[6] => input_arbs_6_select_requests[6].IN2
input_arbs_6_select_requests[7] => input_arbs_6_select_requests[7].IN2
input_arbs_6_select[0] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[2] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[4] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[6] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[7] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
input_arbs_7_select_requests[0] => input_arbs_7_select_requests[0].IN2
input_arbs_7_select_requests[1] => input_arbs_7_select_requests[1].IN2
input_arbs_7_select_requests[2] => input_arbs_7_select_requests[2].IN2
input_arbs_7_select_requests[3] => input_arbs_7_select_requests[3].IN2
input_arbs_7_select_requests[4] => input_arbs_7_select_requests[4].IN2
input_arbs_7_select_requests[5] => input_arbs_7_select_requests[5].IN2
input_arbs_7_select_requests[6] => input_arbs_7_select_requests[6].IN2
input_arbs_7_select_requests[7] => input_arbs_7_select_requests[7].IN2
input_arbs_7_select[0] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[2] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[4] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[6] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[7] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs
CLK => oas_7_token[0].CLK
CLK => oas_7_token[1].CLK
CLK => oas_7_token[2].CLK
CLK => oas_7_token[3].CLK
CLK => oas_7_token[4].CLK
CLK => oas_7_token[5].CLK
CLK => oas_7_token[6].CLK
CLK => oas_7_token[7].CLK
CLK => oas_6_token[0].CLK
CLK => oas_6_token[1].CLK
CLK => oas_6_token[2].CLK
CLK => oas_6_token[3].CLK
CLK => oas_6_token[4].CLK
CLK => oas_6_token[5].CLK
CLK => oas_6_token[6].CLK
CLK => oas_6_token[7].CLK
CLK => oas_5_token[0].CLK
CLK => oas_5_token[1].CLK
CLK => oas_5_token[2].CLK
CLK => oas_5_token[3].CLK
CLK => oas_5_token[4].CLK
CLK => oas_5_token[5].CLK
CLK => oas_5_token[6].CLK
CLK => oas_5_token[7].CLK
CLK => oas_4_token[0].CLK
CLK => oas_4_token[1].CLK
CLK => oas_4_token[2].CLK
CLK => oas_4_token[3].CLK
CLK => oas_4_token[4].CLK
CLK => oas_4_token[5].CLK
CLK => oas_4_token[6].CLK
CLK => oas_4_token[7].CLK
CLK => oas_3_token[0].CLK
CLK => oas_3_token[1].CLK
CLK => oas_3_token[2].CLK
CLK => oas_3_token[3].CLK
CLK => oas_3_token[4].CLK
CLK => oas_3_token[5].CLK
CLK => oas_3_token[6].CLK
CLK => oas_3_token[7].CLK
CLK => oas_2_token[0].CLK
CLK => oas_2_token[1].CLK
CLK => oas_2_token[2].CLK
CLK => oas_2_token[3].CLK
CLK => oas_2_token[4].CLK
CLK => oas_2_token[5].CLK
CLK => oas_2_token[6].CLK
CLK => oas_2_token[7].CLK
CLK => oas_1_token[0].CLK
CLK => oas_1_token[1].CLK
CLK => oas_1_token[2].CLK
CLK => oas_1_token[3].CLK
CLK => oas_1_token[4].CLK
CLK => oas_1_token[5].CLK
CLK => oas_1_token[6].CLK
CLK => oas_1_token[7].CLK
CLK => oas_0_token[0].CLK
CLK => oas_0_token[1].CLK
CLK => oas_0_token[2].CLK
CLK => oas_0_token[3].CLK
CLK => oas_0_token[4].CLK
CLK => oas_0_token[5].CLK
CLK => oas_0_token[6].CLK
CLK => oas_0_token[7].CLK
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
output_arbs_0_select_requests[0] => output_arbs_0_select_requests[0].IN2
output_arbs_0_select_requests[1] => output_arbs_0_select_requests[1].IN2
output_arbs_0_select_requests[2] => output_arbs_0_select_requests[2].IN2
output_arbs_0_select_requests[3] => output_arbs_0_select_requests[3].IN2
output_arbs_0_select_requests[4] => output_arbs_0_select_requests[4].IN2
output_arbs_0_select_requests[5] => output_arbs_0_select_requests[5].IN2
output_arbs_0_select_requests[6] => output_arbs_0_select_requests[6].IN2
output_arbs_0_select_requests[7] => output_arbs_0_select_requests[7].IN2
output_arbs_0_select[0] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[2] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[4] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[6] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[7] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
output_arbs_1_select_requests[0] => output_arbs_1_select_requests[0].IN2
output_arbs_1_select_requests[1] => output_arbs_1_select_requests[1].IN2
output_arbs_1_select_requests[2] => output_arbs_1_select_requests[2].IN2
output_arbs_1_select_requests[3] => output_arbs_1_select_requests[3].IN2
output_arbs_1_select_requests[4] => output_arbs_1_select_requests[4].IN2
output_arbs_1_select_requests[5] => output_arbs_1_select_requests[5].IN2
output_arbs_1_select_requests[6] => output_arbs_1_select_requests[6].IN2
output_arbs_1_select_requests[7] => output_arbs_1_select_requests[7].IN2
output_arbs_1_select[0] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[2] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[4] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[6] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[7] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
output_arbs_2_select_requests[0] => output_arbs_2_select_requests[0].IN2
output_arbs_2_select_requests[1] => output_arbs_2_select_requests[1].IN2
output_arbs_2_select_requests[2] => output_arbs_2_select_requests[2].IN2
output_arbs_2_select_requests[3] => output_arbs_2_select_requests[3].IN2
output_arbs_2_select_requests[4] => output_arbs_2_select_requests[4].IN2
output_arbs_2_select_requests[5] => output_arbs_2_select_requests[5].IN2
output_arbs_2_select_requests[6] => output_arbs_2_select_requests[6].IN2
output_arbs_2_select_requests[7] => output_arbs_2_select_requests[7].IN2
output_arbs_2_select[0] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[2] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[4] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[6] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[7] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
output_arbs_3_select_requests[0] => output_arbs_3_select_requests[0].IN2
output_arbs_3_select_requests[1] => output_arbs_3_select_requests[1].IN2
output_arbs_3_select_requests[2] => output_arbs_3_select_requests[2].IN2
output_arbs_3_select_requests[3] => output_arbs_3_select_requests[3].IN2
output_arbs_3_select_requests[4] => output_arbs_3_select_requests[4].IN2
output_arbs_3_select_requests[5] => output_arbs_3_select_requests[5].IN2
output_arbs_3_select_requests[6] => output_arbs_3_select_requests[6].IN2
output_arbs_3_select_requests[7] => output_arbs_3_select_requests[7].IN2
output_arbs_3_select[0] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[2] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[4] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[6] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[7] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
output_arbs_4_select_requests[0] => output_arbs_4_select_requests[0].IN2
output_arbs_4_select_requests[1] => output_arbs_4_select_requests[1].IN2
output_arbs_4_select_requests[2] => output_arbs_4_select_requests[2].IN2
output_arbs_4_select_requests[3] => output_arbs_4_select_requests[3].IN2
output_arbs_4_select_requests[4] => output_arbs_4_select_requests[4].IN2
output_arbs_4_select_requests[5] => output_arbs_4_select_requests[5].IN2
output_arbs_4_select_requests[6] => output_arbs_4_select_requests[6].IN2
output_arbs_4_select_requests[7] => output_arbs_4_select_requests[7].IN2
output_arbs_4_select[0] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[2] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[4] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[6] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[7] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
output_arbs_5_select_requests[0] => output_arbs_5_select_requests[0].IN2
output_arbs_5_select_requests[1] => output_arbs_5_select_requests[1].IN2
output_arbs_5_select_requests[2] => output_arbs_5_select_requests[2].IN2
output_arbs_5_select_requests[3] => output_arbs_5_select_requests[3].IN2
output_arbs_5_select_requests[4] => output_arbs_5_select_requests[4].IN2
output_arbs_5_select_requests[5] => output_arbs_5_select_requests[5].IN2
output_arbs_5_select_requests[6] => output_arbs_5_select_requests[6].IN2
output_arbs_5_select_requests[7] => output_arbs_5_select_requests[7].IN2
output_arbs_5_select[0] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[2] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[4] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[6] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[7] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
output_arbs_6_select_requests[0] => output_arbs_6_select_requests[0].IN2
output_arbs_6_select_requests[1] => output_arbs_6_select_requests[1].IN2
output_arbs_6_select_requests[2] => output_arbs_6_select_requests[2].IN2
output_arbs_6_select_requests[3] => output_arbs_6_select_requests[3].IN2
output_arbs_6_select_requests[4] => output_arbs_6_select_requests[4].IN2
output_arbs_6_select_requests[5] => output_arbs_6_select_requests[5].IN2
output_arbs_6_select_requests[6] => output_arbs_6_select_requests[6].IN2
output_arbs_6_select_requests[7] => output_arbs_6_select_requests[7].IN2
output_arbs_6_select[0] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[2] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[4] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[6] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[7] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
output_arbs_7_select_requests[0] => output_arbs_7_select_requests[0].IN2
output_arbs_7_select_requests[1] => output_arbs_7_select_requests[1].IN2
output_arbs_7_select_requests[2] => output_arbs_7_select_requests[2].IN2
output_arbs_7_select_requests[3] => output_arbs_7_select_requests[3].IN2
output_arbs_7_select_requests[4] => output_arbs_7_select_requests[4].IN2
output_arbs_7_select_requests[5] => output_arbs_7_select_requests[5].IN2
output_arbs_7_select_requests[6] => output_arbs_7_select_requests[6].IN2
output_arbs_7_select_requests[7] => output_arbs_7_select_requests[7].IN2
output_arbs_7_select[0] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[2] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[4] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[6] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[7] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_0
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_1
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_2
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_3
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_4
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_5
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_7
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_2|module_outport_encoder:instance_outport_encoder_6
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3
CLK => CLK.IN17
RST_N => RST_N.IN17
in_ports_0_putRoutedFlit_flit_in[0] => outPortFIFOs$enq_sendData[0].IN1
in_ports_0_putRoutedFlit_flit_in[1] => outPortFIFOs$enq_sendData[1].IN1
in_ports_0_putRoutedFlit_flit_in[2] => outPortFIFOs$enq_sendData[2].IN1
in_ports_0_putRoutedFlit_flit_in[3] => flitBuffers$enq_data_in[0].IN1
in_ports_0_putRoutedFlit_flit_in[4] => flitBuffers$enq_data_in[1].IN1
in_ports_0_putRoutedFlit_flit_in[5] => flitBuffers$enq_data_in[2].IN1
in_ports_0_putRoutedFlit_flit_in[6] => flitBuffers$enq_data_in[3].IN1
in_ports_0_putRoutedFlit_flit_in[7] => flitBuffers$enq_data_in[4].IN1
in_ports_0_putRoutedFlit_flit_in[8] => flitBuffers$enq_data_in[5].IN1
in_ports_0_putRoutedFlit_flit_in[9] => flitBuffers$enq_data_in[6].IN1
in_ports_0_putRoutedFlit_flit_in[10] => flitBuffers$enq_data_in[7].IN1
in_ports_0_putRoutedFlit_flit_in[11] => flitBuffers$enq_data_in[8].IN1
in_ports_0_putRoutedFlit_flit_in[12] => flitBuffers$enq_data_in[9].IN1
in_ports_0_putRoutedFlit_flit_in[13] => flitBuffers$enq_data_in[10].IN1
in_ports_0_putRoutedFlit_flit_in[14] => flitBuffers$enq_data_in[11].IN1
in_ports_0_putRoutedFlit_flit_in[15] => flitBuffers$enq_data_in[12].IN1
in_ports_0_putRoutedFlit_flit_in[16] => flitBuffers$enq_data_in[13].IN1
in_ports_0_putRoutedFlit_flit_in[17] => flitBuffers$enq_data_in[14].IN1
in_ports_0_putRoutedFlit_flit_in[18] => flitBuffers$enq_data_in[15].IN1
in_ports_0_putRoutedFlit_flit_in[19] => flitBuffers$enq_data_in[16].IN1
in_ports_0_putRoutedFlit_flit_in[20] => flitBuffers$enq_data_in[17].IN1
in_ports_0_putRoutedFlit_flit_in[21] => flitBuffers$enq_data_in[18].IN1
in_ports_0_putRoutedFlit_flit_in[22] => flitBuffers$enq_data_in[19].IN1
in_ports_0_putRoutedFlit_flit_in[23] => flitBuffers$enq_data_in[20].IN1
in_ports_0_putRoutedFlit_flit_in[24] => flitBuffers$enq_data_in[21].IN1
in_ports_0_putRoutedFlit_flit_in[25] => flitBuffers$enq_data_in[22].IN1
in_ports_0_putRoutedFlit_flit_in[26] => flitBuffers$enq_data_in[23].IN1
in_ports_0_putRoutedFlit_flit_in[27] => flitBuffers$enq_data_in[24].IN1
in_ports_0_putRoutedFlit_flit_in[28] => flitBuffers$enq_data_in[25].IN1
in_ports_0_putRoutedFlit_flit_in[29] => flitBuffers$enq_data_in[26].IN1
in_ports_0_putRoutedFlit_flit_in[30] => flitBuffers$enq_data_in[27].IN1
in_ports_0_putRoutedFlit_flit_in[31] => flitBuffers$enq_data_in[28].IN1
in_ports_0_putRoutedFlit_flit_in[32] => flitBuffers$enq_data_in[29].IN1
in_ports_0_putRoutedFlit_flit_in[33] => flitBuffers$enq_data_in[30].IN1
in_ports_0_putRoutedFlit_flit_in[34] => flitBuffers$EN_enq.IN0
in_ports_0_putRoutedFlit_flit_in[34] => outPortFIFOs$EN_enq.IN0
EN_in_ports_0_putRoutedFlit => flitBuffers$EN_enq.IN1
EN_in_ports_0_putRoutedFlit => outPortFIFOs$EN_enq.IN1
EN_in_ports_0_getNonFullVCs => ~NO_FANOUT~
in_ports_0_getNonFullVCs[0] <= mkInputQueue:flitBuffers.notFull
in_ports_0_getNonFullVCs[1] <= <GND>
in_ports_1_putRoutedFlit_flit_in[0] => outPortFIFOs_1$enq_sendData[0].IN1
in_ports_1_putRoutedFlit_flit_in[1] => outPortFIFOs_1$enq_sendData[1].IN1
in_ports_1_putRoutedFlit_flit_in[2] => outPortFIFOs_1$enq_sendData[2].IN1
in_ports_1_putRoutedFlit_flit_in[3] => flitBuffers_1$enq_data_in[0].IN1
in_ports_1_putRoutedFlit_flit_in[4] => flitBuffers_1$enq_data_in[1].IN1
in_ports_1_putRoutedFlit_flit_in[5] => flitBuffers_1$enq_data_in[2].IN1
in_ports_1_putRoutedFlit_flit_in[6] => flitBuffers_1$enq_data_in[3].IN1
in_ports_1_putRoutedFlit_flit_in[7] => flitBuffers_1$enq_data_in[4].IN1
in_ports_1_putRoutedFlit_flit_in[8] => flitBuffers_1$enq_data_in[5].IN1
in_ports_1_putRoutedFlit_flit_in[9] => flitBuffers_1$enq_data_in[6].IN1
in_ports_1_putRoutedFlit_flit_in[10] => flitBuffers_1$enq_data_in[7].IN1
in_ports_1_putRoutedFlit_flit_in[11] => flitBuffers_1$enq_data_in[8].IN1
in_ports_1_putRoutedFlit_flit_in[12] => flitBuffers_1$enq_data_in[9].IN1
in_ports_1_putRoutedFlit_flit_in[13] => flitBuffers_1$enq_data_in[10].IN1
in_ports_1_putRoutedFlit_flit_in[14] => flitBuffers_1$enq_data_in[11].IN1
in_ports_1_putRoutedFlit_flit_in[15] => flitBuffers_1$enq_data_in[12].IN1
in_ports_1_putRoutedFlit_flit_in[16] => flitBuffers_1$enq_data_in[13].IN1
in_ports_1_putRoutedFlit_flit_in[17] => flitBuffers_1$enq_data_in[14].IN1
in_ports_1_putRoutedFlit_flit_in[18] => flitBuffers_1$enq_data_in[15].IN1
in_ports_1_putRoutedFlit_flit_in[19] => flitBuffers_1$enq_data_in[16].IN1
in_ports_1_putRoutedFlit_flit_in[20] => flitBuffers_1$enq_data_in[17].IN1
in_ports_1_putRoutedFlit_flit_in[21] => flitBuffers_1$enq_data_in[18].IN1
in_ports_1_putRoutedFlit_flit_in[22] => flitBuffers_1$enq_data_in[19].IN1
in_ports_1_putRoutedFlit_flit_in[23] => flitBuffers_1$enq_data_in[20].IN1
in_ports_1_putRoutedFlit_flit_in[24] => flitBuffers_1$enq_data_in[21].IN1
in_ports_1_putRoutedFlit_flit_in[25] => flitBuffers_1$enq_data_in[22].IN1
in_ports_1_putRoutedFlit_flit_in[26] => flitBuffers_1$enq_data_in[23].IN1
in_ports_1_putRoutedFlit_flit_in[27] => flitBuffers_1$enq_data_in[24].IN1
in_ports_1_putRoutedFlit_flit_in[28] => flitBuffers_1$enq_data_in[25].IN1
in_ports_1_putRoutedFlit_flit_in[29] => flitBuffers_1$enq_data_in[26].IN1
in_ports_1_putRoutedFlit_flit_in[30] => flitBuffers_1$enq_data_in[27].IN1
in_ports_1_putRoutedFlit_flit_in[31] => flitBuffers_1$enq_data_in[28].IN1
in_ports_1_putRoutedFlit_flit_in[32] => flitBuffers_1$enq_data_in[29].IN1
in_ports_1_putRoutedFlit_flit_in[33] => flitBuffers_1$enq_data_in[30].IN1
in_ports_1_putRoutedFlit_flit_in[34] => flitBuffers_1$EN_enq.IN0
in_ports_1_putRoutedFlit_flit_in[34] => outPortFIFOs_1$EN_enq.IN0
EN_in_ports_1_putRoutedFlit => flitBuffers_1$EN_enq.IN1
EN_in_ports_1_putRoutedFlit => outPortFIFOs_1$EN_enq.IN1
EN_in_ports_1_getNonFullVCs => ~NO_FANOUT~
in_ports_1_getNonFullVCs[0] <= mkInputQueue:flitBuffers_1.notFull
in_ports_1_getNonFullVCs[1] <= <GND>
in_ports_2_putRoutedFlit_flit_in[0] => outPortFIFOs_2$enq_sendData[0].IN1
in_ports_2_putRoutedFlit_flit_in[1] => outPortFIFOs_2$enq_sendData[1].IN1
in_ports_2_putRoutedFlit_flit_in[2] => outPortFIFOs_2$enq_sendData[2].IN1
in_ports_2_putRoutedFlit_flit_in[3] => flitBuffers_2$enq_data_in[0].IN1
in_ports_2_putRoutedFlit_flit_in[4] => flitBuffers_2$enq_data_in[1].IN1
in_ports_2_putRoutedFlit_flit_in[5] => flitBuffers_2$enq_data_in[2].IN1
in_ports_2_putRoutedFlit_flit_in[6] => flitBuffers_2$enq_data_in[3].IN1
in_ports_2_putRoutedFlit_flit_in[7] => flitBuffers_2$enq_data_in[4].IN1
in_ports_2_putRoutedFlit_flit_in[8] => flitBuffers_2$enq_data_in[5].IN1
in_ports_2_putRoutedFlit_flit_in[9] => flitBuffers_2$enq_data_in[6].IN1
in_ports_2_putRoutedFlit_flit_in[10] => flitBuffers_2$enq_data_in[7].IN1
in_ports_2_putRoutedFlit_flit_in[11] => flitBuffers_2$enq_data_in[8].IN1
in_ports_2_putRoutedFlit_flit_in[12] => flitBuffers_2$enq_data_in[9].IN1
in_ports_2_putRoutedFlit_flit_in[13] => flitBuffers_2$enq_data_in[10].IN1
in_ports_2_putRoutedFlit_flit_in[14] => flitBuffers_2$enq_data_in[11].IN1
in_ports_2_putRoutedFlit_flit_in[15] => flitBuffers_2$enq_data_in[12].IN1
in_ports_2_putRoutedFlit_flit_in[16] => flitBuffers_2$enq_data_in[13].IN1
in_ports_2_putRoutedFlit_flit_in[17] => flitBuffers_2$enq_data_in[14].IN1
in_ports_2_putRoutedFlit_flit_in[18] => flitBuffers_2$enq_data_in[15].IN1
in_ports_2_putRoutedFlit_flit_in[19] => flitBuffers_2$enq_data_in[16].IN1
in_ports_2_putRoutedFlit_flit_in[20] => flitBuffers_2$enq_data_in[17].IN1
in_ports_2_putRoutedFlit_flit_in[21] => flitBuffers_2$enq_data_in[18].IN1
in_ports_2_putRoutedFlit_flit_in[22] => flitBuffers_2$enq_data_in[19].IN1
in_ports_2_putRoutedFlit_flit_in[23] => flitBuffers_2$enq_data_in[20].IN1
in_ports_2_putRoutedFlit_flit_in[24] => flitBuffers_2$enq_data_in[21].IN1
in_ports_2_putRoutedFlit_flit_in[25] => flitBuffers_2$enq_data_in[22].IN1
in_ports_2_putRoutedFlit_flit_in[26] => flitBuffers_2$enq_data_in[23].IN1
in_ports_2_putRoutedFlit_flit_in[27] => flitBuffers_2$enq_data_in[24].IN1
in_ports_2_putRoutedFlit_flit_in[28] => flitBuffers_2$enq_data_in[25].IN1
in_ports_2_putRoutedFlit_flit_in[29] => flitBuffers_2$enq_data_in[26].IN1
in_ports_2_putRoutedFlit_flit_in[30] => flitBuffers_2$enq_data_in[27].IN1
in_ports_2_putRoutedFlit_flit_in[31] => flitBuffers_2$enq_data_in[28].IN1
in_ports_2_putRoutedFlit_flit_in[32] => flitBuffers_2$enq_data_in[29].IN1
in_ports_2_putRoutedFlit_flit_in[33] => flitBuffers_2$enq_data_in[30].IN1
in_ports_2_putRoutedFlit_flit_in[34] => flitBuffers_2$EN_enq.IN0
in_ports_2_putRoutedFlit_flit_in[34] => outPortFIFOs_2$EN_enq.IN0
EN_in_ports_2_putRoutedFlit => flitBuffers_2$EN_enq.IN1
EN_in_ports_2_putRoutedFlit => outPortFIFOs_2$EN_enq.IN1
EN_in_ports_2_getNonFullVCs => ~NO_FANOUT~
in_ports_2_getNonFullVCs[0] <= mkInputQueue:flitBuffers_2.notFull
in_ports_2_getNonFullVCs[1] <= <GND>
in_ports_3_putRoutedFlit_flit_in[0] => outPortFIFOs_3$enq_sendData[0].IN1
in_ports_3_putRoutedFlit_flit_in[1] => outPortFIFOs_3$enq_sendData[1].IN1
in_ports_3_putRoutedFlit_flit_in[2] => outPortFIFOs_3$enq_sendData[2].IN1
in_ports_3_putRoutedFlit_flit_in[3] => flitBuffers_3$enq_data_in[0].IN1
in_ports_3_putRoutedFlit_flit_in[4] => flitBuffers_3$enq_data_in[1].IN1
in_ports_3_putRoutedFlit_flit_in[5] => flitBuffers_3$enq_data_in[2].IN1
in_ports_3_putRoutedFlit_flit_in[6] => flitBuffers_3$enq_data_in[3].IN1
in_ports_3_putRoutedFlit_flit_in[7] => flitBuffers_3$enq_data_in[4].IN1
in_ports_3_putRoutedFlit_flit_in[8] => flitBuffers_3$enq_data_in[5].IN1
in_ports_3_putRoutedFlit_flit_in[9] => flitBuffers_3$enq_data_in[6].IN1
in_ports_3_putRoutedFlit_flit_in[10] => flitBuffers_3$enq_data_in[7].IN1
in_ports_3_putRoutedFlit_flit_in[11] => flitBuffers_3$enq_data_in[8].IN1
in_ports_3_putRoutedFlit_flit_in[12] => flitBuffers_3$enq_data_in[9].IN1
in_ports_3_putRoutedFlit_flit_in[13] => flitBuffers_3$enq_data_in[10].IN1
in_ports_3_putRoutedFlit_flit_in[14] => flitBuffers_3$enq_data_in[11].IN1
in_ports_3_putRoutedFlit_flit_in[15] => flitBuffers_3$enq_data_in[12].IN1
in_ports_3_putRoutedFlit_flit_in[16] => flitBuffers_3$enq_data_in[13].IN1
in_ports_3_putRoutedFlit_flit_in[17] => flitBuffers_3$enq_data_in[14].IN1
in_ports_3_putRoutedFlit_flit_in[18] => flitBuffers_3$enq_data_in[15].IN1
in_ports_3_putRoutedFlit_flit_in[19] => flitBuffers_3$enq_data_in[16].IN1
in_ports_3_putRoutedFlit_flit_in[20] => flitBuffers_3$enq_data_in[17].IN1
in_ports_3_putRoutedFlit_flit_in[21] => flitBuffers_3$enq_data_in[18].IN1
in_ports_3_putRoutedFlit_flit_in[22] => flitBuffers_3$enq_data_in[19].IN1
in_ports_3_putRoutedFlit_flit_in[23] => flitBuffers_3$enq_data_in[20].IN1
in_ports_3_putRoutedFlit_flit_in[24] => flitBuffers_3$enq_data_in[21].IN1
in_ports_3_putRoutedFlit_flit_in[25] => flitBuffers_3$enq_data_in[22].IN1
in_ports_3_putRoutedFlit_flit_in[26] => flitBuffers_3$enq_data_in[23].IN1
in_ports_3_putRoutedFlit_flit_in[27] => flitBuffers_3$enq_data_in[24].IN1
in_ports_3_putRoutedFlit_flit_in[28] => flitBuffers_3$enq_data_in[25].IN1
in_ports_3_putRoutedFlit_flit_in[29] => flitBuffers_3$enq_data_in[26].IN1
in_ports_3_putRoutedFlit_flit_in[30] => flitBuffers_3$enq_data_in[27].IN1
in_ports_3_putRoutedFlit_flit_in[31] => flitBuffers_3$enq_data_in[28].IN1
in_ports_3_putRoutedFlit_flit_in[32] => flitBuffers_3$enq_data_in[29].IN1
in_ports_3_putRoutedFlit_flit_in[33] => flitBuffers_3$enq_data_in[30].IN1
in_ports_3_putRoutedFlit_flit_in[34] => flitBuffers_3$EN_enq.IN0
in_ports_3_putRoutedFlit_flit_in[34] => outPortFIFOs_3$EN_enq.IN0
EN_in_ports_3_putRoutedFlit => flitBuffers_3$EN_enq.IN1
EN_in_ports_3_putRoutedFlit => outPortFIFOs_3$EN_enq.IN1
EN_in_ports_3_getNonFullVCs => ~NO_FANOUT~
in_ports_3_getNonFullVCs[0] <= mkInputQueue:flitBuffers_3.notFull
in_ports_3_getNonFullVCs[1] <= <GND>
in_ports_4_putRoutedFlit_flit_in[0] => outPortFIFOs_4$enq_sendData[0].IN1
in_ports_4_putRoutedFlit_flit_in[1] => outPortFIFOs_4$enq_sendData[1].IN1
in_ports_4_putRoutedFlit_flit_in[2] => outPortFIFOs_4$enq_sendData[2].IN1
in_ports_4_putRoutedFlit_flit_in[3] => flitBuffers_4$enq_data_in[0].IN1
in_ports_4_putRoutedFlit_flit_in[4] => flitBuffers_4$enq_data_in[1].IN1
in_ports_4_putRoutedFlit_flit_in[5] => flitBuffers_4$enq_data_in[2].IN1
in_ports_4_putRoutedFlit_flit_in[6] => flitBuffers_4$enq_data_in[3].IN1
in_ports_4_putRoutedFlit_flit_in[7] => flitBuffers_4$enq_data_in[4].IN1
in_ports_4_putRoutedFlit_flit_in[8] => flitBuffers_4$enq_data_in[5].IN1
in_ports_4_putRoutedFlit_flit_in[9] => flitBuffers_4$enq_data_in[6].IN1
in_ports_4_putRoutedFlit_flit_in[10] => flitBuffers_4$enq_data_in[7].IN1
in_ports_4_putRoutedFlit_flit_in[11] => flitBuffers_4$enq_data_in[8].IN1
in_ports_4_putRoutedFlit_flit_in[12] => flitBuffers_4$enq_data_in[9].IN1
in_ports_4_putRoutedFlit_flit_in[13] => flitBuffers_4$enq_data_in[10].IN1
in_ports_4_putRoutedFlit_flit_in[14] => flitBuffers_4$enq_data_in[11].IN1
in_ports_4_putRoutedFlit_flit_in[15] => flitBuffers_4$enq_data_in[12].IN1
in_ports_4_putRoutedFlit_flit_in[16] => flitBuffers_4$enq_data_in[13].IN1
in_ports_4_putRoutedFlit_flit_in[17] => flitBuffers_4$enq_data_in[14].IN1
in_ports_4_putRoutedFlit_flit_in[18] => flitBuffers_4$enq_data_in[15].IN1
in_ports_4_putRoutedFlit_flit_in[19] => flitBuffers_4$enq_data_in[16].IN1
in_ports_4_putRoutedFlit_flit_in[20] => flitBuffers_4$enq_data_in[17].IN1
in_ports_4_putRoutedFlit_flit_in[21] => flitBuffers_4$enq_data_in[18].IN1
in_ports_4_putRoutedFlit_flit_in[22] => flitBuffers_4$enq_data_in[19].IN1
in_ports_4_putRoutedFlit_flit_in[23] => flitBuffers_4$enq_data_in[20].IN1
in_ports_4_putRoutedFlit_flit_in[24] => flitBuffers_4$enq_data_in[21].IN1
in_ports_4_putRoutedFlit_flit_in[25] => flitBuffers_4$enq_data_in[22].IN1
in_ports_4_putRoutedFlit_flit_in[26] => flitBuffers_4$enq_data_in[23].IN1
in_ports_4_putRoutedFlit_flit_in[27] => flitBuffers_4$enq_data_in[24].IN1
in_ports_4_putRoutedFlit_flit_in[28] => flitBuffers_4$enq_data_in[25].IN1
in_ports_4_putRoutedFlit_flit_in[29] => flitBuffers_4$enq_data_in[26].IN1
in_ports_4_putRoutedFlit_flit_in[30] => flitBuffers_4$enq_data_in[27].IN1
in_ports_4_putRoutedFlit_flit_in[31] => flitBuffers_4$enq_data_in[28].IN1
in_ports_4_putRoutedFlit_flit_in[32] => flitBuffers_4$enq_data_in[29].IN1
in_ports_4_putRoutedFlit_flit_in[33] => flitBuffers_4$enq_data_in[30].IN1
in_ports_4_putRoutedFlit_flit_in[34] => flitBuffers_4$EN_enq.IN0
in_ports_4_putRoutedFlit_flit_in[34] => outPortFIFOs_4$EN_enq.IN0
EN_in_ports_4_putRoutedFlit => flitBuffers_4$EN_enq.IN1
EN_in_ports_4_putRoutedFlit => outPortFIFOs_4$EN_enq.IN1
EN_in_ports_4_getNonFullVCs => ~NO_FANOUT~
in_ports_4_getNonFullVCs[0] <= mkInputQueue:flitBuffers_4.notFull
in_ports_4_getNonFullVCs[1] <= <GND>
in_ports_5_putRoutedFlit_flit_in[0] => outPortFIFOs_5$enq_sendData[0].IN1
in_ports_5_putRoutedFlit_flit_in[1] => outPortFIFOs_5$enq_sendData[1].IN1
in_ports_5_putRoutedFlit_flit_in[2] => outPortFIFOs_5$enq_sendData[2].IN1
in_ports_5_putRoutedFlit_flit_in[3] => flitBuffers_5$enq_data_in[0].IN1
in_ports_5_putRoutedFlit_flit_in[4] => flitBuffers_5$enq_data_in[1].IN1
in_ports_5_putRoutedFlit_flit_in[5] => flitBuffers_5$enq_data_in[2].IN1
in_ports_5_putRoutedFlit_flit_in[6] => flitBuffers_5$enq_data_in[3].IN1
in_ports_5_putRoutedFlit_flit_in[7] => flitBuffers_5$enq_data_in[4].IN1
in_ports_5_putRoutedFlit_flit_in[8] => flitBuffers_5$enq_data_in[5].IN1
in_ports_5_putRoutedFlit_flit_in[9] => flitBuffers_5$enq_data_in[6].IN1
in_ports_5_putRoutedFlit_flit_in[10] => flitBuffers_5$enq_data_in[7].IN1
in_ports_5_putRoutedFlit_flit_in[11] => flitBuffers_5$enq_data_in[8].IN1
in_ports_5_putRoutedFlit_flit_in[12] => flitBuffers_5$enq_data_in[9].IN1
in_ports_5_putRoutedFlit_flit_in[13] => flitBuffers_5$enq_data_in[10].IN1
in_ports_5_putRoutedFlit_flit_in[14] => flitBuffers_5$enq_data_in[11].IN1
in_ports_5_putRoutedFlit_flit_in[15] => flitBuffers_5$enq_data_in[12].IN1
in_ports_5_putRoutedFlit_flit_in[16] => flitBuffers_5$enq_data_in[13].IN1
in_ports_5_putRoutedFlit_flit_in[17] => flitBuffers_5$enq_data_in[14].IN1
in_ports_5_putRoutedFlit_flit_in[18] => flitBuffers_5$enq_data_in[15].IN1
in_ports_5_putRoutedFlit_flit_in[19] => flitBuffers_5$enq_data_in[16].IN1
in_ports_5_putRoutedFlit_flit_in[20] => flitBuffers_5$enq_data_in[17].IN1
in_ports_5_putRoutedFlit_flit_in[21] => flitBuffers_5$enq_data_in[18].IN1
in_ports_5_putRoutedFlit_flit_in[22] => flitBuffers_5$enq_data_in[19].IN1
in_ports_5_putRoutedFlit_flit_in[23] => flitBuffers_5$enq_data_in[20].IN1
in_ports_5_putRoutedFlit_flit_in[24] => flitBuffers_5$enq_data_in[21].IN1
in_ports_5_putRoutedFlit_flit_in[25] => flitBuffers_5$enq_data_in[22].IN1
in_ports_5_putRoutedFlit_flit_in[26] => flitBuffers_5$enq_data_in[23].IN1
in_ports_5_putRoutedFlit_flit_in[27] => flitBuffers_5$enq_data_in[24].IN1
in_ports_5_putRoutedFlit_flit_in[28] => flitBuffers_5$enq_data_in[25].IN1
in_ports_5_putRoutedFlit_flit_in[29] => flitBuffers_5$enq_data_in[26].IN1
in_ports_5_putRoutedFlit_flit_in[30] => flitBuffers_5$enq_data_in[27].IN1
in_ports_5_putRoutedFlit_flit_in[31] => flitBuffers_5$enq_data_in[28].IN1
in_ports_5_putRoutedFlit_flit_in[32] => flitBuffers_5$enq_data_in[29].IN1
in_ports_5_putRoutedFlit_flit_in[33] => flitBuffers_5$enq_data_in[30].IN1
in_ports_5_putRoutedFlit_flit_in[34] => flitBuffers_5$EN_enq.IN0
in_ports_5_putRoutedFlit_flit_in[34] => outPortFIFOs_5$EN_enq.IN0
EN_in_ports_5_putRoutedFlit => flitBuffers_5$EN_enq.IN1
EN_in_ports_5_putRoutedFlit => outPortFIFOs_5$EN_enq.IN1
EN_in_ports_5_getNonFullVCs => ~NO_FANOUT~
in_ports_5_getNonFullVCs[0] <= mkInputQueue:flitBuffers_5.notFull
in_ports_5_getNonFullVCs[1] <= <GND>
in_ports_6_putRoutedFlit_flit_in[0] => outPortFIFOs_6$enq_sendData[0].IN1
in_ports_6_putRoutedFlit_flit_in[1] => outPortFIFOs_6$enq_sendData[1].IN1
in_ports_6_putRoutedFlit_flit_in[2] => outPortFIFOs_6$enq_sendData[2].IN1
in_ports_6_putRoutedFlit_flit_in[3] => flitBuffers_6$enq_data_in[0].IN1
in_ports_6_putRoutedFlit_flit_in[4] => flitBuffers_6$enq_data_in[1].IN1
in_ports_6_putRoutedFlit_flit_in[5] => flitBuffers_6$enq_data_in[2].IN1
in_ports_6_putRoutedFlit_flit_in[6] => flitBuffers_6$enq_data_in[3].IN1
in_ports_6_putRoutedFlit_flit_in[7] => flitBuffers_6$enq_data_in[4].IN1
in_ports_6_putRoutedFlit_flit_in[8] => flitBuffers_6$enq_data_in[5].IN1
in_ports_6_putRoutedFlit_flit_in[9] => flitBuffers_6$enq_data_in[6].IN1
in_ports_6_putRoutedFlit_flit_in[10] => flitBuffers_6$enq_data_in[7].IN1
in_ports_6_putRoutedFlit_flit_in[11] => flitBuffers_6$enq_data_in[8].IN1
in_ports_6_putRoutedFlit_flit_in[12] => flitBuffers_6$enq_data_in[9].IN1
in_ports_6_putRoutedFlit_flit_in[13] => flitBuffers_6$enq_data_in[10].IN1
in_ports_6_putRoutedFlit_flit_in[14] => flitBuffers_6$enq_data_in[11].IN1
in_ports_6_putRoutedFlit_flit_in[15] => flitBuffers_6$enq_data_in[12].IN1
in_ports_6_putRoutedFlit_flit_in[16] => flitBuffers_6$enq_data_in[13].IN1
in_ports_6_putRoutedFlit_flit_in[17] => flitBuffers_6$enq_data_in[14].IN1
in_ports_6_putRoutedFlit_flit_in[18] => flitBuffers_6$enq_data_in[15].IN1
in_ports_6_putRoutedFlit_flit_in[19] => flitBuffers_6$enq_data_in[16].IN1
in_ports_6_putRoutedFlit_flit_in[20] => flitBuffers_6$enq_data_in[17].IN1
in_ports_6_putRoutedFlit_flit_in[21] => flitBuffers_6$enq_data_in[18].IN1
in_ports_6_putRoutedFlit_flit_in[22] => flitBuffers_6$enq_data_in[19].IN1
in_ports_6_putRoutedFlit_flit_in[23] => flitBuffers_6$enq_data_in[20].IN1
in_ports_6_putRoutedFlit_flit_in[24] => flitBuffers_6$enq_data_in[21].IN1
in_ports_6_putRoutedFlit_flit_in[25] => flitBuffers_6$enq_data_in[22].IN1
in_ports_6_putRoutedFlit_flit_in[26] => flitBuffers_6$enq_data_in[23].IN1
in_ports_6_putRoutedFlit_flit_in[27] => flitBuffers_6$enq_data_in[24].IN1
in_ports_6_putRoutedFlit_flit_in[28] => flitBuffers_6$enq_data_in[25].IN1
in_ports_6_putRoutedFlit_flit_in[29] => flitBuffers_6$enq_data_in[26].IN1
in_ports_6_putRoutedFlit_flit_in[30] => flitBuffers_6$enq_data_in[27].IN1
in_ports_6_putRoutedFlit_flit_in[31] => flitBuffers_6$enq_data_in[28].IN1
in_ports_6_putRoutedFlit_flit_in[32] => flitBuffers_6$enq_data_in[29].IN1
in_ports_6_putRoutedFlit_flit_in[33] => flitBuffers_6$enq_data_in[30].IN1
in_ports_6_putRoutedFlit_flit_in[34] => flitBuffers_6$EN_enq.IN0
in_ports_6_putRoutedFlit_flit_in[34] => outPortFIFOs_6$EN_enq.IN0
EN_in_ports_6_putRoutedFlit => flitBuffers_6$EN_enq.IN1
EN_in_ports_6_putRoutedFlit => outPortFIFOs_6$EN_enq.IN1
EN_in_ports_6_getNonFullVCs => ~NO_FANOUT~
in_ports_6_getNonFullVCs[0] <= mkInputQueue:flitBuffers_6.notFull
in_ports_6_getNonFullVCs[1] <= <GND>
in_ports_7_putRoutedFlit_flit_in[0] => outPortFIFOs_7$enq_sendData[0].IN1
in_ports_7_putRoutedFlit_flit_in[1] => outPortFIFOs_7$enq_sendData[1].IN1
in_ports_7_putRoutedFlit_flit_in[2] => outPortFIFOs_7$enq_sendData[2].IN1
in_ports_7_putRoutedFlit_flit_in[3] => flitBuffers_7$enq_data_in[0].IN1
in_ports_7_putRoutedFlit_flit_in[4] => flitBuffers_7$enq_data_in[1].IN1
in_ports_7_putRoutedFlit_flit_in[5] => flitBuffers_7$enq_data_in[2].IN1
in_ports_7_putRoutedFlit_flit_in[6] => flitBuffers_7$enq_data_in[3].IN1
in_ports_7_putRoutedFlit_flit_in[7] => flitBuffers_7$enq_data_in[4].IN1
in_ports_7_putRoutedFlit_flit_in[8] => flitBuffers_7$enq_data_in[5].IN1
in_ports_7_putRoutedFlit_flit_in[9] => flitBuffers_7$enq_data_in[6].IN1
in_ports_7_putRoutedFlit_flit_in[10] => flitBuffers_7$enq_data_in[7].IN1
in_ports_7_putRoutedFlit_flit_in[11] => flitBuffers_7$enq_data_in[8].IN1
in_ports_7_putRoutedFlit_flit_in[12] => flitBuffers_7$enq_data_in[9].IN1
in_ports_7_putRoutedFlit_flit_in[13] => flitBuffers_7$enq_data_in[10].IN1
in_ports_7_putRoutedFlit_flit_in[14] => flitBuffers_7$enq_data_in[11].IN1
in_ports_7_putRoutedFlit_flit_in[15] => flitBuffers_7$enq_data_in[12].IN1
in_ports_7_putRoutedFlit_flit_in[16] => flitBuffers_7$enq_data_in[13].IN1
in_ports_7_putRoutedFlit_flit_in[17] => flitBuffers_7$enq_data_in[14].IN1
in_ports_7_putRoutedFlit_flit_in[18] => flitBuffers_7$enq_data_in[15].IN1
in_ports_7_putRoutedFlit_flit_in[19] => flitBuffers_7$enq_data_in[16].IN1
in_ports_7_putRoutedFlit_flit_in[20] => flitBuffers_7$enq_data_in[17].IN1
in_ports_7_putRoutedFlit_flit_in[21] => flitBuffers_7$enq_data_in[18].IN1
in_ports_7_putRoutedFlit_flit_in[22] => flitBuffers_7$enq_data_in[19].IN1
in_ports_7_putRoutedFlit_flit_in[23] => flitBuffers_7$enq_data_in[20].IN1
in_ports_7_putRoutedFlit_flit_in[24] => flitBuffers_7$enq_data_in[21].IN1
in_ports_7_putRoutedFlit_flit_in[25] => flitBuffers_7$enq_data_in[22].IN1
in_ports_7_putRoutedFlit_flit_in[26] => flitBuffers_7$enq_data_in[23].IN1
in_ports_7_putRoutedFlit_flit_in[27] => flitBuffers_7$enq_data_in[24].IN1
in_ports_7_putRoutedFlit_flit_in[28] => flitBuffers_7$enq_data_in[25].IN1
in_ports_7_putRoutedFlit_flit_in[29] => flitBuffers_7$enq_data_in[26].IN1
in_ports_7_putRoutedFlit_flit_in[30] => flitBuffers_7$enq_data_in[27].IN1
in_ports_7_putRoutedFlit_flit_in[31] => flitBuffers_7$enq_data_in[28].IN1
in_ports_7_putRoutedFlit_flit_in[32] => flitBuffers_7$enq_data_in[29].IN1
in_ports_7_putRoutedFlit_flit_in[33] => flitBuffers_7$enq_data_in[30].IN1
in_ports_7_putRoutedFlit_flit_in[34] => flitBuffers_7$EN_enq.IN0
in_ports_7_putRoutedFlit_flit_in[34] => outPortFIFOs_7$EN_enq.IN0
EN_in_ports_7_putRoutedFlit => flitBuffers_7$EN_enq.IN1
EN_in_ports_7_putRoutedFlit => outPortFIFOs_7$EN_enq.IN1
EN_in_ports_7_getNonFullVCs => ~NO_FANOUT~
in_ports_7_getNonFullVCs[0] <= mkInputQueue:flitBuffers_7.notFull
in_ports_7_getNonFullVCs[1] <= <GND>
EN_out_ports_0_getFlit => ~NO_FANOUT~
out_ports_0_getFlit[0] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[1] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[2] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[3] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[4] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[5] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[6] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[7] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[8] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[9] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[10] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[11] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[12] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[13] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[14] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[15] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[16] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[17] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[18] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[19] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[20] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[21] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[22] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[23] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[24] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[25] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[26] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[27] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[28] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[29] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[30] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[31] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_0_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_0_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_0_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_1_getFlit => ~NO_FANOUT~
out_ports_1_getFlit[0] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[1] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[2] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[3] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[4] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[5] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[6] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[7] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[8] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[9] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[10] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[11] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[12] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[13] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[14] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[15] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[16] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[17] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[18] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[19] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[20] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[21] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[22] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[23] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[24] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[25] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[26] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[27] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[28] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[29] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[30] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[31] <= out_ports_1_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_1_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_1_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_1_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_2_getFlit => ~NO_FANOUT~
out_ports_2_getFlit[0] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[1] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[2] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[3] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[4] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[5] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[6] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[7] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[8] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[9] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[10] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[11] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[12] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[13] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[14] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[15] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[16] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[17] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[18] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[19] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[20] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[21] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[22] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[23] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[24] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[25] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[26] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[27] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[28] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[29] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[30] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[31] <= out_ports_2_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_2_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_2_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_2_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_3_getFlit => ~NO_FANOUT~
out_ports_3_getFlit[0] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[1] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[2] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[3] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[4] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[5] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[6] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[7] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[8] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[9] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[10] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[11] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[12] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[13] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[14] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[15] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[16] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[17] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[18] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[19] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[20] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[21] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[22] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[23] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[24] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[25] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[26] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[27] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[28] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[29] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[30] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[31] <= out_ports_3_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_3_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_3_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_3_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_4_getFlit => ~NO_FANOUT~
out_ports_4_getFlit[0] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[1] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[2] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[3] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[4] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[5] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[6] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[7] <= Mux131.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[8] <= Mux130.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[9] <= Mux129.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[10] <= Mux128.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[11] <= Mux127.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[12] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[13] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[14] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[15] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[16] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[17] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[18] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[19] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[20] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[21] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[22] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[23] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[24] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[25] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[26] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[27] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[28] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[29] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[30] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[31] <= out_ports_4_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_4_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_4_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_4_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_5_getFlit => ~NO_FANOUT~
out_ports_5_getFlit[0] <= Mux169.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[1] <= Mux168.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[2] <= Mux167.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[3] <= Mux166.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[4] <= Mux165.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[5] <= Mux164.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[6] <= Mux163.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[7] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[8] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[9] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[10] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[11] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[12] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[13] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[14] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[15] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[16] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[17] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[18] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[19] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[20] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[21] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[22] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[23] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[24] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[25] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[26] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[27] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[28] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[29] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[30] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_getFlit[31] <= out_ports_5_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_5_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_5_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_5_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_6_getFlit => ~NO_FANOUT~
out_ports_6_getFlit[0] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[1] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[2] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[3] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[4] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[5] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[6] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[7] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[8] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[9] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[10] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[11] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[12] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[13] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[14] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[15] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[16] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[17] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[18] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[19] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[20] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[21] <= Mux210.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[22] <= Mux209.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[23] <= Mux208.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[24] <= Mux207.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[25] <= Mux206.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[26] <= Mux205.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[27] <= Mux204.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[28] <= Mux203.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[29] <= Mux202.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[30] <= Mux201.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_getFlit[31] <= out_ports_6_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_6_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_6_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_6_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1
EN_out_ports_7_getFlit => ~NO_FANOUT~
out_ports_7_getFlit[0] <= Mux200.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[1] <= Mux199.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[2] <= Mux198.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[3] <= Mux197.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[4] <= Mux196.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[5] <= Mux195.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[6] <= Mux194.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[7] <= Mux193.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[8] <= Mux192.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[9] <= Mux191.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[10] <= Mux190.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[11] <= Mux189.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[12] <= Mux188.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[13] <= Mux187.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[14] <= Mux186.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[15] <= Mux185.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[16] <= Mux184.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[17] <= Mux183.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[18] <= Mux182.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[19] <= Mux181.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[20] <= Mux180.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[21] <= Mux179.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[22] <= Mux178.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[23] <= Mux177.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[24] <= Mux176.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[25] <= Mux175.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[26] <= Mux174.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[27] <= Mux173.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[28] <= Mux172.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[29] <= Mux171.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[30] <= Mux170.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_getFlit[31] <= out_ports_7_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN0
out_ports_7_putNonFullVCs_nonFullVCs[0] => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN0
out_ports_7_putNonFullVCs_nonFullVCs[1] => ~NO_FANOUT~
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_7_first_EQ_0_THEN_simple_credi_ETC___d42.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_6_first__6_EQ_0_7_THEN_simple__ETC___d72.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_5_first__7_EQ_0_8_THEN_simple__ETC___d103.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_4_first__18_EQ_0_19_THEN_simpl_ETC___d134.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_3_first__49_EQ_0_50_THEN_simpl_ETC___d165.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_2_first__80_EQ_0_81_THEN_simpl_ETC___d196.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_1_first__11_EQ_0_12_THEN_simpl_ETC___d227.IN1
EN_out_ports_7_putNonFullVCs => IF_outPortFIFOs_first__42_EQ_0_43_THEN_simple__ETC___d258.IN1


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_2|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_3|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_4|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_5|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_6|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
enq_data_in[12] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[12].IN1
enq_data_in[13] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[13].IN1
enq_data_in[14] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[14].IN1
enq_data_in[15] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[15].IN1
enq_data_in[16] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[16].IN1
enq_data_in[17] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[17].IN1
enq_data_in[18] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[18].IN1
enq_data_in[19] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[19].IN1
enq_data_in[20] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[20].IN1
enq_data_in[21] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[21].IN1
enq_data_in[22] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[22].IN1
enq_data_in[23] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[23].IN1
enq_data_in[24] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[24].IN1
enq_data_in[25] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[25].IN1
enq_data_in[26] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[26].IN1
enq_data_in[27] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[27].IN1
enq_data_in[28] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[28].IN1
enq_data_in[29] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[29].IN1
enq_data_in[30] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[30].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[12] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[13] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[14] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[15] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[16] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[17] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[18] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[19] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[20] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[21] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[22] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[23] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[24] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[25] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[26] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[27] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[28] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[29] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[30] <= RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_7|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[30].CLK
CLK => arr.data_a[29].CLK
CLK => arr.data_a[28].CLK
CLK => arr.data_a[27].CLK
CLK => arr.data_a[26].CLK
CLK => arr.data_a[25].CLK
CLK => arr.data_a[24].CLK
CLK => arr.data_a[23].CLK
CLK => arr.data_a[22].CLK
CLK => arr.data_a[21].CLK
CLK => arr.data_a[20].CLK
CLK => arr.data_a[19].CLK
CLK => arr.data_a[18].CLK
CLK => arr.data_a[17].CLK
CLK => arr.data_a[16].CLK
CLK => arr.data_a[15].CLK
CLK => arr.data_a[14].CLK
CLK => arr.data_a[13].CLK
CLK => arr.data_a[12].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
D_IN[12] => arr.data_a[12].DATAIN
D_IN[12] => arr.DATAIN12
D_IN[13] => arr.data_a[13].DATAIN
D_IN[13] => arr.DATAIN13
D_IN[14] => arr.data_a[14].DATAIN
D_IN[14] => arr.DATAIN14
D_IN[15] => arr.data_a[15].DATAIN
D_IN[15] => arr.DATAIN15
D_IN[16] => arr.data_a[16].DATAIN
D_IN[16] => arr.DATAIN16
D_IN[17] => arr.data_a[17].DATAIN
D_IN[17] => arr.DATAIN17
D_IN[18] => arr.data_a[18].DATAIN
D_IN[18] => arr.DATAIN18
D_IN[19] => arr.data_a[19].DATAIN
D_IN[19] => arr.DATAIN19
D_IN[20] => arr.data_a[20].DATAIN
D_IN[20] => arr.DATAIN20
D_IN[21] => arr.data_a[21].DATAIN
D_IN[21] => arr.DATAIN21
D_IN[22] => arr.data_a[22].DATAIN
D_IN[22] => arr.DATAIN22
D_IN[23] => arr.data_a[23].DATAIN
D_IN[23] => arr.DATAIN23
D_IN[24] => arr.data_a[24].DATAIN
D_IN[24] => arr.DATAIN24
D_IN[25] => arr.data_a[25].DATAIN
D_IN[25] => arr.DATAIN25
D_IN[26] => arr.data_a[26].DATAIN
D_IN[26] => arr.DATAIN26
D_IN[27] => arr.data_a[27].DATAIN
D_IN[27] => arr.DATAIN27
D_IN[28] => arr.data_a[28].DATAIN
D_IN[28] => arr.DATAIN28
D_IN[29] => arr.data_a[29].DATAIN
D_IN[29] => arr.DATAIN29
D_IN[30] => arr.data_a[30].DATAIN
D_IN[30] => arr.DATAIN30
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11
D_OUT[12] <= arr.DATAOUT12
D_OUT[13] <= arr.DATAOUT13
D_OUT[14] <= arr.DATAOUT14
D_OUT[15] <= arr.DATAOUT15
D_OUT[16] <= arr.DATAOUT16
D_OUT[17] <= arr.DATAOUT17
D_OUT[18] <= arr.DATAOUT18
D_OUT[19] <= arr.DATAOUT19
D_OUT[20] <= arr.DATAOUT20
D_OUT[21] <= arr.DATAOUT21
D_OUT[22] <= arr.DATAOUT22
D_OUT[23] <= arr.DATAOUT23
D_OUT[24] <= arr.DATAOUT24
D_OUT[25] <= arr.DATAOUT25
D_OUT[26] <= arr.DATAOUT26
D_OUT[27] <= arr.DATAOUT27
D_OUT[28] <= arr.DATAOUT28
D_OUT[29] <= arr.DATAOUT29
D_OUT[30] <= arr.DATAOUT30


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_1
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_2
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_3
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_4
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_5
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_6
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkOutPortFIFO:outPortFIFOs_7
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc
pipeline => as_inputArbGrants_reg_0$EN.IN0
pipeline => as_inputArbGrants_reg_0_1$EN.IN0
pipeline => as_inputArbGrants_reg_0_2$EN.IN0
pipeline => as_inputArbGrants_reg_0_3$EN.IN0
pipeline => as_inputArbGrants_reg_0_4$EN.IN0
pipeline => as_inputArbGrants_reg_0_5$EN.IN0
pipeline => as_inputArbGrants_reg_0_6$EN.IN0
pipeline => as_inputArbGrants_reg_0_7$EN.IN0
pipeline => as_inputArbGrants_reg_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_2$EN.IN0
pipeline => as_inputArbGrants_reg_1_3$EN.IN0
pipeline => as_inputArbGrants_reg_1_4$EN.IN0
pipeline => as_inputArbGrants_reg_1_5$EN.IN0
pipeline => as_inputArbGrants_reg_1_6$EN.IN0
pipeline => as_inputArbGrants_reg_1_7$EN.IN0
pipeline => as_inputArbGrants_reg_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_1$EN.IN0
pipeline => as_inputArbGrants_reg_2_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_3$EN.IN0
pipeline => as_inputArbGrants_reg_2_4$EN.IN0
pipeline => as_inputArbGrants_reg_2_5$EN.IN0
pipeline => as_inputArbGrants_reg_2_6$EN.IN0
pipeline => as_inputArbGrants_reg_2_7$EN.IN0
pipeline => as_inputArbGrants_reg_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_1$EN.IN0
pipeline => as_inputArbGrants_reg_3_2$EN.IN0
pipeline => as_inputArbGrants_reg_3_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_4$EN.IN0
pipeline => as_inputArbGrants_reg_3_5$EN.IN0
pipeline => as_inputArbGrants_reg_3_6$EN.IN0
pipeline => as_inputArbGrants_reg_3_7$EN.IN0
pipeline => as_inputArbGrants_reg_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_1$EN.IN0
pipeline => as_inputArbGrants_reg_4_2$EN.IN0
pipeline => as_inputArbGrants_reg_4_3$EN.IN0
pipeline => as_inputArbGrants_reg_4_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_5$EN.IN0
pipeline => as_inputArbGrants_reg_4_6$EN.IN0
pipeline => as_inputArbGrants_reg_4_7$EN.IN0
pipeline => as_inputArbGrants_reg_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_1$EN.IN0
pipeline => as_inputArbGrants_reg_5_2$EN.IN0
pipeline => as_inputArbGrants_reg_5_3$EN.IN0
pipeline => as_inputArbGrants_reg_5_4$EN.IN0
pipeline => as_inputArbGrants_reg_5_5$EN.IN0
pipeline => as_inputArbGrants_reg_5_6$EN.IN0
pipeline => as_inputArbGrants_reg_5_7$EN.IN0
pipeline => as_inputArbGrants_reg_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_1$EN.IN0
pipeline => as_inputArbGrants_reg_6_2$EN.IN0
pipeline => as_inputArbGrants_reg_6_3$EN.IN0
pipeline => as_inputArbGrants_reg_6_4$EN.IN0
pipeline => as_inputArbGrants_reg_6_5$EN.IN0
pipeline => as_inputArbGrants_reg_6_6$EN.IN0
pipeline => as_inputArbGrants_reg_6_7$EN.IN0
pipeline => as_inputArbGrants_reg_7$EN.IN0
pipeline => as_inputArbGrants_reg_7_1$EN.IN0
pipeline => as_inputArbGrants_reg_7_2$EN.IN0
pipeline => as_inputArbGrants_reg_7_3$EN.IN0
pipeline => as_inputArbGrants_reg_7_4$EN.IN0
pipeline => as_inputArbGrants_reg_7_5$EN.IN0
pipeline => as_inputArbGrants_reg_7_6$EN.IN0
pipeline => as_inputArbGrants_reg_7_7$EN.IN0
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_5_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_6_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_7_select_requests.OUTPUTSELECT
CLK => CLK.IN2
RST_N => RST_N.IN2
allocate_alloc_input[0] => inputArbs$input_arbs_0_select_requests[0].IN1
allocate_alloc_input[1] => inputArbs$input_arbs_0_select_requests[1].IN1
allocate_alloc_input[2] => inputArbs$input_arbs_0_select_requests[2].IN1
allocate_alloc_input[3] => inputArbs$input_arbs_0_select_requests[3].IN1
allocate_alloc_input[4] => inputArbs$input_arbs_0_select_requests[4].IN1
allocate_alloc_input[5] => inputArbs$input_arbs_0_select_requests[5].IN1
allocate_alloc_input[6] => inputArbs$input_arbs_0_select_requests[6].IN1
allocate_alloc_input[7] => inputArbs$input_arbs_0_select_requests[7].IN1
allocate_alloc_input[8] => inputArbs$input_arbs_1_select_requests[0].IN1
allocate_alloc_input[9] => inputArbs$input_arbs_1_select_requests[1].IN1
allocate_alloc_input[10] => inputArbs$input_arbs_1_select_requests[2].IN1
allocate_alloc_input[11] => inputArbs$input_arbs_1_select_requests[3].IN1
allocate_alloc_input[12] => inputArbs$input_arbs_1_select_requests[4].IN1
allocate_alloc_input[13] => inputArbs$input_arbs_1_select_requests[5].IN1
allocate_alloc_input[14] => inputArbs$input_arbs_1_select_requests[6].IN1
allocate_alloc_input[15] => inputArbs$input_arbs_1_select_requests[7].IN1
allocate_alloc_input[16] => inputArbs$input_arbs_2_select_requests[0].IN1
allocate_alloc_input[17] => inputArbs$input_arbs_2_select_requests[1].IN1
allocate_alloc_input[18] => inputArbs$input_arbs_2_select_requests[2].IN1
allocate_alloc_input[19] => inputArbs$input_arbs_2_select_requests[3].IN1
allocate_alloc_input[20] => inputArbs$input_arbs_2_select_requests[4].IN1
allocate_alloc_input[21] => inputArbs$input_arbs_2_select_requests[5].IN1
allocate_alloc_input[22] => inputArbs$input_arbs_2_select_requests[6].IN1
allocate_alloc_input[23] => inputArbs$input_arbs_2_select_requests[7].IN1
allocate_alloc_input[24] => inputArbs$input_arbs_3_select_requests[0].IN1
allocate_alloc_input[25] => inputArbs$input_arbs_3_select_requests[1].IN1
allocate_alloc_input[26] => inputArbs$input_arbs_3_select_requests[2].IN1
allocate_alloc_input[27] => inputArbs$input_arbs_3_select_requests[3].IN1
allocate_alloc_input[28] => inputArbs$input_arbs_3_select_requests[4].IN1
allocate_alloc_input[29] => inputArbs$input_arbs_3_select_requests[5].IN1
allocate_alloc_input[30] => inputArbs$input_arbs_3_select_requests[6].IN1
allocate_alloc_input[31] => inputArbs$input_arbs_3_select_requests[7].IN1
allocate_alloc_input[32] => inputArbs$input_arbs_4_select_requests[0].IN1
allocate_alloc_input[33] => inputArbs$input_arbs_4_select_requests[1].IN1
allocate_alloc_input[34] => inputArbs$input_arbs_4_select_requests[2].IN1
allocate_alloc_input[35] => inputArbs$input_arbs_4_select_requests[3].IN1
allocate_alloc_input[36] => inputArbs$input_arbs_4_select_requests[4].IN1
allocate_alloc_input[37] => inputArbs$input_arbs_4_select_requests[5].IN1
allocate_alloc_input[38] => inputArbs$input_arbs_4_select_requests[6].IN1
allocate_alloc_input[39] => inputArbs$input_arbs_4_select_requests[7].IN1
allocate_alloc_input[40] => inputArbs$input_arbs_5_select_requests[0].IN1
allocate_alloc_input[41] => inputArbs$input_arbs_5_select_requests[1].IN1
allocate_alloc_input[42] => inputArbs$input_arbs_5_select_requests[2].IN1
allocate_alloc_input[43] => inputArbs$input_arbs_5_select_requests[3].IN1
allocate_alloc_input[44] => inputArbs$input_arbs_5_select_requests[4].IN1
allocate_alloc_input[45] => inputArbs$input_arbs_5_select_requests[5].IN1
allocate_alloc_input[46] => inputArbs$input_arbs_5_select_requests[6].IN1
allocate_alloc_input[47] => inputArbs$input_arbs_5_select_requests[7].IN1
allocate_alloc_input[48] => inputArbs$input_arbs_6_select_requests[0].IN1
allocate_alloc_input[49] => inputArbs$input_arbs_6_select_requests[1].IN1
allocate_alloc_input[50] => inputArbs$input_arbs_6_select_requests[2].IN1
allocate_alloc_input[51] => inputArbs$input_arbs_6_select_requests[3].IN1
allocate_alloc_input[52] => inputArbs$input_arbs_6_select_requests[4].IN1
allocate_alloc_input[53] => inputArbs$input_arbs_6_select_requests[5].IN1
allocate_alloc_input[54] => inputArbs$input_arbs_6_select_requests[6].IN1
allocate_alloc_input[55] => inputArbs$input_arbs_6_select_requests[7].IN1
allocate_alloc_input[56] => inputArbs$input_arbs_7_select_requests[0].IN1
allocate_alloc_input[57] => inputArbs$input_arbs_7_select_requests[1].IN1
allocate_alloc_input[58] => inputArbs$input_arbs_7_select_requests[2].IN1
allocate_alloc_input[59] => inputArbs$input_arbs_7_select_requests[3].IN1
allocate_alloc_input[60] => inputArbs$input_arbs_7_select_requests[4].IN1
allocate_alloc_input[61] => inputArbs$input_arbs_7_select_requests[5].IN1
allocate_alloc_input[62] => inputArbs$input_arbs_7_select_requests[6].IN1
allocate_alloc_input[63] => inputArbs$input_arbs_7_select_requests[7].IN1
EN_allocate => as_inputArbGrants_reg_0$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_5_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_6_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_5$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_6$EN.IN1
EN_allocate => as_inputArbGrants_reg_7_7$EN.IN1
allocate[0] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[1] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[2] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[3] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[4] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[5] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[6] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[7] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[8] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[9] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[10] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[11] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[12] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[13] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[14] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[15] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[16] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[17] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[18] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[19] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[20] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[21] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[22] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[23] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[24] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[25] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[26] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[27] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[28] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[29] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[30] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[31] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[32] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[33] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[34] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[35] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[36] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[37] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[38] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[39] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[40] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[41] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[42] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[43] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[44] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[45] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[46] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[47] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[48] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[49] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[50] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[51] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[52] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[53] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[54] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[55] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
allocate[56] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_0_select
allocate[57] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_1_select
allocate[58] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_2_select
allocate[59] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_3_select
allocate[60] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_4_select
allocate[61] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_5_select
allocate[62] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_6_select
allocate[63] <= mkRouterOutputArbitersRoundRobin:outputArbs.output_arbs_7_select
EN_next => outputArbs$EN_output_arbs_7_next.IN16


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs
CLK => ias_7_token[0].CLK
CLK => ias_7_token[1].CLK
CLK => ias_7_token[2].CLK
CLK => ias_7_token[3].CLK
CLK => ias_7_token[4].CLK
CLK => ias_7_token[5].CLK
CLK => ias_7_token[6].CLK
CLK => ias_7_token[7].CLK
CLK => ias_6_token[0].CLK
CLK => ias_6_token[1].CLK
CLK => ias_6_token[2].CLK
CLK => ias_6_token[3].CLK
CLK => ias_6_token[4].CLK
CLK => ias_6_token[5].CLK
CLK => ias_6_token[6].CLK
CLK => ias_6_token[7].CLK
CLK => ias_5_token[0].CLK
CLK => ias_5_token[1].CLK
CLK => ias_5_token[2].CLK
CLK => ias_5_token[3].CLK
CLK => ias_5_token[4].CLK
CLK => ias_5_token[5].CLK
CLK => ias_5_token[6].CLK
CLK => ias_5_token[7].CLK
CLK => ias_4_token[0].CLK
CLK => ias_4_token[1].CLK
CLK => ias_4_token[2].CLK
CLK => ias_4_token[3].CLK
CLK => ias_4_token[4].CLK
CLK => ias_4_token[5].CLK
CLK => ias_4_token[6].CLK
CLK => ias_4_token[7].CLK
CLK => ias_3_token[0].CLK
CLK => ias_3_token[1].CLK
CLK => ias_3_token[2].CLK
CLK => ias_3_token[3].CLK
CLK => ias_3_token[4].CLK
CLK => ias_3_token[5].CLK
CLK => ias_3_token[6].CLK
CLK => ias_3_token[7].CLK
CLK => ias_2_token[0].CLK
CLK => ias_2_token[1].CLK
CLK => ias_2_token[2].CLK
CLK => ias_2_token[3].CLK
CLK => ias_2_token[4].CLK
CLK => ias_2_token[5].CLK
CLK => ias_2_token[6].CLK
CLK => ias_2_token[7].CLK
CLK => ias_1_token[0].CLK
CLK => ias_1_token[1].CLK
CLK => ias_1_token[2].CLK
CLK => ias_1_token[3].CLK
CLK => ias_1_token[4].CLK
CLK => ias_1_token[5].CLK
CLK => ias_1_token[6].CLK
CLK => ias_1_token[7].CLK
CLK => ias_0_token[0].CLK
CLK => ias_0_token[1].CLK
CLK => ias_0_token[2].CLK
CLK => ias_0_token[3].CLK
CLK => ias_0_token[4].CLK
CLK => ias_0_token[5].CLK
CLK => ias_0_token[6].CLK
CLK => ias_0_token[7].CLK
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_0_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_1_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_2_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_3_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_4_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_5_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_6_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
RST_N => ias_7_token.OUTPUTSELECT
input_arbs_0_select_requests[0] => input_arbs_0_select_requests[0].IN2
input_arbs_0_select_requests[1] => input_arbs_0_select_requests[1].IN2
input_arbs_0_select_requests[2] => input_arbs_0_select_requests[2].IN2
input_arbs_0_select_requests[3] => input_arbs_0_select_requests[3].IN2
input_arbs_0_select_requests[4] => input_arbs_0_select_requests[4].IN2
input_arbs_0_select_requests[5] => input_arbs_0_select_requests[5].IN2
input_arbs_0_select_requests[6] => input_arbs_0_select_requests[6].IN2
input_arbs_0_select_requests[7] => input_arbs_0_select_requests[7].IN2
input_arbs_0_select[0] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[2] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[4] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[6] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[7] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
EN_input_arbs_0_next => ias_0_token.OUTPUTSELECT
input_arbs_1_select_requests[0] => input_arbs_1_select_requests[0].IN2
input_arbs_1_select_requests[1] => input_arbs_1_select_requests[1].IN2
input_arbs_1_select_requests[2] => input_arbs_1_select_requests[2].IN2
input_arbs_1_select_requests[3] => input_arbs_1_select_requests[3].IN2
input_arbs_1_select_requests[4] => input_arbs_1_select_requests[4].IN2
input_arbs_1_select_requests[5] => input_arbs_1_select_requests[5].IN2
input_arbs_1_select_requests[6] => input_arbs_1_select_requests[6].IN2
input_arbs_1_select_requests[7] => input_arbs_1_select_requests[7].IN2
input_arbs_1_select[0] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[2] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[4] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[6] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[7] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
EN_input_arbs_1_next => ias_1_token.OUTPUTSELECT
input_arbs_2_select_requests[0] => input_arbs_2_select_requests[0].IN2
input_arbs_2_select_requests[1] => input_arbs_2_select_requests[1].IN2
input_arbs_2_select_requests[2] => input_arbs_2_select_requests[2].IN2
input_arbs_2_select_requests[3] => input_arbs_2_select_requests[3].IN2
input_arbs_2_select_requests[4] => input_arbs_2_select_requests[4].IN2
input_arbs_2_select_requests[5] => input_arbs_2_select_requests[5].IN2
input_arbs_2_select_requests[6] => input_arbs_2_select_requests[6].IN2
input_arbs_2_select_requests[7] => input_arbs_2_select_requests[7].IN2
input_arbs_2_select[0] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[2] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[4] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[6] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[7] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
EN_input_arbs_2_next => ias_2_token.OUTPUTSELECT
input_arbs_3_select_requests[0] => input_arbs_3_select_requests[0].IN2
input_arbs_3_select_requests[1] => input_arbs_3_select_requests[1].IN2
input_arbs_3_select_requests[2] => input_arbs_3_select_requests[2].IN2
input_arbs_3_select_requests[3] => input_arbs_3_select_requests[3].IN2
input_arbs_3_select_requests[4] => input_arbs_3_select_requests[4].IN2
input_arbs_3_select_requests[5] => input_arbs_3_select_requests[5].IN2
input_arbs_3_select_requests[6] => input_arbs_3_select_requests[6].IN2
input_arbs_3_select_requests[7] => input_arbs_3_select_requests[7].IN2
input_arbs_3_select[0] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[2] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[4] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[6] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[7] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
EN_input_arbs_3_next => ias_3_token.OUTPUTSELECT
input_arbs_4_select_requests[0] => input_arbs_4_select_requests[0].IN2
input_arbs_4_select_requests[1] => input_arbs_4_select_requests[1].IN2
input_arbs_4_select_requests[2] => input_arbs_4_select_requests[2].IN2
input_arbs_4_select_requests[3] => input_arbs_4_select_requests[3].IN2
input_arbs_4_select_requests[4] => input_arbs_4_select_requests[4].IN2
input_arbs_4_select_requests[5] => input_arbs_4_select_requests[5].IN2
input_arbs_4_select_requests[6] => input_arbs_4_select_requests[6].IN2
input_arbs_4_select_requests[7] => input_arbs_4_select_requests[7].IN2
input_arbs_4_select[0] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[2] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[4] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[6] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[7] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
EN_input_arbs_4_next => ias_4_token.OUTPUTSELECT
input_arbs_5_select_requests[0] => input_arbs_5_select_requests[0].IN2
input_arbs_5_select_requests[1] => input_arbs_5_select_requests[1].IN2
input_arbs_5_select_requests[2] => input_arbs_5_select_requests[2].IN2
input_arbs_5_select_requests[3] => input_arbs_5_select_requests[3].IN2
input_arbs_5_select_requests[4] => input_arbs_5_select_requests[4].IN2
input_arbs_5_select_requests[5] => input_arbs_5_select_requests[5].IN2
input_arbs_5_select_requests[6] => input_arbs_5_select_requests[6].IN2
input_arbs_5_select_requests[7] => input_arbs_5_select_requests[7].IN2
input_arbs_5_select[0] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[2] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[4] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[6] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_5_select[7] <= input_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
EN_input_arbs_5_next => ias_5_token.OUTPUTSELECT
input_arbs_6_select_requests[0] => input_arbs_6_select_requests[0].IN2
input_arbs_6_select_requests[1] => input_arbs_6_select_requests[1].IN2
input_arbs_6_select_requests[2] => input_arbs_6_select_requests[2].IN2
input_arbs_6_select_requests[3] => input_arbs_6_select_requests[3].IN2
input_arbs_6_select_requests[4] => input_arbs_6_select_requests[4].IN2
input_arbs_6_select_requests[5] => input_arbs_6_select_requests[5].IN2
input_arbs_6_select_requests[6] => input_arbs_6_select_requests[6].IN2
input_arbs_6_select_requests[7] => input_arbs_6_select_requests[7].IN2
input_arbs_6_select[0] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[2] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[4] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[6] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_6_select[7] <= input_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
EN_input_arbs_6_next => ias_6_token.OUTPUTSELECT
input_arbs_7_select_requests[0] => input_arbs_7_select_requests[0].IN2
input_arbs_7_select_requests[1] => input_arbs_7_select_requests[1].IN2
input_arbs_7_select_requests[2] => input_arbs_7_select_requests[2].IN2
input_arbs_7_select_requests[3] => input_arbs_7_select_requests[3].IN2
input_arbs_7_select_requests[4] => input_arbs_7_select_requests[4].IN2
input_arbs_7_select_requests[5] => input_arbs_7_select_requests[5].IN2
input_arbs_7_select_requests[6] => input_arbs_7_select_requests[6].IN2
input_arbs_7_select_requests[7] => input_arbs_7_select_requests[7].IN2
input_arbs_7_select[0] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[2] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[4] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[6] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_7_select[7] <= input_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT
EN_input_arbs_7_next => ias_7_token.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterInputArbitersRoundRobin:inputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs
CLK => oas_7_token[0].CLK
CLK => oas_7_token[1].CLK
CLK => oas_7_token[2].CLK
CLK => oas_7_token[3].CLK
CLK => oas_7_token[4].CLK
CLK => oas_7_token[5].CLK
CLK => oas_7_token[6].CLK
CLK => oas_7_token[7].CLK
CLK => oas_6_token[0].CLK
CLK => oas_6_token[1].CLK
CLK => oas_6_token[2].CLK
CLK => oas_6_token[3].CLK
CLK => oas_6_token[4].CLK
CLK => oas_6_token[5].CLK
CLK => oas_6_token[6].CLK
CLK => oas_6_token[7].CLK
CLK => oas_5_token[0].CLK
CLK => oas_5_token[1].CLK
CLK => oas_5_token[2].CLK
CLK => oas_5_token[3].CLK
CLK => oas_5_token[4].CLK
CLK => oas_5_token[5].CLK
CLK => oas_5_token[6].CLK
CLK => oas_5_token[7].CLK
CLK => oas_4_token[0].CLK
CLK => oas_4_token[1].CLK
CLK => oas_4_token[2].CLK
CLK => oas_4_token[3].CLK
CLK => oas_4_token[4].CLK
CLK => oas_4_token[5].CLK
CLK => oas_4_token[6].CLK
CLK => oas_4_token[7].CLK
CLK => oas_3_token[0].CLK
CLK => oas_3_token[1].CLK
CLK => oas_3_token[2].CLK
CLK => oas_3_token[3].CLK
CLK => oas_3_token[4].CLK
CLK => oas_3_token[5].CLK
CLK => oas_3_token[6].CLK
CLK => oas_3_token[7].CLK
CLK => oas_2_token[0].CLK
CLK => oas_2_token[1].CLK
CLK => oas_2_token[2].CLK
CLK => oas_2_token[3].CLK
CLK => oas_2_token[4].CLK
CLK => oas_2_token[5].CLK
CLK => oas_2_token[6].CLK
CLK => oas_2_token[7].CLK
CLK => oas_1_token[0].CLK
CLK => oas_1_token[1].CLK
CLK => oas_1_token[2].CLK
CLK => oas_1_token[3].CLK
CLK => oas_1_token[4].CLK
CLK => oas_1_token[5].CLK
CLK => oas_1_token[6].CLK
CLK => oas_1_token[7].CLK
CLK => oas_0_token[0].CLK
CLK => oas_0_token[1].CLK
CLK => oas_0_token[2].CLK
CLK => oas_0_token[3].CLK
CLK => oas_0_token[4].CLK
CLK => oas_0_token[5].CLK
CLK => oas_0_token[6].CLK
CLK => oas_0_token[7].CLK
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_0_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_1_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_2_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_3_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_4_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_5_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_6_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
RST_N => oas_7_token.OUTPUTSELECT
output_arbs_0_select_requests[0] => output_arbs_0_select_requests[0].IN2
output_arbs_0_select_requests[1] => output_arbs_0_select_requests[1].IN2
output_arbs_0_select_requests[2] => output_arbs_0_select_requests[2].IN2
output_arbs_0_select_requests[3] => output_arbs_0_select_requests[3].IN2
output_arbs_0_select_requests[4] => output_arbs_0_select_requests[4].IN2
output_arbs_0_select_requests[5] => output_arbs_0_select_requests[5].IN2
output_arbs_0_select_requests[6] => output_arbs_0_select_requests[6].IN2
output_arbs_0_select_requests[7] => output_arbs_0_select_requests[7].IN2
output_arbs_0_select[0] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[1] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d111.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[2] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[3] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d87.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[4] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[5] <= NOT_gen_grant_carry_2_BIT_1_3_2_AND_NOT_gen_gr_ETC___d67.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[6] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[7] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
EN_output_arbs_0_next => oas_0_token.OUTPUTSELECT
output_arbs_1_select_requests[0] => output_arbs_1_select_requests[0].IN2
output_arbs_1_select_requests[1] => output_arbs_1_select_requests[1].IN2
output_arbs_1_select_requests[2] => output_arbs_1_select_requests[2].IN2
output_arbs_1_select_requests[3] => output_arbs_1_select_requests[3].IN2
output_arbs_1_select_requests[4] => output_arbs_1_select_requests[4].IN2
output_arbs_1_select_requests[5] => output_arbs_1_select_requests[5].IN2
output_arbs_1_select_requests[6] => output_arbs_1_select_requests[6].IN2
output_arbs_1_select_requests[7] => output_arbs_1_select_requests[7].IN2
output_arbs_1_select[0] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[1] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d237.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[2] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[3] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d213.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[4] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[5] <= NOT_gen_grant_carry_58_BIT_1_59_78_AND_NOT_gen_ETC___d193.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[6] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[7] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
EN_output_arbs_1_next => oas_1_token.OUTPUTSELECT
output_arbs_2_select_requests[0] => output_arbs_2_select_requests[0].IN2
output_arbs_2_select_requests[1] => output_arbs_2_select_requests[1].IN2
output_arbs_2_select_requests[2] => output_arbs_2_select_requests[2].IN2
output_arbs_2_select_requests[3] => output_arbs_2_select_requests[3].IN2
output_arbs_2_select_requests[4] => output_arbs_2_select_requests[4].IN2
output_arbs_2_select_requests[5] => output_arbs_2_select_requests[5].IN2
output_arbs_2_select_requests[6] => output_arbs_2_select_requests[6].IN2
output_arbs_2_select_requests[7] => output_arbs_2_select_requests[7].IN2
output_arbs_2_select[0] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[1] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d363.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[2] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[3] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d339.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[4] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[5] <= NOT_gen_grant_carry_84_BIT_1_85_04_AND_NOT_gen_ETC___d319.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[6] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[7] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
EN_output_arbs_2_next => oas_2_token.OUTPUTSELECT
output_arbs_3_select_requests[0] => output_arbs_3_select_requests[0].IN2
output_arbs_3_select_requests[1] => output_arbs_3_select_requests[1].IN2
output_arbs_3_select_requests[2] => output_arbs_3_select_requests[2].IN2
output_arbs_3_select_requests[3] => output_arbs_3_select_requests[3].IN2
output_arbs_3_select_requests[4] => output_arbs_3_select_requests[4].IN2
output_arbs_3_select_requests[5] => output_arbs_3_select_requests[5].IN2
output_arbs_3_select_requests[6] => output_arbs_3_select_requests[6].IN2
output_arbs_3_select_requests[7] => output_arbs_3_select_requests[7].IN2
output_arbs_3_select[0] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[1] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d489.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[2] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[3] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d465.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[4] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[5] <= NOT_gen_grant_carry_10_BIT_1_11_30_AND_NOT_gen_ETC___d445.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[6] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[7] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
EN_output_arbs_3_next => oas_3_token.OUTPUTSELECT
output_arbs_4_select_requests[0] => output_arbs_4_select_requests[0].IN2
output_arbs_4_select_requests[1] => output_arbs_4_select_requests[1].IN2
output_arbs_4_select_requests[2] => output_arbs_4_select_requests[2].IN2
output_arbs_4_select_requests[3] => output_arbs_4_select_requests[3].IN2
output_arbs_4_select_requests[4] => output_arbs_4_select_requests[4].IN2
output_arbs_4_select_requests[5] => output_arbs_4_select_requests[5].IN2
output_arbs_4_select_requests[6] => output_arbs_4_select_requests[6].IN2
output_arbs_4_select_requests[7] => output_arbs_4_select_requests[7].IN2
output_arbs_4_select[0] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[1] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d615.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[2] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[3] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d591.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[4] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[5] <= NOT_gen_grant_carry_36_BIT_1_37_56_AND_NOT_gen_ETC___d571.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[6] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[7] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
EN_output_arbs_4_next => oas_4_token.OUTPUTSELECT
output_arbs_5_select_requests[0] => output_arbs_5_select_requests[0].IN2
output_arbs_5_select_requests[1] => output_arbs_5_select_requests[1].IN2
output_arbs_5_select_requests[2] => output_arbs_5_select_requests[2].IN2
output_arbs_5_select_requests[3] => output_arbs_5_select_requests[3].IN2
output_arbs_5_select_requests[4] => output_arbs_5_select_requests[4].IN2
output_arbs_5_select_requests[5] => output_arbs_5_select_requests[5].IN2
output_arbs_5_select_requests[6] => output_arbs_5_select_requests[6].IN2
output_arbs_5_select_requests[7] => output_arbs_5_select_requests[7].IN2
output_arbs_5_select[0] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[1] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d741.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[2] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[3] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d717.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[4] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[5] <= NOT_gen_grant_carry_62_BIT_1_63_82_AND_NOT_gen_ETC___d697.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[6] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_5_select[7] <= output_arbs_5_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
EN_output_arbs_5_next => oas_5_token.OUTPUTSELECT
output_arbs_6_select_requests[0] => output_arbs_6_select_requests[0].IN2
output_arbs_6_select_requests[1] => output_arbs_6_select_requests[1].IN2
output_arbs_6_select_requests[2] => output_arbs_6_select_requests[2].IN2
output_arbs_6_select_requests[3] => output_arbs_6_select_requests[3].IN2
output_arbs_6_select_requests[4] => output_arbs_6_select_requests[4].IN2
output_arbs_6_select_requests[5] => output_arbs_6_select_requests[5].IN2
output_arbs_6_select_requests[6] => output_arbs_6_select_requests[6].IN2
output_arbs_6_select_requests[7] => output_arbs_6_select_requests[7].IN2
output_arbs_6_select[0] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[1] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d867.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[2] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[3] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d843.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[4] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[5] <= NOT_gen_grant_carry_88_BIT_1_89_08_AND_NOT_gen_ETC___d823.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[6] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_6_select[7] <= output_arbs_6_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
EN_output_arbs_6_next => oas_6_token.OUTPUTSELECT
output_arbs_7_select_requests[0] => output_arbs_7_select_requests[0].IN2
output_arbs_7_select_requests[1] => output_arbs_7_select_requests[1].IN2
output_arbs_7_select_requests[2] => output_arbs_7_select_requests[2].IN2
output_arbs_7_select_requests[3] => output_arbs_7_select_requests[3].IN2
output_arbs_7_select_requests[4] => output_arbs_7_select_requests[4].IN2
output_arbs_7_select_requests[5] => output_arbs_7_select_requests[5].IN2
output_arbs_7_select_requests[6] => output_arbs_7_select_requests[6].IN2
output_arbs_7_select_requests[7] => output_arbs_7_select_requests[7].IN2
output_arbs_7_select[0] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[1] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d993.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[2] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[3] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d969.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[4] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[5] <= NOT_gen_grant_carry_14_BIT_1_15_34_AND_NOT_gen_ETC___d949.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[6] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_7_select[7] <= output_arbs_7_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT
EN_output_arbs_7_next => oas_7_token.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_120
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_1
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_0
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_2
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_3
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_4
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_5
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_6
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_7
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_8
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_9
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_10
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_11
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_12
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_13
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_14
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_121
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_15
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_16
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_17
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_18
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_19
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_20
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_21
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_22
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_23
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_24
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_25
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_26
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_27
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_28
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_29
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_123
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_45
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_46
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_47
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_48
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_49
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_50
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_51
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_52
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_53
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_54
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_55
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_56
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_57
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_58
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_59
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_122
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_30
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_31
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_32
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_33
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_34
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_35
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_36
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_37
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_38
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_39
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_40
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_41
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_42
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_43
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_44
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_124
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_60
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_61
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_62
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_63
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_64
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_65
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_66
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_67
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_68
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_69
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_70
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_71
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_72
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_73
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_74
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_125
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_75
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_76
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_77
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_78
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_79
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_80
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_81
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_82
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_83
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_84
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_85
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_86
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_87
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_88
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_89
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_126
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_90
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_91
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_92
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_93
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_94
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_95
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_96
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_97
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_98
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_99
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_100
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_101
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_102
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_103
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_104
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_127
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_105
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_106
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_107
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_108
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_109
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_110
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_111
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_112
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_113
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_114
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_115
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_116
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_117
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_118
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkSepRouterAllocator:routerAlloc|mkRouterOutputArbitersRoundRobin:outputArbs|module_gen_grant_carry:instance_gen_grant_carry_119
gen_grant_carry_c => gen_grant_carry.IN0
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_r => gen_grant_carry.IN1
gen_grant_carry_p => gen_grant_carry.IN1
gen_grant_carry[0] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE
gen_grant_carry[1] <= gen_grant_carry.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_0
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_1
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_2
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_3
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_4
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_5
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_7
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core_3|module_outport_encoder:instance_outport_encoder_6
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[4] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.IN1
outport_encoder_vec[5] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[5] => outport_encoder.DATAA
outport_encoder_vec[6] => outport_encoder.IN1
outport_encoder_vec[6] => outport_encoder.DATAA
outport_encoder_vec[7] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0
CLK => CLK.IN1
RST_N => RST_N.IN1
EN_getFlit => bridge$EN_nocPort_getFlit.IN1
getFlit[0] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[1] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[2] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[3] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[4] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[5] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[6] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[7] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[8] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[9] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[10] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[11] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[12] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[13] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[14] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[15] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[16] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[17] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[18] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[19] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[20] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[21] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[22] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[23] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[24] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[25] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[26] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[27] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[28] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[29] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[30] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[31] <= mkCnctBridge:bridge.nocPort_getFlit
RDY_getFlit <= mkCnctBridge:bridge.RDY_nocPort_getFlit
setNonFullVC_vcmask[0] => bridge$nocPort_setNonFullVC_vcmask[0].IN1
setNonFullVC_vcmask[1] => bridge$nocPort_setNonFullVC_vcmask[1].IN1
EN_setNonFullVC => bridge$EN_nocPort_setNonFullVC.IN1
RDY_setNonFullVC <= <VCC>
setRecvFlit_flit[0] => bridge$nocPort_setRecvFlit_flit[0].IN1
setRecvFlit_flit[1] => bridge$nocPort_setRecvFlit_flit[1].IN1
setRecvFlit_flit[2] => bridge$nocPort_setRecvFlit_flit[2].IN1
setRecvFlit_flit[3] => bridge$nocPort_setRecvFlit_flit[3].IN1
setRecvFlit_flit[4] => bridge$nocPort_setRecvFlit_flit[4].IN1
setRecvFlit_flit[5] => bridge$nocPort_setRecvFlit_flit[5].IN1
setRecvFlit_flit[6] => bridge$nocPort_setRecvFlit_flit[6].IN1
setRecvFlit_flit[7] => bridge$nocPort_setRecvFlit_flit[7].IN1
setRecvFlit_flit[8] => bridge$nocPort_setRecvFlit_flit[8].IN1
setRecvFlit_flit[9] => bridge$nocPort_setRecvFlit_flit[9].IN1
setRecvFlit_flit[10] => bridge$nocPort_setRecvFlit_flit[10].IN1
setRecvFlit_flit[11] => bridge$nocPort_setRecvFlit_flit[11].IN1
setRecvFlit_flit[12] => bridge$nocPort_setRecvFlit_flit[12].IN1
setRecvFlit_flit[13] => bridge$nocPort_setRecvFlit_flit[13].IN1
setRecvFlit_flit[14] => bridge$nocPort_setRecvFlit_flit[14].IN1
setRecvFlit_flit[15] => bridge$nocPort_setRecvFlit_flit[15].IN1
setRecvFlit_flit[16] => bridge$nocPort_setRecvFlit_flit[16].IN1
setRecvFlit_flit[17] => bridge$nocPort_setRecvFlit_flit[17].IN1
setRecvFlit_flit[18] => bridge$nocPort_setRecvFlit_flit[18].IN1
setRecvFlit_flit[19] => bridge$nocPort_setRecvFlit_flit[19].IN1
setRecvFlit_flit[20] => bridge$nocPort_setRecvFlit_flit[20].IN1
setRecvFlit_flit[21] => bridge$nocPort_setRecvFlit_flit[21].IN1
setRecvFlit_flit[22] => bridge$nocPort_setRecvFlit_flit[22].IN1
setRecvFlit_flit[23] => bridge$nocPort_setRecvFlit_flit[23].IN1
setRecvFlit_flit[24] => bridge$nocPort_setRecvFlit_flit[24].IN1
setRecvFlit_flit[25] => bridge$nocPort_setRecvFlit_flit[25].IN1
setRecvFlit_flit[26] => bridge$nocPort_setRecvFlit_flit[26].IN1
setRecvFlit_flit[27] => bridge$nocPort_setRecvFlit_flit[27].IN1
setRecvFlit_flit[28] => bridge$nocPort_setRecvFlit_flit[28].IN1
setRecvFlit_flit[29] => bridge$nocPort_setRecvFlit_flit[29].IN1
setRecvFlit_flit[30] => bridge$nocPort_setRecvFlit_flit[30].IN1
setRecvFlit_flit[31] => bridge$nocPort_setRecvFlit_flit[31].IN1
EN_setRecvFlit => bridge$EN_nocPort_setRecvFlit.IN1
RDY_setRecvFlit <= <VCC>
getRecvVCMask[0] <= mkCnctBridge:bridge.nocPort_getRecvVCMask
getRecvVCMask[1] <= mkCnctBridge:bridge.nocPort_getRecvVCMask
RDY_getRecvVCMask <= mkCnctBridge:bridge.RDY_nocPort_getRecvVCMask
setRecvPortID_portid[0] => bridge$nocPort_setRecvPortID_portid[0].IN1
setRecvPortID_portid[1] => bridge$nocPort_setRecvPortID_portid[1].IN1
setRecvPortID_portid[2] => bridge$nocPort_setRecvPortID_portid[2].IN1
setRecvPortID_portid[3] => bridge$nocPort_setRecvPortID_portid[3].IN1
EN_setRecvPortID => bridge$EN_nocPort_setRecvPortID.IN1
RDY_setRecvPortID <= <VCC>
putFlitSoft_put[0] => bridge$nocPort_putFlitSoft_put[0].IN1
putFlitSoft_put[1] => bridge$nocPort_putFlitSoft_put[1].IN1
putFlitSoft_put[2] => bridge$nocPort_putFlitSoft_put[2].IN1
putFlitSoft_put[3] => bridge$nocPort_putFlitSoft_put[3].IN1
putFlitSoft_put[4] => bridge$nocPort_putFlitSoft_put[4].IN1
putFlitSoft_put[5] => bridge$nocPort_putFlitSoft_put[5].IN1
putFlitSoft_put[6] => bridge$nocPort_putFlitSoft_put[6].IN1
putFlitSoft_put[7] => bridge$nocPort_putFlitSoft_put[7].IN1
putFlitSoft_put[8] => bridge$nocPort_putFlitSoft_put[8].IN1
putFlitSoft_put[9] => bridge$nocPort_putFlitSoft_put[9].IN1
putFlitSoft_put[10] => bridge$nocPort_putFlitSoft_put[10].IN1
putFlitSoft_put[11] => bridge$nocPort_putFlitSoft_put[11].IN1
putFlitSoft_put[12] => bridge$nocPort_putFlitSoft_put[12].IN1
putFlitSoft_put[13] => bridge$nocPort_putFlitSoft_put[13].IN1
putFlitSoft_put[14] => bridge$nocPort_putFlitSoft_put[14].IN1
putFlitSoft_put[15] => bridge$nocPort_putFlitSoft_put[15].IN1
putFlitSoft_put[16] => bridge$nocPort_putFlitSoft_put[16].IN1
putFlitSoft_put[17] => bridge$nocPort_putFlitSoft_put[17].IN1
putFlitSoft_put[18] => bridge$nocPort_putFlitSoft_put[18].IN1
putFlitSoft_put[19] => bridge$nocPort_putFlitSoft_put[19].IN1
putFlitSoft_put[20] => bridge$nocPort_putFlitSoft_put[20].IN1
putFlitSoft_put[21] => bridge$nocPort_putFlitSoft_put[21].IN1
putFlitSoft_put[22] => bridge$nocPort_putFlitSoft_put[22].IN1
putFlitSoft_put[23] => bridge$nocPort_putFlitSoft_put[23].IN1
putFlitSoft_put[24] => bridge$nocPort_putFlitSoft_put[24].IN1
putFlitSoft_put[25] => bridge$nocPort_putFlitSoft_put[25].IN1
putFlitSoft_put[26] => bridge$nocPort_putFlitSoft_put[26].IN1
putFlitSoft_put[27] => bridge$nocPort_putFlitSoft_put[27].IN1
putFlitSoft_put[28] => bridge$nocPort_putFlitSoft_put[28].IN1
putFlitSoft_put[29] => bridge$nocPort_putFlitSoft_put[29].IN1
putFlitSoft_put[30] => bridge$nocPort_putFlitSoft_put[30].IN1
putFlitSoft_put[31] => bridge$nocPort_putFlitSoft_put[31].IN1
EN_putFlitSoft_put => bridge$EN_nocPort_putFlitSoft_put.IN1
RDY_putFlitSoft_put <= mkCnctBridge:bridge.RDY_nocPort_putFlitSoft_put
EN_getFlitSoft_get => bridge$EN_nocPort_getFlitSoft_get.IN1
getFlitSoft_get[0] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[1] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[2] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[3] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[4] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[5] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[6] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[7] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[8] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[9] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[10] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[11] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[12] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[13] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[14] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[15] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[16] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[17] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[18] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[19] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[20] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[21] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[22] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[23] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[24] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[25] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[26] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[27] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[28] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[29] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[30] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[31] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
RDY_getFlitSoft_get <= mkCnctBridge:bridge.RDY_nocPort_getFlitSoft_get


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge
CLK => CLK.IN5
RST_N => RST_N.IN5
EN_nocPort_getFlit => sendFlit$DEQ.IN1
nocPort_getFlit[0] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[1] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[2] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[3] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[4] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[5] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[6] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[7] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[8] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[9] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[10] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[11] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[12] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[13] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[14] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[15] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[16] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[17] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[18] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[19] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[20] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[21] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[22] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[23] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[24] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[25] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[26] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[27] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[28] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[29] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[30] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[31] <= FIFO2:sendFlit.D_OUT
RDY_nocPort_getFlit <= RDY_nocPort_getFlit.DB_MAX_OUTPUT_PORT_TYPE
nocPort_setNonFullVC_vcmask[0] => RDY_nocPort_getFlit.DATAA
nocPort_setNonFullVC_vcmask[0] => WILL_FIRE_RL_r_send_flit.IN1
nocPort_setNonFullVC_vcmask[1] => RDY_nocPort_getFlit.DATAB
nocPort_setNonFullVC_vcmask[1] => CAN_FIRE_RL_r_send_flit_1.IN1
EN_nocPort_setNonFullVC => RDY_nocPort_getFlit.IN1
EN_nocPort_setNonFullVC => WILL_FIRE_RL_r_send_flit.IN1
EN_nocPort_setNonFullVC => CAN_FIRE_RL_r_send_flit_1.IN1
RDY_nocPort_setNonFullVC <= <VCC>
nocPort_setRecvFlit_flit[0] => flitsFromNw_1$D_IN[0].IN2
nocPort_setRecvFlit_flit[1] => flitsFromNw_1$D_IN[1].IN2
nocPort_setRecvFlit_flit[2] => flitsFromNw_1$D_IN[2].IN2
nocPort_setRecvFlit_flit[3] => flitsFromNw_1$D_IN[3].IN2
nocPort_setRecvFlit_flit[4] => flitsFromNw_1$D_IN[4].IN2
nocPort_setRecvFlit_flit[5] => flitsFromNw_1$D_IN[5].IN2
nocPort_setRecvFlit_flit[6] => flitsFromNw_1$D_IN[6].IN2
nocPort_setRecvFlit_flit[7] => flitsFromNw_1$D_IN[7].IN2
nocPort_setRecvFlit_flit[8] => flitsFromNw_1$D_IN[8].IN2
nocPort_setRecvFlit_flit[9] => flitsFromNw_1$D_IN[9].IN2
nocPort_setRecvFlit_flit[10] => flitsFromNw_1$D_IN[10].IN2
nocPort_setRecvFlit_flit[11] => flitsFromNw_1$D_IN[11].IN2
nocPort_setRecvFlit_flit[12] => flitsFromNw_1$D_IN[12].IN2
nocPort_setRecvFlit_flit[13] => flitsFromNw_1$D_IN[13].IN2
nocPort_setRecvFlit_flit[14] => flitsFromNw_1$D_IN[14].IN2
nocPort_setRecvFlit_flit[15] => flitsFromNw_1$D_IN[15].IN2
nocPort_setRecvFlit_flit[16] => flitsFromNw_1$D_IN[16].IN2
nocPort_setRecvFlit_flit[17] => flitsFromNw_1$D_IN[17].IN2
nocPort_setRecvFlit_flit[18] => flitsFromNw_1$D_IN[18].IN2
nocPort_setRecvFlit_flit[19] => flitsFromNw_1$D_IN[19].IN2
nocPort_setRecvFlit_flit[20] => flitsFromNw_1$D_IN[20].IN2
nocPort_setRecvFlit_flit[21] => flitsFromNw_1$D_IN[21].IN2
nocPort_setRecvFlit_flit[22] => flitsFromNw_1$D_IN[22].IN2
nocPort_setRecvFlit_flit[23] => flitsFromNw_1$D_IN[23].IN2
nocPort_setRecvFlit_flit[24] => flitsFromNw_1$D_IN[24].IN2
nocPort_setRecvFlit_flit[25] => flitsFromNw_1$D_IN[25].IN2
nocPort_setRecvFlit_flit[26] => flitsFromNw_1$D_IN[26].IN2
nocPort_setRecvFlit_flit[27] => flitsFromNw_1$D_IN[27].IN2
nocPort_setRecvFlit_flit[28] => flitsFromNw_1$D_IN[28].IN2
nocPort_setRecvFlit_flit[29] => flitsFromNw_1$D_IN[29].IN2
nocPort_setRecvFlit_flit[30] => flitsFromNw_1$D_IN[30].IN2
nocPort_setRecvFlit_flit[31] => flitsFromNw_1$D_IN[31].IN2
EN_nocPort_setRecvFlit => flitsFromNw_0$ENQ.IN1
EN_nocPort_setRecvFlit => flitsFromNw_1$ENQ.IN1
RDY_nocPort_setRecvFlit <= <VCC>
nocPort_getRecvVCMask[0] <= FIFO2:flitsFromNw_0.FULL_N
nocPort_getRecvVCMask[1] <= FIFO2:flitsFromNw_1.FULL_N
RDY_nocPort_getRecvVCMask <= <VCC>
nocPort_setRecvPortID_portid[0] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[1] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[2] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[3] => ~NO_FANOUT~
EN_nocPort_setRecvPortID => ~NO_FANOUT~
RDY_nocPort_setRecvPortID <= <VCC>
nocPort_putFlitSoft_put[0] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[1] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[2] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[3] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[4] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[5] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[6] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[7] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[8] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[9] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[10] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[11] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[12] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[13] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[14] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[15] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[16] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[17] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[18] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[19] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[20] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[21] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[22] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[23] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[24] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[25] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[26] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[27] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[28] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[29] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[30] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[31] => MUX_flitsToNw_0$enq_1__SEL_1.IN0
nocPort_putFlitSoft_put[31] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[31] => flitsToNw_0$ENQ.IN0
EN_nocPort_putFlitSoft_put => MUX_flitsToNw_0$enq_1__SEL_1.IN1
EN_nocPort_putFlitSoft_put => flitsToNw_0$ENQ.IN1
RDY_nocPort_putFlitSoft_put <= FIFO2:flitsToNw_0.FULL_N
EN_nocPort_getFlitSoft_get => flitsFromNw_0$DEQ.IN0
nocPort_getFlitSoft_get[0] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[1] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[2] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[3] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[4] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[5] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[6] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[7] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[8] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[9] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[10] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[11] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[12] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[13] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[14] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[15] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[16] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[17] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[18] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[19] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[20] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[21] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[22] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[23] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[24] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[25] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[26] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[27] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[28] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[29] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[30] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[31] <= FIFO2:flitsFromNw_0.D_OUT
RDY_nocPort_getFlitSoft_get <= FIFO2:flitsFromNw_0.EMPTY_N
corePort_0_put_flit[0] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[1] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[2] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[3] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[4] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[5] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[6] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[7] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[8] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[9] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[10] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[11] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[12] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[13] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[14] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[15] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[16] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[17] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[18] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[19] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[20] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[21] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[22] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[23] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[24] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[25] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[26] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[27] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[28] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[29] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[30] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[31] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[31] => flitsToNw_0$ENQ.IN0
EN_corePort_0_put => flitsToNw_0$ENQ.IN1
RDY_corePort_0_put <= FIFO2:flitsToNw_0.FULL_N
EN_corePort_0_get => flitsFromNw_0$DEQ.IN1
corePort_0_get[0] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[1] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[2] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[3] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[4] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[5] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[6] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[7] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[8] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[9] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[10] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[11] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[12] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[13] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[14] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[15] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[16] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[17] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[18] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[19] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[20] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[21] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[22] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[23] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[24] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[25] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[26] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[27] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[28] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[29] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[30] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[31] <= FIFO2:flitsFromNw_0.D_OUT
RDY_corePort_0_get <= FIFO2:flitsFromNw_0.EMPTY_N
corePort_1_put_flit[0] => flitsToNw_1$D_IN[0].IN1
corePort_1_put_flit[1] => flitsToNw_1$D_IN[1].IN1
corePort_1_put_flit[2] => flitsToNw_1$D_IN[2].IN1
corePort_1_put_flit[3] => flitsToNw_1$D_IN[3].IN1
corePort_1_put_flit[4] => flitsToNw_1$D_IN[4].IN1
corePort_1_put_flit[5] => flitsToNw_1$D_IN[5].IN1
corePort_1_put_flit[6] => flitsToNw_1$D_IN[6].IN1
corePort_1_put_flit[7] => flitsToNw_1$D_IN[7].IN1
corePort_1_put_flit[8] => flitsToNw_1$D_IN[8].IN1
corePort_1_put_flit[9] => flitsToNw_1$D_IN[9].IN1
corePort_1_put_flit[10] => flitsToNw_1$D_IN[10].IN1
corePort_1_put_flit[11] => flitsToNw_1$D_IN[11].IN1
corePort_1_put_flit[12] => flitsToNw_1$D_IN[12].IN1
corePort_1_put_flit[13] => flitsToNw_1$D_IN[13].IN1
corePort_1_put_flit[14] => flitsToNw_1$D_IN[14].IN1
corePort_1_put_flit[15] => flitsToNw_1$D_IN[15].IN1
corePort_1_put_flit[16] => flitsToNw_1$D_IN[16].IN1
corePort_1_put_flit[17] => flitsToNw_1$D_IN[17].IN1
corePort_1_put_flit[18] => flitsToNw_1$D_IN[18].IN1
corePort_1_put_flit[19] => flitsToNw_1$D_IN[19].IN1
corePort_1_put_flit[20] => flitsToNw_1$D_IN[20].IN1
corePort_1_put_flit[21] => flitsToNw_1$D_IN[21].IN1
corePort_1_put_flit[22] => flitsToNw_1$D_IN[22].IN1
corePort_1_put_flit[23] => flitsToNw_1$D_IN[23].IN1
corePort_1_put_flit[24] => flitsToNw_1$D_IN[24].IN1
corePort_1_put_flit[25] => flitsToNw_1$D_IN[25].IN1
corePort_1_put_flit[26] => flitsToNw_1$D_IN[26].IN1
corePort_1_put_flit[27] => flitsToNw_1$D_IN[27].IN1
corePort_1_put_flit[28] => flitsToNw_1$D_IN[28].IN1
corePort_1_put_flit[29] => flitsToNw_1$D_IN[29].IN1
corePort_1_put_flit[30] => flitsToNw_1$D_IN[30].IN1
corePort_1_put_flit[31] => flitsToNw_1$D_IN[31].IN1
EN_corePort_1_put => flitsToNw_1$ENQ.IN0
RDY_corePort_1_put <= FIFO2:flitsToNw_1.FULL_N
EN_corePort_1_get => flitsFromNw_1$DEQ.IN1
corePort_1_get[0] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[1] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[2] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[3] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[4] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[5] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[6] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[7] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[8] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[9] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[10] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[11] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[12] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[13] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[14] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[15] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[16] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[17] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[18] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[19] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[20] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[21] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[22] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[23] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[24] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[25] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[26] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[27] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[28] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[29] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[30] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[31] <= FIFO2:flitsFromNw_1.D_OUT
RDY_corePort_1_get <= FIFO2:flitsFromNw_1.EMPTY_N


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsFromNw_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:flitsToNw_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge|FIFO2:sendFlit
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1
CLK => CLK.IN14
RST_N => RST_N.IN14
EN_getFlit => bridge$EN_nocPort_getFlit.IN1
getFlit[0] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[1] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[2] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[3] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[4] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[5] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[6] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[7] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[8] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[9] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[10] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[11] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[12] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[13] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[14] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[15] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[16] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[17] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[18] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[19] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[20] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[21] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[22] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[23] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[24] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[25] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[26] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[27] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[28] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[29] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[30] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[31] <= mkCnctBridge:bridge.nocPort_getFlit
RDY_getFlit <= mkCnctBridge:bridge.RDY_nocPort_getFlit
setNonFullVC_vcmask[0] => bridge$nocPort_setNonFullVC_vcmask[0].IN1
setNonFullVC_vcmask[1] => bridge$nocPort_setNonFullVC_vcmask[1].IN1
EN_setNonFullVC => bridge$EN_nocPort_setNonFullVC.IN1
RDY_setNonFullVC <= <VCC>
setRecvFlit_flit[0] => bridge$nocPort_setRecvFlit_flit[0].IN1
setRecvFlit_flit[1] => bridge$nocPort_setRecvFlit_flit[1].IN1
setRecvFlit_flit[2] => bridge$nocPort_setRecvFlit_flit[2].IN1
setRecvFlit_flit[3] => bridge$nocPort_setRecvFlit_flit[3].IN1
setRecvFlit_flit[4] => bridge$nocPort_setRecvFlit_flit[4].IN1
setRecvFlit_flit[5] => bridge$nocPort_setRecvFlit_flit[5].IN1
setRecvFlit_flit[6] => bridge$nocPort_setRecvFlit_flit[6].IN1
setRecvFlit_flit[7] => bridge$nocPort_setRecvFlit_flit[7].IN1
setRecvFlit_flit[8] => bridge$nocPort_setRecvFlit_flit[8].IN1
setRecvFlit_flit[9] => bridge$nocPort_setRecvFlit_flit[9].IN1
setRecvFlit_flit[10] => bridge$nocPort_setRecvFlit_flit[10].IN1
setRecvFlit_flit[11] => bridge$nocPort_setRecvFlit_flit[11].IN1
setRecvFlit_flit[12] => bridge$nocPort_setRecvFlit_flit[12].IN1
setRecvFlit_flit[13] => bridge$nocPort_setRecvFlit_flit[13].IN1
setRecvFlit_flit[14] => bridge$nocPort_setRecvFlit_flit[14].IN1
setRecvFlit_flit[15] => bridge$nocPort_setRecvFlit_flit[15].IN1
setRecvFlit_flit[16] => bridge$nocPort_setRecvFlit_flit[16].IN1
setRecvFlit_flit[17] => bridge$nocPort_setRecvFlit_flit[17].IN1
setRecvFlit_flit[18] => bridge$nocPort_setRecvFlit_flit[18].IN1
setRecvFlit_flit[19] => bridge$nocPort_setRecvFlit_flit[19].IN1
setRecvFlit_flit[20] => bridge$nocPort_setRecvFlit_flit[20].IN1
setRecvFlit_flit[21] => bridge$nocPort_setRecvFlit_flit[21].IN1
setRecvFlit_flit[22] => bridge$nocPort_setRecvFlit_flit[22].IN1
setRecvFlit_flit[23] => bridge$nocPort_setRecvFlit_flit[23].IN1
setRecvFlit_flit[24] => bridge$nocPort_setRecvFlit_flit[24].IN1
setRecvFlit_flit[25] => bridge$nocPort_setRecvFlit_flit[25].IN1
setRecvFlit_flit[26] => bridge$nocPort_setRecvFlit_flit[26].IN1
setRecvFlit_flit[27] => bridge$nocPort_setRecvFlit_flit[27].IN1
setRecvFlit_flit[28] => bridge$nocPort_setRecvFlit_flit[28].IN1
setRecvFlit_flit[29] => bridge$nocPort_setRecvFlit_flit[29].IN1
setRecvFlit_flit[30] => bridge$nocPort_setRecvFlit_flit[30].IN1
setRecvFlit_flit[31] => bridge$nocPort_setRecvFlit_flit[31].IN1
EN_setRecvFlit => bridge$EN_nocPort_setRecvFlit.IN1
RDY_setRecvFlit <= <VCC>
getRecvVCMask[0] <= mkCnctBridge:bridge.nocPort_getRecvVCMask
getRecvVCMask[1] <= mkCnctBridge:bridge.nocPort_getRecvVCMask
RDY_getRecvVCMask <= mkCnctBridge:bridge.RDY_nocPort_getRecvVCMask
setRecvPortID_portid[0] => bridge$nocPort_setRecvPortID_portid[0].IN1
setRecvPortID_portid[1] => bridge$nocPort_setRecvPortID_portid[1].IN1
setRecvPortID_portid[2] => bridge$nocPort_setRecvPortID_portid[2].IN1
setRecvPortID_portid[3] => bridge$nocPort_setRecvPortID_portid[3].IN1
EN_setRecvPortID => bridge$EN_nocPort_setRecvPortID.IN1
RDY_setRecvPortID <= <VCC>
putFlitSoft_put[0] => bridge$nocPort_putFlitSoft_put[0].IN1
putFlitSoft_put[1] => bridge$nocPort_putFlitSoft_put[1].IN1
putFlitSoft_put[2] => bridge$nocPort_putFlitSoft_put[2].IN1
putFlitSoft_put[3] => bridge$nocPort_putFlitSoft_put[3].IN1
putFlitSoft_put[4] => bridge$nocPort_putFlitSoft_put[4].IN1
putFlitSoft_put[5] => bridge$nocPort_putFlitSoft_put[5].IN1
putFlitSoft_put[6] => bridge$nocPort_putFlitSoft_put[6].IN1
putFlitSoft_put[7] => bridge$nocPort_putFlitSoft_put[7].IN1
putFlitSoft_put[8] => bridge$nocPort_putFlitSoft_put[8].IN1
putFlitSoft_put[9] => bridge$nocPort_putFlitSoft_put[9].IN1
putFlitSoft_put[10] => bridge$nocPort_putFlitSoft_put[10].IN1
putFlitSoft_put[11] => bridge$nocPort_putFlitSoft_put[11].IN1
putFlitSoft_put[12] => bridge$nocPort_putFlitSoft_put[12].IN1
putFlitSoft_put[13] => bridge$nocPort_putFlitSoft_put[13].IN1
putFlitSoft_put[14] => bridge$nocPort_putFlitSoft_put[14].IN1
putFlitSoft_put[15] => bridge$nocPort_putFlitSoft_put[15].IN1
putFlitSoft_put[16] => bridge$nocPort_putFlitSoft_put[16].IN1
putFlitSoft_put[17] => bridge$nocPort_putFlitSoft_put[17].IN1
putFlitSoft_put[18] => bridge$nocPort_putFlitSoft_put[18].IN1
putFlitSoft_put[19] => bridge$nocPort_putFlitSoft_put[19].IN1
putFlitSoft_put[20] => bridge$nocPort_putFlitSoft_put[20].IN1
putFlitSoft_put[21] => bridge$nocPort_putFlitSoft_put[21].IN1
putFlitSoft_put[22] => bridge$nocPort_putFlitSoft_put[22].IN1
putFlitSoft_put[23] => bridge$nocPort_putFlitSoft_put[23].IN1
putFlitSoft_put[24] => bridge$nocPort_putFlitSoft_put[24].IN1
putFlitSoft_put[25] => bridge$nocPort_putFlitSoft_put[25].IN1
putFlitSoft_put[26] => bridge$nocPort_putFlitSoft_put[26].IN1
putFlitSoft_put[27] => bridge$nocPort_putFlitSoft_put[27].IN1
putFlitSoft_put[28] => bridge$nocPort_putFlitSoft_put[28].IN1
putFlitSoft_put[29] => bridge$nocPort_putFlitSoft_put[29].IN1
putFlitSoft_put[30] => bridge$nocPort_putFlitSoft_put[30].IN1
putFlitSoft_put[31] => bridge$nocPort_putFlitSoft_put[31].IN1
EN_putFlitSoft_put => bridge$EN_nocPort_putFlitSoft_put.IN1
RDY_putFlitSoft_put <= mkCnctBridge:bridge.RDY_nocPort_putFlitSoft_put
EN_getFlitSoft_get => bridge$EN_nocPort_getFlitSoft_get.IN1
getFlitSoft_get[0] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[1] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[2] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[3] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[4] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[5] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[6] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[7] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[8] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[9] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[10] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[11] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[12] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[13] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[14] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[15] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[16] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[17] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[18] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[19] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[20] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[21] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[22] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[23] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[24] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[25] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[26] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[27] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[28] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[29] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[30] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[31] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
RDY_getFlitSoft_get <= mkCnctBridge:bridge.RDY_nocPort_getFlitSoft_get


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge
CLK => CLK.IN5
RST_N => RST_N.IN5
EN_nocPort_getFlit => sendFlit$DEQ.IN1
nocPort_getFlit[0] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[1] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[2] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[3] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[4] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[5] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[6] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[7] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[8] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[9] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[10] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[11] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[12] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[13] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[14] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[15] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[16] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[17] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[18] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[19] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[20] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[21] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[22] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[23] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[24] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[25] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[26] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[27] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[28] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[29] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[30] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[31] <= FIFO2:sendFlit.D_OUT
RDY_nocPort_getFlit <= RDY_nocPort_getFlit.DB_MAX_OUTPUT_PORT_TYPE
nocPort_setNonFullVC_vcmask[0] => RDY_nocPort_getFlit.DATAA
nocPort_setNonFullVC_vcmask[0] => WILL_FIRE_RL_r_send_flit.IN1
nocPort_setNonFullVC_vcmask[1] => RDY_nocPort_getFlit.DATAB
nocPort_setNonFullVC_vcmask[1] => CAN_FIRE_RL_r_send_flit_1.IN1
EN_nocPort_setNonFullVC => RDY_nocPort_getFlit.IN1
EN_nocPort_setNonFullVC => WILL_FIRE_RL_r_send_flit.IN1
EN_nocPort_setNonFullVC => CAN_FIRE_RL_r_send_flit_1.IN1
RDY_nocPort_setNonFullVC <= <VCC>
nocPort_setRecvFlit_flit[0] => flitsFromNw_1$D_IN[0].IN2
nocPort_setRecvFlit_flit[1] => flitsFromNw_1$D_IN[1].IN2
nocPort_setRecvFlit_flit[2] => flitsFromNw_1$D_IN[2].IN2
nocPort_setRecvFlit_flit[3] => flitsFromNw_1$D_IN[3].IN2
nocPort_setRecvFlit_flit[4] => flitsFromNw_1$D_IN[4].IN2
nocPort_setRecvFlit_flit[5] => flitsFromNw_1$D_IN[5].IN2
nocPort_setRecvFlit_flit[6] => flitsFromNw_1$D_IN[6].IN2
nocPort_setRecvFlit_flit[7] => flitsFromNw_1$D_IN[7].IN2
nocPort_setRecvFlit_flit[8] => flitsFromNw_1$D_IN[8].IN2
nocPort_setRecvFlit_flit[9] => flitsFromNw_1$D_IN[9].IN2
nocPort_setRecvFlit_flit[10] => flitsFromNw_1$D_IN[10].IN2
nocPort_setRecvFlit_flit[11] => flitsFromNw_1$D_IN[11].IN2
nocPort_setRecvFlit_flit[12] => flitsFromNw_1$D_IN[12].IN2
nocPort_setRecvFlit_flit[13] => flitsFromNw_1$D_IN[13].IN2
nocPort_setRecvFlit_flit[14] => flitsFromNw_1$D_IN[14].IN2
nocPort_setRecvFlit_flit[15] => flitsFromNw_1$D_IN[15].IN2
nocPort_setRecvFlit_flit[16] => flitsFromNw_1$D_IN[16].IN2
nocPort_setRecvFlit_flit[17] => flitsFromNw_1$D_IN[17].IN2
nocPort_setRecvFlit_flit[18] => flitsFromNw_1$D_IN[18].IN2
nocPort_setRecvFlit_flit[19] => flitsFromNw_1$D_IN[19].IN2
nocPort_setRecvFlit_flit[20] => flitsFromNw_1$D_IN[20].IN2
nocPort_setRecvFlit_flit[21] => flitsFromNw_1$D_IN[21].IN2
nocPort_setRecvFlit_flit[22] => flitsFromNw_1$D_IN[22].IN2
nocPort_setRecvFlit_flit[23] => flitsFromNw_1$D_IN[23].IN2
nocPort_setRecvFlit_flit[24] => flitsFromNw_1$D_IN[24].IN2
nocPort_setRecvFlit_flit[25] => flitsFromNw_1$D_IN[25].IN2
nocPort_setRecvFlit_flit[26] => flitsFromNw_1$D_IN[26].IN2
nocPort_setRecvFlit_flit[27] => flitsFromNw_1$D_IN[27].IN2
nocPort_setRecvFlit_flit[28] => flitsFromNw_1$D_IN[28].IN2
nocPort_setRecvFlit_flit[29] => flitsFromNw_1$D_IN[29].IN2
nocPort_setRecvFlit_flit[30] => flitsFromNw_1$D_IN[30].IN2
nocPort_setRecvFlit_flit[31] => flitsFromNw_1$D_IN[31].IN2
EN_nocPort_setRecvFlit => flitsFromNw_0$ENQ.IN1
EN_nocPort_setRecvFlit => flitsFromNw_1$ENQ.IN1
RDY_nocPort_setRecvFlit <= <VCC>
nocPort_getRecvVCMask[0] <= FIFO2:flitsFromNw_0.FULL_N
nocPort_getRecvVCMask[1] <= FIFO2:flitsFromNw_1.FULL_N
RDY_nocPort_getRecvVCMask <= <VCC>
nocPort_setRecvPortID_portid[0] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[1] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[2] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[3] => ~NO_FANOUT~
EN_nocPort_setRecvPortID => ~NO_FANOUT~
RDY_nocPort_setRecvPortID <= <VCC>
nocPort_putFlitSoft_put[0] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[1] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[2] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[3] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[4] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[5] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[6] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[7] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[8] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[9] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[10] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[11] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[12] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[13] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[14] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[15] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[16] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[17] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[18] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[19] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[20] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[21] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[22] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[23] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[24] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[25] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[26] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[27] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[28] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[29] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[30] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[31] => MUX_flitsToNw_0$enq_1__SEL_1.IN0
nocPort_putFlitSoft_put[31] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[31] => flitsToNw_0$ENQ.IN0
EN_nocPort_putFlitSoft_put => MUX_flitsToNw_0$enq_1__SEL_1.IN1
EN_nocPort_putFlitSoft_put => flitsToNw_0$ENQ.IN1
RDY_nocPort_putFlitSoft_put <= FIFO2:flitsToNw_0.FULL_N
EN_nocPort_getFlitSoft_get => flitsFromNw_0$DEQ.IN0
nocPort_getFlitSoft_get[0] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[1] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[2] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[3] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[4] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[5] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[6] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[7] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[8] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[9] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[10] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[11] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[12] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[13] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[14] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[15] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[16] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[17] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[18] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[19] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[20] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[21] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[22] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[23] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[24] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[25] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[26] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[27] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[28] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[29] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[30] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[31] <= FIFO2:flitsFromNw_0.D_OUT
RDY_nocPort_getFlitSoft_get <= FIFO2:flitsFromNw_0.EMPTY_N
corePort_0_put_flit[0] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[1] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[2] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[3] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[4] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[5] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[6] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[7] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[8] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[9] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[10] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[11] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[12] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[13] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[14] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[15] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[16] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[17] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[18] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[19] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[20] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[21] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[22] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[23] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[24] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[25] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[26] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[27] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[28] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[29] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[30] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[31] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[31] => flitsToNw_0$ENQ.IN0
EN_corePort_0_put => flitsToNw_0$ENQ.IN1
RDY_corePort_0_put <= FIFO2:flitsToNw_0.FULL_N
EN_corePort_0_get => flitsFromNw_0$DEQ.IN1
corePort_0_get[0] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[1] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[2] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[3] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[4] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[5] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[6] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[7] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[8] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[9] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[10] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[11] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[12] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[13] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[14] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[15] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[16] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[17] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[18] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[19] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[20] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[21] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[22] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[23] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[24] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[25] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[26] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[27] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[28] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[29] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[30] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[31] <= FIFO2:flitsFromNw_0.D_OUT
RDY_corePort_0_get <= FIFO2:flitsFromNw_0.EMPTY_N
corePort_1_put_flit[0] => flitsToNw_1$D_IN[0].IN1
corePort_1_put_flit[1] => flitsToNw_1$D_IN[1].IN1
corePort_1_put_flit[2] => flitsToNw_1$D_IN[2].IN1
corePort_1_put_flit[3] => flitsToNw_1$D_IN[3].IN1
corePort_1_put_flit[4] => flitsToNw_1$D_IN[4].IN1
corePort_1_put_flit[5] => flitsToNw_1$D_IN[5].IN1
corePort_1_put_flit[6] => flitsToNw_1$D_IN[6].IN1
corePort_1_put_flit[7] => flitsToNw_1$D_IN[7].IN1
corePort_1_put_flit[8] => flitsToNw_1$D_IN[8].IN1
corePort_1_put_flit[9] => flitsToNw_1$D_IN[9].IN1
corePort_1_put_flit[10] => flitsToNw_1$D_IN[10].IN1
corePort_1_put_flit[11] => flitsToNw_1$D_IN[11].IN1
corePort_1_put_flit[12] => flitsToNw_1$D_IN[12].IN1
corePort_1_put_flit[13] => flitsToNw_1$D_IN[13].IN1
corePort_1_put_flit[14] => flitsToNw_1$D_IN[14].IN1
corePort_1_put_flit[15] => flitsToNw_1$D_IN[15].IN1
corePort_1_put_flit[16] => flitsToNw_1$D_IN[16].IN1
corePort_1_put_flit[17] => flitsToNw_1$D_IN[17].IN1
corePort_1_put_flit[18] => flitsToNw_1$D_IN[18].IN1
corePort_1_put_flit[19] => flitsToNw_1$D_IN[19].IN1
corePort_1_put_flit[20] => flitsToNw_1$D_IN[20].IN1
corePort_1_put_flit[21] => flitsToNw_1$D_IN[21].IN1
corePort_1_put_flit[22] => flitsToNw_1$D_IN[22].IN1
corePort_1_put_flit[23] => flitsToNw_1$D_IN[23].IN1
corePort_1_put_flit[24] => flitsToNw_1$D_IN[24].IN1
corePort_1_put_flit[25] => flitsToNw_1$D_IN[25].IN1
corePort_1_put_flit[26] => flitsToNw_1$D_IN[26].IN1
corePort_1_put_flit[27] => flitsToNw_1$D_IN[27].IN1
corePort_1_put_flit[28] => flitsToNw_1$D_IN[28].IN1
corePort_1_put_flit[29] => flitsToNw_1$D_IN[29].IN1
corePort_1_put_flit[30] => flitsToNw_1$D_IN[30].IN1
corePort_1_put_flit[31] => flitsToNw_1$D_IN[31].IN1
EN_corePort_1_put => flitsToNw_1$ENQ.IN0
RDY_corePort_1_put <= FIFO2:flitsToNw_1.FULL_N
EN_corePort_1_get => flitsFromNw_1$DEQ.IN1
corePort_1_get[0] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[1] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[2] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[3] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[4] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[5] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[6] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[7] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[8] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[9] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[10] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[11] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[12] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[13] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[14] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[15] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[16] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[17] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[18] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[19] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[20] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[21] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[22] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[23] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[24] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[25] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[26] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[27] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[28] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[29] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[30] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[31] <= FIFO2:flitsFromNw_1.D_OUT
RDY_corePort_1_get <= FIFO2:flitsFromNw_1.EMPTY_N


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsFromNw_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:flitsToNw_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge|FIFO2:sendFlit
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:core_mergeF_dataQ
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data1_reg[32].CLK
CLK => data1_reg[33].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => data0_reg[32].CLK
CLK => data0_reg[33].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
D_IN[32] => data0_reg.IN1
D_IN[32] => data1_reg[32].DATAIN
D_IN[33] => data0_reg.IN1
D_IN[33] => data1_reg[33].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[32] <= data0_reg[32].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[33] <= data0_reg[33].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:fromCore_outFifo_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_c2nw
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data1_reg[32].CLK
CLK => data1_reg[33].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => data0_reg[32].CLK
CLK => data0_reg[33].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
D_IN[32] => data0_reg.IN1
D_IN[32] => data1_reg[32].DATAIN
D_IN[33] => data0_reg.IN1
D_IN[33] => data1_reg[33].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[32] <= data0_reg[32].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[33] <= data0_reg[33].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:pkt_nw2c_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data1_reg[32].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => data0_reg[32].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
D_IN[32] => data0_reg.IN1
D_IN[32] => data1_reg[32].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[32] <= data0_reg[32].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_c2nw_dataQ
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data1_reg[32].CLK
CLK => data1_reg[33].CLK
CLK => data1_reg[34].CLK
CLK => data1_reg[35].CLK
CLK => data1_reg[36].CLK
CLK => data1_reg[37].CLK
CLK => data1_reg[38].CLK
CLK => data1_reg[39].CLK
CLK => data1_reg[40].CLK
CLK => data1_reg[41].CLK
CLK => data1_reg[42].CLK
CLK => data1_reg[43].CLK
CLK => data1_reg[44].CLK
CLK => data1_reg[45].CLK
CLK => data1_reg[46].CLK
CLK => data1_reg[47].CLK
CLK => data1_reg[48].CLK
CLK => data1_reg[49].CLK
CLK => data1_reg[50].CLK
CLK => data1_reg[51].CLK
CLK => data1_reg[52].CLK
CLK => data1_reg[53].CLK
CLK => data1_reg[54].CLK
CLK => data1_reg[55].CLK
CLK => data1_reg[56].CLK
CLK => data1_reg[57].CLK
CLK => data1_reg[58].CLK
CLK => data1_reg[59].CLK
CLK => data1_reg[60].CLK
CLK => data1_reg[61].CLK
CLK => data1_reg[62].CLK
CLK => data1_reg[63].CLK
CLK => data1_reg[64].CLK
CLK => data1_reg[65].CLK
CLK => data1_reg[66].CLK
CLK => data1_reg[67].CLK
CLK => data1_reg[68].CLK
CLK => data1_reg[69].CLK
CLK => data1_reg[70].CLK
CLK => data1_reg[71].CLK
CLK => data1_reg[72].CLK
CLK => data1_reg[73].CLK
CLK => data1_reg[74].CLK
CLK => data1_reg[75].CLK
CLK => data1_reg[76].CLK
CLK => data1_reg[77].CLK
CLK => data1_reg[78].CLK
CLK => data1_reg[79].CLK
CLK => data1_reg[80].CLK
CLK => data1_reg[81].CLK
CLK => data1_reg[82].CLK
CLK => data1_reg[83].CLK
CLK => data1_reg[84].CLK
CLK => data1_reg[85].CLK
CLK => data1_reg[86].CLK
CLK => data1_reg[87].CLK
CLK => data1_reg[88].CLK
CLK => data1_reg[89].CLK
CLK => data1_reg[90].CLK
CLK => data1_reg[91].CLK
CLK => data1_reg[92].CLK
CLK => data1_reg[93].CLK
CLK => data1_reg[94].CLK
CLK => data1_reg[95].CLK
CLK => data1_reg[96].CLK
CLK => data1_reg[97].CLK
CLK => data1_reg[98].CLK
CLK => data1_reg[99].CLK
CLK => data1_reg[100].CLK
CLK => data1_reg[101].CLK
CLK => data1_reg[102].CLK
CLK => data1_reg[103].CLK
CLK => data1_reg[104].CLK
CLK => data1_reg[105].CLK
CLK => data1_reg[106].CLK
CLK => data1_reg[107].CLK
CLK => data1_reg[108].CLK
CLK => data1_reg[109].CLK
CLK => data1_reg[110].CLK
CLK => data1_reg[111].CLK
CLK => data1_reg[112].CLK
CLK => data1_reg[113].CLK
CLK => data1_reg[114].CLK
CLK => data1_reg[115].CLK
CLK => data1_reg[116].CLK
CLK => data1_reg[117].CLK
CLK => data1_reg[118].CLK
CLK => data1_reg[119].CLK
CLK => data1_reg[120].CLK
CLK => data1_reg[121].CLK
CLK => data1_reg[122].CLK
CLK => data1_reg[123].CLK
CLK => data1_reg[124].CLK
CLK => data1_reg[125].CLK
CLK => data1_reg[126].CLK
CLK => data1_reg[127].CLK
CLK => data1_reg[128].CLK
CLK => data1_reg[129].CLK
CLK => data1_reg[130].CLK
CLK => data1_reg[131].CLK
CLK => data1_reg[132].CLK
CLK => data1_reg[133].CLK
CLK => data1_reg[134].CLK
CLK => data1_reg[135].CLK
CLK => data1_reg[136].CLK
CLK => data1_reg[137].CLK
CLK => data1_reg[138].CLK
CLK => data1_reg[139].CLK
CLK => data1_reg[140].CLK
CLK => data1_reg[141].CLK
CLK => data1_reg[142].CLK
CLK => data1_reg[143].CLK
CLK => data1_reg[144].CLK
CLK => data1_reg[145].CLK
CLK => data1_reg[146].CLK
CLK => data1_reg[147].CLK
CLK => data1_reg[148].CLK
CLK => data1_reg[149].CLK
CLK => data1_reg[150].CLK
CLK => data1_reg[151].CLK
CLK => data1_reg[152].CLK
CLK => data1_reg[153].CLK
CLK => data1_reg[154].CLK
CLK => data1_reg[155].CLK
CLK => data1_reg[156].CLK
CLK => data1_reg[157].CLK
CLK => data1_reg[158].CLK
CLK => data1_reg[159].CLK
CLK => data1_reg[160].CLK
CLK => data1_reg[161].CLK
CLK => data1_reg[162].CLK
CLK => data1_reg[163].CLK
CLK => data1_reg[164].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => data0_reg[32].CLK
CLK => data0_reg[33].CLK
CLK => data0_reg[34].CLK
CLK => data0_reg[35].CLK
CLK => data0_reg[36].CLK
CLK => data0_reg[37].CLK
CLK => data0_reg[38].CLK
CLK => data0_reg[39].CLK
CLK => data0_reg[40].CLK
CLK => data0_reg[41].CLK
CLK => data0_reg[42].CLK
CLK => data0_reg[43].CLK
CLK => data0_reg[44].CLK
CLK => data0_reg[45].CLK
CLK => data0_reg[46].CLK
CLK => data0_reg[47].CLK
CLK => data0_reg[48].CLK
CLK => data0_reg[49].CLK
CLK => data0_reg[50].CLK
CLK => data0_reg[51].CLK
CLK => data0_reg[52].CLK
CLK => data0_reg[53].CLK
CLK => data0_reg[54].CLK
CLK => data0_reg[55].CLK
CLK => data0_reg[56].CLK
CLK => data0_reg[57].CLK
CLK => data0_reg[58].CLK
CLK => data0_reg[59].CLK
CLK => data0_reg[60].CLK
CLK => data0_reg[61].CLK
CLK => data0_reg[62].CLK
CLK => data0_reg[63].CLK
CLK => data0_reg[64].CLK
CLK => data0_reg[65].CLK
CLK => data0_reg[66].CLK
CLK => data0_reg[67].CLK
CLK => data0_reg[68].CLK
CLK => data0_reg[69].CLK
CLK => data0_reg[70].CLK
CLK => data0_reg[71].CLK
CLK => data0_reg[72].CLK
CLK => data0_reg[73].CLK
CLK => data0_reg[74].CLK
CLK => data0_reg[75].CLK
CLK => data0_reg[76].CLK
CLK => data0_reg[77].CLK
CLK => data0_reg[78].CLK
CLK => data0_reg[79].CLK
CLK => data0_reg[80].CLK
CLK => data0_reg[81].CLK
CLK => data0_reg[82].CLK
CLK => data0_reg[83].CLK
CLK => data0_reg[84].CLK
CLK => data0_reg[85].CLK
CLK => data0_reg[86].CLK
CLK => data0_reg[87].CLK
CLK => data0_reg[88].CLK
CLK => data0_reg[89].CLK
CLK => data0_reg[90].CLK
CLK => data0_reg[91].CLK
CLK => data0_reg[92].CLK
CLK => data0_reg[93].CLK
CLK => data0_reg[94].CLK
CLK => data0_reg[95].CLK
CLK => data0_reg[96].CLK
CLK => data0_reg[97].CLK
CLK => data0_reg[98].CLK
CLK => data0_reg[99].CLK
CLK => data0_reg[100].CLK
CLK => data0_reg[101].CLK
CLK => data0_reg[102].CLK
CLK => data0_reg[103].CLK
CLK => data0_reg[104].CLK
CLK => data0_reg[105].CLK
CLK => data0_reg[106].CLK
CLK => data0_reg[107].CLK
CLK => data0_reg[108].CLK
CLK => data0_reg[109].CLK
CLK => data0_reg[110].CLK
CLK => data0_reg[111].CLK
CLK => data0_reg[112].CLK
CLK => data0_reg[113].CLK
CLK => data0_reg[114].CLK
CLK => data0_reg[115].CLK
CLK => data0_reg[116].CLK
CLK => data0_reg[117].CLK
CLK => data0_reg[118].CLK
CLK => data0_reg[119].CLK
CLK => data0_reg[120].CLK
CLK => data0_reg[121].CLK
CLK => data0_reg[122].CLK
CLK => data0_reg[123].CLK
CLK => data0_reg[124].CLK
CLK => data0_reg[125].CLK
CLK => data0_reg[126].CLK
CLK => data0_reg[127].CLK
CLK => data0_reg[128].CLK
CLK => data0_reg[129].CLK
CLK => data0_reg[130].CLK
CLK => data0_reg[131].CLK
CLK => data0_reg[132].CLK
CLK => data0_reg[133].CLK
CLK => data0_reg[134].CLK
CLK => data0_reg[135].CLK
CLK => data0_reg[136].CLK
CLK => data0_reg[137].CLK
CLK => data0_reg[138].CLK
CLK => data0_reg[139].CLK
CLK => data0_reg[140].CLK
CLK => data0_reg[141].CLK
CLK => data0_reg[142].CLK
CLK => data0_reg[143].CLK
CLK => data0_reg[144].CLK
CLK => data0_reg[145].CLK
CLK => data0_reg[146].CLK
CLK => data0_reg[147].CLK
CLK => data0_reg[148].CLK
CLK => data0_reg[149].CLK
CLK => data0_reg[150].CLK
CLK => data0_reg[151].CLK
CLK => data0_reg[152].CLK
CLK => data0_reg[153].CLK
CLK => data0_reg[154].CLK
CLK => data0_reg[155].CLK
CLK => data0_reg[156].CLK
CLK => data0_reg[157].CLK
CLK => data0_reg[158].CLK
CLK => data0_reg[159].CLK
CLK => data0_reg[160].CLK
CLK => data0_reg[161].CLK
CLK => data0_reg[162].CLK
CLK => data0_reg[163].CLK
CLK => data0_reg[164].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
D_IN[32] => data0_reg.IN1
D_IN[32] => data1_reg[32].DATAIN
D_IN[33] => data0_reg.IN1
D_IN[33] => data1_reg[33].DATAIN
D_IN[34] => data0_reg.IN1
D_IN[34] => data1_reg[34].DATAIN
D_IN[35] => data0_reg.IN1
D_IN[35] => data1_reg[35].DATAIN
D_IN[36] => data0_reg.IN1
D_IN[36] => data1_reg[36].DATAIN
D_IN[37] => data0_reg.IN1
D_IN[37] => data1_reg[37].DATAIN
D_IN[38] => data0_reg.IN1
D_IN[38] => data1_reg[38].DATAIN
D_IN[39] => data0_reg.IN1
D_IN[39] => data1_reg[39].DATAIN
D_IN[40] => data0_reg.IN1
D_IN[40] => data1_reg[40].DATAIN
D_IN[41] => data0_reg.IN1
D_IN[41] => data1_reg[41].DATAIN
D_IN[42] => data0_reg.IN1
D_IN[42] => data1_reg[42].DATAIN
D_IN[43] => data0_reg.IN1
D_IN[43] => data1_reg[43].DATAIN
D_IN[44] => data0_reg.IN1
D_IN[44] => data1_reg[44].DATAIN
D_IN[45] => data0_reg.IN1
D_IN[45] => data1_reg[45].DATAIN
D_IN[46] => data0_reg.IN1
D_IN[46] => data1_reg[46].DATAIN
D_IN[47] => data0_reg.IN1
D_IN[47] => data1_reg[47].DATAIN
D_IN[48] => data0_reg.IN1
D_IN[48] => data1_reg[48].DATAIN
D_IN[49] => data0_reg.IN1
D_IN[49] => data1_reg[49].DATAIN
D_IN[50] => data0_reg.IN1
D_IN[50] => data1_reg[50].DATAIN
D_IN[51] => data0_reg.IN1
D_IN[51] => data1_reg[51].DATAIN
D_IN[52] => data0_reg.IN1
D_IN[52] => data1_reg[52].DATAIN
D_IN[53] => data0_reg.IN1
D_IN[53] => data1_reg[53].DATAIN
D_IN[54] => data0_reg.IN1
D_IN[54] => data1_reg[54].DATAIN
D_IN[55] => data0_reg.IN1
D_IN[55] => data1_reg[55].DATAIN
D_IN[56] => data0_reg.IN1
D_IN[56] => data1_reg[56].DATAIN
D_IN[57] => data0_reg.IN1
D_IN[57] => data1_reg[57].DATAIN
D_IN[58] => data0_reg.IN1
D_IN[58] => data1_reg[58].DATAIN
D_IN[59] => data0_reg.IN1
D_IN[59] => data1_reg[59].DATAIN
D_IN[60] => data0_reg.IN1
D_IN[60] => data1_reg[60].DATAIN
D_IN[61] => data0_reg.IN1
D_IN[61] => data1_reg[61].DATAIN
D_IN[62] => data0_reg.IN1
D_IN[62] => data1_reg[62].DATAIN
D_IN[63] => data0_reg.IN1
D_IN[63] => data1_reg[63].DATAIN
D_IN[64] => data0_reg.IN1
D_IN[64] => data1_reg[64].DATAIN
D_IN[65] => data0_reg.IN1
D_IN[65] => data1_reg[65].DATAIN
D_IN[66] => data0_reg.IN1
D_IN[66] => data1_reg[66].DATAIN
D_IN[67] => data0_reg.IN1
D_IN[67] => data1_reg[67].DATAIN
D_IN[68] => data0_reg.IN1
D_IN[68] => data1_reg[68].DATAIN
D_IN[69] => data0_reg.IN1
D_IN[69] => data1_reg[69].DATAIN
D_IN[70] => data0_reg.IN1
D_IN[70] => data1_reg[70].DATAIN
D_IN[71] => data0_reg.IN1
D_IN[71] => data1_reg[71].DATAIN
D_IN[72] => data0_reg.IN1
D_IN[72] => data1_reg[72].DATAIN
D_IN[73] => data0_reg.IN1
D_IN[73] => data1_reg[73].DATAIN
D_IN[74] => data0_reg.IN1
D_IN[74] => data1_reg[74].DATAIN
D_IN[75] => data0_reg.IN1
D_IN[75] => data1_reg[75].DATAIN
D_IN[76] => data0_reg.IN1
D_IN[76] => data1_reg[76].DATAIN
D_IN[77] => data0_reg.IN1
D_IN[77] => data1_reg[77].DATAIN
D_IN[78] => data0_reg.IN1
D_IN[78] => data1_reg[78].DATAIN
D_IN[79] => data0_reg.IN1
D_IN[79] => data1_reg[79].DATAIN
D_IN[80] => data0_reg.IN1
D_IN[80] => data1_reg[80].DATAIN
D_IN[81] => data0_reg.IN1
D_IN[81] => data1_reg[81].DATAIN
D_IN[82] => data0_reg.IN1
D_IN[82] => data1_reg[82].DATAIN
D_IN[83] => data0_reg.IN1
D_IN[83] => data1_reg[83].DATAIN
D_IN[84] => data0_reg.IN1
D_IN[84] => data1_reg[84].DATAIN
D_IN[85] => data0_reg.IN1
D_IN[85] => data1_reg[85].DATAIN
D_IN[86] => data0_reg.IN1
D_IN[86] => data1_reg[86].DATAIN
D_IN[87] => data0_reg.IN1
D_IN[87] => data1_reg[87].DATAIN
D_IN[88] => data0_reg.IN1
D_IN[88] => data1_reg[88].DATAIN
D_IN[89] => data0_reg.IN1
D_IN[89] => data1_reg[89].DATAIN
D_IN[90] => data0_reg.IN1
D_IN[90] => data1_reg[90].DATAIN
D_IN[91] => data0_reg.IN1
D_IN[91] => data1_reg[91].DATAIN
D_IN[92] => data0_reg.IN1
D_IN[92] => data1_reg[92].DATAIN
D_IN[93] => data0_reg.IN1
D_IN[93] => data1_reg[93].DATAIN
D_IN[94] => data0_reg.IN1
D_IN[94] => data1_reg[94].DATAIN
D_IN[95] => data0_reg.IN1
D_IN[95] => data1_reg[95].DATAIN
D_IN[96] => data0_reg.IN1
D_IN[96] => data1_reg[96].DATAIN
D_IN[97] => data0_reg.IN1
D_IN[97] => data1_reg[97].DATAIN
D_IN[98] => data0_reg.IN1
D_IN[98] => data1_reg[98].DATAIN
D_IN[99] => data0_reg.IN1
D_IN[99] => data1_reg[99].DATAIN
D_IN[100] => data0_reg.IN1
D_IN[100] => data1_reg[100].DATAIN
D_IN[101] => data0_reg.IN1
D_IN[101] => data1_reg[101].DATAIN
D_IN[102] => data0_reg.IN1
D_IN[102] => data1_reg[102].DATAIN
D_IN[103] => data0_reg.IN1
D_IN[103] => data1_reg[103].DATAIN
D_IN[104] => data0_reg.IN1
D_IN[104] => data1_reg[104].DATAIN
D_IN[105] => data0_reg.IN1
D_IN[105] => data1_reg[105].DATAIN
D_IN[106] => data0_reg.IN1
D_IN[106] => data1_reg[106].DATAIN
D_IN[107] => data0_reg.IN1
D_IN[107] => data1_reg[107].DATAIN
D_IN[108] => data0_reg.IN1
D_IN[108] => data1_reg[108].DATAIN
D_IN[109] => data0_reg.IN1
D_IN[109] => data1_reg[109].DATAIN
D_IN[110] => data0_reg.IN1
D_IN[110] => data1_reg[110].DATAIN
D_IN[111] => data0_reg.IN1
D_IN[111] => data1_reg[111].DATAIN
D_IN[112] => data0_reg.IN1
D_IN[112] => data1_reg[112].DATAIN
D_IN[113] => data0_reg.IN1
D_IN[113] => data1_reg[113].DATAIN
D_IN[114] => data0_reg.IN1
D_IN[114] => data1_reg[114].DATAIN
D_IN[115] => data0_reg.IN1
D_IN[115] => data1_reg[115].DATAIN
D_IN[116] => data0_reg.IN1
D_IN[116] => data1_reg[116].DATAIN
D_IN[117] => data0_reg.IN1
D_IN[117] => data1_reg[117].DATAIN
D_IN[118] => data0_reg.IN1
D_IN[118] => data1_reg[118].DATAIN
D_IN[119] => data0_reg.IN1
D_IN[119] => data1_reg[119].DATAIN
D_IN[120] => data0_reg.IN1
D_IN[120] => data1_reg[120].DATAIN
D_IN[121] => data0_reg.IN1
D_IN[121] => data1_reg[121].DATAIN
D_IN[122] => data0_reg.IN1
D_IN[122] => data1_reg[122].DATAIN
D_IN[123] => data0_reg.IN1
D_IN[123] => data1_reg[123].DATAIN
D_IN[124] => data0_reg.IN1
D_IN[124] => data1_reg[124].DATAIN
D_IN[125] => data0_reg.IN1
D_IN[125] => data1_reg[125].DATAIN
D_IN[126] => data0_reg.IN1
D_IN[126] => data1_reg[126].DATAIN
D_IN[127] => data0_reg.IN1
D_IN[127] => data1_reg[127].DATAIN
D_IN[128] => data0_reg.IN1
D_IN[128] => data1_reg[128].DATAIN
D_IN[129] => data0_reg.IN1
D_IN[129] => data1_reg[129].DATAIN
D_IN[130] => data0_reg.IN1
D_IN[130] => data1_reg[130].DATAIN
D_IN[131] => data0_reg.IN1
D_IN[131] => data1_reg[131].DATAIN
D_IN[132] => data0_reg.IN1
D_IN[132] => data1_reg[132].DATAIN
D_IN[133] => data0_reg.IN1
D_IN[133] => data1_reg[133].DATAIN
D_IN[134] => data0_reg.IN1
D_IN[134] => data1_reg[134].DATAIN
D_IN[135] => data0_reg.IN1
D_IN[135] => data1_reg[135].DATAIN
D_IN[136] => data0_reg.IN1
D_IN[136] => data1_reg[136].DATAIN
D_IN[137] => data0_reg.IN1
D_IN[137] => data1_reg[137].DATAIN
D_IN[138] => data0_reg.IN1
D_IN[138] => data1_reg[138].DATAIN
D_IN[139] => data0_reg.IN1
D_IN[139] => data1_reg[139].DATAIN
D_IN[140] => data0_reg.IN1
D_IN[140] => data1_reg[140].DATAIN
D_IN[141] => data0_reg.IN1
D_IN[141] => data1_reg[141].DATAIN
D_IN[142] => data0_reg.IN1
D_IN[142] => data1_reg[142].DATAIN
D_IN[143] => data0_reg.IN1
D_IN[143] => data1_reg[143].DATAIN
D_IN[144] => data0_reg.IN1
D_IN[144] => data1_reg[144].DATAIN
D_IN[145] => data0_reg.IN1
D_IN[145] => data1_reg[145].DATAIN
D_IN[146] => data0_reg.IN1
D_IN[146] => data1_reg[146].DATAIN
D_IN[147] => data0_reg.IN1
D_IN[147] => data1_reg[147].DATAIN
D_IN[148] => data0_reg.IN1
D_IN[148] => data1_reg[148].DATAIN
D_IN[149] => data0_reg.IN1
D_IN[149] => data1_reg[149].DATAIN
D_IN[150] => data0_reg.IN1
D_IN[150] => data1_reg[150].DATAIN
D_IN[151] => data0_reg.IN1
D_IN[151] => data1_reg[151].DATAIN
D_IN[152] => data0_reg.IN1
D_IN[152] => data1_reg[152].DATAIN
D_IN[153] => data0_reg.IN1
D_IN[153] => data1_reg[153].DATAIN
D_IN[154] => data0_reg.IN1
D_IN[154] => data1_reg[154].DATAIN
D_IN[155] => data0_reg.IN1
D_IN[155] => data1_reg[155].DATAIN
D_IN[156] => data0_reg.IN1
D_IN[156] => data1_reg[156].DATAIN
D_IN[157] => data0_reg.IN1
D_IN[157] => data1_reg[157].DATAIN
D_IN[158] => data0_reg.IN1
D_IN[158] => data1_reg[158].DATAIN
D_IN[159] => data0_reg.IN1
D_IN[159] => data1_reg[159].DATAIN
D_IN[160] => data0_reg.IN1
D_IN[160] => data1_reg[160].DATAIN
D_IN[161] => data0_reg.IN1
D_IN[161] => data1_reg[161].DATAIN
D_IN[162] => data0_reg.IN1
D_IN[162] => data1_reg[162].DATAIN
D_IN[163] => data0_reg.IN1
D_IN[163] => data1_reg[163].DATAIN
D_IN[164] => data0_reg.IN1
D_IN[164] => data1_reg[164].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[32] <= data0_reg[32].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[33] <= data0_reg[33].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[34] <= data0_reg[34].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[35] <= data0_reg[35].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[36] <= data0_reg[36].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[37] <= data0_reg[37].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[38] <= data0_reg[38].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[39] <= data0_reg[39].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[40] <= data0_reg[40].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[41] <= data0_reg[41].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[42] <= data0_reg[42].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[43] <= data0_reg[43].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[44] <= data0_reg[44].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[45] <= data0_reg[45].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[46] <= data0_reg[46].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[47] <= data0_reg[47].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[48] <= data0_reg[48].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[49] <= data0_reg[49].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[50] <= data0_reg[50].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[51] <= data0_reg[51].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[52] <= data0_reg[52].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[53] <= data0_reg[53].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[54] <= data0_reg[54].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[55] <= data0_reg[55].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[56] <= data0_reg[56].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[57] <= data0_reg[57].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[58] <= data0_reg[58].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[59] <= data0_reg[59].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[60] <= data0_reg[60].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[61] <= data0_reg[61].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[62] <= data0_reg[62].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[63] <= data0_reg[63].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[64] <= data0_reg[64].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[65] <= data0_reg[65].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[66] <= data0_reg[66].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[67] <= data0_reg[67].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[68] <= data0_reg[68].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[69] <= data0_reg[69].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[70] <= data0_reg[70].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[71] <= data0_reg[71].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[72] <= data0_reg[72].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[73] <= data0_reg[73].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[74] <= data0_reg[74].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[75] <= data0_reg[75].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[76] <= data0_reg[76].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[77] <= data0_reg[77].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[78] <= data0_reg[78].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[79] <= data0_reg[79].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[80] <= data0_reg[80].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[81] <= data0_reg[81].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[82] <= data0_reg[82].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[83] <= data0_reg[83].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[84] <= data0_reg[84].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[85] <= data0_reg[85].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[86] <= data0_reg[86].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[87] <= data0_reg[87].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[88] <= data0_reg[88].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[89] <= data0_reg[89].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[90] <= data0_reg[90].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[91] <= data0_reg[91].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[92] <= data0_reg[92].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[93] <= data0_reg[93].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[94] <= data0_reg[94].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[95] <= data0_reg[95].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[96] <= data0_reg[96].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[97] <= data0_reg[97].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[98] <= data0_reg[98].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[99] <= data0_reg[99].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[100] <= data0_reg[100].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[101] <= data0_reg[101].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[102] <= data0_reg[102].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[103] <= data0_reg[103].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[104] <= data0_reg[104].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[105] <= data0_reg[105].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[106] <= data0_reg[106].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[107] <= data0_reg[107].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[108] <= data0_reg[108].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[109] <= data0_reg[109].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[110] <= data0_reg[110].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[111] <= data0_reg[111].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[112] <= data0_reg[112].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[113] <= data0_reg[113].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[114] <= data0_reg[114].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[115] <= data0_reg[115].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[116] <= data0_reg[116].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[117] <= data0_reg[117].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[118] <= data0_reg[118].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[119] <= data0_reg[119].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[120] <= data0_reg[120].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[121] <= data0_reg[121].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[122] <= data0_reg[122].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[123] <= data0_reg[123].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[124] <= data0_reg[124].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[125] <= data0_reg[125].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[126] <= data0_reg[126].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[127] <= data0_reg[127].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[128] <= data0_reg[128].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[129] <= data0_reg[129].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[130] <= data0_reg[130].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[131] <= data0_reg[131].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[132] <= data0_reg[132].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[133] <= data0_reg[133].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[134] <= data0_reg[134].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[135] <= data0_reg[135].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[136] <= data0_reg[136].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[137] <= data0_reg[137].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[138] <= data0_reg[138].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[139] <= data0_reg[139].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[140] <= data0_reg[140].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[141] <= data0_reg[141].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[142] <= data0_reg[142].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[143] <= data0_reg[143].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[144] <= data0_reg[144].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[145] <= data0_reg[145].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[146] <= data0_reg[146].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[147] <= data0_reg[147].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[148] <= data0_reg[148].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[149] <= data0_reg[149].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[150] <= data0_reg[150].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[151] <= data0_reg[151].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[152] <= data0_reg[152].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[153] <= data0_reg[153].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[154] <= data0_reg[154].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[155] <= data0_reg[155].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[156] <= data0_reg[156].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[157] <= data0_reg[157].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[158] <= data0_reg[158].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[159] <= data0_reg[159].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[160] <= data0_reg[160].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[161] <= data0_reg[161].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[162] <= data0_reg[162].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[163] <= data0_reg[163].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[164] <= data0_reg[164].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_2
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_3
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:splf_nw2c_4
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|FIFO2:toCore_inFifo_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4
CLK => CLK.IN1
RST_N => RST_N.IN1
EN_getFlit => bridge$EN_nocPort_getFlit.IN1
getFlit[0] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[1] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[2] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[3] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[4] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[5] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[6] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[7] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[8] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[9] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[10] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[11] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[12] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[13] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[14] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[15] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[16] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[17] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[18] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[19] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[20] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[21] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[22] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[23] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[24] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[25] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[26] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[27] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[28] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[29] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[30] <= mkCnctBridge:bridge.nocPort_getFlit
getFlit[31] <= mkCnctBridge:bridge.nocPort_getFlit
RDY_getFlit <= mkCnctBridge:bridge.RDY_nocPort_getFlit
setNonFullVC_vcmask[0] => bridge$nocPort_setNonFullVC_vcmask[0].IN1
setNonFullVC_vcmask[1] => bridge$nocPort_setNonFullVC_vcmask[1].IN1
EN_setNonFullVC => bridge$EN_nocPort_setNonFullVC.IN1
RDY_setNonFullVC <= <VCC>
setRecvFlit_flit[0] => bridge$nocPort_setRecvFlit_flit[0].IN1
setRecvFlit_flit[1] => bridge$nocPort_setRecvFlit_flit[1].IN1
setRecvFlit_flit[2] => bridge$nocPort_setRecvFlit_flit[2].IN1
setRecvFlit_flit[3] => bridge$nocPort_setRecvFlit_flit[3].IN1
setRecvFlit_flit[4] => bridge$nocPort_setRecvFlit_flit[4].IN1
setRecvFlit_flit[5] => bridge$nocPort_setRecvFlit_flit[5].IN1
setRecvFlit_flit[6] => bridge$nocPort_setRecvFlit_flit[6].IN1
setRecvFlit_flit[7] => bridge$nocPort_setRecvFlit_flit[7].IN1
setRecvFlit_flit[8] => bridge$nocPort_setRecvFlit_flit[8].IN1
setRecvFlit_flit[9] => bridge$nocPort_setRecvFlit_flit[9].IN1
setRecvFlit_flit[10] => bridge$nocPort_setRecvFlit_flit[10].IN1
setRecvFlit_flit[11] => bridge$nocPort_setRecvFlit_flit[11].IN1
setRecvFlit_flit[12] => bridge$nocPort_setRecvFlit_flit[12].IN1
setRecvFlit_flit[13] => bridge$nocPort_setRecvFlit_flit[13].IN1
setRecvFlit_flit[14] => bridge$nocPort_setRecvFlit_flit[14].IN1
setRecvFlit_flit[15] => bridge$nocPort_setRecvFlit_flit[15].IN1
setRecvFlit_flit[16] => bridge$nocPort_setRecvFlit_flit[16].IN1
setRecvFlit_flit[17] => bridge$nocPort_setRecvFlit_flit[17].IN1
setRecvFlit_flit[18] => bridge$nocPort_setRecvFlit_flit[18].IN1
setRecvFlit_flit[19] => bridge$nocPort_setRecvFlit_flit[19].IN1
setRecvFlit_flit[20] => bridge$nocPort_setRecvFlit_flit[20].IN1
setRecvFlit_flit[21] => bridge$nocPort_setRecvFlit_flit[21].IN1
setRecvFlit_flit[22] => bridge$nocPort_setRecvFlit_flit[22].IN1
setRecvFlit_flit[23] => bridge$nocPort_setRecvFlit_flit[23].IN1
setRecvFlit_flit[24] => bridge$nocPort_setRecvFlit_flit[24].IN1
setRecvFlit_flit[25] => bridge$nocPort_setRecvFlit_flit[25].IN1
setRecvFlit_flit[26] => bridge$nocPort_setRecvFlit_flit[26].IN1
setRecvFlit_flit[27] => bridge$nocPort_setRecvFlit_flit[27].IN1
setRecvFlit_flit[28] => bridge$nocPort_setRecvFlit_flit[28].IN1
setRecvFlit_flit[29] => bridge$nocPort_setRecvFlit_flit[29].IN1
setRecvFlit_flit[30] => bridge$nocPort_setRecvFlit_flit[30].IN1
setRecvFlit_flit[31] => bridge$nocPort_setRecvFlit_flit[31].IN1
EN_setRecvFlit => bridge$EN_nocPort_setRecvFlit.IN1
RDY_setRecvFlit <= <VCC>
getRecvVCMask[0] <= mkCnctBridge:bridge.nocPort_getRecvVCMask
getRecvVCMask[1] <= mkCnctBridge:bridge.nocPort_getRecvVCMask
RDY_getRecvVCMask <= mkCnctBridge:bridge.RDY_nocPort_getRecvVCMask
setRecvPortID_portid[0] => bridge$nocPort_setRecvPortID_portid[0].IN1
setRecvPortID_portid[1] => bridge$nocPort_setRecvPortID_portid[1].IN1
setRecvPortID_portid[2] => bridge$nocPort_setRecvPortID_portid[2].IN1
setRecvPortID_portid[3] => bridge$nocPort_setRecvPortID_portid[3].IN1
EN_setRecvPortID => bridge$EN_nocPort_setRecvPortID.IN1
RDY_setRecvPortID <= <VCC>
putFlitSoft_put[0] => bridge$nocPort_putFlitSoft_put[0].IN1
putFlitSoft_put[1] => bridge$nocPort_putFlitSoft_put[1].IN1
putFlitSoft_put[2] => bridge$nocPort_putFlitSoft_put[2].IN1
putFlitSoft_put[3] => bridge$nocPort_putFlitSoft_put[3].IN1
putFlitSoft_put[4] => bridge$nocPort_putFlitSoft_put[4].IN1
putFlitSoft_put[5] => bridge$nocPort_putFlitSoft_put[5].IN1
putFlitSoft_put[6] => bridge$nocPort_putFlitSoft_put[6].IN1
putFlitSoft_put[7] => bridge$nocPort_putFlitSoft_put[7].IN1
putFlitSoft_put[8] => bridge$nocPort_putFlitSoft_put[8].IN1
putFlitSoft_put[9] => bridge$nocPort_putFlitSoft_put[9].IN1
putFlitSoft_put[10] => bridge$nocPort_putFlitSoft_put[10].IN1
putFlitSoft_put[11] => bridge$nocPort_putFlitSoft_put[11].IN1
putFlitSoft_put[12] => bridge$nocPort_putFlitSoft_put[12].IN1
putFlitSoft_put[13] => bridge$nocPort_putFlitSoft_put[13].IN1
putFlitSoft_put[14] => bridge$nocPort_putFlitSoft_put[14].IN1
putFlitSoft_put[15] => bridge$nocPort_putFlitSoft_put[15].IN1
putFlitSoft_put[16] => bridge$nocPort_putFlitSoft_put[16].IN1
putFlitSoft_put[17] => bridge$nocPort_putFlitSoft_put[17].IN1
putFlitSoft_put[18] => bridge$nocPort_putFlitSoft_put[18].IN1
putFlitSoft_put[19] => bridge$nocPort_putFlitSoft_put[19].IN1
putFlitSoft_put[20] => bridge$nocPort_putFlitSoft_put[20].IN1
putFlitSoft_put[21] => bridge$nocPort_putFlitSoft_put[21].IN1
putFlitSoft_put[22] => bridge$nocPort_putFlitSoft_put[22].IN1
putFlitSoft_put[23] => bridge$nocPort_putFlitSoft_put[23].IN1
putFlitSoft_put[24] => bridge$nocPort_putFlitSoft_put[24].IN1
putFlitSoft_put[25] => bridge$nocPort_putFlitSoft_put[25].IN1
putFlitSoft_put[26] => bridge$nocPort_putFlitSoft_put[26].IN1
putFlitSoft_put[27] => bridge$nocPort_putFlitSoft_put[27].IN1
putFlitSoft_put[28] => bridge$nocPort_putFlitSoft_put[28].IN1
putFlitSoft_put[29] => bridge$nocPort_putFlitSoft_put[29].IN1
putFlitSoft_put[30] => bridge$nocPort_putFlitSoft_put[30].IN1
putFlitSoft_put[31] => bridge$nocPort_putFlitSoft_put[31].IN1
EN_putFlitSoft_put => bridge$EN_nocPort_putFlitSoft_put.IN1
RDY_putFlitSoft_put <= mkCnctBridge:bridge.RDY_nocPort_putFlitSoft_put
EN_getFlitSoft_get => bridge$EN_nocPort_getFlitSoft_get.IN1
getFlitSoft_get[0] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[1] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[2] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[3] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[4] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[5] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[6] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[7] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[8] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[9] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[10] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[11] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[12] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[13] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[14] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[15] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[16] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[17] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[18] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[19] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[20] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[21] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[22] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[23] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[24] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[25] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[26] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[27] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[28] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[29] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[30] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
getFlitSoft_get[31] <= mkCnctBridge:bridge.nocPort_getFlitSoft_get
RDY_getFlitSoft_get <= mkCnctBridge:bridge.RDY_nocPort_getFlitSoft_get


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge
CLK => CLK.IN5
RST_N => RST_N.IN5
EN_nocPort_getFlit => sendFlit$DEQ.IN1
nocPort_getFlit[0] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[1] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[2] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[3] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[4] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[5] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[6] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[7] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[8] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[9] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[10] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[11] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[12] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[13] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[14] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[15] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[16] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[17] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[18] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[19] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[20] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[21] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[22] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[23] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[24] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[25] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[26] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[27] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[28] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[29] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[30] <= FIFO2:sendFlit.D_OUT
nocPort_getFlit[31] <= FIFO2:sendFlit.D_OUT
RDY_nocPort_getFlit <= RDY_nocPort_getFlit.DB_MAX_OUTPUT_PORT_TYPE
nocPort_setNonFullVC_vcmask[0] => RDY_nocPort_getFlit.DATAA
nocPort_setNonFullVC_vcmask[0] => WILL_FIRE_RL_r_send_flit.IN1
nocPort_setNonFullVC_vcmask[1] => RDY_nocPort_getFlit.DATAB
nocPort_setNonFullVC_vcmask[1] => CAN_FIRE_RL_r_send_flit_1.IN1
EN_nocPort_setNonFullVC => RDY_nocPort_getFlit.IN1
EN_nocPort_setNonFullVC => WILL_FIRE_RL_r_send_flit.IN1
EN_nocPort_setNonFullVC => CAN_FIRE_RL_r_send_flit_1.IN1
RDY_nocPort_setNonFullVC <= <VCC>
nocPort_setRecvFlit_flit[0] => flitsFromNw_1$D_IN[0].IN2
nocPort_setRecvFlit_flit[1] => flitsFromNw_1$D_IN[1].IN2
nocPort_setRecvFlit_flit[2] => flitsFromNw_1$D_IN[2].IN2
nocPort_setRecvFlit_flit[3] => flitsFromNw_1$D_IN[3].IN2
nocPort_setRecvFlit_flit[4] => flitsFromNw_1$D_IN[4].IN2
nocPort_setRecvFlit_flit[5] => flitsFromNw_1$D_IN[5].IN2
nocPort_setRecvFlit_flit[6] => flitsFromNw_1$D_IN[6].IN2
nocPort_setRecvFlit_flit[7] => flitsFromNw_1$D_IN[7].IN2
nocPort_setRecvFlit_flit[8] => flitsFromNw_1$D_IN[8].IN2
nocPort_setRecvFlit_flit[9] => flitsFromNw_1$D_IN[9].IN2
nocPort_setRecvFlit_flit[10] => flitsFromNw_1$D_IN[10].IN2
nocPort_setRecvFlit_flit[11] => flitsFromNw_1$D_IN[11].IN2
nocPort_setRecvFlit_flit[12] => flitsFromNw_1$D_IN[12].IN2
nocPort_setRecvFlit_flit[13] => flitsFromNw_1$D_IN[13].IN2
nocPort_setRecvFlit_flit[14] => flitsFromNw_1$D_IN[14].IN2
nocPort_setRecvFlit_flit[15] => flitsFromNw_1$D_IN[15].IN2
nocPort_setRecvFlit_flit[16] => flitsFromNw_1$D_IN[16].IN2
nocPort_setRecvFlit_flit[17] => flitsFromNw_1$D_IN[17].IN2
nocPort_setRecvFlit_flit[18] => flitsFromNw_1$D_IN[18].IN2
nocPort_setRecvFlit_flit[19] => flitsFromNw_1$D_IN[19].IN2
nocPort_setRecvFlit_flit[20] => flitsFromNw_1$D_IN[20].IN2
nocPort_setRecvFlit_flit[21] => flitsFromNw_1$D_IN[21].IN2
nocPort_setRecvFlit_flit[22] => flitsFromNw_1$D_IN[22].IN2
nocPort_setRecvFlit_flit[23] => flitsFromNw_1$D_IN[23].IN2
nocPort_setRecvFlit_flit[24] => flitsFromNw_1$D_IN[24].IN2
nocPort_setRecvFlit_flit[25] => flitsFromNw_1$D_IN[25].IN2
nocPort_setRecvFlit_flit[26] => flitsFromNw_1$D_IN[26].IN2
nocPort_setRecvFlit_flit[27] => flitsFromNw_1$D_IN[27].IN2
nocPort_setRecvFlit_flit[28] => flitsFromNw_1$D_IN[28].IN2
nocPort_setRecvFlit_flit[29] => flitsFromNw_1$D_IN[29].IN2
nocPort_setRecvFlit_flit[30] => flitsFromNw_1$D_IN[30].IN2
nocPort_setRecvFlit_flit[31] => flitsFromNw_1$D_IN[31].IN2
EN_nocPort_setRecvFlit => flitsFromNw_0$ENQ.IN1
EN_nocPort_setRecvFlit => flitsFromNw_1$ENQ.IN1
RDY_nocPort_setRecvFlit <= <VCC>
nocPort_getRecvVCMask[0] <= FIFO2:flitsFromNw_0.FULL_N
nocPort_getRecvVCMask[1] <= FIFO2:flitsFromNw_1.FULL_N
RDY_nocPort_getRecvVCMask <= <VCC>
nocPort_setRecvPortID_portid[0] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[1] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[2] => ~NO_FANOUT~
nocPort_setRecvPortID_portid[3] => ~NO_FANOUT~
EN_nocPort_setRecvPortID => ~NO_FANOUT~
RDY_nocPort_setRecvPortID <= <VCC>
nocPort_putFlitSoft_put[0] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[1] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[2] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[3] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[4] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[5] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[6] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[7] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[8] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[9] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[10] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[11] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[12] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[13] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[14] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[15] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[16] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[17] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[18] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[19] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[20] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[21] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[22] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[23] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[24] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[25] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[26] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[27] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[28] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[29] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[30] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[31] => MUX_flitsToNw_0$enq_1__SEL_1.IN0
nocPort_putFlitSoft_put[31] => flitsToNw_0$D_IN.DATAB
nocPort_putFlitSoft_put[31] => flitsToNw_0$ENQ.IN0
EN_nocPort_putFlitSoft_put => MUX_flitsToNw_0$enq_1__SEL_1.IN1
EN_nocPort_putFlitSoft_put => flitsToNw_0$ENQ.IN1
RDY_nocPort_putFlitSoft_put <= FIFO2:flitsToNw_0.FULL_N
EN_nocPort_getFlitSoft_get => flitsFromNw_0$DEQ.IN0
nocPort_getFlitSoft_get[0] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[1] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[2] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[3] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[4] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[5] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[6] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[7] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[8] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[9] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[10] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[11] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[12] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[13] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[14] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[15] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[16] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[17] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[18] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[19] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[20] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[21] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[22] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[23] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[24] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[25] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[26] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[27] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[28] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[29] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[30] <= FIFO2:flitsFromNw_0.D_OUT
nocPort_getFlitSoft_get[31] <= FIFO2:flitsFromNw_0.D_OUT
RDY_nocPort_getFlitSoft_get <= FIFO2:flitsFromNw_0.EMPTY_N
corePort_0_put_flit[0] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[1] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[2] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[3] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[4] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[5] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[6] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[7] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[8] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[9] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[10] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[11] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[12] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[13] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[14] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[15] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[16] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[17] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[18] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[19] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[20] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[21] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[22] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[23] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[24] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[25] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[26] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[27] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[28] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[29] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[30] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[31] => flitsToNw_0$D_IN.DATAA
corePort_0_put_flit[31] => flitsToNw_0$ENQ.IN0
EN_corePort_0_put => flitsToNw_0$ENQ.IN1
RDY_corePort_0_put <= FIFO2:flitsToNw_0.FULL_N
EN_corePort_0_get => flitsFromNw_0$DEQ.IN1
corePort_0_get[0] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[1] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[2] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[3] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[4] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[5] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[6] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[7] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[8] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[9] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[10] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[11] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[12] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[13] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[14] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[15] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[16] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[17] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[18] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[19] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[20] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[21] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[22] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[23] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[24] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[25] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[26] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[27] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[28] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[29] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[30] <= FIFO2:flitsFromNw_0.D_OUT
corePort_0_get[31] <= FIFO2:flitsFromNw_0.D_OUT
RDY_corePort_0_get <= FIFO2:flitsFromNw_0.EMPTY_N
corePort_1_put_flit[0] => flitsToNw_1$D_IN[0].IN1
corePort_1_put_flit[1] => flitsToNw_1$D_IN[1].IN1
corePort_1_put_flit[2] => flitsToNw_1$D_IN[2].IN1
corePort_1_put_flit[3] => flitsToNw_1$D_IN[3].IN1
corePort_1_put_flit[4] => flitsToNw_1$D_IN[4].IN1
corePort_1_put_flit[5] => flitsToNw_1$D_IN[5].IN1
corePort_1_put_flit[6] => flitsToNw_1$D_IN[6].IN1
corePort_1_put_flit[7] => flitsToNw_1$D_IN[7].IN1
corePort_1_put_flit[8] => flitsToNw_1$D_IN[8].IN1
corePort_1_put_flit[9] => flitsToNw_1$D_IN[9].IN1
corePort_1_put_flit[10] => flitsToNw_1$D_IN[10].IN1
corePort_1_put_flit[11] => flitsToNw_1$D_IN[11].IN1
corePort_1_put_flit[12] => flitsToNw_1$D_IN[12].IN1
corePort_1_put_flit[13] => flitsToNw_1$D_IN[13].IN1
corePort_1_put_flit[14] => flitsToNw_1$D_IN[14].IN1
corePort_1_put_flit[15] => flitsToNw_1$D_IN[15].IN1
corePort_1_put_flit[16] => flitsToNw_1$D_IN[16].IN1
corePort_1_put_flit[17] => flitsToNw_1$D_IN[17].IN1
corePort_1_put_flit[18] => flitsToNw_1$D_IN[18].IN1
corePort_1_put_flit[19] => flitsToNw_1$D_IN[19].IN1
corePort_1_put_flit[20] => flitsToNw_1$D_IN[20].IN1
corePort_1_put_flit[21] => flitsToNw_1$D_IN[21].IN1
corePort_1_put_flit[22] => flitsToNw_1$D_IN[22].IN1
corePort_1_put_flit[23] => flitsToNw_1$D_IN[23].IN1
corePort_1_put_flit[24] => flitsToNw_1$D_IN[24].IN1
corePort_1_put_flit[25] => flitsToNw_1$D_IN[25].IN1
corePort_1_put_flit[26] => flitsToNw_1$D_IN[26].IN1
corePort_1_put_flit[27] => flitsToNw_1$D_IN[27].IN1
corePort_1_put_flit[28] => flitsToNw_1$D_IN[28].IN1
corePort_1_put_flit[29] => flitsToNw_1$D_IN[29].IN1
corePort_1_put_flit[30] => flitsToNw_1$D_IN[30].IN1
corePort_1_put_flit[31] => flitsToNw_1$D_IN[31].IN1
EN_corePort_1_put => flitsToNw_1$ENQ.IN0
RDY_corePort_1_put <= FIFO2:flitsToNw_1.FULL_N
EN_corePort_1_get => flitsFromNw_1$DEQ.IN1
corePort_1_get[0] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[1] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[2] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[3] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[4] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[5] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[6] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[7] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[8] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[9] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[10] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[11] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[12] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[13] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[14] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[15] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[16] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[17] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[18] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[19] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[20] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[21] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[22] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[23] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[24] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[25] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[26] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[27] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[28] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[29] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[30] <= FIFO2:flitsFromNw_1.D_OUT
corePort_1_get[31] <= FIFO2:flitsFromNw_1.D_OUT
RDY_corePort_1_get <= FIFO2:flitsFromNw_1.EMPTY_N


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsFromNw_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_0
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:flitsToNw_1
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge|FIFO2:sendFlit
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4
instnum[0] => ~NO_FANOUT~
instnum[1] => ~NO_FANOUT~
instnum[2] => ~NO_FANOUT~
CLK_clkinB => CLK_clkinB.IN1
RST_N_reset_B => RST_N_reset_B.IN1
CLK_clkinA => CLK_clkinA.IN2
reset_A => reset_A.IN1
tx_put[0] => inout_$D_IN[0].IN1
tx_put[1] => inout_$D_IN[1].IN1
tx_put[2] => inout_$D_IN[2].IN1
tx_put[3] => inout_$D_IN[3].IN1
tx_put[4] => inout_$D_IN[4].IN1
tx_put[5] => inout_$D_IN[5].IN1
tx_put[6] => inout_$D_IN[6].IN1
tx_put[7] => inout_$D_IN[7].IN1
tx_put[8] => inout_$D_IN[8].IN1
tx_put[9] => inout_$D_IN[9].IN1
tx_put[10] => inout_$D_IN[10].IN1
tx_put[11] => inout_$D_IN[11].IN1
tx_put[12] => inout_$D_IN[12].IN1
tx_put[13] => inout_$D_IN[13].IN1
tx_put[14] => inout_$D_IN[14].IN1
tx_put[15] => inout_$D_IN[15].IN1
tx_put[16] => inout_$D_IN[16].IN1
tx_put[17] => inout_$D_IN[17].IN1
tx_put[18] => inout_$D_IN[18].IN1
tx_put[19] => inout_$D_IN[19].IN1
tx_put[20] => inout_$D_IN[20].IN1
tx_put[21] => inout_$D_IN[21].IN1
tx_put[22] => inout_$D_IN[22].IN1
tx_put[23] => inout_$D_IN[23].IN1
tx_put[24] => inout_$D_IN[24].IN1
tx_put[25] => inout_$D_IN[25].IN1
tx_put[26] => inout_$D_IN[26].IN1
tx_put[27] => inout_$D_IN[27].IN1
tx_put[28] => inout_$D_IN[28].IN1
tx_put[29] => inout_$D_IN[29].IN1
tx_put[30] => inout_$D_IN[30].IN1
tx_put[31] => inout_$D_IN[31].IN1
EN_tx_put => inout_$ENQ.IN1
RDY_tx_put <= FIFO2:inout_.FULL_N
EN_rx_get => outin_$dDEQ.IN1
rx_get[0] <= SyncFIFO:outin_.dD_OUT
rx_get[1] <= SyncFIFO:outin_.dD_OUT
rx_get[2] <= SyncFIFO:outin_.dD_OUT
rx_get[3] <= SyncFIFO:outin_.dD_OUT
rx_get[4] <= SyncFIFO:outin_.dD_OUT
rx_get[5] <= SyncFIFO:outin_.dD_OUT
rx_get[6] <= SyncFIFO:outin_.dD_OUT
rx_get[7] <= SyncFIFO:outin_.dD_OUT
rx_get[8] <= SyncFIFO:outin_.dD_OUT
rx_get[9] <= SyncFIFO:outin_.dD_OUT
rx_get[10] <= SyncFIFO:outin_.dD_OUT
rx_get[11] <= SyncFIFO:outin_.dD_OUT
rx_get[12] <= SyncFIFO:outin_.dD_OUT
rx_get[13] <= SyncFIFO:outin_.dD_OUT
rx_get[14] <= SyncFIFO:outin_.dD_OUT
rx_get[15] <= SyncFIFO:outin_.dD_OUT
rx_get[16] <= SyncFIFO:outin_.dD_OUT
rx_get[17] <= SyncFIFO:outin_.dD_OUT
rx_get[18] <= SyncFIFO:outin_.dD_OUT
rx_get[19] <= SyncFIFO:outin_.dD_OUT
rx_get[20] <= SyncFIFO:outin_.dD_OUT
rx_get[21] <= SyncFIFO:outin_.dD_OUT
rx_get[22] <= SyncFIFO:outin_.dD_OUT
rx_get[23] <= SyncFIFO:outin_.dD_OUT
rx_get[24] <= SyncFIFO:outin_.dD_OUT
rx_get[25] <= SyncFIFO:outin_.dD_OUT
rx_get[26] <= SyncFIFO:outin_.dD_OUT
rx_get[27] <= SyncFIFO:outin_.dD_OUT
rx_get[28] <= SyncFIFO:outin_.dD_OUT
rx_get[29] <= SyncFIFO:outin_.dD_OUT
rx_get[30] <= SyncFIFO:outin_.dD_OUT
rx_get[31] <= SyncFIFO:outin_.dD_OUT
RDY_rx_get <= SyncFIFO:outin_.dEMPTY_N
EN_deq_serial_get => inout_$DEQ.IN1
deq_serial_get[0] <= FIFO2:inout_.D_OUT
deq_serial_get[1] <= FIFO2:inout_.D_OUT
deq_serial_get[2] <= FIFO2:inout_.D_OUT
deq_serial_get[3] <= FIFO2:inout_.D_OUT
deq_serial_get[4] <= FIFO2:inout_.D_OUT
deq_serial_get[5] <= FIFO2:inout_.D_OUT
deq_serial_get[6] <= FIFO2:inout_.D_OUT
deq_serial_get[7] <= FIFO2:inout_.D_OUT
deq_serial_get[8] <= FIFO2:inout_.D_OUT
deq_serial_get[9] <= FIFO2:inout_.D_OUT
deq_serial_get[10] <= FIFO2:inout_.D_OUT
deq_serial_get[11] <= FIFO2:inout_.D_OUT
deq_serial_get[12] <= FIFO2:inout_.D_OUT
deq_serial_get[13] <= FIFO2:inout_.D_OUT
deq_serial_get[14] <= FIFO2:inout_.D_OUT
deq_serial_get[15] <= FIFO2:inout_.D_OUT
deq_serial_get[16] <= FIFO2:inout_.D_OUT
deq_serial_get[17] <= FIFO2:inout_.D_OUT
deq_serial_get[18] <= FIFO2:inout_.D_OUT
deq_serial_get[19] <= FIFO2:inout_.D_OUT
deq_serial_get[20] <= FIFO2:inout_.D_OUT
deq_serial_get[21] <= FIFO2:inout_.D_OUT
deq_serial_get[22] <= FIFO2:inout_.D_OUT
deq_serial_get[23] <= FIFO2:inout_.D_OUT
deq_serial_get[24] <= FIFO2:inout_.D_OUT
deq_serial_get[25] <= FIFO2:inout_.D_OUT
deq_serial_get[26] <= FIFO2:inout_.D_OUT
deq_serial_get[27] <= FIFO2:inout_.D_OUT
deq_serial_get[28] <= FIFO2:inout_.D_OUT
deq_serial_get[29] <= FIFO2:inout_.D_OUT
deq_serial_get[30] <= FIFO2:inout_.D_OUT
deq_serial_get[31] <= FIFO2:inout_.D_OUT
RDY_deq_serial_get <= FIFO2:inout_.EMPTY_N
enq_serial_put[0] => outin_$sD_IN[0].IN1
enq_serial_put[1] => outin_$sD_IN[1].IN1
enq_serial_put[2] => outin_$sD_IN[2].IN1
enq_serial_put[3] => outin_$sD_IN[3].IN1
enq_serial_put[4] => outin_$sD_IN[4].IN1
enq_serial_put[5] => outin_$sD_IN[5].IN1
enq_serial_put[6] => outin_$sD_IN[6].IN1
enq_serial_put[7] => outin_$sD_IN[7].IN1
enq_serial_put[8] => outin_$sD_IN[8].IN1
enq_serial_put[9] => outin_$sD_IN[9].IN1
enq_serial_put[10] => outin_$sD_IN[10].IN1
enq_serial_put[11] => outin_$sD_IN[11].IN1
enq_serial_put[12] => outin_$sD_IN[12].IN1
enq_serial_put[13] => outin_$sD_IN[13].IN1
enq_serial_put[14] => outin_$sD_IN[14].IN1
enq_serial_put[15] => outin_$sD_IN[15].IN1
enq_serial_put[16] => outin_$sD_IN[16].IN1
enq_serial_put[17] => outin_$sD_IN[17].IN1
enq_serial_put[18] => outin_$sD_IN[18].IN1
enq_serial_put[19] => outin_$sD_IN[19].IN1
enq_serial_put[20] => outin_$sD_IN[20].IN1
enq_serial_put[21] => outin_$sD_IN[21].IN1
enq_serial_put[22] => outin_$sD_IN[22].IN1
enq_serial_put[23] => outin_$sD_IN[23].IN1
enq_serial_put[24] => outin_$sD_IN[24].IN1
enq_serial_put[25] => outin_$sD_IN[25].IN1
enq_serial_put[26] => outin_$sD_IN[26].IN1
enq_serial_put[27] => outin_$sD_IN[27].IN1
enq_serial_put[28] => outin_$sD_IN[28].IN1
enq_serial_put[29] => outin_$sD_IN[29].IN1
enq_serial_put[30] => outin_$sD_IN[30].IN1
enq_serial_put[31] => outin_$sD_IN[31].IN1
EN_enq_serial_put => outin_$sENQ.IN1
RDY_enq_serial_put <= SyncFIFO:outin_.sFULL_N


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4|FIFO2:inout_
CLK => data1_reg[0].CLK
CLK => data1_reg[1].CLK
CLK => data1_reg[2].CLK
CLK => data1_reg[3].CLK
CLK => data1_reg[4].CLK
CLK => data1_reg[5].CLK
CLK => data1_reg[6].CLK
CLK => data1_reg[7].CLK
CLK => data1_reg[8].CLK
CLK => data1_reg[9].CLK
CLK => data1_reg[10].CLK
CLK => data1_reg[11].CLK
CLK => data1_reg[12].CLK
CLK => data1_reg[13].CLK
CLK => data1_reg[14].CLK
CLK => data1_reg[15].CLK
CLK => data1_reg[16].CLK
CLK => data1_reg[17].CLK
CLK => data1_reg[18].CLK
CLK => data1_reg[19].CLK
CLK => data1_reg[20].CLK
CLK => data1_reg[21].CLK
CLK => data1_reg[22].CLK
CLK => data1_reg[23].CLK
CLK => data1_reg[24].CLK
CLK => data1_reg[25].CLK
CLK => data1_reg[26].CLK
CLK => data1_reg[27].CLK
CLK => data1_reg[28].CLK
CLK => data1_reg[29].CLK
CLK => data1_reg[30].CLK
CLK => data1_reg[31].CLK
CLK => data0_reg[0].CLK
CLK => data0_reg[1].CLK
CLK => data0_reg[2].CLK
CLK => data0_reg[3].CLK
CLK => data0_reg[4].CLK
CLK => data0_reg[5].CLK
CLK => data0_reg[6].CLK
CLK => data0_reg[7].CLK
CLK => data0_reg[8].CLK
CLK => data0_reg[9].CLK
CLK => data0_reg[10].CLK
CLK => data0_reg[11].CLK
CLK => data0_reg[12].CLK
CLK => data0_reg[13].CLK
CLK => data0_reg[14].CLK
CLK => data0_reg[15].CLK
CLK => data0_reg[16].CLK
CLK => data0_reg[17].CLK
CLK => data0_reg[18].CLK
CLK => data0_reg[19].CLK
CLK => data0_reg[20].CLK
CLK => data0_reg[21].CLK
CLK => data0_reg[22].CLK
CLK => data0_reg[23].CLK
CLK => data0_reg[24].CLK
CLK => data0_reg[25].CLK
CLK => data0_reg[26].CLK
CLK => data0_reg[27].CLK
CLK => data0_reg[28].CLK
CLK => data0_reg[29].CLK
CLK => data0_reg[30].CLK
CLK => data0_reg[31].CLK
CLK => full_reg.CLK
CLK => empty_reg.CLK
RST => empty_reg.OUTPUTSELECT
RST => full_reg.OUTPUTSELECT
D_IN[0] => data0_reg.IN1
D_IN[0] => data1_reg[0].DATAIN
D_IN[1] => data0_reg.IN1
D_IN[1] => data1_reg[1].DATAIN
D_IN[2] => data0_reg.IN1
D_IN[2] => data1_reg[2].DATAIN
D_IN[3] => data0_reg.IN1
D_IN[3] => data1_reg[3].DATAIN
D_IN[4] => data0_reg.IN1
D_IN[4] => data1_reg[4].DATAIN
D_IN[5] => data0_reg.IN1
D_IN[5] => data1_reg[5].DATAIN
D_IN[6] => data0_reg.IN1
D_IN[6] => data1_reg[6].DATAIN
D_IN[7] => data0_reg.IN1
D_IN[7] => data1_reg[7].DATAIN
D_IN[8] => data0_reg.IN1
D_IN[8] => data1_reg[8].DATAIN
D_IN[9] => data0_reg.IN1
D_IN[9] => data1_reg[9].DATAIN
D_IN[10] => data0_reg.IN1
D_IN[10] => data1_reg[10].DATAIN
D_IN[11] => data0_reg.IN1
D_IN[11] => data1_reg[11].DATAIN
D_IN[12] => data0_reg.IN1
D_IN[12] => data1_reg[12].DATAIN
D_IN[13] => data0_reg.IN1
D_IN[13] => data1_reg[13].DATAIN
D_IN[14] => data0_reg.IN1
D_IN[14] => data1_reg[14].DATAIN
D_IN[15] => data0_reg.IN1
D_IN[15] => data1_reg[15].DATAIN
D_IN[16] => data0_reg.IN1
D_IN[16] => data1_reg[16].DATAIN
D_IN[17] => data0_reg.IN1
D_IN[17] => data1_reg[17].DATAIN
D_IN[18] => data0_reg.IN1
D_IN[18] => data1_reg[18].DATAIN
D_IN[19] => data0_reg.IN1
D_IN[19] => data1_reg[19].DATAIN
D_IN[20] => data0_reg.IN1
D_IN[20] => data1_reg[20].DATAIN
D_IN[21] => data0_reg.IN1
D_IN[21] => data1_reg[21].DATAIN
D_IN[22] => data0_reg.IN1
D_IN[22] => data1_reg[22].DATAIN
D_IN[23] => data0_reg.IN1
D_IN[23] => data1_reg[23].DATAIN
D_IN[24] => data0_reg.IN1
D_IN[24] => data1_reg[24].DATAIN
D_IN[25] => data0_reg.IN1
D_IN[25] => data1_reg[25].DATAIN
D_IN[26] => data0_reg.IN1
D_IN[26] => data1_reg[26].DATAIN
D_IN[27] => data0_reg.IN1
D_IN[27] => data1_reg[27].DATAIN
D_IN[28] => data0_reg.IN1
D_IN[28] => data1_reg[28].DATAIN
D_IN[29] => data0_reg.IN1
D_IN[29] => data1_reg[29].DATAIN
D_IN[30] => data0_reg.IN1
D_IN[30] => data1_reg[30].DATAIN
D_IN[31] => data0_reg.IN1
D_IN[31] => data1_reg[31].DATAIN
ENQ => comb.IN1
ENQ => comb.IN0
ENQ => d1di.IN1
ENQ => always0.IN0
ENQ => always0.IN0
ENQ => comb.IN1
ENQ => comb.IN0
FULL_N <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
D_OUT[0] <= data0_reg[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= data0_reg[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= data0_reg[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= data0_reg[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= data0_reg[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= data0_reg[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= data0_reg[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= data0_reg[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= data0_reg[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= data0_reg[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= data0_reg[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= data0_reg[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= data0_reg[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= data0_reg[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= data0_reg[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= data0_reg[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= data0_reg[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= data0_reg[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= data0_reg[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= data0_reg[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= data0_reg[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= data0_reg[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= data0_reg[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= data0_reg[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= data0_reg[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= data0_reg[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= data0_reg[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= data0_reg[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= data0_reg[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= data0_reg[29].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= data0_reg[30].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= data0_reg[31].DB_MAX_OUTPUT_PORT_TYPE
DEQ => comb.IN1
DEQ => d0d1.IN1
DEQ => always0.IN1
DEQ => always0.IN1
DEQ => comb.IN1
DEQ => comb.IN1
EMPTY_N <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
CLR => empty_reg.OUTPUTSELECT
CLR => full_reg.OUTPUTSELECT


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|mkTop_fpga1:T1|mkInterFPGA_LVDS:xfpga4|SyncFIFO:outin_
sCLK => fifoMem.we_a.CLK
sCLK => fifoMem.waddr_a[2].CLK
sCLK => fifoMem.waddr_a[1].CLK
sCLK => fifoMem.waddr_a[0].CLK
sCLK => fifoMem.data_a[31].CLK
sCLK => fifoMem.data_a[30].CLK
sCLK => fifoMem.data_a[29].CLK
sCLK => fifoMem.data_a[28].CLK
sCLK => fifoMem.data_a[27].CLK
sCLK => fifoMem.data_a[26].CLK
sCLK => fifoMem.data_a[25].CLK
sCLK => fifoMem.data_a[24].CLK
sCLK => fifoMem.data_a[23].CLK
sCLK => fifoMem.data_a[22].CLK
sCLK => fifoMem.data_a[21].CLK
sCLK => fifoMem.data_a[20].CLK
sCLK => fifoMem.data_a[19].CLK
sCLK => fifoMem.data_a[18].CLK
sCLK => fifoMem.data_a[17].CLK
sCLK => fifoMem.data_a[16].CLK
sCLK => fifoMem.data_a[15].CLK
sCLK => fifoMem.data_a[14].CLK
sCLK => fifoMem.data_a[13].CLK
sCLK => fifoMem.data_a[12].CLK
sCLK => fifoMem.data_a[11].CLK
sCLK => fifoMem.data_a[10].CLK
sCLK => fifoMem.data_a[9].CLK
sCLK => fifoMem.data_a[8].CLK
sCLK => fifoMem.data_a[7].CLK
sCLK => fifoMem.data_a[6].CLK
sCLK => fifoMem.data_a[5].CLK
sCLK => fifoMem.data_a[4].CLK
sCLK => fifoMem.data_a[3].CLK
sCLK => fifoMem.data_a[2].CLK
sCLK => fifoMem.data_a[1].CLK
sCLK => fifoMem.data_a[0].CLK
sCLK => sDeqPtr[0].CLK
sCLK => sDeqPtr[1].CLK
sCLK => sDeqPtr[2].CLK
sCLK => sDeqPtr[3].CLK
sCLK => sSyncReg1[0].CLK
sCLK => sSyncReg1[1].CLK
sCLK => sSyncReg1[2].CLK
sCLK => sSyncReg1[3].CLK
sCLK => sNotFullReg.CLK
sCLK => sGEnqPtr1[0].CLK
sCLK => sGEnqPtr1[1].CLK
sCLK => sGEnqPtr1[2].CLK
sCLK => sGEnqPtr1[3].CLK
sCLK => sGEnqPtr1[4].CLK
sCLK => sGEnqPtr[0].CLK
sCLK => sGEnqPtr[1].CLK
sCLK => sGEnqPtr[2].CLK
sCLK => sGEnqPtr[3].CLK
sCLK => sGEnqPtr[4].CLK
sCLK => fifoMem.CLK0
sRST => sNotFullReg.ACLR
sRST => sGEnqPtr1[0].PRESET
sRST => sGEnqPtr1[1].PRESET
sRST => sGEnqPtr1[2].ACLR
sRST => sGEnqPtr1[3].ACLR
sRST => sGEnqPtr1[4].ACLR
sRST => sGEnqPtr[0].ACLR
sRST => sGEnqPtr[1].ACLR
sRST => sGEnqPtr[2].ACLR
sRST => sGEnqPtr[3].ACLR
sRST => sGEnqPtr[4].ACLR
sRST => dNotEmptyReg.ACLR
sRST => dGDeqPtr1[0].PRESET
sRST => dGDeqPtr1[1].PRESET
sRST => dGDeqPtr1[2].ACLR
sRST => dGDeqPtr1[3].ACLR
sRST => dGDeqPtr1[4].ACLR
sRST => dGDeqPtr[0].ACLR
sRST => dGDeqPtr[1].ACLR
sRST => dGDeqPtr[2].ACLR
sRST => dGDeqPtr[3].ACLR
sRST => dGDeqPtr[4].ACLR
sRST => dEnqPtr[0].ACLR
sRST => dEnqPtr[1].ACLR
sRST => dEnqPtr[2].ACLR
sRST => dEnqPtr[3].ACLR
sRST => dSyncReg1[0].ACLR
sRST => dSyncReg1[1].ACLR
sRST => dSyncReg1[2].ACLR
sRST => dSyncReg1[3].ACLR
sRST => sDeqPtr[0].ACLR
sRST => sDeqPtr[1].ACLR
sRST => sDeqPtr[2].ACLR
sRST => sDeqPtr[3].ACLR
sRST => sSyncReg1[0].ACLR
sRST => sSyncReg1[1].ACLR
sRST => sSyncReg1[2].ACLR
sRST => sSyncReg1[3].ACLR
dCLK => dDoutReg[0].CLK
dCLK => dDoutReg[1].CLK
dCLK => dDoutReg[2].CLK
dCLK => dDoutReg[3].CLK
dCLK => dDoutReg[4].CLK
dCLK => dDoutReg[5].CLK
dCLK => dDoutReg[6].CLK
dCLK => dDoutReg[7].CLK
dCLK => dDoutReg[8].CLK
dCLK => dDoutReg[9].CLK
dCLK => dDoutReg[10].CLK
dCLK => dDoutReg[11].CLK
dCLK => dDoutReg[12].CLK
dCLK => dDoutReg[13].CLK
dCLK => dDoutReg[14].CLK
dCLK => dDoutReg[15].CLK
dCLK => dDoutReg[16].CLK
dCLK => dDoutReg[17].CLK
dCLK => dDoutReg[18].CLK
dCLK => dDoutReg[19].CLK
dCLK => dDoutReg[20].CLK
dCLK => dDoutReg[21].CLK
dCLK => dDoutReg[22].CLK
dCLK => dDoutReg[23].CLK
dCLK => dDoutReg[24].CLK
dCLK => dDoutReg[25].CLK
dCLK => dDoutReg[26].CLK
dCLK => dDoutReg[27].CLK
dCLK => dDoutReg[28].CLK
dCLK => dDoutReg[29].CLK
dCLK => dDoutReg[30].CLK
dCLK => dDoutReg[31].CLK
dCLK => dNotEmptyReg.CLK
dCLK => dGDeqPtr1[0].CLK
dCLK => dGDeqPtr1[1].CLK
dCLK => dGDeqPtr1[2].CLK
dCLK => dGDeqPtr1[3].CLK
dCLK => dGDeqPtr1[4].CLK
dCLK => dGDeqPtr[0].CLK
dCLK => dGDeqPtr[1].CLK
dCLK => dGDeqPtr[2].CLK
dCLK => dGDeqPtr[3].CLK
dCLK => dGDeqPtr[4].CLK
dCLK => dEnqPtr[0].CLK
dCLK => dEnqPtr[1].CLK
dCLK => dEnqPtr[2].CLK
dCLK => dEnqPtr[3].CLK
dCLK => dSyncReg1[0].CLK
dCLK => dSyncReg1[1].CLK
dCLK => dSyncReg1[2].CLK
dCLK => dSyncReg1[3].CLK
sENQ => sNotFullReg.OUTPUTSELECT
sENQ => fifoMem.we_a.DATAIN
sENQ => sGEnqPtr[4].ENA
sENQ => sGEnqPtr[3].ENA
sENQ => sGEnqPtr[2].ENA
sENQ => sGEnqPtr[1].ENA
sENQ => sGEnqPtr[0].ENA
sENQ => sGEnqPtr1[4].ENA
sENQ => sGEnqPtr1[3].ENA
sENQ => sGEnqPtr1[2].ENA
sENQ => sGEnqPtr1[1].ENA
sENQ => sGEnqPtr1[0].ENA
sENQ => fifoMem.WE
sD_IN[0] => fifoMem.data_a[0].DATAIN
sD_IN[0] => fifoMem.DATAIN
sD_IN[1] => fifoMem.data_a[1].DATAIN
sD_IN[1] => fifoMem.DATAIN1
sD_IN[2] => fifoMem.data_a[2].DATAIN
sD_IN[2] => fifoMem.DATAIN2
sD_IN[3] => fifoMem.data_a[3].DATAIN
sD_IN[3] => fifoMem.DATAIN3
sD_IN[4] => fifoMem.data_a[4].DATAIN
sD_IN[4] => fifoMem.DATAIN4
sD_IN[5] => fifoMem.data_a[5].DATAIN
sD_IN[5] => fifoMem.DATAIN5
sD_IN[6] => fifoMem.data_a[6].DATAIN
sD_IN[6] => fifoMem.DATAIN6
sD_IN[7] => fifoMem.data_a[7].DATAIN
sD_IN[7] => fifoMem.DATAIN7
sD_IN[8] => fifoMem.data_a[8].DATAIN
sD_IN[8] => fifoMem.DATAIN8
sD_IN[9] => fifoMem.data_a[9].DATAIN
sD_IN[9] => fifoMem.DATAIN9
sD_IN[10] => fifoMem.data_a[10].DATAIN
sD_IN[10] => fifoMem.DATAIN10
sD_IN[11] => fifoMem.data_a[11].DATAIN
sD_IN[11] => fifoMem.DATAIN11
sD_IN[12] => fifoMem.data_a[12].DATAIN
sD_IN[12] => fifoMem.DATAIN12
sD_IN[13] => fifoMem.data_a[13].DATAIN
sD_IN[13] => fifoMem.DATAIN13
sD_IN[14] => fifoMem.data_a[14].DATAIN
sD_IN[14] => fifoMem.DATAIN14
sD_IN[15] => fifoMem.data_a[15].DATAIN
sD_IN[15] => fifoMem.DATAIN15
sD_IN[16] => fifoMem.data_a[16].DATAIN
sD_IN[16] => fifoMem.DATAIN16
sD_IN[17] => fifoMem.data_a[17].DATAIN
sD_IN[17] => fifoMem.DATAIN17
sD_IN[18] => fifoMem.data_a[18].DATAIN
sD_IN[18] => fifoMem.DATAIN18
sD_IN[19] => fifoMem.data_a[19].DATAIN
sD_IN[19] => fifoMem.DATAIN19
sD_IN[20] => fifoMem.data_a[20].DATAIN
sD_IN[20] => fifoMem.DATAIN20
sD_IN[21] => fifoMem.data_a[21].DATAIN
sD_IN[21] => fifoMem.DATAIN21
sD_IN[22] => fifoMem.data_a[22].DATAIN
sD_IN[22] => fifoMem.DATAIN22
sD_IN[23] => fifoMem.data_a[23].DATAIN
sD_IN[23] => fifoMem.DATAIN23
sD_IN[24] => fifoMem.data_a[24].DATAIN
sD_IN[24] => fifoMem.DATAIN24
sD_IN[25] => fifoMem.data_a[25].DATAIN
sD_IN[25] => fifoMem.DATAIN25
sD_IN[26] => fifoMem.data_a[26].DATAIN
sD_IN[26] => fifoMem.DATAIN26
sD_IN[27] => fifoMem.data_a[27].DATAIN
sD_IN[27] => fifoMem.DATAIN27
sD_IN[28] => fifoMem.data_a[28].DATAIN
sD_IN[28] => fifoMem.DATAIN28
sD_IN[29] => fifoMem.data_a[29].DATAIN
sD_IN[29] => fifoMem.DATAIN29
sD_IN[30] => fifoMem.data_a[30].DATAIN
sD_IN[30] => fifoMem.DATAIN30
sD_IN[31] => fifoMem.data_a[31].DATAIN
sD_IN[31] => fifoMem.DATAIN31
sFULL_N <= sNotFullReg.DB_MAX_OUTPUT_PORT_TYPE
dDEQ => always3.IN1
dDEQ => always4.IN1
dD_OUT[0] <= dDoutReg[0].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[1] <= dDoutReg[1].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[2] <= dDoutReg[2].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[3] <= dDoutReg[3].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[4] <= dDoutReg[4].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[5] <= dDoutReg[5].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[6] <= dDoutReg[6].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[7] <= dDoutReg[7].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[8] <= dDoutReg[8].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[9] <= dDoutReg[9].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[10] <= dDoutReg[10].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[11] <= dDoutReg[11].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[12] <= dDoutReg[12].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[13] <= dDoutReg[13].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[14] <= dDoutReg[14].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[15] <= dDoutReg[15].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[16] <= dDoutReg[16].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[17] <= dDoutReg[17].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[18] <= dDoutReg[18].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[19] <= dDoutReg[19].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[20] <= dDoutReg[20].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[21] <= dDoutReg[21].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[22] <= dDoutReg[22].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[23] <= dDoutReg[23].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[24] <= dDoutReg[24].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[25] <= dDoutReg[25].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[26] <= dDoutReg[26].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[27] <= dDoutReg[27].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[28] <= dDoutReg[28].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[29] <= dDoutReg[29].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[30] <= dDoutReg[30].DB_MAX_OUTPUT_PORT_TYPE
dD_OUT[31] <= dDoutReg[31].DB_MAX_OUTPUT_PORT_TYPE
dEMPTY_N <= dNotEmptyReg.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1
reset_n => next_state_rx.OUTPUTSELECT
reset_n => next_state_rx.OUTPUTSELECT
reset_n => next_state_rx.OUTPUTSELECT
reset_n => next_state_rx.OUTPUTSELECT
reset_n => next_state_rx.OUTPUTSELECT
reset_n => next_state_rx.OUTPUTSELECT
reset_n => next_state_rx.OUTPUTSELECT
reset_n => RDY_for_trans.OUTPUTSELECT
reset_n => rx_data_align.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => led_rx_state.OUTPUTSELECT
reset_n => led_rx_state.OUTPUTSELECT
reset_n => led_rx_state.OUTPUTSELECT
reset_n => EN_deq_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_0_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_1_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => sub_2_rx.OUTPUTSELECT
reset_n => led_tx_state.OUTPUTSELECT
reset_n => led_tx_state.OUTPUTSELECT
reset_n => led_tx_state.OUTPUTSELECT
reset_n => next_state_tx.OUTPUTSELECT
reset_n => next_state_tx.OUTPUTSELECT
reset_n => next_state_tx.OUTPUTSELECT
reset_n => next_state_tx.OUTPUTSELECT
reset_n => next_state_tx.OUTPUTSELECT
reset_n => next_state_tx.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => tx_in.OUTPUTSELECT
reset_n => EN_enq_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_1_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_2_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => sub_3_tx.OUTPUTSELECT
reset_n => deq_rx[29]~reg0.ENA
reset_n => deq_rx[28]~reg0.ENA
reset_n => deq_rx[27]~reg0.ENA
reset_n => deq_rx[26]~reg0.ENA
reset_n => deq_rx[25]~reg0.ENA
reset_n => deq_rx[24]~reg0.ENA
reset_n => deq_rx[10]~reg0.ENA
reset_n => deq_rx[23]~reg0.ENA
reset_n => deq_rx[22]~reg0.ENA
reset_n => deq_rx[9]~reg0.ENA
reset_n => deq_rx[8]~reg0.ENA
reset_n => deq_rx[7]~reg0.ENA
reset_n => deq_rx[21]~reg0.ENA
reset_n => deq_rx[20]~reg0.ENA
reset_n => deq_rx[19]~reg0.ENA
reset_n => deq_rx[18]~reg0.ENA
reset_n => deq_rx[17]~reg0.ENA
reset_n => deq_rx[16]~reg0.ENA
reset_n => deq_rx[15]~reg0.ENA
reset_n => deq_rx[6]~reg0.ENA
reset_n => deq_rx[5]~reg0.ENA
reset_n => deq_rx[4]~reg0.ENA
reset_n => deq_rx[3]~reg0.ENA
reset_n => deq_rx[14]~reg0.ENA
reset_n => deq_rx[13]~reg0.ENA
reset_n => deq_rx[2]~reg0.ENA
reset_n => deq_rx[1]~reg0.ENA
reset_n => deq_rx[0]~reg0.ENA
reset_n => deq_rx[12]~reg0.ENA
reset_n => deq_rx[11]~reg0.ENA
reset_n => deq_rx[30]~reg0.ENA
reset_n => deq_rx[31]~reg0.ENA
tx_inclock => tx_inclock.IN1
tx_out[0] <= tx:tx1.tx_out
tx_out[1] <= tx:tx1.tx_out
tx_outclock <= tx:tx1.tx_outclock
tx_align_done => EN_enq_tx.OUTPUTSELECT
tx_align_done => sub_1_tx.OUTPUTSELECT
tx_align_done => sub_1_tx.OUTPUTSELECT
tx_align_done => sub_1_tx.OUTPUTSELECT
tx_align_done => sub_1_tx.OUTPUTSELECT
tx_align_done => sub_1_tx.OUTPUTSELECT
tx_align_done => sub_1_tx.OUTPUTSELECT
tx_align_done => sub_1_tx.OUTPUTSELECT
tx_align_done => sub_1_tx.OUTPUTSELECT
tx_align_done => sub_2_tx.OUTPUTSELECT
tx_align_done => sub_2_tx.OUTPUTSELECT
tx_align_done => sub_2_tx.OUTPUTSELECT
tx_align_done => sub_2_tx.OUTPUTSELECT
tx_align_done => sub_2_tx.OUTPUTSELECT
tx_align_done => sub_2_tx.OUTPUTSELECT
tx_align_done => sub_2_tx.OUTPUTSELECT
tx_align_done => sub_2_tx.OUTPUTSELECT
tx_align_done => sub_3_tx.OUTPUTSELECT
tx_align_done => sub_3_tx.OUTPUTSELECT
tx_align_done => sub_3_tx.OUTPUTSELECT
tx_align_done => sub_3_tx.OUTPUTSELECT
tx_align_done => sub_3_tx.OUTPUTSELECT
tx_align_done => sub_3_tx.OUTPUTSELECT
tx_align_done => sub_3_tx.OUTPUTSELECT
tx_align_done => sub_3_tx.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => tx_in.OUTPUTSELECT
tx_align_done => Selector5.IN8
tx_align_done => Selector10.IN8
tx_align_done => Selector3.IN5
tx_align_done => Selector1.IN5
tx_align_done => Selector1.IN6
tx_align_done => Selector2.IN1
rx_in[0] => rx_in[0].IN1
rx_in[1] => rx_in[1].IN1
rx_inclock => rx_inclock.IN1
rx_align_done <= RDY_for_trans.DB_MAX_OUTPUT_PORT_TYPE
rx_outclock <= rx:rx1.rx_outclock
enq_tx[0] => sub_3_tx.DATAB
enq_tx[1] => sub_3_tx.DATAB
enq_tx[2] => sub_3_tx.DATAB
enq_tx[3] => sub_3_tx.DATAB
enq_tx[4] => sub_3_tx.DATAB
enq_tx[5] => sub_3_tx.DATAB
enq_tx[6] => sub_3_tx.DATAB
enq_tx[7] => sub_3_tx.DATAB
enq_tx[8] => sub_2_tx.DATAB
enq_tx[9] => sub_2_tx.DATAB
enq_tx[10] => sub_2_tx.DATAB
enq_tx[11] => sub_2_tx.DATAB
enq_tx[12] => sub_2_tx.DATAB
enq_tx[13] => sub_2_tx.DATAB
enq_tx[14] => sub_2_tx.DATAB
enq_tx[15] => sub_2_tx.DATAB
enq_tx[16] => sub_1_tx.DATAB
enq_tx[17] => sub_1_tx.DATAB
enq_tx[18] => sub_1_tx.DATAB
enq_tx[19] => sub_1_tx.DATAB
enq_tx[20] => sub_1_tx.DATAB
enq_tx[21] => sub_1_tx.DATAB
enq_tx[22] => sub_1_tx.DATAB
enq_tx[23] => sub_1_tx.DATAB
enq_tx[24] => tx_in.DATAB
enq_tx[25] => tx_in.DATAB
enq_tx[26] => tx_in.DATAB
enq_tx[27] => tx_in.DATAB
enq_tx[28] => tx_in.DATAB
enq_tx[29] => tx_in.DATAB
enq_tx[30] => tx_in.DATAB
enq_tx[31] => tx_in.DATAB
EN_enq_tx <= EN_enq_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_1_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_2_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => sub_3_tx.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => tx_in.OUTPUTSELECT
RDY_enq_tx => EN_enq_tx.DATAB
deq_rx[0] <= deq_rx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[1] <= deq_rx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[2] <= deq_rx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[3] <= deq_rx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[4] <= deq_rx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[5] <= deq_rx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[6] <= deq_rx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[7] <= deq_rx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[8] <= deq_rx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[9] <= deq_rx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[10] <= deq_rx[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[11] <= deq_rx[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[12] <= deq_rx[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[13] <= deq_rx[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[14] <= deq_rx[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[15] <= deq_rx[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[16] <= deq_rx[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[17] <= deq_rx[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[18] <= deq_rx[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[19] <= deq_rx[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[20] <= deq_rx[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[21] <= deq_rx[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[22] <= deq_rx[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[23] <= deq_rx[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[24] <= deq_rx[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[25] <= deq_rx[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[26] <= deq_rx[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[27] <= deq_rx[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[28] <= deq_rx[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[29] <= deq_rx[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[30] <= deq_rx[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
deq_rx[31] <= deq_rx[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EN_deq_rx <= EN_deq_rx~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDY_deq_rx => RDY_for_trans.DATAB
RDY_deq_rx => Selector39.IN3
RDY_deq_rx => EN_deq_rx.DATAB
RDY_deq_rx => led_rx_state.DATAB
led_out[0] <= led_rx_state[0].DB_MAX_OUTPUT_PORT_TYPE
led_out[1] <= led_rx_state[1].DB_MAX_OUTPUT_PORT_TYPE
led_out[2] <= led_rx_state[2].DB_MAX_OUTPUT_PORT_TYPE
led_out[3] <= led_tx_state[0].DB_MAX_OUTPUT_PORT_TYPE
led_out[4] <= led_tx_state[1].DB_MAX_OUTPUT_PORT_TYPE
led_out[5] <= led_tx_state[2].DB_MAX_OUTPUT_PORT_TYPE
led_out[6] <= rx:rx1.rx_locked
led_out[7] <= tx:tx1.tx_locked


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1
pll_areset => pll_areset.IN1
tx_in[0] => tx_in[0].IN1
tx_in[1] => tx_in[1].IN1
tx_in[2] => tx_in[2].IN1
tx_in[3] => tx_in[3].IN1
tx_in[4] => tx_in[4].IN1
tx_in[5] => tx_in[5].IN1
tx_in[6] => tx_in[6].IN1
tx_in[7] => tx_in[7].IN1
tx_inclock => tx_inclock.IN1
tx_locked <= altlvds_tx:ALTLVDS_TX_component.tx_locked
tx_out[0] <= altlvds_tx:ALTLVDS_TX_component.tx_out
tx_out[1] <= altlvds_tx:ALTLVDS_TX_component.tx_out
tx_outclock <= altlvds_tx:ALTLVDS_TX_component.tx_outclock


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component
tx_in[0] => tx_lvds_tx:auto_generated.tx_in[0]
tx_in[1] => tx_lvds_tx:auto_generated.tx_in[1]
tx_in[2] => tx_lvds_tx:auto_generated.tx_in[2]
tx_in[3] => tx_lvds_tx:auto_generated.tx_in[3]
tx_in[4] => tx_lvds_tx:auto_generated.tx_in[4]
tx_in[5] => tx_lvds_tx:auto_generated.tx_in[5]
tx_in[6] => tx_lvds_tx:auto_generated.tx_in[6]
tx_in[7] => tx_lvds_tx:auto_generated.tx_in[7]
tx_inclock => tx_lvds_tx:auto_generated.tx_inclock
tx_syncclock => ~NO_FANOUT~
tx_enable => ~NO_FANOUT~
sync_inclock => ~NO_FANOUT~
tx_pll_enable => ~NO_FANOUT~
pll_areset => tx_lvds_tx:auto_generated.pll_areset
tx_data_reset => ~NO_FANOUT~
tx_out[0] <= tx_lvds_tx:auto_generated.tx_out[0]
tx_out[1] <= tx_lvds_tx:auto_generated.tx_out[1]
tx_outclock <= tx_lvds_tx:auto_generated.tx_outclock
tx_coreclock <= <GND>
tx_locked <= tx_lvds_tx:auto_generated.tx_locked


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated
pll_areset => w_reset.IN9
tx_in[0] => tx_reg[0].DATAIN
tx_in[1] => tx_reg[1].DATAIN
tx_in[2] => tx_reg[2].DATAIN
tx_in[3] => tx_reg[3].DATAIN
tx_in[4] => tx_reg[4].DATAIN
tx_in[5] => tx_reg[5].DATAIN
tx_in[6] => tx_reg[6].DATAIN
tx_in[7] => tx_reg[7].DATAIN
tx_inclock => lvds_tx_pll.CLK
tx_locked <= tx_locked.DB_MAX_OUTPUT_PORT_TYPE
tx_out[0] <= tx_ddio_out:ddio_out.dataout
tx_out[1] <= tx_ddio_out:ddio_out.dataout
tx_outclock <= tx_ddio_out1:outclock_ddio.dataout


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out
aclr => ddio_outa_0.ARESET
aclr => ddio_outa_1.ARESET
datain_h[0] => ddio_outa_0.DATAINHI
datain_h[1] => ddio_outa_1.DATAINHI
datain_l[0] => ddio_outa_0.DATAINLO
datain_l[1] => ddio_outa_1.DATAINLO
dataout[0] <= ddio_outa_0.DATAOUT
dataout[1] <= ddio_outa_1.DATAOUT
outclock => ddio_outa_0.CLKHI
outclock => ddio_outa_0.CLKLO
outclock => ddio_outa_0.MUXSEL
outclock => ddio_outa_1.CLKHI
outclock => ddio_outa_1.CLKLO
outclock => ddio_outa_1.MUXSEL


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out1:outclock_ddio
aclr => ddio_outa_0.ARESET
datain_h[0] => ddio_outa_0.DATAINHI
datain_l[0] => ddio_outa_0.DATAINLO
dataout[0] <= ddio_outa_0.DATAOUT
outclock => ddio_outa_0.CLKHI
outclock => ddio_outa_0.CLKLO
outclock => ddio_outa_0.MUXSEL


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cmpr:cmpr10
aeb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cmpr:cmpr20
aeb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cmpr:cmpr9
aeb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13
aclr => counter_reg_bit[0].ACLR
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
updown => ~NO_FANOUT~


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2
aclr => counter_reg_bit[0].ACLR
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
updown => ~NO_FANOUT~


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift
aclr => shift_reg[0].ACLR
aclr => shift_reg[1].ACLR
aclr => shift_reg[2].ACLR
aclr => shift_reg[3].ACLR
clock => shift_reg[0].CLK
clock => shift_reg[1].CLK
clock => shift_reg[2].CLK
clock => shift_reg[3].CLK
data[0] => shift_reg.DATAB
data[1] => shift_reg.DATAB
data[2] => shift_reg.DATAB
data[3] => shift_reg.DATAB
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
shiftin => shift_reg.DATAA
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23
aclr => shift_reg[0].ACLR
aclr => shift_reg[1].ACLR
clock => shift_reg[0].CLK
clock => shift_reg[1].CLK
data[0] => shift_reg.DATAB
data[1] => shift_reg.DATAB
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
shiftin => shift_reg.DATAA
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24
aclr => shift_reg[0].ACLR
aclr => shift_reg[1].ACLR
clock => shift_reg[0].CLK
clock => shift_reg[1].CLK
data[0] => shift_reg.DATAB
data[1] => shift_reg.DATAB
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
shiftin => shift_reg.DATAA
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25
aclr => shift_reg[0].ACLR
aclr => shift_reg[1].ACLR
clock => shift_reg[0].CLK
clock => shift_reg[1].CLK
data[0] => shift_reg.DATAB
data[1] => shift_reg.DATAB
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
shiftin => shift_reg.DATAA
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26
aclr => shift_reg[0].ACLR
aclr => shift_reg[1].ACLR
clock => shift_reg[0].CLK
clock => shift_reg[1].CLK
data[0] => shift_reg.DATAB
data[1] => shift_reg.DATAB
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
shiftin => shift_reg.DATAA
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1
pll_areset => pll_areset.IN1
rx_data_align => rx_data_align.IN1
rx_in[0] => rx_in[0].IN1
rx_in[1] => rx_in[1].IN1
rx_inclock => rx_inclock.IN1
rx_locked <= altlvds_rx:ALTLVDS_RX_component.rx_locked
rx_out[0] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_out[1] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_out[2] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_out[3] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_out[4] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_out[5] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_out[6] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_out[7] <= altlvds_rx:ALTLVDS_RX_component.rx_out
rx_outclock <= altlvds_rx:ALTLVDS_RX_component.rx_outclock


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component
rx_in[0] => rx_lvds_rx:auto_generated.rx_in[0]
rx_in[1] => rx_lvds_rx:auto_generated.rx_in[1]
rx_inclock => rx_lvds_rx:auto_generated.rx_inclock
rx_syncclock => ~NO_FANOUT~
rx_dpaclock => ~NO_FANOUT~
rx_readclock => ~NO_FANOUT~
rx_enable => ~NO_FANOUT~
rx_deskew => ~NO_FANOUT~
rx_pll_enable => ~NO_FANOUT~
rx_data_align => rx_lvds_rx:auto_generated.rx_data_align
rx_data_align_reset => ~NO_FANOUT~
rx_reset[0] => ~NO_FANOUT~
rx_reset[1] => ~NO_FANOUT~
rx_dpll_reset[0] => ~NO_FANOUT~
rx_dpll_reset[1] => ~NO_FANOUT~
rx_dpll_hold[0] => ~NO_FANOUT~
rx_dpll_hold[1] => ~NO_FANOUT~
rx_dpll_enable[0] => ~NO_FANOUT~
rx_dpll_enable[1] => ~NO_FANOUT~
rx_fifo_reset[0] => ~NO_FANOUT~
rx_fifo_reset[1] => ~NO_FANOUT~
rx_channel_data_align[0] => ~NO_FANOUT~
rx_channel_data_align[1] => ~NO_FANOUT~
rx_cda_reset[0] => ~NO_FANOUT~
rx_cda_reset[1] => ~NO_FANOUT~
rx_coreclk[0] => ~NO_FANOUT~
rx_coreclk[1] => ~NO_FANOUT~
pll_areset => rx_lvds_rx:auto_generated.pll_areset
rx_data_reset => ~NO_FANOUT~
pll_phasedone => ~NO_FANOUT~
rx_dpa_lock_reset[0] => ~NO_FANOUT~
rx_dpa_lock_reset[1] => ~NO_FANOUT~
dpa_pll_recal => ~NO_FANOUT~
rx_out[0] <= rx_lvds_rx:auto_generated.rx_out[0]
rx_out[1] <= rx_lvds_rx:auto_generated.rx_out[1]
rx_out[2] <= rx_lvds_rx:auto_generated.rx_out[2]
rx_out[3] <= rx_lvds_rx:auto_generated.rx_out[3]
rx_out[4] <= rx_lvds_rx:auto_generated.rx_out[4]
rx_out[5] <= rx_lvds_rx:auto_generated.rx_out[5]
rx_out[6] <= rx_lvds_rx:auto_generated.rx_out[6]
rx_out[7] <= rx_lvds_rx:auto_generated.rx_out[7]
rx_outclock <= rx_lvds_rx:auto_generated.rx_outclock
rx_locked <= rx_lvds_rx:auto_generated.rx_locked
rx_dpa_locked[0] <= <GND>
rx_dpa_locked[1] <= <GND>
rx_cda_max[0] <= <GND>
rx_cda_max[1] <= <GND>
rx_divfwdclk[0] <= <GND>
rx_divfwdclk[1] <= <GND>
dpa_pll_cal_busy <= <GND>
pll_phaseupdown <= <GND>
pll_phasestep <= <GND>
pll_phasecounterselect[0] <= <GND>
pll_phasecounterselect[1] <= <GND>
pll_phasecounterselect[2] <= <GND>
pll_phasecounterselect[3] <= <GND>
pll_scanclk <= <GND>


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated
pll_areset => w_reset.IN1
rx_data_align => rx_data_align_reg.DATAIN
rx_in[0] => rx_in[0].IN1
rx_in[1] => rx_in[1].IN1
rx_inclock => lvds_rx_pll.CLK
rx_locked <= rx_locked.DB_MAX_OUTPUT_PORT_TYPE
rx_out[0] <= rx_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rx_out[1] <= rx_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rx_out[2] <= rx_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rx_out[3] <= rx_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rx_out[4] <= rx_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_out[5] <= rx_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rx_out[6] <= rx_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rx_out[7] <= rx_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rx_outclock <= lvds_rx_pll.CLK1


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in
aclr => ddio_l_reg[0].ACLR
aclr => ddio_l_reg[1].ACLR
aclr => ddio_h_reg[0].ACLR
aclr => ddio_h_reg[1].ACLR
aclr => dataout_l_reg[0].ACLR
aclr => dataout_l_reg[1].ACLR
aclr => dataout_l_latch[0].ACLR
aclr => dataout_l_latch[1].ACLR
aclr => dataout_h_reg[0].ACLR
aclr => dataout_h_reg[1].ACLR
clock => ddio_h_reg[0].CLK
clock => ddio_h_reg[1].CLK
clock => dataout_l_reg[0].CLK
clock => dataout_l_reg[1].CLK
clock => dataout_h_reg[0].CLK
clock => dataout_h_reg[1].CLK
clock => dataout_l_latch[0].CLK
clock => dataout_l_latch[1].CLK
clock => ddio_l_reg[0].CLK
clock => ddio_l_reg[1].CLK
datain[0] => ddio_l_reg[0].DATAIN
datain[0] => ddio_h_reg[0].DATAIN
datain[1] => ddio_l_reg[1].DATAIN
datain[1] => ddio_h_reg[1].DATAIN
dataout_h[0] <= dataout_l_reg[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[1] <= dataout_l_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= dataout_h_reg[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[1] <= dataout_h_reg[1].DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe
clock => dffe13a[0].CLK
clock => dffe13a[1].CLK
clrn => dffe13a[0].ACLR
clrn => dffe13a[1].ACLR
d[0] => dffe13a[0].DATAIN
d[1] => dffe13a[1].DATAIN
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe
clock => dffe13a[0].CLK
clock => dffe13a[1].CLK
clrn => dffe13a[0].ACLR
clrn => dffe13a[1].ACLR
d[0] => dffe13a[0].DATAIN
d[1] => dffe13a[1].DATAIN
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => counter_reg_bit[1].ENA
cnt_en => counter_reg_bit[0].ENA
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_mux:h_mux11a
data[0] => result_node.IN0
data[1] => result_node.IN0
data[2] => result_node.IN0
data[3] => result_node.IN0
result[0] <= result_node.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[1] => result_node.IN1
sel[1] => result_node.IN1


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_mux:h_mux5a
data[0] => result_node.IN0
data[1] => result_node.IN0
data[2] => result_node.IN0
data[3] => result_node.IN0
result[0] <= result_node.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[1] => result_node.IN1
sel[1] => result_node.IN1


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_mux:l_mux12a
data[0] => result_node.IN0
data[1] => result_node.IN0
data[2] => result_node.IN0
data[3] => result_node.IN0
result[0] <= result_node.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[1] => result_node.IN1
sel[1] => result_node.IN1


|LVDS_echo_FPGA1_qsys|FPGA1_TopNiosInterface:lvds_echo_fpga1_component_0|LVDS_fpga:fpga1|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_mux:l_mux6a
data[0] => result_node.IN0
data[1] => result_node.IN0
data[2] => result_node.IN0
data[3] => result_node.IN0
result[0] <= result_node.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[0] => result_node.IN1
sel[1] => result_node.IN1
sel[1] => result_node.IN1


|LVDS_echo_FPGA1_qsys|clk_counter:clk_counter_component_0
CLK => counter[0].CLK
CLK => counter[1].CLK
CLK => counter[2].CLK
CLK => counter[3].CLK
CLK => counter[4].CLK
CLK => counter[5].CLK
CLK => counter[6].CLK
CLK => counter[7].CLK
CLK => counter[8].CLK
CLK => counter[9].CLK
CLK => counter[10].CLK
CLK => counter[11].CLK
CLK => counter[12].CLK
CLK => counter[13].CLK
CLK => counter[14].CLK
CLK => counter[15].CLK
CLK => counter[16].CLK
CLK => counter[17].CLK
CLK => counter[18].CLK
CLK => counter[19].CLK
CLK => counter[20].CLK
CLK => counter[21].CLK
CLK => counter[22].CLK
CLK => counter[23].CLK
CLK => counter[24].CLK
CLK => counter[25].CLK
CLK => counter[26].CLK
CLK => counter[27].CLK
CLK => counter[28].CLK
CLK => counter[29].CLK
CLK => counter[30].CLK
CLK => counter[31].CLK
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
RST_N => counter.OUTPUTSELECT
read => ~NO_FANOUT~
readdata[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= counter[10].DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= counter[11].DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= counter[12].DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= counter[13].DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= counter[14].DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= counter[15].DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= counter[16].DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= counter[17].DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= counter[18].DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= counter[19].DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= counter[20].DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= counter[21].DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= counter[22].DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= counter[23].DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= counter[24].DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= counter[25].DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= counter[26].DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= counter[27].DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= counter[28].DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= counter[29].DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= counter[30].DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= counter[31].DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => av_waitrequest.IN1
av_chipselect => always2.IN0
av_chipselect => always2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => always2.IN1
av_read_n => av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => always2.IN1
av_write_n => av_waitrequest.IN1
av_writedata[0] => fifo_wdata[0].IN1
av_writedata[1] => fifo_wdata[1].IN1
av_writedata[2] => fifo_wdata[2].IN1
av_writedata[3] => fifo_wdata[3].IN1
av_writedata[4] => fifo_wdata[4].IN1
av_writedata[5] => fifo_wdata[5].IN1
av_writedata[6] => fifo_wdata[6].IN1
av_writedata[7] => fifo_wdata[7].IN1
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => always2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => clk.IN3
rst_n => rst_n.IN2
av_irq <= av_irq.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r.fifo_EF
av_readdata[13] <= LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= <GND>
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= av_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_wdata[0] => fifo_wdata[0].IN1
fifo_wdata[1] => fifo_wdata[1].IN1
fifo_wdata[2] => fifo_wdata[2].IN1
fifo_wdata[3] => fifo_wdata[3].IN1
fifo_wdata[4] => fifo_wdata[4].IN1
fifo_wdata[5] => fifo_wdata[5].IN1
fifo_wdata[6] => fifo_wdata[6].IN1
fifo_wdata[7] => fifo_wdata[7].IN1
fifo_wr => fifo_wr.IN1
rd_wfifo => rd_wfifo.IN1
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q
r_dat[1] <= scfifo:wfifo.q
r_dat[2] <= scfifo:wfifo.q
r_dat[3] <= scfifo:wfifo.q
r_dat[4] <= scfifo:wfifo.q
r_dat[5] <= scfifo:wfifo.q
r_dat[6] <= scfifo:wfifo.q
r_dat[7] <= scfifo:wfifo.q
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw
wfifo_used[1] <= scfifo:wfifo.usedw
wfifo_used[2] <= scfifo:wfifo.usedw
wfifo_used[3] <= scfifo:wfifo.usedw
wfifo_used[4] <= scfifo:wfifo.usedw
wfifo_used[5] <= scfifo:wfifo.usedw


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo
data[0] => scfifo_jr21:auto_generated.data[0]
data[1] => scfifo_jr21:auto_generated.data[1]
data[2] => scfifo_jr21:auto_generated.data[2]
data[3] => scfifo_jr21:auto_generated.data[3]
data[4] => scfifo_jr21:auto_generated.data[4]
data[5] => scfifo_jr21:auto_generated.data[5]
data[6] => scfifo_jr21:auto_generated.data[6]
data[7] => scfifo_jr21:auto_generated.data[7]
q[0] <= scfifo_jr21:auto_generated.q[0]
q[1] <= scfifo_jr21:auto_generated.q[1]
q[2] <= scfifo_jr21:auto_generated.q[2]
q[3] <= scfifo_jr21:auto_generated.q[3]
q[4] <= scfifo_jr21:auto_generated.q[4]
q[5] <= scfifo_jr21:auto_generated.q[5]
q[6] <= scfifo_jr21:auto_generated.q[6]
q[7] <= scfifo_jr21:auto_generated.q[7]
wrreq => scfifo_jr21:auto_generated.wrreq
rdreq => scfifo_jr21:auto_generated.rdreq
clock => scfifo_jr21:auto_generated.clock
aclr => scfifo_jr21:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_jr21:auto_generated.empty
full <= scfifo_jr21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_jr21:auto_generated.usedw[0]
usedw[1] <= scfifo_jr21:auto_generated.usedw[1]
usedw[2] <= scfifo_jr21:auto_generated.usedw[2]
usedw[3] <= scfifo_jr21:auto_generated.usedw[3]
usedw[4] <= scfifo_jr21:auto_generated.usedw[4]
usedw[5] <= scfifo_jr21:auto_generated.usedw[5]


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated
aclr => a_dpfifo_l011:dpfifo.aclr
clock => a_dpfifo_l011:dpfifo.clock
data[0] => a_dpfifo_l011:dpfifo.data[0]
data[1] => a_dpfifo_l011:dpfifo.data[1]
data[2] => a_dpfifo_l011:dpfifo.data[2]
data[3] => a_dpfifo_l011:dpfifo.data[3]
data[4] => a_dpfifo_l011:dpfifo.data[4]
data[5] => a_dpfifo_l011:dpfifo.data[5]
data[6] => a_dpfifo_l011:dpfifo.data[6]
data[7] => a_dpfifo_l011:dpfifo.data[7]
empty <= a_dpfifo_l011:dpfifo.empty
full <= a_dpfifo_l011:dpfifo.full
q[0] <= a_dpfifo_l011:dpfifo.q[0]
q[1] <= a_dpfifo_l011:dpfifo.q[1]
q[2] <= a_dpfifo_l011:dpfifo.q[2]
q[3] <= a_dpfifo_l011:dpfifo.q[3]
q[4] <= a_dpfifo_l011:dpfifo.q[4]
q[5] <= a_dpfifo_l011:dpfifo.q[5]
q[6] <= a_dpfifo_l011:dpfifo.q[6]
q[7] <= a_dpfifo_l011:dpfifo.q[7]
rdreq => a_dpfifo_l011:dpfifo.rreq
usedw[0] <= a_dpfifo_l011:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_l011:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_l011:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_l011:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_l011:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_l011:dpfifo.usedw[5]
wrreq => a_dpfifo_l011:dpfifo.wreq


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_1ob:rd_ptr_count.aclr
aclr => cntr_1ob:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => altsyncram_nio1:FIFOram.clock0
clock => altsyncram_nio1:FIFOram.clock1
clock => cntr_1ob:rd_ptr_count.clock
clock => cntr_1ob:wr_ptr.clock
data[0] => altsyncram_nio1:FIFOram.data_a[0]
data[1] => altsyncram_nio1:FIFOram.data_a[1]
data[2] => altsyncram_nio1:FIFOram.data_a[2]
data[3] => altsyncram_nio1:FIFOram.data_a[3]
data[4] => altsyncram_nio1:FIFOram.data_a[4]
data[5] => altsyncram_nio1:FIFOram.data_a[5]
data[6] => altsyncram_nio1:FIFOram.data_a[6]
data[7] => altsyncram_nio1:FIFOram.data_a[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= altsyncram_nio1:FIFOram.q_b[0]
q[1] <= altsyncram_nio1:FIFOram.q_b[1]
q[2] <= altsyncram_nio1:FIFOram.q_b[2]
q[3] <= altsyncram_nio1:FIFOram.q_b[3]
q[4] <= altsyncram_nio1:FIFOram.q_b[4]
q[5] <= altsyncram_nio1:FIFOram.q_b[5]
q[6] <= altsyncram_nio1:FIFOram.q_b[6]
q[7] <= altsyncram_nio1:FIFOram.q_b[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_1ob:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_1ob:rd_ptr_count.sclr
sclr => cntr_1ob:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => altsyncram_nio1:FIFOram.wren_a
wreq => cntr_1ob:wr_ptr.cnt_en


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_do7:count_usedw.aclr
clock => cntr_do7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_do7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_do7:count_usedw.updown


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_rd => fifo_rd.IN1
rst_n => ~NO_FANOUT~
t_dat[0] => t_dat[0].IN1
t_dat[1] => t_dat[1].IN1
t_dat[2] => t_dat[2].IN1
t_dat[3] => t_dat[3].IN1
t_dat[4] => t_dat[4].IN1
t_dat[5] => t_dat[5].IN1
t_dat[6] => t_dat[6].IN1
t_dat[7] => t_dat[7].IN1
wr_rfifo => wr_rfifo.IN1
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q
fifo_rdata[1] <= scfifo:rfifo.q
fifo_rdata[2] <= scfifo:rfifo.q
fifo_rdata[3] <= scfifo:rfifo.q
fifo_rdata[4] <= scfifo:rfifo.q
fifo_rdata[5] <= scfifo:rfifo.q
fifo_rdata[6] <= scfifo:rfifo.q
fifo_rdata[7] <= scfifo:rfifo.q
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw
rfifo_used[1] <= scfifo:rfifo.usedw
rfifo_used[2] <= scfifo:rfifo.usedw
rfifo_used[3] <= scfifo:rfifo.usedw
rfifo_used[4] <= scfifo:rfifo.usedw
rfifo_used[5] <= scfifo:rfifo.usedw


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo
data[0] => scfifo_jr21:auto_generated.data[0]
data[1] => scfifo_jr21:auto_generated.data[1]
data[2] => scfifo_jr21:auto_generated.data[2]
data[3] => scfifo_jr21:auto_generated.data[3]
data[4] => scfifo_jr21:auto_generated.data[4]
data[5] => scfifo_jr21:auto_generated.data[5]
data[6] => scfifo_jr21:auto_generated.data[6]
data[7] => scfifo_jr21:auto_generated.data[7]
q[0] <= scfifo_jr21:auto_generated.q[0]
q[1] <= scfifo_jr21:auto_generated.q[1]
q[2] <= scfifo_jr21:auto_generated.q[2]
q[3] <= scfifo_jr21:auto_generated.q[3]
q[4] <= scfifo_jr21:auto_generated.q[4]
q[5] <= scfifo_jr21:auto_generated.q[5]
q[6] <= scfifo_jr21:auto_generated.q[6]
q[7] <= scfifo_jr21:auto_generated.q[7]
wrreq => scfifo_jr21:auto_generated.wrreq
rdreq => scfifo_jr21:auto_generated.rdreq
clock => scfifo_jr21:auto_generated.clock
aclr => scfifo_jr21:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_jr21:auto_generated.empty
full <= scfifo_jr21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_jr21:auto_generated.usedw[0]
usedw[1] <= scfifo_jr21:auto_generated.usedw[1]
usedw[2] <= scfifo_jr21:auto_generated.usedw[2]
usedw[3] <= scfifo_jr21:auto_generated.usedw[3]
usedw[4] <= scfifo_jr21:auto_generated.usedw[4]
usedw[5] <= scfifo_jr21:auto_generated.usedw[5]


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated
aclr => a_dpfifo_l011:dpfifo.aclr
clock => a_dpfifo_l011:dpfifo.clock
data[0] => a_dpfifo_l011:dpfifo.data[0]
data[1] => a_dpfifo_l011:dpfifo.data[1]
data[2] => a_dpfifo_l011:dpfifo.data[2]
data[3] => a_dpfifo_l011:dpfifo.data[3]
data[4] => a_dpfifo_l011:dpfifo.data[4]
data[5] => a_dpfifo_l011:dpfifo.data[5]
data[6] => a_dpfifo_l011:dpfifo.data[6]
data[7] => a_dpfifo_l011:dpfifo.data[7]
empty <= a_dpfifo_l011:dpfifo.empty
full <= a_dpfifo_l011:dpfifo.full
q[0] <= a_dpfifo_l011:dpfifo.q[0]
q[1] <= a_dpfifo_l011:dpfifo.q[1]
q[2] <= a_dpfifo_l011:dpfifo.q[2]
q[3] <= a_dpfifo_l011:dpfifo.q[3]
q[4] <= a_dpfifo_l011:dpfifo.q[4]
q[5] <= a_dpfifo_l011:dpfifo.q[5]
q[6] <= a_dpfifo_l011:dpfifo.q[6]
q[7] <= a_dpfifo_l011:dpfifo.q[7]
rdreq => a_dpfifo_l011:dpfifo.rreq
usedw[0] <= a_dpfifo_l011:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_l011:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_l011:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_l011:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_l011:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_l011:dpfifo.usedw[5]
wrreq => a_dpfifo_l011:dpfifo.wreq


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_1ob:rd_ptr_count.aclr
aclr => cntr_1ob:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => altsyncram_nio1:FIFOram.clock0
clock => altsyncram_nio1:FIFOram.clock1
clock => cntr_1ob:rd_ptr_count.clock
clock => cntr_1ob:wr_ptr.clock
data[0] => altsyncram_nio1:FIFOram.data_a[0]
data[1] => altsyncram_nio1:FIFOram.data_a[1]
data[2] => altsyncram_nio1:FIFOram.data_a[2]
data[3] => altsyncram_nio1:FIFOram.data_a[3]
data[4] => altsyncram_nio1:FIFOram.data_a[4]
data[5] => altsyncram_nio1:FIFOram.data_a[5]
data[6] => altsyncram_nio1:FIFOram.data_a[6]
data[7] => altsyncram_nio1:FIFOram.data_a[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= altsyncram_nio1:FIFOram.q_b[0]
q[1] <= altsyncram_nio1:FIFOram.q_b[1]
q[2] <= altsyncram_nio1:FIFOram.q_b[2]
q[3] <= altsyncram_nio1:FIFOram.q_b[3]
q[4] <= altsyncram_nio1:FIFOram.q_b[4]
q[5] <= altsyncram_nio1:FIFOram.q_b[5]
q[6] <= altsyncram_nio1:FIFOram.q_b[6]
q[7] <= altsyncram_nio1:FIFOram.q_b[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_1ob:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_1ob:rd_ptr_count.sclr
sclr => cntr_1ob:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => altsyncram_nio1:FIFOram.wren_a
wreq => cntr_1ob:wr_ptr.cnt_en


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_do7:count_usedw.aclr
clock => cntr_do7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_do7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_do7:count_usedw.updown


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA1_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => write2.CLK
clk => write1.CLK
clk => read2.CLK
clk => read1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => write2.ACLR
rst_n => write1.ACLR
rst_n => read2.ACLR
rst_n => read1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_ena <= r_ena.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => always2.IN1
t_dav => tck_t_dav.DATAIN
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= t_dat[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= t_dat[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= t_dat[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= t_dat[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= t_dat[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= t_dat[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= t_dat[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= t_dat[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst
tck <= altera_fabric_endpoint:ep.receive[0]
tms <= altera_fabric_endpoint:ep.receive[1]
tdi <= altera_fabric_endpoint:ep.receive[2]
tdo => altera_fabric_endpoint:ep.send[0]
ena <= altera_fabric_endpoint:ep.receive[3]
usr1 <= altera_fabric_endpoint:ep.receive[4]
clr <= altera_fabric_endpoint:ep.receive[5]
clrn <= altera_fabric_endpoint:ep.receive[6]
jtag_state_tlr <= altera_fabric_endpoint:ep.receive[7]
jtag_state_rti <= altera_fabric_endpoint:ep.receive[8]
jtag_state_sdrs <= altera_fabric_endpoint:ep.receive[9]
jtag_state_cdr <= altera_fabric_endpoint:ep.receive[10]
jtag_state_sdr <= altera_fabric_endpoint:ep.receive[11]
jtag_state_e1dr <= altera_fabric_endpoint:ep.receive[12]
jtag_state_pdr <= altera_fabric_endpoint:ep.receive[13]
jtag_state_e2dr <= altera_fabric_endpoint:ep.receive[14]
jtag_state_udr <= altera_fabric_endpoint:ep.receive[15]
jtag_state_sirs <= altera_fabric_endpoint:ep.receive[16]
jtag_state_cir <= altera_fabric_endpoint:ep.receive[17]
jtag_state_sir <= altera_fabric_endpoint:ep.receive[18]
jtag_state_e1ir <= altera_fabric_endpoint:ep.receive[19]
jtag_state_pir <= altera_fabric_endpoint:ep.receive[20]
jtag_state_e2ir <= altera_fabric_endpoint:ep.receive[21]
jtag_state_uir <= altera_fabric_endpoint:ep.receive[22]
ir_in[0] <= altera_fabric_endpoint:ep.receive[23]
irq => altera_fabric_endpoint:ep.send[1]
ir_out[0] => altera_fabric_endpoint:ep.send[2]


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:LVDS_echo_FPGA1_qsys_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep
send[0] => fabric_send[0].DATAIN
send[1] => fabric_send[1].DATAIN
send[2] => fabric_send[2].DATAIN
receive[0] <= fabric_receive[0].DB_MAX_OUTPUT_PORT_TYPE
receive[1] <= fabric_receive[1].DB_MAX_OUTPUT_PORT_TYPE
receive[2] <= fabric_receive[2].DB_MAX_OUTPUT_PORT_TYPE
receive[3] <= fabric_receive[3].DB_MAX_OUTPUT_PORT_TYPE
receive[4] <= fabric_receive[4].DB_MAX_OUTPUT_PORT_TYPE
receive[5] <= fabric_receive[5].DB_MAX_OUTPUT_PORT_TYPE
receive[6] <= fabric_receive[6].DB_MAX_OUTPUT_PORT_TYPE
receive[7] <= fabric_receive[7].DB_MAX_OUTPUT_PORT_TYPE
receive[8] <= fabric_receive[8].DB_MAX_OUTPUT_PORT_TYPE
receive[9] <= fabric_receive[9].DB_MAX_OUTPUT_PORT_TYPE
receive[10] <= fabric_receive[10].DB_MAX_OUTPUT_PORT_TYPE
receive[11] <= fabric_receive[11].DB_MAX_OUTPUT_PORT_TYPE
receive[12] <= fabric_receive[12].DB_MAX_OUTPUT_PORT_TYPE
receive[13] <= fabric_receive[13].DB_MAX_OUTPUT_PORT_TYPE
receive[14] <= fabric_receive[14].DB_MAX_OUTPUT_PORT_TYPE
receive[15] <= fabric_receive[15].DB_MAX_OUTPUT_PORT_TYPE
receive[16] <= fabric_receive[16].DB_MAX_OUTPUT_PORT_TYPE
receive[17] <= fabric_receive[17].DB_MAX_OUTPUT_PORT_TYPE
receive[18] <= fabric_receive[18].DB_MAX_OUTPUT_PORT_TYPE
receive[19] <= fabric_receive[19].DB_MAX_OUTPUT_PORT_TYPE
receive[20] <= fabric_receive[20].DB_MAX_OUTPUT_PORT_TYPE
receive[21] <= fabric_receive[21].DB_MAX_OUTPUT_PORT_TYPE
receive[22] <= fabric_receive[22].DB_MAX_OUTPUT_PORT_TYPE
receive[23] <= fabric_receive[23].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[0] <= send[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[1] <= send[1].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[2] <= send[2].DB_MAX_OUTPUT_PORT_TYPE
fabric_receive[0] => receive[0].DATAIN
fabric_receive[1] => receive[1].DATAIN
fabric_receive[2] => receive[2].DATAIN
fabric_receive[3] => receive[3].DATAIN
fabric_receive[4] => receive[4].DATAIN
fabric_receive[5] => receive[5].DATAIN
fabric_receive[6] => receive[6].DATAIN
fabric_receive[7] => receive[7].DATAIN
fabric_receive[8] => receive[8].DATAIN
fabric_receive[9] => receive[9].DATAIN
fabric_receive[10] => receive[10].DATAIN
fabric_receive[11] => receive[11].DATAIN
fabric_receive[12] => receive[12].DATAIN
fabric_receive[13] => receive[13].DATAIN
fabric_receive[14] => receive[14].DATAIN
fabric_receive[15] => receive[15].DATAIN
fabric_receive[16] => receive[16].DATAIN
fabric_receive[17] => receive[17].DATAIN
fabric_receive[18] => receive[18].DATAIN
fabric_receive[19] => receive[19].DATAIN
fabric_receive[20] => receive[20].DATAIN
fabric_receive[21] => receive[21].DATAIN
fabric_receive[22] => receive[22].DATAIN
fabric_receive[23] => receive[23].DATAIN


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0
clk => clk.IN1
reset_n => reset_n.IN1
reset_req => reset_req.IN1
d_address[0] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_address
d_address[1] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_address
d_address[2] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_address
d_address[3] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_address
d_address[4] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_address
d_address[5] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_address
d_address[6] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_address
d_address[7] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_address
d_address[8] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_address
d_address[9] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_address
d_address[10] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_address
d_address[11] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_address
d_address[12] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_address
d_address[13] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_address
d_address[14] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_address
d_address[15] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_address
d_address[16] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_address
d_byteenable[0] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_byteenable
d_byteenable[1] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_byteenable
d_byteenable[2] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_byteenable
d_byteenable[3] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_byteenable
d_read <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_read
d_readdata[0] => d_readdata[0].IN1
d_readdata[1] => d_readdata[1].IN1
d_readdata[2] => d_readdata[2].IN1
d_readdata[3] => d_readdata[3].IN1
d_readdata[4] => d_readdata[4].IN1
d_readdata[5] => d_readdata[5].IN1
d_readdata[6] => d_readdata[6].IN1
d_readdata[7] => d_readdata[7].IN1
d_readdata[8] => d_readdata[8].IN1
d_readdata[9] => d_readdata[9].IN1
d_readdata[10] => d_readdata[10].IN1
d_readdata[11] => d_readdata[11].IN1
d_readdata[12] => d_readdata[12].IN1
d_readdata[13] => d_readdata[13].IN1
d_readdata[14] => d_readdata[14].IN1
d_readdata[15] => d_readdata[15].IN1
d_readdata[16] => d_readdata[16].IN1
d_readdata[17] => d_readdata[17].IN1
d_readdata[18] => d_readdata[18].IN1
d_readdata[19] => d_readdata[19].IN1
d_readdata[20] => d_readdata[20].IN1
d_readdata[21] => d_readdata[21].IN1
d_readdata[22] => d_readdata[22].IN1
d_readdata[23] => d_readdata[23].IN1
d_readdata[24] => d_readdata[24].IN1
d_readdata[25] => d_readdata[25].IN1
d_readdata[26] => d_readdata[26].IN1
d_readdata[27] => d_readdata[27].IN1
d_readdata[28] => d_readdata[28].IN1
d_readdata[29] => d_readdata[29].IN1
d_readdata[30] => d_readdata[30].IN1
d_readdata[31] => d_readdata[31].IN1
d_waitrequest => d_waitrequest.IN1
d_write <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_write
d_writedata[0] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[1] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[2] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[3] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[4] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[5] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[6] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[7] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[8] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[9] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[10] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[11] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[12] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[13] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[14] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[15] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[16] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[17] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[18] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[19] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[20] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[21] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[22] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[23] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[24] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[25] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[26] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[27] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[28] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[29] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[30] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
d_writedata[31] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.d_writedata
debug_mem_slave_debugaccess_to_roms <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_debugaccess_to_roms
i_address[0] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.i_address
i_address[1] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.i_address
i_address[2] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.i_address
i_address[3] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.i_address
i_address[4] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.i_address
i_address[5] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.i_address
i_address[6] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.i_address
i_address[7] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.i_address
i_address[8] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.i_address
i_address[9] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.i_address
i_address[10] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.i_address
i_address[11] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.i_address
i_address[12] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.i_address
i_address[13] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.i_address
i_address[14] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.i_address
i_address[15] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.i_address
i_address[16] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.i_address
i_read <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.i_read
i_readdata[0] => i_readdata[0].IN1
i_readdata[1] => i_readdata[1].IN1
i_readdata[2] => i_readdata[2].IN1
i_readdata[3] => i_readdata[3].IN1
i_readdata[4] => i_readdata[4].IN1
i_readdata[5] => i_readdata[5].IN1
i_readdata[6] => i_readdata[6].IN1
i_readdata[7] => i_readdata[7].IN1
i_readdata[8] => i_readdata[8].IN1
i_readdata[9] => i_readdata[9].IN1
i_readdata[10] => i_readdata[10].IN1
i_readdata[11] => i_readdata[11].IN1
i_readdata[12] => i_readdata[12].IN1
i_readdata[13] => i_readdata[13].IN1
i_readdata[14] => i_readdata[14].IN1
i_readdata[15] => i_readdata[15].IN1
i_readdata[16] => i_readdata[16].IN1
i_readdata[17] => i_readdata[17].IN1
i_readdata[18] => i_readdata[18].IN1
i_readdata[19] => i_readdata[19].IN1
i_readdata[20] => i_readdata[20].IN1
i_readdata[21] => i_readdata[21].IN1
i_readdata[22] => i_readdata[22].IN1
i_readdata[23] => i_readdata[23].IN1
i_readdata[24] => i_readdata[24].IN1
i_readdata[25] => i_readdata[25].IN1
i_readdata[26] => i_readdata[26].IN1
i_readdata[27] => i_readdata[27].IN1
i_readdata[28] => i_readdata[28].IN1
i_readdata[29] => i_readdata[29].IN1
i_readdata[30] => i_readdata[30].IN1
i_readdata[31] => i_readdata[31].IN1
i_waitrequest => i_waitrequest.IN1
irq[0] => irq[0].IN1
irq[1] => irq[1].IN1
irq[2] => irq[2].IN1
irq[3] => irq[3].IN1
irq[4] => irq[4].IN1
irq[5] => irq[5].IN1
irq[6] => irq[6].IN1
irq[7] => irq[7].IN1
irq[8] => irq[8].IN1
irq[9] => irq[9].IN1
irq[10] => irq[10].IN1
irq[11] => irq[11].IN1
irq[12] => irq[12].IN1
irq[13] => irq[13].IN1
irq[14] => irq[14].IN1
irq[15] => irq[15].IN1
irq[16] => irq[16].IN1
irq[17] => irq[17].IN1
irq[18] => irq[18].IN1
irq[19] => irq[19].IN1
irq[20] => irq[20].IN1
irq[21] => irq[21].IN1
irq[22] => irq[22].IN1
irq[23] => irq[23].IN1
irq[24] => irq[24].IN1
irq[25] => irq[25].IN1
irq[26] => irq[26].IN1
irq[27] => irq[27].IN1
irq[28] => irq[28].IN1
irq[29] => irq[29].IN1
irq[30] => irq[30].IN1
irq[31] => irq[31].IN1
debug_reset_request <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_reset_request
debug_mem_slave_address[0] => debug_mem_slave_address[0].IN1
debug_mem_slave_address[1] => debug_mem_slave_address[1].IN1
debug_mem_slave_address[2] => debug_mem_slave_address[2].IN1
debug_mem_slave_address[3] => debug_mem_slave_address[3].IN1
debug_mem_slave_address[4] => debug_mem_slave_address[4].IN1
debug_mem_slave_address[5] => debug_mem_slave_address[5].IN1
debug_mem_slave_address[6] => debug_mem_slave_address[6].IN1
debug_mem_slave_address[7] => debug_mem_slave_address[7].IN1
debug_mem_slave_address[8] => debug_mem_slave_address[8].IN1
debug_mem_slave_byteenable[0] => debug_mem_slave_byteenable[0].IN1
debug_mem_slave_byteenable[1] => debug_mem_slave_byteenable[1].IN1
debug_mem_slave_byteenable[2] => debug_mem_slave_byteenable[2].IN1
debug_mem_slave_byteenable[3] => debug_mem_slave_byteenable[3].IN1
debug_mem_slave_debugaccess => debug_mem_slave_debugaccess.IN1
debug_mem_slave_read => debug_mem_slave_read.IN1
debug_mem_slave_readdata[0] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[1] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[2] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[3] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[4] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[5] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[6] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[7] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[8] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[9] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[10] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[11] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[12] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[13] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[14] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[15] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[16] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[17] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[18] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[19] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[20] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[21] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[22] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[23] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[24] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[25] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[26] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[27] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[28] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[29] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[30] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_readdata[31] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_readdata
debug_mem_slave_waitrequest <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.debug_mem_slave_waitrequest
debug_mem_slave_write => debug_mem_slave_write.IN1
debug_mem_slave_writedata[0] => debug_mem_slave_writedata[0].IN1
debug_mem_slave_writedata[1] => debug_mem_slave_writedata[1].IN1
debug_mem_slave_writedata[2] => debug_mem_slave_writedata[2].IN1
debug_mem_slave_writedata[3] => debug_mem_slave_writedata[3].IN1
debug_mem_slave_writedata[4] => debug_mem_slave_writedata[4].IN1
debug_mem_slave_writedata[5] => debug_mem_slave_writedata[5].IN1
debug_mem_slave_writedata[6] => debug_mem_slave_writedata[6].IN1
debug_mem_slave_writedata[7] => debug_mem_slave_writedata[7].IN1
debug_mem_slave_writedata[8] => debug_mem_slave_writedata[8].IN1
debug_mem_slave_writedata[9] => debug_mem_slave_writedata[9].IN1
debug_mem_slave_writedata[10] => debug_mem_slave_writedata[10].IN1
debug_mem_slave_writedata[11] => debug_mem_slave_writedata[11].IN1
debug_mem_slave_writedata[12] => debug_mem_slave_writedata[12].IN1
debug_mem_slave_writedata[13] => debug_mem_slave_writedata[13].IN1
debug_mem_slave_writedata[14] => debug_mem_slave_writedata[14].IN1
debug_mem_slave_writedata[15] => debug_mem_slave_writedata[15].IN1
debug_mem_slave_writedata[16] => debug_mem_slave_writedata[16].IN1
debug_mem_slave_writedata[17] => debug_mem_slave_writedata[17].IN1
debug_mem_slave_writedata[18] => debug_mem_slave_writedata[18].IN1
debug_mem_slave_writedata[19] => debug_mem_slave_writedata[19].IN1
debug_mem_slave_writedata[20] => debug_mem_slave_writedata[20].IN1
debug_mem_slave_writedata[21] => debug_mem_slave_writedata[21].IN1
debug_mem_slave_writedata[22] => debug_mem_slave_writedata[22].IN1
debug_mem_slave_writedata[23] => debug_mem_slave_writedata[23].IN1
debug_mem_slave_writedata[24] => debug_mem_slave_writedata[24].IN1
debug_mem_slave_writedata[25] => debug_mem_slave_writedata[25].IN1
debug_mem_slave_writedata[26] => debug_mem_slave_writedata[26].IN1
debug_mem_slave_writedata[27] => debug_mem_slave_writedata[27].IN1
debug_mem_slave_writedata[28] => debug_mem_slave_writedata[28].IN1
debug_mem_slave_writedata[29] => debug_mem_slave_writedata[29].IN1
debug_mem_slave_writedata[30] => debug_mem_slave_writedata[30].IN1
debug_mem_slave_writedata[31] => debug_mem_slave_writedata[31].IN1
dummy_ci_port <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu.dummy_ci_port


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu
clk => clk.IN4
d_readdata[0] => av_ld_byte0_data_nxt.DATAA
d_readdata[1] => av_ld_byte0_data_nxt.DATAA
d_readdata[2] => av_ld_byte0_data_nxt.DATAA
d_readdata[3] => av_ld_byte0_data_nxt.DATAA
d_readdata[4] => av_ld_byte0_data_nxt.DATAA
d_readdata[5] => av_ld_byte0_data_nxt.DATAA
d_readdata[6] => av_ld_byte0_data_nxt.DATAA
d_readdata[7] => av_ld_byte0_data_nxt.DATAA
d_readdata[8] => av_ld_byte1_data_nxt.DATAA
d_readdata[9] => av_ld_byte1_data_nxt.DATAA
d_readdata[10] => av_ld_byte1_data_nxt.DATAA
d_readdata[11] => av_ld_byte1_data_nxt.DATAA
d_readdata[12] => av_ld_byte1_data_nxt.DATAA
d_readdata[13] => av_ld_byte1_data_nxt.DATAA
d_readdata[14] => av_ld_byte1_data_nxt.DATAA
d_readdata[15] => av_ld_byte1_data_nxt.DATAA
d_readdata[16] => av_ld_byte2_data_nxt.DATAA
d_readdata[17] => av_ld_byte2_data_nxt.DATAA
d_readdata[18] => av_ld_byte2_data_nxt.DATAA
d_readdata[19] => av_ld_byte2_data_nxt.DATAA
d_readdata[20] => av_ld_byte2_data_nxt.DATAA
d_readdata[21] => av_ld_byte2_data_nxt.DATAA
d_readdata[22] => av_ld_byte2_data_nxt.DATAA
d_readdata[23] => av_ld_byte2_data_nxt.DATAA
d_readdata[24] => av_ld_byte3_data_nxt.DATAA
d_readdata[25] => av_ld_byte3_data_nxt.DATAA
d_readdata[26] => av_ld_byte3_data_nxt.DATAA
d_readdata[27] => av_ld_byte3_data_nxt.DATAA
d_readdata[28] => av_ld_byte3_data_nxt.DATAA
d_readdata[29] => av_ld_byte3_data_nxt.DATAA
d_readdata[30] => av_ld_byte3_data_nxt.DATAA
d_readdata[31] => av_ld_byte3_data_nxt.DATAA
d_waitrequest => d_waitrequest.IN1
debug_mem_slave_address[0] => debug_mem_slave_address[0].IN1
debug_mem_slave_address[1] => debug_mem_slave_address[1].IN1
debug_mem_slave_address[2] => debug_mem_slave_address[2].IN1
debug_mem_slave_address[3] => debug_mem_slave_address[3].IN1
debug_mem_slave_address[4] => debug_mem_slave_address[4].IN1
debug_mem_slave_address[5] => debug_mem_slave_address[5].IN1
debug_mem_slave_address[6] => debug_mem_slave_address[6].IN1
debug_mem_slave_address[7] => debug_mem_slave_address[7].IN1
debug_mem_slave_address[8] => debug_mem_slave_address[8].IN1
debug_mem_slave_byteenable[0] => debug_mem_slave_byteenable[0].IN1
debug_mem_slave_byteenable[1] => debug_mem_slave_byteenable[1].IN1
debug_mem_slave_byteenable[2] => debug_mem_slave_byteenable[2].IN1
debug_mem_slave_byteenable[3] => debug_mem_slave_byteenable[3].IN1
debug_mem_slave_debugaccess => debug_mem_slave_debugaccess.IN1
debug_mem_slave_read => debug_mem_slave_read.IN1
debug_mem_slave_write => debug_mem_slave_write.IN1
debug_mem_slave_writedata[0] => debug_mem_slave_writedata[0].IN1
debug_mem_slave_writedata[1] => debug_mem_slave_writedata[1].IN1
debug_mem_slave_writedata[2] => debug_mem_slave_writedata[2].IN1
debug_mem_slave_writedata[3] => debug_mem_slave_writedata[3].IN1
debug_mem_slave_writedata[4] => debug_mem_slave_writedata[4].IN1
debug_mem_slave_writedata[5] => debug_mem_slave_writedata[5].IN1
debug_mem_slave_writedata[6] => debug_mem_slave_writedata[6].IN1
debug_mem_slave_writedata[7] => debug_mem_slave_writedata[7].IN1
debug_mem_slave_writedata[8] => debug_mem_slave_writedata[8].IN1
debug_mem_slave_writedata[9] => debug_mem_slave_writedata[9].IN1
debug_mem_slave_writedata[10] => debug_mem_slave_writedata[10].IN1
debug_mem_slave_writedata[11] => debug_mem_slave_writedata[11].IN1
debug_mem_slave_writedata[12] => debug_mem_slave_writedata[12].IN1
debug_mem_slave_writedata[13] => debug_mem_slave_writedata[13].IN1
debug_mem_slave_writedata[14] => debug_mem_slave_writedata[14].IN1
debug_mem_slave_writedata[15] => debug_mem_slave_writedata[15].IN1
debug_mem_slave_writedata[16] => debug_mem_slave_writedata[16].IN1
debug_mem_slave_writedata[17] => debug_mem_slave_writedata[17].IN1
debug_mem_slave_writedata[18] => debug_mem_slave_writedata[18].IN1
debug_mem_slave_writedata[19] => debug_mem_slave_writedata[19].IN1
debug_mem_slave_writedata[20] => debug_mem_slave_writedata[20].IN1
debug_mem_slave_writedata[21] => debug_mem_slave_writedata[21].IN1
debug_mem_slave_writedata[22] => debug_mem_slave_writedata[22].IN1
debug_mem_slave_writedata[23] => debug_mem_slave_writedata[23].IN1
debug_mem_slave_writedata[24] => debug_mem_slave_writedata[24].IN1
debug_mem_slave_writedata[25] => debug_mem_slave_writedata[25].IN1
debug_mem_slave_writedata[26] => debug_mem_slave_writedata[26].IN1
debug_mem_slave_writedata[27] => debug_mem_slave_writedata[27].IN1
debug_mem_slave_writedata[28] => debug_mem_slave_writedata[28].IN1
debug_mem_slave_writedata[29] => debug_mem_slave_writedata[29].IN1
debug_mem_slave_writedata[30] => debug_mem_slave_writedata[30].IN1
debug_mem_slave_writedata[31] => debug_mem_slave_writedata[31].IN1
i_readdata[0] => i_readdata[0].IN1
i_readdata[1] => i_readdata[1].IN1
i_readdata[2] => i_readdata[2].IN1
i_readdata[3] => i_readdata[3].IN1
i_readdata[4] => i_readdata[4].IN1
i_readdata[5] => i_readdata[5].IN1
i_readdata[6] => i_readdata[6].IN1
i_readdata[7] => i_readdata[7].IN1
i_readdata[8] => i_readdata[8].IN1
i_readdata[9] => i_readdata[9].IN1
i_readdata[10] => i_readdata[10].IN1
i_readdata[11] => i_readdata[11].IN1
i_readdata[12] => i_readdata[12].IN1
i_readdata[13] => i_readdata[13].IN1
i_readdata[14] => i_readdata[14].IN1
i_readdata[15] => i_readdata[15].IN1
i_readdata[16] => i_readdata[16].IN1
i_readdata[17] => i_readdata[17].IN1
i_readdata[18] => i_readdata[18].IN1
i_readdata[19] => i_readdata[19].IN1
i_readdata[20] => i_readdata[20].IN1
i_readdata[21] => i_readdata[21].IN1
i_readdata[22] => i_readdata[22].IN1
i_readdata[23] => i_readdata[23].IN1
i_readdata[24] => i_readdata[24].IN1
i_readdata[25] => i_readdata[25].IN1
i_readdata[26] => i_readdata[26].IN1
i_readdata[27] => i_readdata[27].IN1
i_readdata[28] => i_readdata[28].IN1
i_readdata[29] => i_readdata[29].IN1
i_readdata[30] => i_readdata[30].IN1
i_readdata[31] => i_readdata[31].IN1
i_waitrequest => i_waitrequest.IN1
irq[0] => W_ipending_reg_nxt.IN1
irq[1] => W_ipending_reg_nxt.IN1
irq[2] => ~NO_FANOUT~
irq[3] => ~NO_FANOUT~
irq[4] => ~NO_FANOUT~
irq[5] => ~NO_FANOUT~
irq[6] => ~NO_FANOUT~
irq[7] => ~NO_FANOUT~
irq[8] => ~NO_FANOUT~
irq[9] => ~NO_FANOUT~
irq[10] => ~NO_FANOUT~
irq[11] => ~NO_FANOUT~
irq[12] => ~NO_FANOUT~
irq[13] => ~NO_FANOUT~
irq[14] => ~NO_FANOUT~
irq[15] => ~NO_FANOUT~
irq[16] => ~NO_FANOUT~
irq[17] => ~NO_FANOUT~
irq[18] => ~NO_FANOUT~
irq[19] => ~NO_FANOUT~
irq[20] => ~NO_FANOUT~
irq[21] => ~NO_FANOUT~
irq[22] => ~NO_FANOUT~
irq[23] => ~NO_FANOUT~
irq[24] => ~NO_FANOUT~
irq[25] => ~NO_FANOUT~
irq[26] => ~NO_FANOUT~
irq[27] => ~NO_FANOUT~
irq[28] => ~NO_FANOUT~
irq[29] => ~NO_FANOUT~
irq[30] => ~NO_FANOUT~
irq[31] => ~NO_FANOUT~
reset_n => reset_n.IN2
reset_req => reset_req.IN1
d_address[0] <= d_address[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= d_address[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= d_address[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= d_address[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= d_address[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= d_address[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= d_address[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= d_address[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= d_address[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= d_address[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= d_address[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= d_address[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= d_address[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= d_address[13].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= d_address[14].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= d_address[15].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= d_address[16].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= d_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= d_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= d_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= d_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= d_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= d_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= d_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= d_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= d_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= d_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= d_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= d_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= d_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= d_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= d_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= d_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= d_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= d_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= d_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= d_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= d_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= d_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= d_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= d_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= d_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= d_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= d_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= d_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= d_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= d_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= d_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= d_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= d_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= d_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= d_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= d_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_mem_slave_debugaccess_to_roms <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.debug_mem_slave_debugaccess_to_roms
debug_mem_slave_readdata[0] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[1] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[2] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[3] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[4] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[5] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[6] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[7] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[8] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[9] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[10] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[11] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[12] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[13] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[14] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[15] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[16] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[17] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[18] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[19] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[20] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[21] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[22] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[23] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[24] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[25] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[26] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[27] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[28] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[29] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[30] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_readdata[31] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.readdata
debug_mem_slave_waitrequest <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.waitrequest
debug_reset_request <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci.resetrequest
dummy_ci_port <= <GND>
i_address[0] <= i_address[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[1] <= i_address[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[2] <= i_address[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= i_address[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= i_address[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= i_address[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= i_address[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= i_address[7].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= i_address[8].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= i_address[9].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= i_address[10].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= i_address[11].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= i_address[12].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= i_address[13].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= i_address[14].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= i_address[15].DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= i_address[16].DB_MAX_OUTPUT_PORT_TYPE
i_read <= i_read.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_test_bench:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_test_bench
D_iw[0] => ~NO_FANOUT~
D_iw[1] => ~NO_FANOUT~
D_iw[2] => ~NO_FANOUT~
D_iw[3] => ~NO_FANOUT~
D_iw[4] => ~NO_FANOUT~
D_iw[5] => ~NO_FANOUT~
D_iw[6] => ~NO_FANOUT~
D_iw[7] => ~NO_FANOUT~
D_iw[8] => ~NO_FANOUT~
D_iw[9] => ~NO_FANOUT~
D_iw[10] => ~NO_FANOUT~
D_iw[11] => ~NO_FANOUT~
D_iw[12] => ~NO_FANOUT~
D_iw[13] => ~NO_FANOUT~
D_iw[14] => ~NO_FANOUT~
D_iw[15] => ~NO_FANOUT~
D_iw[16] => ~NO_FANOUT~
D_iw[17] => ~NO_FANOUT~
D_iw[18] => ~NO_FANOUT~
D_iw[19] => ~NO_FANOUT~
D_iw[20] => ~NO_FANOUT~
D_iw[21] => ~NO_FANOUT~
D_iw[22] => ~NO_FANOUT~
D_iw[23] => ~NO_FANOUT~
D_iw[24] => ~NO_FANOUT~
D_iw[25] => ~NO_FANOUT~
D_iw[26] => ~NO_FANOUT~
D_iw[27] => ~NO_FANOUT~
D_iw[28] => ~NO_FANOUT~
D_iw[29] => ~NO_FANOUT~
D_iw[30] => ~NO_FANOUT~
D_iw[31] => ~NO_FANOUT~
D_iw_op[0] => ~NO_FANOUT~
D_iw_op[1] => ~NO_FANOUT~
D_iw_op[2] => ~NO_FANOUT~
D_iw_op[3] => ~NO_FANOUT~
D_iw_op[4] => ~NO_FANOUT~
D_iw_op[5] => ~NO_FANOUT~
D_iw_opx[0] => ~NO_FANOUT~
D_iw_opx[1] => ~NO_FANOUT~
D_iw_opx[2] => ~NO_FANOUT~
D_iw_opx[3] => ~NO_FANOUT~
D_iw_opx[4] => ~NO_FANOUT~
D_iw_opx[5] => ~NO_FANOUT~
D_valid => ~NO_FANOUT~
E_valid => ~NO_FANOUT~
F_pcb[0] => ~NO_FANOUT~
F_pcb[1] => ~NO_FANOUT~
F_pcb[2] => ~NO_FANOUT~
F_pcb[3] => ~NO_FANOUT~
F_pcb[4] => ~NO_FANOUT~
F_pcb[5] => ~NO_FANOUT~
F_pcb[6] => ~NO_FANOUT~
F_pcb[7] => ~NO_FANOUT~
F_pcb[8] => ~NO_FANOUT~
F_pcb[9] => ~NO_FANOUT~
F_pcb[10] => ~NO_FANOUT~
F_pcb[11] => ~NO_FANOUT~
F_pcb[12] => ~NO_FANOUT~
F_pcb[13] => ~NO_FANOUT~
F_pcb[14] => ~NO_FANOUT~
F_pcb[15] => ~NO_FANOUT~
F_pcb[16] => ~NO_FANOUT~
F_valid => ~NO_FANOUT~
R_ctrl_ld => ~NO_FANOUT~
R_ctrl_ld_non_io => ~NO_FANOUT~
R_dst_regnum[0] => ~NO_FANOUT~
R_dst_regnum[1] => ~NO_FANOUT~
R_dst_regnum[2] => ~NO_FANOUT~
R_dst_regnum[3] => ~NO_FANOUT~
R_dst_regnum[4] => ~NO_FANOUT~
R_wr_dst_reg => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_vinst[56] => ~NO_FANOUT~
W_vinst[57] => ~NO_FANOUT~
W_vinst[58] => ~NO_FANOUT~
W_vinst[59] => ~NO_FANOUT~
W_vinst[60] => ~NO_FANOUT~
W_vinst[61] => ~NO_FANOUT~
W_vinst[62] => ~NO_FANOUT~
W_vinst[63] => ~NO_FANOUT~
W_vinst[64] => ~NO_FANOUT~
W_vinst[65] => ~NO_FANOUT~
W_vinst[66] => ~NO_FANOUT~
W_vinst[67] => ~NO_FANOUT~
W_vinst[68] => ~NO_FANOUT~
W_vinst[69] => ~NO_FANOUT~
W_vinst[70] => ~NO_FANOUT~
W_vinst[71] => ~NO_FANOUT~
W_wr_data[0] => ~NO_FANOUT~
W_wr_data[1] => ~NO_FANOUT~
W_wr_data[2] => ~NO_FANOUT~
W_wr_data[3] => ~NO_FANOUT~
W_wr_data[4] => ~NO_FANOUT~
W_wr_data[5] => ~NO_FANOUT~
W_wr_data[6] => ~NO_FANOUT~
W_wr_data[7] => ~NO_FANOUT~
W_wr_data[8] => ~NO_FANOUT~
W_wr_data[9] => ~NO_FANOUT~
W_wr_data[10] => ~NO_FANOUT~
W_wr_data[11] => ~NO_FANOUT~
W_wr_data[12] => ~NO_FANOUT~
W_wr_data[13] => ~NO_FANOUT~
W_wr_data[14] => ~NO_FANOUT~
W_wr_data[15] => ~NO_FANOUT~
W_wr_data[16] => ~NO_FANOUT~
W_wr_data[17] => ~NO_FANOUT~
W_wr_data[18] => ~NO_FANOUT~
W_wr_data[19] => ~NO_FANOUT~
W_wr_data[20] => ~NO_FANOUT~
W_wr_data[21] => ~NO_FANOUT~
W_wr_data[22] => ~NO_FANOUT~
W_wr_data[23] => ~NO_FANOUT~
W_wr_data[24] => ~NO_FANOUT~
W_wr_data[25] => ~NO_FANOUT~
W_wr_data[26] => ~NO_FANOUT~
W_wr_data[27] => ~NO_FANOUT~
W_wr_data[28] => ~NO_FANOUT~
W_wr_data[29] => ~NO_FANOUT~
W_wr_data[30] => ~NO_FANOUT~
W_wr_data[31] => ~NO_FANOUT~
av_ld_data_aligned_unfiltered[0] => av_ld_data_aligned_filtered[0].DATAIN
av_ld_data_aligned_unfiltered[1] => av_ld_data_aligned_filtered[1].DATAIN
av_ld_data_aligned_unfiltered[2] => av_ld_data_aligned_filtered[2].DATAIN
av_ld_data_aligned_unfiltered[3] => av_ld_data_aligned_filtered[3].DATAIN
av_ld_data_aligned_unfiltered[4] => av_ld_data_aligned_filtered[4].DATAIN
av_ld_data_aligned_unfiltered[5] => av_ld_data_aligned_filtered[5].DATAIN
av_ld_data_aligned_unfiltered[6] => av_ld_data_aligned_filtered[6].DATAIN
av_ld_data_aligned_unfiltered[7] => av_ld_data_aligned_filtered[7].DATAIN
av_ld_data_aligned_unfiltered[8] => av_ld_data_aligned_filtered[8].DATAIN
av_ld_data_aligned_unfiltered[9] => av_ld_data_aligned_filtered[9].DATAIN
av_ld_data_aligned_unfiltered[10] => av_ld_data_aligned_filtered[10].DATAIN
av_ld_data_aligned_unfiltered[11] => av_ld_data_aligned_filtered[11].DATAIN
av_ld_data_aligned_unfiltered[12] => av_ld_data_aligned_filtered[12].DATAIN
av_ld_data_aligned_unfiltered[13] => av_ld_data_aligned_filtered[13].DATAIN
av_ld_data_aligned_unfiltered[14] => av_ld_data_aligned_filtered[14].DATAIN
av_ld_data_aligned_unfiltered[15] => av_ld_data_aligned_filtered[15].DATAIN
av_ld_data_aligned_unfiltered[16] => av_ld_data_aligned_filtered[16].DATAIN
av_ld_data_aligned_unfiltered[17] => av_ld_data_aligned_filtered[17].DATAIN
av_ld_data_aligned_unfiltered[18] => av_ld_data_aligned_filtered[18].DATAIN
av_ld_data_aligned_unfiltered[19] => av_ld_data_aligned_filtered[19].DATAIN
av_ld_data_aligned_unfiltered[20] => av_ld_data_aligned_filtered[20].DATAIN
av_ld_data_aligned_unfiltered[21] => av_ld_data_aligned_filtered[21].DATAIN
av_ld_data_aligned_unfiltered[22] => av_ld_data_aligned_filtered[22].DATAIN
av_ld_data_aligned_unfiltered[23] => av_ld_data_aligned_filtered[23].DATAIN
av_ld_data_aligned_unfiltered[24] => av_ld_data_aligned_filtered[24].DATAIN
av_ld_data_aligned_unfiltered[25] => av_ld_data_aligned_filtered[25].DATAIN
av_ld_data_aligned_unfiltered[26] => av_ld_data_aligned_filtered[26].DATAIN
av_ld_data_aligned_unfiltered[27] => av_ld_data_aligned_filtered[27].DATAIN
av_ld_data_aligned_unfiltered[28] => av_ld_data_aligned_filtered[28].DATAIN
av_ld_data_aligned_unfiltered[29] => av_ld_data_aligned_filtered[29].DATAIN
av_ld_data_aligned_unfiltered[30] => av_ld_data_aligned_filtered[30].DATAIN
av_ld_data_aligned_unfiltered[31] => av_ld_data_aligned_filtered[31].DATAIN
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdata[0] => ~NO_FANOUT~
i_readdata[1] => ~NO_FANOUT~
i_readdata[2] => ~NO_FANOUT~
i_readdata[3] => ~NO_FANOUT~
i_readdata[4] => ~NO_FANOUT~
i_readdata[5] => ~NO_FANOUT~
i_readdata[6] => ~NO_FANOUT~
i_readdata[7] => ~NO_FANOUT~
i_readdata[8] => ~NO_FANOUT~
i_readdata[9] => ~NO_FANOUT~
i_readdata[10] => ~NO_FANOUT~
i_readdata[11] => ~NO_FANOUT~
i_readdata[12] => ~NO_FANOUT~
i_readdata[13] => ~NO_FANOUT~
i_readdata[14] => ~NO_FANOUT~
i_readdata[15] => ~NO_FANOUT~
i_readdata[16] => ~NO_FANOUT~
i_readdata[17] => ~NO_FANOUT~
i_readdata[18] => ~NO_FANOUT~
i_readdata[19] => ~NO_FANOUT~
i_readdata[20] => ~NO_FANOUT~
i_readdata[21] => ~NO_FANOUT~
i_readdata[22] => ~NO_FANOUT~
i_readdata[23] => ~NO_FANOUT~
i_readdata[24] => ~NO_FANOUT~
i_readdata[25] => ~NO_FANOUT~
i_readdata[26] => ~NO_FANOUT~
i_readdata[27] => ~NO_FANOUT~
i_readdata[28] => ~NO_FANOUT~
i_readdata[29] => ~NO_FANOUT~
i_readdata[30] => ~NO_FANOUT~
i_readdata[31] => ~NO_FANOUT~
i_waitrequest => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
av_ld_data_aligned_filtered[0] <= av_ld_data_aligned_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[1] <= av_ld_data_aligned_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[2] <= av_ld_data_aligned_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[3] <= av_ld_data_aligned_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[4] <= av_ld_data_aligned_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[5] <= av_ld_data_aligned_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[6] <= av_ld_data_aligned_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[7] <= av_ld_data_aligned_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[8] <= av_ld_data_aligned_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[9] <= av_ld_data_aligned_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[10] <= av_ld_data_aligned_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[11] <= av_ld_data_aligned_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[12] <= av_ld_data_aligned_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[13] <= av_ld_data_aligned_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[14] <= av_ld_data_aligned_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[15] <= av_ld_data_aligned_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[16] <= av_ld_data_aligned_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[17] <= av_ld_data_aligned_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[18] <= av_ld_data_aligned_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[19] <= av_ld_data_aligned_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[20] <= av_ld_data_aligned_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[21] <= av_ld_data_aligned_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[22] <= av_ld_data_aligned_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[23] <= av_ld_data_aligned_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[24] <= av_ld_data_aligned_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[25] <= av_ld_data_aligned_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[26] <= av_ld_data_aligned_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[27] <= av_ld_data_aligned_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[28] <= av_ld_data_aligned_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[29] <= av_ld_data_aligned_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[30] <= av_ld_data_aligned_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[31] <= av_ld_data_aligned_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a
clock => clock.IN1
data[0] => ram_data[0].IN1
data[1] => ram_data[1].IN1
data[2] => ram_data[2].IN1
data[3] => ram_data[3].IN1
data[4] => ram_data[4].IN1
data[5] => ram_data[5].IN1
data[6] => ram_data[6].IN1
data[7] => ram_data[7].IN1
data[8] => ram_data[8].IN1
data[9] => ram_data[9].IN1
data[10] => ram_data[10].IN1
data[11] => ram_data[11].IN1
data[12] => ram_data[12].IN1
data[13] => ram_data[13].IN1
data[14] => ram_data[14].IN1
data[15] => ram_data[15].IN1
data[16] => ram_data[16].IN1
data[17] => ram_data[17].IN1
data[18] => ram_data[18].IN1
data[19] => ram_data[19].IN1
data[20] => ram_data[20].IN1
data[21] => ram_data[21].IN1
data[22] => ram_data[22].IN1
data[23] => ram_data[23].IN1
data[24] => ram_data[24].IN1
data[25] => ram_data[25].IN1
data[26] => ram_data[26].IN1
data[27] => ram_data[27].IN1
data[28] => ram_data[28].IN1
data[29] => ram_data[29].IN1
data[30] => ram_data[30].IN1
data[31] => ram_data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_6mc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6mc1:auto_generated.data_a[0]
data_a[1] => altsyncram_6mc1:auto_generated.data_a[1]
data_a[2] => altsyncram_6mc1:auto_generated.data_a[2]
data_a[3] => altsyncram_6mc1:auto_generated.data_a[3]
data_a[4] => altsyncram_6mc1:auto_generated.data_a[4]
data_a[5] => altsyncram_6mc1:auto_generated.data_a[5]
data_a[6] => altsyncram_6mc1:auto_generated.data_a[6]
data_a[7] => altsyncram_6mc1:auto_generated.data_a[7]
data_a[8] => altsyncram_6mc1:auto_generated.data_a[8]
data_a[9] => altsyncram_6mc1:auto_generated.data_a[9]
data_a[10] => altsyncram_6mc1:auto_generated.data_a[10]
data_a[11] => altsyncram_6mc1:auto_generated.data_a[11]
data_a[12] => altsyncram_6mc1:auto_generated.data_a[12]
data_a[13] => altsyncram_6mc1:auto_generated.data_a[13]
data_a[14] => altsyncram_6mc1:auto_generated.data_a[14]
data_a[15] => altsyncram_6mc1:auto_generated.data_a[15]
data_a[16] => altsyncram_6mc1:auto_generated.data_a[16]
data_a[17] => altsyncram_6mc1:auto_generated.data_a[17]
data_a[18] => altsyncram_6mc1:auto_generated.data_a[18]
data_a[19] => altsyncram_6mc1:auto_generated.data_a[19]
data_a[20] => altsyncram_6mc1:auto_generated.data_a[20]
data_a[21] => altsyncram_6mc1:auto_generated.data_a[21]
data_a[22] => altsyncram_6mc1:auto_generated.data_a[22]
data_a[23] => altsyncram_6mc1:auto_generated.data_a[23]
data_a[24] => altsyncram_6mc1:auto_generated.data_a[24]
data_a[25] => altsyncram_6mc1:auto_generated.data_a[25]
data_a[26] => altsyncram_6mc1:auto_generated.data_a[26]
data_a[27] => altsyncram_6mc1:auto_generated.data_a[27]
data_a[28] => altsyncram_6mc1:auto_generated.data_a[28]
data_a[29] => altsyncram_6mc1:auto_generated.data_a[29]
data_a[30] => altsyncram_6mc1:auto_generated.data_a[30]
data_a[31] => altsyncram_6mc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_6mc1:auto_generated.address_a[0]
address_a[1] => altsyncram_6mc1:auto_generated.address_a[1]
address_a[2] => altsyncram_6mc1:auto_generated.address_a[2]
address_a[3] => altsyncram_6mc1:auto_generated.address_a[3]
address_a[4] => altsyncram_6mc1:auto_generated.address_a[4]
address_b[0] => altsyncram_6mc1:auto_generated.address_b[0]
address_b[1] => altsyncram_6mc1:auto_generated.address_b[1]
address_b[2] => altsyncram_6mc1:auto_generated.address_b[2]
address_b[3] => altsyncram_6mc1:auto_generated.address_b[3]
address_b[4] => altsyncram_6mc1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6mc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_6mc1:auto_generated.q_b[0]
q_b[1] <= altsyncram_6mc1:auto_generated.q_b[1]
q_b[2] <= altsyncram_6mc1:auto_generated.q_b[2]
q_b[3] <= altsyncram_6mc1:auto_generated.q_b[3]
q_b[4] <= altsyncram_6mc1:auto_generated.q_b[4]
q_b[5] <= altsyncram_6mc1:auto_generated.q_b[5]
q_b[6] <= altsyncram_6mc1:auto_generated.q_b[6]
q_b[7] <= altsyncram_6mc1:auto_generated.q_b[7]
q_b[8] <= altsyncram_6mc1:auto_generated.q_b[8]
q_b[9] <= altsyncram_6mc1:auto_generated.q_b[9]
q_b[10] <= altsyncram_6mc1:auto_generated.q_b[10]
q_b[11] <= altsyncram_6mc1:auto_generated.q_b[11]
q_b[12] <= altsyncram_6mc1:auto_generated.q_b[12]
q_b[13] <= altsyncram_6mc1:auto_generated.q_b[13]
q_b[14] <= altsyncram_6mc1:auto_generated.q_b[14]
q_b[15] <= altsyncram_6mc1:auto_generated.q_b[15]
q_b[16] <= altsyncram_6mc1:auto_generated.q_b[16]
q_b[17] <= altsyncram_6mc1:auto_generated.q_b[17]
q_b[18] <= altsyncram_6mc1:auto_generated.q_b[18]
q_b[19] <= altsyncram_6mc1:auto_generated.q_b[19]
q_b[20] <= altsyncram_6mc1:auto_generated.q_b[20]
q_b[21] <= altsyncram_6mc1:auto_generated.q_b[21]
q_b[22] <= altsyncram_6mc1:auto_generated.q_b[22]
q_b[23] <= altsyncram_6mc1:auto_generated.q_b[23]
q_b[24] <= altsyncram_6mc1:auto_generated.q_b[24]
q_b[25] <= altsyncram_6mc1:auto_generated.q_b[25]
q_b[26] <= altsyncram_6mc1:auto_generated.q_b[26]
q_b[27] <= altsyncram_6mc1:auto_generated.q_b[27]
q_b[28] <= altsyncram_6mc1:auto_generated.q_b[28]
q_b[29] <= altsyncram_6mc1:auto_generated.q_b[29]
q_b[30] <= altsyncram_6mc1:auto_generated.q_b[30]
q_b[31] <= altsyncram_6mc1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b
clock => clock.IN1
data[0] => ram_data[0].IN1
data[1] => ram_data[1].IN1
data[2] => ram_data[2].IN1
data[3] => ram_data[3].IN1
data[4] => ram_data[4].IN1
data[5] => ram_data[5].IN1
data[6] => ram_data[6].IN1
data[7] => ram_data[7].IN1
data[8] => ram_data[8].IN1
data[9] => ram_data[9].IN1
data[10] => ram_data[10].IN1
data[11] => ram_data[11].IN1
data[12] => ram_data[12].IN1
data[13] => ram_data[13].IN1
data[14] => ram_data[14].IN1
data[15] => ram_data[15].IN1
data[16] => ram_data[16].IN1
data[17] => ram_data[17].IN1
data[18] => ram_data[18].IN1
data[19] => ram_data[19].IN1
data[20] => ram_data[20].IN1
data[21] => ram_data[21].IN1
data[22] => ram_data[22].IN1
data[23] => ram_data[23].IN1
data[24] => ram_data[24].IN1
data[25] => ram_data[25].IN1
data[26] => ram_data[26].IN1
data[27] => ram_data[27].IN1
data[28] => ram_data[28].IN1
data[29] => ram_data[29].IN1
data[30] => ram_data[30].IN1
data[31] => ram_data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_6mc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6mc1:auto_generated.data_a[0]
data_a[1] => altsyncram_6mc1:auto_generated.data_a[1]
data_a[2] => altsyncram_6mc1:auto_generated.data_a[2]
data_a[3] => altsyncram_6mc1:auto_generated.data_a[3]
data_a[4] => altsyncram_6mc1:auto_generated.data_a[4]
data_a[5] => altsyncram_6mc1:auto_generated.data_a[5]
data_a[6] => altsyncram_6mc1:auto_generated.data_a[6]
data_a[7] => altsyncram_6mc1:auto_generated.data_a[7]
data_a[8] => altsyncram_6mc1:auto_generated.data_a[8]
data_a[9] => altsyncram_6mc1:auto_generated.data_a[9]
data_a[10] => altsyncram_6mc1:auto_generated.data_a[10]
data_a[11] => altsyncram_6mc1:auto_generated.data_a[11]
data_a[12] => altsyncram_6mc1:auto_generated.data_a[12]
data_a[13] => altsyncram_6mc1:auto_generated.data_a[13]
data_a[14] => altsyncram_6mc1:auto_generated.data_a[14]
data_a[15] => altsyncram_6mc1:auto_generated.data_a[15]
data_a[16] => altsyncram_6mc1:auto_generated.data_a[16]
data_a[17] => altsyncram_6mc1:auto_generated.data_a[17]
data_a[18] => altsyncram_6mc1:auto_generated.data_a[18]
data_a[19] => altsyncram_6mc1:auto_generated.data_a[19]
data_a[20] => altsyncram_6mc1:auto_generated.data_a[20]
data_a[21] => altsyncram_6mc1:auto_generated.data_a[21]
data_a[22] => altsyncram_6mc1:auto_generated.data_a[22]
data_a[23] => altsyncram_6mc1:auto_generated.data_a[23]
data_a[24] => altsyncram_6mc1:auto_generated.data_a[24]
data_a[25] => altsyncram_6mc1:auto_generated.data_a[25]
data_a[26] => altsyncram_6mc1:auto_generated.data_a[26]
data_a[27] => altsyncram_6mc1:auto_generated.data_a[27]
data_a[28] => altsyncram_6mc1:auto_generated.data_a[28]
data_a[29] => altsyncram_6mc1:auto_generated.data_a[29]
data_a[30] => altsyncram_6mc1:auto_generated.data_a[30]
data_a[31] => altsyncram_6mc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_6mc1:auto_generated.address_a[0]
address_a[1] => altsyncram_6mc1:auto_generated.address_a[1]
address_a[2] => altsyncram_6mc1:auto_generated.address_a[2]
address_a[3] => altsyncram_6mc1:auto_generated.address_a[3]
address_a[4] => altsyncram_6mc1:auto_generated.address_a[4]
address_b[0] => altsyncram_6mc1:auto_generated.address_b[0]
address_b[1] => altsyncram_6mc1:auto_generated.address_b[1]
address_b[2] => altsyncram_6mc1:auto_generated.address_b[2]
address_b[3] => altsyncram_6mc1:auto_generated.address_b[3]
address_b[4] => altsyncram_6mc1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6mc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_6mc1:auto_generated.q_b[0]
q_b[1] <= altsyncram_6mc1:auto_generated.q_b[1]
q_b[2] <= altsyncram_6mc1:auto_generated.q_b[2]
q_b[3] <= altsyncram_6mc1:auto_generated.q_b[3]
q_b[4] <= altsyncram_6mc1:auto_generated.q_b[4]
q_b[5] <= altsyncram_6mc1:auto_generated.q_b[5]
q_b[6] <= altsyncram_6mc1:auto_generated.q_b[6]
q_b[7] <= altsyncram_6mc1:auto_generated.q_b[7]
q_b[8] <= altsyncram_6mc1:auto_generated.q_b[8]
q_b[9] <= altsyncram_6mc1:auto_generated.q_b[9]
q_b[10] <= altsyncram_6mc1:auto_generated.q_b[10]
q_b[11] <= altsyncram_6mc1:auto_generated.q_b[11]
q_b[12] <= altsyncram_6mc1:auto_generated.q_b[12]
q_b[13] <= altsyncram_6mc1:auto_generated.q_b[13]
q_b[14] <= altsyncram_6mc1:auto_generated.q_b[14]
q_b[15] <= altsyncram_6mc1:auto_generated.q_b[15]
q_b[16] <= altsyncram_6mc1:auto_generated.q_b[16]
q_b[17] <= altsyncram_6mc1:auto_generated.q_b[17]
q_b[18] <= altsyncram_6mc1:auto_generated.q_b[18]
q_b[19] <= altsyncram_6mc1:auto_generated.q_b[19]
q_b[20] <= altsyncram_6mc1:auto_generated.q_b[20]
q_b[21] <= altsyncram_6mc1:auto_generated.q_b[21]
q_b[22] <= altsyncram_6mc1:auto_generated.q_b[22]
q_b[23] <= altsyncram_6mc1:auto_generated.q_b[23]
q_b[24] <= altsyncram_6mc1:auto_generated.q_b[24]
q_b[25] <= altsyncram_6mc1:auto_generated.q_b[25]
q_b[26] <= altsyncram_6mc1:auto_generated.q_b[26]
q_b[27] <= altsyncram_6mc1:auto_generated.q_b[27]
q_b[28] <= altsyncram_6mc1:auto_generated.q_b[28]
q_b[29] <= altsyncram_6mc1:auto_generated.q_b[29]
q_b[30] <= altsyncram_6mc1:auto_generated.q_b[30]
q_b[31] <= altsyncram_6mc1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci
D_valid => D_valid.IN1
E_st_data[0] => E_st_data[0].IN1
E_st_data[1] => E_st_data[1].IN1
E_st_data[2] => E_st_data[2].IN1
E_st_data[3] => E_st_data[3].IN1
E_st_data[4] => E_st_data[4].IN1
E_st_data[5] => E_st_data[5].IN1
E_st_data[6] => E_st_data[6].IN1
E_st_data[7] => E_st_data[7].IN1
E_st_data[8] => E_st_data[8].IN1
E_st_data[9] => E_st_data[9].IN1
E_st_data[10] => E_st_data[10].IN1
E_st_data[11] => E_st_data[11].IN1
E_st_data[12] => E_st_data[12].IN1
E_st_data[13] => E_st_data[13].IN1
E_st_data[14] => E_st_data[14].IN1
E_st_data[15] => E_st_data[15].IN1
E_st_data[16] => E_st_data[16].IN1
E_st_data[17] => E_st_data[17].IN1
E_st_data[18] => E_st_data[18].IN1
E_st_data[19] => E_st_data[19].IN1
E_st_data[20] => E_st_data[20].IN1
E_st_data[21] => E_st_data[21].IN1
E_st_data[22] => E_st_data[22].IN1
E_st_data[23] => E_st_data[23].IN1
E_st_data[24] => E_st_data[24].IN1
E_st_data[25] => E_st_data[25].IN1
E_st_data[26] => E_st_data[26].IN1
E_st_data[27] => E_st_data[27].IN1
E_st_data[28] => E_st_data[28].IN1
E_st_data[29] => E_st_data[29].IN1
E_st_data[30] => E_st_data[30].IN1
E_st_data[31] => E_st_data[31].IN1
E_valid => E_valid.IN1
F_pc[0] => F_pc[0].IN1
F_pc[1] => F_pc[1].IN1
F_pc[2] => F_pc[2].IN1
F_pc[3] => F_pc[3].IN1
F_pc[4] => F_pc[4].IN1
F_pc[5] => F_pc[5].IN1
F_pc[6] => F_pc[6].IN1
F_pc[7] => F_pc[7].IN1
F_pc[8] => F_pc[8].IN1
F_pc[9] => F_pc[9].IN1
F_pc[10] => F_pc[10].IN1
F_pc[11] => F_pc[11].IN1
F_pc[12] => F_pc[12].IN1
F_pc[13] => F_pc[13].IN1
F_pc[14] => F_pc[14].IN1
address_nxt[0] => address[0].DATAIN
address_nxt[1] => address[1].DATAIN
address_nxt[2] => address[2].DATAIN
address_nxt[3] => address[3].DATAIN
address_nxt[4] => address[4].DATAIN
address_nxt[5] => address[5].DATAIN
address_nxt[6] => address[6].DATAIN
address_nxt[7] => address[7].DATAIN
address_nxt[8] => address[8].DATAIN
av_ld_data_aligned_filtered[0] => av_ld_data_aligned_filtered[0].IN1
av_ld_data_aligned_filtered[1] => av_ld_data_aligned_filtered[1].IN1
av_ld_data_aligned_filtered[2] => av_ld_data_aligned_filtered[2].IN1
av_ld_data_aligned_filtered[3] => av_ld_data_aligned_filtered[3].IN1
av_ld_data_aligned_filtered[4] => av_ld_data_aligned_filtered[4].IN1
av_ld_data_aligned_filtered[5] => av_ld_data_aligned_filtered[5].IN1
av_ld_data_aligned_filtered[6] => av_ld_data_aligned_filtered[6].IN1
av_ld_data_aligned_filtered[7] => av_ld_data_aligned_filtered[7].IN1
av_ld_data_aligned_filtered[8] => av_ld_data_aligned_filtered[8].IN1
av_ld_data_aligned_filtered[9] => av_ld_data_aligned_filtered[9].IN1
av_ld_data_aligned_filtered[10] => av_ld_data_aligned_filtered[10].IN1
av_ld_data_aligned_filtered[11] => av_ld_data_aligned_filtered[11].IN1
av_ld_data_aligned_filtered[12] => av_ld_data_aligned_filtered[12].IN1
av_ld_data_aligned_filtered[13] => av_ld_data_aligned_filtered[13].IN1
av_ld_data_aligned_filtered[14] => av_ld_data_aligned_filtered[14].IN1
av_ld_data_aligned_filtered[15] => av_ld_data_aligned_filtered[15].IN1
av_ld_data_aligned_filtered[16] => av_ld_data_aligned_filtered[16].IN1
av_ld_data_aligned_filtered[17] => av_ld_data_aligned_filtered[17].IN1
av_ld_data_aligned_filtered[18] => av_ld_data_aligned_filtered[18].IN1
av_ld_data_aligned_filtered[19] => av_ld_data_aligned_filtered[19].IN1
av_ld_data_aligned_filtered[20] => av_ld_data_aligned_filtered[20].IN1
av_ld_data_aligned_filtered[21] => av_ld_data_aligned_filtered[21].IN1
av_ld_data_aligned_filtered[22] => av_ld_data_aligned_filtered[22].IN1
av_ld_data_aligned_filtered[23] => av_ld_data_aligned_filtered[23].IN1
av_ld_data_aligned_filtered[24] => av_ld_data_aligned_filtered[24].IN1
av_ld_data_aligned_filtered[25] => av_ld_data_aligned_filtered[25].IN1
av_ld_data_aligned_filtered[26] => av_ld_data_aligned_filtered[26].IN1
av_ld_data_aligned_filtered[27] => av_ld_data_aligned_filtered[27].IN1
av_ld_data_aligned_filtered[28] => av_ld_data_aligned_filtered[28].IN1
av_ld_data_aligned_filtered[29] => av_ld_data_aligned_filtered[29].IN1
av_ld_data_aligned_filtered[30] => av_ld_data_aligned_filtered[30].IN1
av_ld_data_aligned_filtered[31] => av_ld_data_aligned_filtered[31].IN1
byteenable_nxt[0] => byteenable[0].DATAIN
byteenable_nxt[1] => byteenable[1].DATAIN
byteenable_nxt[2] => byteenable[2].DATAIN
byteenable_nxt[3] => byteenable[3].DATAIN
clk => clk.IN11
d_address[0] => d_address[0].IN1
d_address[1] => d_address[1].IN1
d_address[2] => d_address[2].IN1
d_address[3] => d_address[3].IN1
d_address[4] => d_address[4].IN1
d_address[5] => d_address[5].IN1
d_address[6] => d_address[6].IN1
d_address[7] => d_address[7].IN1
d_address[8] => d_address[8].IN1
d_address[9] => d_address[9].IN1
d_address[10] => d_address[10].IN1
d_address[11] => d_address[11].IN1
d_address[12] => d_address[12].IN1
d_address[13] => d_address[13].IN1
d_address[14] => d_address[14].IN1
d_address[15] => d_address[15].IN1
d_address[16] => d_address[16].IN1
d_read => d_read.IN1
d_waitrequest => d_waitrequest.IN1
d_write => d_write.IN1
debugaccess_nxt => debugaccess.DATAIN
hbreak_enabled => hbreak_enabled.IN1
read_nxt => read.DATAA
reset => reset.IN1
reset_n => reset_n.IN5
reset_req => reset_req.IN1
write_nxt => write.DATAA
writedata_nxt[0] => writedata[0].DATAIN
writedata_nxt[1] => writedata[1].DATAIN
writedata_nxt[2] => writedata[2].DATAIN
writedata_nxt[3] => writedata[3].DATAIN
writedata_nxt[4] => writedata[4].DATAIN
writedata_nxt[5] => writedata[5].DATAIN
writedata_nxt[6] => writedata[6].DATAIN
writedata_nxt[7] => writedata[7].DATAIN
writedata_nxt[8] => writedata[8].DATAIN
writedata_nxt[9] => writedata[9].DATAIN
writedata_nxt[10] => writedata[10].DATAIN
writedata_nxt[11] => writedata[11].DATAIN
writedata_nxt[12] => writedata[12].DATAIN
writedata_nxt[13] => writedata[13].DATAIN
writedata_nxt[14] => writedata[14].DATAIN
writedata_nxt[15] => writedata[15].DATAIN
writedata_nxt[16] => writedata[16].DATAIN
writedata_nxt[17] => writedata[17].DATAIN
writedata_nxt[18] => writedata[18].DATAIN
writedata_nxt[19] => writedata[19].DATAIN
writedata_nxt[20] => writedata[20].DATAIN
writedata_nxt[21] => writedata[21].DATAIN
writedata_nxt[22] => writedata[22].DATAIN
writedata_nxt[23] => writedata[23].DATAIN
writedata_nxt[24] => writedata[24].DATAIN
writedata_nxt[25] => writedata[25].DATAIN
writedata_nxt[26] => writedata[26].DATAIN
writedata_nxt[27] => writedata[27].DATAIN
writedata_nxt[28] => writedata[28].DATAIN
writedata_nxt[29] => writedata[29].DATAIN
writedata_nxt[30] => writedata[30].DATAIN
writedata_nxt[31] => writedata[31].DATAIN
debug_mem_slave_debugaccess_to_roms <= debugack.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[1] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[2] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[3] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[4] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[5] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[6] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[7] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[8] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[9] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[10] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[11] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[12] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[13] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[14] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[15] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[16] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[17] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[18] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[19] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[20] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[21] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[22] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[23] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[24] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[25] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[26] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[27] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[28] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[29] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[30] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[31] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_ienable
oci_single_step_mode <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug.resetrequest
waitrequest <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem.waitrequest


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug
clk => clk.IN1
dbrk_break => oci_hbreak_req.IN1
debugreq => always0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => always0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => break_on_reset.OUTPUTSELECT
jdo[19] => break_on_reset.OUTPUTSELECT
jdo[20] => jtag_break.OUTPUTSELECT
jdo[21] => jtag_break.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => always1.IN0
jdo[24] => resetlatch.OUTPUTSELECT
jdo[25] => always1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => unxcomplemented_resetxx0.IN1
ocireg_ers => always1.IN0
ocireg_mrs => always1.IN0
reset => reset.IN1
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => resetlatch.OUTPUTSELECT
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocimem_a => break_on_reset.ENA
take_action_ocireg => always1.IN1
take_action_ocireg => always1.IN1
xbrk_break => oci_hbreak_req.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => trigbrktype~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => always2.IN0
dbrk_goto1 => always2.IN0
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
jrst_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_b => take_action_any_break.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => always2.IN1
xbrk_goto1 => always2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= <GND>
dbrk_hit1_latch <= <GND>
dbrk_hit2_latch <= <GND>
dbrk_hit3_latch <= <GND>
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk
D_valid => ~NO_FANOUT~
E_valid => xbrk_break~reg0.ENA
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
clk => xbrk_break~reg0.CLK
reset_n => xbrk_break~reg0.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= <GND>
xbrk_goto1 <= <GND>
xbrk_traceoff <= <GND>
xbrk_traceon <= <GND>
xbrk_trigout <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk
E_st_data[0] => cpu_d_writedata[0].DATAIN
E_st_data[1] => cpu_d_writedata[1].DATAIN
E_st_data[2] => cpu_d_writedata[2].DATAIN
E_st_data[3] => cpu_d_writedata[3].DATAIN
E_st_data[4] => cpu_d_writedata[4].DATAIN
E_st_data[5] => cpu_d_writedata[5].DATAIN
E_st_data[6] => cpu_d_writedata[6].DATAIN
E_st_data[7] => cpu_d_writedata[7].DATAIN
E_st_data[8] => cpu_d_writedata[8].DATAIN
E_st_data[9] => cpu_d_writedata[9].DATAIN
E_st_data[10] => cpu_d_writedata[10].DATAIN
E_st_data[11] => cpu_d_writedata[11].DATAIN
E_st_data[12] => cpu_d_writedata[12].DATAIN
E_st_data[13] => cpu_d_writedata[13].DATAIN
E_st_data[14] => cpu_d_writedata[14].DATAIN
E_st_data[15] => cpu_d_writedata[15].DATAIN
E_st_data[16] => cpu_d_writedata[16].DATAIN
E_st_data[17] => cpu_d_writedata[17].DATAIN
E_st_data[18] => cpu_d_writedata[18].DATAIN
E_st_data[19] => cpu_d_writedata[19].DATAIN
E_st_data[20] => cpu_d_writedata[20].DATAIN
E_st_data[21] => cpu_d_writedata[21].DATAIN
E_st_data[22] => cpu_d_writedata[22].DATAIN
E_st_data[23] => cpu_d_writedata[23].DATAIN
E_st_data[24] => cpu_d_writedata[24].DATAIN
E_st_data[25] => cpu_d_writedata[25].DATAIN
E_st_data[26] => cpu_d_writedata[26].DATAIN
E_st_data[27] => cpu_d_writedata[27].DATAIN
E_st_data[28] => cpu_d_writedata[28].DATAIN
E_st_data[29] => cpu_d_writedata[29].DATAIN
E_st_data[30] => cpu_d_writedata[30].DATAIN
E_st_data[31] => cpu_d_writedata[31].DATAIN
av_ld_data_aligned_filtered[0] => cpu_d_readdata[0].DATAIN
av_ld_data_aligned_filtered[1] => cpu_d_readdata[1].DATAIN
av_ld_data_aligned_filtered[2] => cpu_d_readdata[2].DATAIN
av_ld_data_aligned_filtered[3] => cpu_d_readdata[3].DATAIN
av_ld_data_aligned_filtered[4] => cpu_d_readdata[4].DATAIN
av_ld_data_aligned_filtered[5] => cpu_d_readdata[5].DATAIN
av_ld_data_aligned_filtered[6] => cpu_d_readdata[6].DATAIN
av_ld_data_aligned_filtered[7] => cpu_d_readdata[7].DATAIN
av_ld_data_aligned_filtered[8] => cpu_d_readdata[8].DATAIN
av_ld_data_aligned_filtered[9] => cpu_d_readdata[9].DATAIN
av_ld_data_aligned_filtered[10] => cpu_d_readdata[10].DATAIN
av_ld_data_aligned_filtered[11] => cpu_d_readdata[11].DATAIN
av_ld_data_aligned_filtered[12] => cpu_d_readdata[12].DATAIN
av_ld_data_aligned_filtered[13] => cpu_d_readdata[13].DATAIN
av_ld_data_aligned_filtered[14] => cpu_d_readdata[14].DATAIN
av_ld_data_aligned_filtered[15] => cpu_d_readdata[15].DATAIN
av_ld_data_aligned_filtered[16] => cpu_d_readdata[16].DATAIN
av_ld_data_aligned_filtered[17] => cpu_d_readdata[17].DATAIN
av_ld_data_aligned_filtered[18] => cpu_d_readdata[18].DATAIN
av_ld_data_aligned_filtered[19] => cpu_d_readdata[19].DATAIN
av_ld_data_aligned_filtered[20] => cpu_d_readdata[20].DATAIN
av_ld_data_aligned_filtered[21] => cpu_d_readdata[21].DATAIN
av_ld_data_aligned_filtered[22] => cpu_d_readdata[22].DATAIN
av_ld_data_aligned_filtered[23] => cpu_d_readdata[23].DATAIN
av_ld_data_aligned_filtered[24] => cpu_d_readdata[24].DATAIN
av_ld_data_aligned_filtered[25] => cpu_d_readdata[25].DATAIN
av_ld_data_aligned_filtered[26] => cpu_d_readdata[26].DATAIN
av_ld_data_aligned_filtered[27] => cpu_d_readdata[27].DATAIN
av_ld_data_aligned_filtered[28] => cpu_d_readdata[28].DATAIN
av_ld_data_aligned_filtered[29] => cpu_d_readdata[29].DATAIN
av_ld_data_aligned_filtered[30] => cpu_d_readdata[30].DATAIN
av_ld_data_aligned_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break~reg0.CLK
d_address[0] => cpu_d_address[0].DATAIN
d_address[1] => cpu_d_address[1].DATAIN
d_address[2] => cpu_d_address[2].DATAIN
d_address[3] => cpu_d_address[3].DATAIN
d_address[4] => cpu_d_address[4].DATAIN
d_address[5] => cpu_d_address[5].DATAIN
d_address[6] => cpu_d_address[6].DATAIN
d_address[7] => cpu_d_address[7].DATAIN
d_address[8] => cpu_d_address[8].DATAIN
d_address[9] => cpu_d_address[9].DATAIN
d_address[10] => cpu_d_address[10].DATAIN
d_address[11] => cpu_d_address[11].DATAIN
d_address[12] => cpu_d_address[12].DATAIN
d_address[13] => cpu_d_address[13].DATAIN
d_address[14] => cpu_d_address[14].DATAIN
d_address[15] => cpu_d_address[15].DATAIN
d_address[16] => cpu_d_address[16].DATAIN
d_read => cpu_d_read.DATAIN
d_waitrequest => cpu_d_wait.DATAIN
d_write => cpu_d_write.DATAIN
debugack => dbrk_break.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break~reg0.ACLR
cpu_d_address[0] <= d_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= d_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= d_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= d_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= d_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= d_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= d_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= d_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= d_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= d_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= d_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= d_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= d_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= d_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= d_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= d_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= d_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= av_ld_data_aligned_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= av_ld_data_aligned_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= av_ld_data_aligned_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= av_ld_data_aligned_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= av_ld_data_aligned_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= av_ld_data_aligned_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= av_ld_data_aligned_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= av_ld_data_aligned_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= av_ld_data_aligned_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= av_ld_data_aligned_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= av_ld_data_aligned_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= av_ld_data_aligned_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= av_ld_data_aligned_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= av_ld_data_aligned_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= av_ld_data_aligned_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= av_ld_data_aligned_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= av_ld_data_aligned_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= av_ld_data_aligned_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= av_ld_data_aligned_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= av_ld_data_aligned_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= av_ld_data_aligned_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= av_ld_data_aligned_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= av_ld_data_aligned_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= av_ld_data_aligned_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= av_ld_data_aligned_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= av_ld_data_aligned_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= av_ld_data_aligned_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= av_ld_data_aligned_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= av_ld_data_aligned_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= av_ld_data_aligned_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= av_ld_data_aligned_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= av_ld_data_aligned_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= d_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= E_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= E_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= E_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= E_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= E_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= E_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= E_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= E_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= E_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= E_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= E_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= E_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= E_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= E_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= E_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= E_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= E_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= E_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= E_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= E_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= E_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= E_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= E_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= E_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= E_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= E_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= E_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= E_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= E_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= E_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= E_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= E_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= dbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_itrace
clk => ~NO_FANOUT~
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
take_action_tracectrl => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
itm[0] <= <GND>
itm[1] <= <GND>
itm[2] <= <GND>
itm[3] <= <GND>
itm[4] <= <GND>
itm[5] <= <GND>
itm[6] <= <GND>
itm[7] <= <GND>
itm[8] <= <GND>
itm[9] <= <GND>
itm[10] <= <GND>
itm[11] <= <GND>
itm[12] <= <GND>
itm[13] <= <GND>
itm[14] <= <GND>
itm[15] <= <GND>
itm[16] <= <GND>
itm[17] <= <GND>
itm[18] <= <GND>
itm[19] <= <GND>
itm[20] <= <GND>
itm[21] <= <GND>
itm[22] <= <GND>
itm[23] <= <GND>
itm[24] <= <GND>
itm[25] <= <GND>
itm[26] <= <GND>
itm[27] <= <GND>
itm[28] <= <GND>
itm[29] <= <GND>
itm[30] <= <GND>
itm[31] <= <GND>
itm[32] <= <GND>
itm[33] <= <GND>
itm[34] <= <GND>
itm[35] <= <GND>
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => trc_ctrl[0].IN1
trc_ctrl[1] => trc_ctrl[1].IN1
trc_ctrl[2] => trc_ctrl[2].IN1
trc_ctrl[3] => trc_ctrl[3].IN1
trc_ctrl[4] => trc_ctrl[4].IN1
trc_ctrl[5] => trc_ctrl[5].IN1
trc_ctrl[6] => trc_ctrl[6].IN1
trc_ctrl[7] => trc_ctrl[7].IN1
trc_ctrl[8] => trc_ctrl[8].IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Decoder0.IN2
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Decoder0.IN1
ctrl[6] => Decoder1.IN1
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Decoder0.IN0
ctrl[7] => Decoder1.IN0
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifo_cnt[0].CLK
clk => fifo_cnt[1].CLK
clk => fifo_cnt[2].CLK
clk => fifo_cnt[3].CLK
clk => fifo_cnt[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifo_cnt[0].ACLR
jrst_n => fifo_cnt[1].ACLR
jrst_n => fifo_cnt[2].ACLR
jrst_n => fifo_cnt[3].ACLR
jrst_n => fifo_cnt[4].ACLR
reset_n => ~NO_FANOUT~
trc_on => trc_this.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
atm_valid => Decoder0.IN1
dtm_valid => Decoder0.IN2
itm_valid => Decoder0.IN0
compute_input_tm_cnt[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
compute_input_tm_cnt[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
ge2_free => always0.IN1
ge3_free => always0.IN1
input_tm_cnt[0] => LessThan0.IN4
input_tm_cnt[0] => LessThan1.IN4
input_tm_cnt[0] => Equal0.IN1
input_tm_cnt[1] => LessThan0.IN3
input_tm_cnt[1] => LessThan1.IN3
input_tm_cnt[1] => Equal0.IN0
fifo_wrptr_inc[0] <= fifo_wrptr_inc.DB_MAX_OUTPUT_PORT_TYPE
fifo_wrptr_inc[1] <= fifo_wrptr_inc.DB_MAX_OUTPUT_PORT_TYPE
fifo_wrptr_inc[2] <= <GND>
fifo_wrptr_inc[3] <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
empty => fifo_cnt_inc.OUTPUTSELECT
empty => fifo_cnt_inc.OUTPUTSELECT
empty => fifo_cnt_inc.OUTPUTSELECT
empty => fifo_cnt_inc.OUTPUTSELECT
empty => fifo_cnt_inc.OUTPUTSELECT
ge2_free => always0.IN1
ge3_free => always0.IN1
input_tm_cnt[0] => LessThan0.IN4
input_tm_cnt[0] => LessThan1.IN4
input_tm_cnt[0] => fifo_cnt_inc.DATAB
input_tm_cnt[0] => Equal0.IN1
input_tm_cnt[1] => LessThan0.IN3
input_tm_cnt[1] => LessThan1.IN3
input_tm_cnt[1] => fifo_cnt_inc.DATAB
input_tm_cnt[1] => Equal0.IN0
fifo_cnt_inc[0] <= fifo_cnt_inc.DB_MAX_OUTPUT_PORT_TYPE
fifo_cnt_inc[1] <= fifo_cnt_inc.DB_MAX_OUTPUT_PORT_TYPE
fifo_cnt_inc[2] <= fifo_cnt_inc.DB_MAX_OUTPUT_PORT_TYPE
fifo_cnt_inc[3] <= fifo_cnt_inc.DB_MAX_OUTPUT_PORT_TYPE
fifo_cnt_inc[4] <= fifo_cnt_inc.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_pib
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>
tr_data[18] <= <GND>
tr_data[19] <= <GND>
tr_data[20] <= <GND>
tr_data[21] <= <GND>
tr_data[22] <= <GND>
tr_data[23] <= <GND>
tr_data[24] <= <GND>
tr_data[25] <= <GND>
tr_data[26] <= <GND>
tr_data[27] <= <GND>
tr_data[28] <= <GND>
tr_data[29] <= <GND>
tr_data[30] <= <GND>
tr_data[31] <= <GND>
tr_data[32] <= <GND>
tr_data[33] <= <GND>
tr_data[34] <= <GND>
tr_data[35] <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci_im
clk => trc_wrap~reg0.CLK
clk => trc_im_addr[0]~reg0.CLK
clk => trc_im_addr[1]~reg0.CLK
clk => trc_im_addr[2]~reg0.CLK
clk => trc_im_addr[3]~reg0.CLK
clk => trc_im_addr[4]~reg0.CLK
clk => trc_im_addr[5]~reg0.CLK
clk => trc_im_addr[6]~reg0.CLK
jrst_n => trc_wrap~reg0.ACLR
jrst_n => trc_im_addr[0]~reg0.ACLR
jrst_n => trc_im_addr[1]~reg0.ACLR
jrst_n => trc_im_addr[2]~reg0.ACLR
jrst_n => trc_im_addr[3]~reg0.ACLR
jrst_n => trc_im_addr[4]~reg0.ACLR
jrst_n => trc_im_addr[5]~reg0.ACLR
jrst_n => trc_im_addr[6]~reg0.ACLR
trc_ctrl[0] => ~NO_FANOUT~
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tracemem_on <= <GND>
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= <GND>
trc_im_addr[0] <= trc_im_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_avalon_reg
address[0] => Equal0.IN8
address[0] => Equal1.IN1
address[1] => Equal0.IN7
address[1] => Equal1.IN8
address[2] => Equal0.IN6
address[2] => Equal1.IN7
address[3] => Equal0.IN5
address[3] => Equal1.IN6
address[4] => Equal0.IN4
address[4] => Equal1.IN5
address[5] => Equal0.IN3
address[5] => Equal1.IN4
address[6] => Equal0.IN2
address[6] => Equal1.IN3
address[7] => Equal0.IN1
address[7] => Equal1.IN2
address[8] => Equal0.IN0
address[8] => Equal1.IN0
clk => oci_ienable[0]~reg0.CLK
clk => oci_ienable[1]~reg0.CLK
clk => oci_ienable[2]~reg0.CLK
clk => oci_ienable[3]~reg0.CLK
clk => oci_ienable[4]~reg0.CLK
clk => oci_ienable[5]~reg0.CLK
clk => oci_ienable[6]~reg0.CLK
clk => oci_ienable[7]~reg0.CLK
clk => oci_ienable[8]~reg0.CLK
clk => oci_ienable[9]~reg0.CLK
clk => oci_ienable[10]~reg0.CLK
clk => oci_ienable[11]~reg0.CLK
clk => oci_ienable[12]~reg0.CLK
clk => oci_ienable[13]~reg0.CLK
clk => oci_ienable[14]~reg0.CLK
clk => oci_ienable[15]~reg0.CLK
clk => oci_ienable[16]~reg0.CLK
clk => oci_ienable[17]~reg0.CLK
clk => oci_ienable[18]~reg0.CLK
clk => oci_ienable[19]~reg0.CLK
clk => oci_ienable[20]~reg0.CLK
clk => oci_ienable[21]~reg0.CLK
clk => oci_ienable[22]~reg0.CLK
clk => oci_ienable[23]~reg0.CLK
clk => oci_ienable[24]~reg0.CLK
clk => oci_ienable[25]~reg0.CLK
clk => oci_ienable[26]~reg0.CLK
clk => oci_ienable[27]~reg0.CLK
clk => oci_ienable[28]~reg0.CLK
clk => oci_ienable[29]~reg0.CLK
clk => oci_ienable[30]~reg0.CLK
clk => oci_ienable[31]~reg0.CLK
clk => oci_single_step_mode~reg0.CLK
debugaccess => write_strobe.IN0
monitor_error => oci_reg_readdata.DATAB
monitor_go => oci_reg_readdata.DATAB
monitor_ready => oci_reg_readdata.DATAB
reset_n => oci_ienable[0]~reg0.PRESET
reset_n => oci_ienable[1]~reg0.PRESET
reset_n => oci_ienable[2]~reg0.ACLR
reset_n => oci_ienable[3]~reg0.ACLR
reset_n => oci_ienable[4]~reg0.ACLR
reset_n => oci_ienable[5]~reg0.ACLR
reset_n => oci_ienable[6]~reg0.ACLR
reset_n => oci_ienable[7]~reg0.ACLR
reset_n => oci_ienable[8]~reg0.ACLR
reset_n => oci_ienable[9]~reg0.ACLR
reset_n => oci_ienable[10]~reg0.ACLR
reset_n => oci_ienable[11]~reg0.ACLR
reset_n => oci_ienable[12]~reg0.ACLR
reset_n => oci_ienable[13]~reg0.ACLR
reset_n => oci_ienable[14]~reg0.ACLR
reset_n => oci_ienable[15]~reg0.ACLR
reset_n => oci_ienable[16]~reg0.ACLR
reset_n => oci_ienable[17]~reg0.ACLR
reset_n => oci_ienable[18]~reg0.ACLR
reset_n => oci_ienable[19]~reg0.ACLR
reset_n => oci_ienable[20]~reg0.ACLR
reset_n => oci_ienable[21]~reg0.ACLR
reset_n => oci_ienable[22]~reg0.ACLR
reset_n => oci_ienable[23]~reg0.ACLR
reset_n => oci_ienable[24]~reg0.ACLR
reset_n => oci_ienable[25]~reg0.ACLR
reset_n => oci_ienable[26]~reg0.ACLR
reset_n => oci_ienable[27]~reg0.ACLR
reset_n => oci_ienable[28]~reg0.ACLR
reset_n => oci_ienable[29]~reg0.ACLR
reset_n => oci_ienable[30]~reg0.ACLR
reset_n => oci_ienable[31]~reg0.ACLR
reset_n => oci_single_step_mode~reg0.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => oci_ienable[0]~reg0.DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[1] => oci_ienable[1]~reg0.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => oci_single_step_mode~reg0.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= oci_ienable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= oci_ienable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= oci_ienable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= oci_ienable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= oci_ienable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= oci_ienable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= oci_ienable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= oci_ienable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= oci_ienable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= oci_ienable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= oci_ienable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= oci_ienable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= oci_ienable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= oci_ienable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= oci_ienable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= oci_ienable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= oci_ienable[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= oci_ienable[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= oci_ienable[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= oci_ienable[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= oci_ienable[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= oci_ienable[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= oci_ienable[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= oci_ienable[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= oci_ienable[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= oci_ienable[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= oci_ienable[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= oci_ienable[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= oci_ienable[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= oci_ienable[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= oci_ienable[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= oci_ienable[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= oci_single_step_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= take_action_ocireg.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem
address[0] => ociram_addr.DATAA
address[1] => ociram_addr.DATAA
address[2] => ociram_addr.DATAA
address[3] => ociram_addr.DATAA
address[4] => ociram_addr.DATAA
address[5] => ociram_addr.DATAA
address[6] => ociram_addr.DATAA
address[7] => ociram_addr.DATAA
address[8] => waitrequest.IN1
address[8] => avalon_ram_wr.IN0
byteenable[0] => ociram_byteenable.DATAA
byteenable[1] => ociram_byteenable.DATAA
byteenable[2] => ociram_byteenable.DATAA
byteenable[3] => ociram_byteenable.DATAA
clk => clk.IN1
debugaccess => avalon_ram_wr.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => MonDReg.DATAB
jdo[4] => MonDReg.DATAB
jdo[5] => MonDReg.DATAB
jdo[6] => MonDReg.DATAB
jdo[7] => MonDReg.DATAB
jdo[8] => MonDReg.DATAB
jdo[9] => MonDReg.DATAB
jdo[10] => MonDReg.DATAB
jdo[11] => MonDReg.DATAB
jdo[12] => MonDReg.DATAB
jdo[13] => MonDReg.DATAB
jdo[14] => MonDReg.DATAB
jdo[15] => MonDReg.DATAB
jdo[16] => MonDReg.DATAB
jdo[17] => MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[17] => jtag_ram_rd.DATAB
jdo[17] => jtag_ram_access.DATAB
jdo[18] => MonDReg.DATAB
jdo[19] => MonDReg.DATAB
jdo[20] => MonDReg.DATAB
jdo[21] => MonDReg.DATAB
jdo[22] => MonDReg.DATAB
jdo[23] => MonDReg.DATAB
jdo[24] => MonDReg.DATAB
jdo[25] => MonDReg.DATAB
jdo[26] => MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[27] => MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[28] => MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[29] => MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[30] => MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[31] => MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[32] => MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[33] => MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[34] => MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => avalon_ociram_readdata_ready.ACLR
jrst_n => waitrequest~reg0.PRESET
jrst_n => MonDReg[0]~reg0.ACLR
jrst_n => MonDReg[1]~reg0.ACLR
jrst_n => MonDReg[2]~reg0.ACLR
jrst_n => MonDReg[3]~reg0.ACLR
jrst_n => MonDReg[4]~reg0.ACLR
jrst_n => MonDReg[5]~reg0.ACLR
jrst_n => MonDReg[6]~reg0.ACLR
jrst_n => MonDReg[7]~reg0.ACLR
jrst_n => MonDReg[8]~reg0.ACLR
jrst_n => MonDReg[9]~reg0.ACLR
jrst_n => MonDReg[10]~reg0.ACLR
jrst_n => MonDReg[11]~reg0.ACLR
jrst_n => MonDReg[12]~reg0.ACLR
jrst_n => MonDReg[13]~reg0.ACLR
jrst_n => MonDReg[14]~reg0.ACLR
jrst_n => MonDReg[15]~reg0.ACLR
jrst_n => MonDReg[16]~reg0.ACLR
jrst_n => MonDReg[17]~reg0.ACLR
jrst_n => MonDReg[18]~reg0.ACLR
jrst_n => MonDReg[19]~reg0.ACLR
jrst_n => MonDReg[20]~reg0.ACLR
jrst_n => MonDReg[21]~reg0.ACLR
jrst_n => MonDReg[22]~reg0.ACLR
jrst_n => MonDReg[23]~reg0.ACLR
jrst_n => MonDReg[24]~reg0.ACLR
jrst_n => MonDReg[25]~reg0.ACLR
jrst_n => MonDReg[26]~reg0.ACLR
jrst_n => MonDReg[27]~reg0.ACLR
jrst_n => MonDReg[28]~reg0.ACLR
jrst_n => MonDReg[29]~reg0.ACLR
jrst_n => MonDReg[30]~reg0.ACLR
jrst_n => MonDReg[31]~reg0.ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => jtag_ram_access.ACLR
jrst_n => jtag_ram_rd_d1.ACLR
jrst_n => jtag_ram_rd.ACLR
jrst_n => jtag_ram_wr.ACLR
jrst_n => jtag_rd_d1.ACLR
jrst_n => jtag_rd.ACLR
read => avalon_ociram_readdata_ready.OUTPUTSELECT
read => waitrequest.OUTPUTSELECT
reset_req => ociram_reset_req.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => jtag_rd.OUTPUTSELECT
take_action_ocimem_a => jtag_ram_rd.OUTPUTSELECT
take_action_ocimem_a => jtag_ram_access.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => jtag_ram_wr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => jtag_ram_wr.OUTPUTSELECT
take_action_ocimem_b => jtag_rd.OUTPUTSELECT
take_action_ocimem_b => jtag_ram_rd.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => jtag_rd.OUTPUTSELECT
take_no_action_ocimem_a => jtag_ram_rd.OUTPUTSELECT
take_no_action_ocimem_a => jtag_ram_access.OUTPUTSELECT
take_no_action_ocimem_a => jtag_ram_wr.ENA
take_no_action_ocimem_a => MonDReg[31]~reg0.ENA
take_no_action_ocimem_a => MonDReg[30]~reg0.ENA
take_no_action_ocimem_a => MonDReg[29]~reg0.ENA
take_no_action_ocimem_a => MonDReg[28]~reg0.ENA
take_no_action_ocimem_a => MonDReg[27]~reg0.ENA
take_no_action_ocimem_a => MonDReg[26]~reg0.ENA
take_no_action_ocimem_a => MonDReg[25]~reg0.ENA
take_no_action_ocimem_a => MonDReg[24]~reg0.ENA
take_no_action_ocimem_a => MonDReg[23]~reg0.ENA
take_no_action_ocimem_a => MonDReg[22]~reg0.ENA
take_no_action_ocimem_a => MonDReg[21]~reg0.ENA
take_no_action_ocimem_a => MonDReg[20]~reg0.ENA
take_no_action_ocimem_a => MonDReg[19]~reg0.ENA
take_no_action_ocimem_a => MonDReg[18]~reg0.ENA
take_no_action_ocimem_a => MonDReg[17]~reg0.ENA
take_no_action_ocimem_a => MonDReg[16]~reg0.ENA
take_no_action_ocimem_a => MonDReg[15]~reg0.ENA
take_no_action_ocimem_a => MonDReg[14]~reg0.ENA
take_no_action_ocimem_a => MonDReg[13]~reg0.ENA
take_no_action_ocimem_a => MonDReg[12]~reg0.ENA
take_no_action_ocimem_a => MonDReg[11]~reg0.ENA
take_no_action_ocimem_a => MonDReg[10]~reg0.ENA
take_no_action_ocimem_a => MonDReg[9]~reg0.ENA
take_no_action_ocimem_a => MonDReg[8]~reg0.ENA
take_no_action_ocimem_a => MonDReg[7]~reg0.ENA
take_no_action_ocimem_a => MonDReg[6]~reg0.ENA
take_no_action_ocimem_a => MonDReg[5]~reg0.ENA
take_no_action_ocimem_a => MonDReg[4]~reg0.ENA
take_no_action_ocimem_a => MonDReg[3]~reg0.ENA
take_no_action_ocimem_a => MonDReg[2]~reg0.ENA
take_no_action_ocimem_a => MonDReg[1]~reg0.ENA
take_no_action_ocimem_a => MonDReg[0]~reg0.ENA
write => waitrequest.OUTPUTSELECT
write => avalon_ociram_readdata_ready.OUTPUTSELECT
write => avalon_ram_wr.IN1
writedata[0] => ociram_wr_data.DATAA
writedata[1] => ociram_wr_data.DATAA
writedata[2] => ociram_wr_data.DATAA
writedata[3] => ociram_wr_data.DATAA
writedata[4] => ociram_wr_data.DATAA
writedata[5] => ociram_wr_data.DATAA
writedata[6] => ociram_wr_data.DATAA
writedata[7] => ociram_wr_data.DATAA
writedata[8] => ociram_wr_data.DATAA
writedata[9] => ociram_wr_data.DATAA
writedata[10] => ociram_wr_data.DATAA
writedata[11] => ociram_wr_data.DATAA
writedata[12] => ociram_wr_data.DATAA
writedata[13] => ociram_wr_data.DATAA
writedata[14] => ociram_wr_data.DATAA
writedata[15] => ociram_wr_data.DATAA
writedata[16] => ociram_wr_data.DATAA
writedata[17] => ociram_wr_data.DATAA
writedata[18] => ociram_wr_data.DATAA
writedata[19] => ociram_wr_data.DATAA
writedata[20] => ociram_wr_data.DATAA
writedata[21] => ociram_wr_data.DATAA
writedata[22] => ociram_wr_data.DATAA
writedata[23] => ociram_wr_data.DATAA
writedata[24] => ociram_wr_data.DATAA
writedata[25] => ociram_wr_data.DATAA
writedata[26] => ociram_wr_data.DATAA
writedata[27] => ociram_wr_data.DATAA
writedata[28] => ociram_wr_data.DATAA
writedata[29] => ociram_wr_data.DATAA
writedata[30] => ociram_wr_data.DATAA
writedata[31] => ociram_wr_data.DATAA
MonDReg[0] <= MonDReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ociram_readdata[0] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[1] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[2] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[3] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[4] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[5] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[6] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[7] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[8] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[9] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[10] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[11] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[12] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[13] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[14] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[15] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[16] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[17] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[18] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[19] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[20] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[21] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[22] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[23] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[24] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[25] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[26] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[27] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[28] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[29] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[30] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
ociram_readdata[31] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram.q
waitrequest <= waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
reset_req => clocken.IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_a
q[1] <= altsyncram:the_altsyncram.q_a
q[2] <= altsyncram:the_altsyncram.q_a
q[3] <= altsyncram:the_altsyncram.q_a
q[4] <= altsyncram:the_altsyncram.q_a
q[5] <= altsyncram:the_altsyncram.q_a
q[6] <= altsyncram:the_altsyncram.q_a
q[7] <= altsyncram:the_altsyncram.q_a
q[8] <= altsyncram:the_altsyncram.q_a
q[9] <= altsyncram:the_altsyncram.q_a
q[10] <= altsyncram:the_altsyncram.q_a
q[11] <= altsyncram:the_altsyncram.q_a
q[12] <= altsyncram:the_altsyncram.q_a
q[13] <= altsyncram:the_altsyncram.q_a
q[14] <= altsyncram:the_altsyncram.q_a
q[15] <= altsyncram:the_altsyncram.q_a
q[16] <= altsyncram:the_altsyncram.q_a
q[17] <= altsyncram:the_altsyncram.q_a
q[18] <= altsyncram:the_altsyncram.q_a
q[19] <= altsyncram:the_altsyncram.q_a
q[20] <= altsyncram:the_altsyncram.q_a
q[21] <= altsyncram:the_altsyncram.q_a
q[22] <= altsyncram:the_altsyncram.q_a
q[23] <= altsyncram:the_altsyncram.q_a
q[24] <= altsyncram:the_altsyncram.q_a
q[25] <= altsyncram:the_altsyncram.q_a
q[26] <= altsyncram:the_altsyncram.q_a
q[27] <= altsyncram:the_altsyncram.q_a
q[28] <= altsyncram:the_altsyncram.q_a
q[29] <= altsyncram:the_altsyncram.q_a
q[30] <= altsyncram:the_altsyncram.q_a
q[31] <= altsyncram:the_altsyncram.q_a


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
wren_a => altsyncram_ac71:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ac71:auto_generated.data_a[0]
data_a[1] => altsyncram_ac71:auto_generated.data_a[1]
data_a[2] => altsyncram_ac71:auto_generated.data_a[2]
data_a[3] => altsyncram_ac71:auto_generated.data_a[3]
data_a[4] => altsyncram_ac71:auto_generated.data_a[4]
data_a[5] => altsyncram_ac71:auto_generated.data_a[5]
data_a[6] => altsyncram_ac71:auto_generated.data_a[6]
data_a[7] => altsyncram_ac71:auto_generated.data_a[7]
data_a[8] => altsyncram_ac71:auto_generated.data_a[8]
data_a[9] => altsyncram_ac71:auto_generated.data_a[9]
data_a[10] => altsyncram_ac71:auto_generated.data_a[10]
data_a[11] => altsyncram_ac71:auto_generated.data_a[11]
data_a[12] => altsyncram_ac71:auto_generated.data_a[12]
data_a[13] => altsyncram_ac71:auto_generated.data_a[13]
data_a[14] => altsyncram_ac71:auto_generated.data_a[14]
data_a[15] => altsyncram_ac71:auto_generated.data_a[15]
data_a[16] => altsyncram_ac71:auto_generated.data_a[16]
data_a[17] => altsyncram_ac71:auto_generated.data_a[17]
data_a[18] => altsyncram_ac71:auto_generated.data_a[18]
data_a[19] => altsyncram_ac71:auto_generated.data_a[19]
data_a[20] => altsyncram_ac71:auto_generated.data_a[20]
data_a[21] => altsyncram_ac71:auto_generated.data_a[21]
data_a[22] => altsyncram_ac71:auto_generated.data_a[22]
data_a[23] => altsyncram_ac71:auto_generated.data_a[23]
data_a[24] => altsyncram_ac71:auto_generated.data_a[24]
data_a[25] => altsyncram_ac71:auto_generated.data_a[25]
data_a[26] => altsyncram_ac71:auto_generated.data_a[26]
data_a[27] => altsyncram_ac71:auto_generated.data_a[27]
data_a[28] => altsyncram_ac71:auto_generated.data_a[28]
data_a[29] => altsyncram_ac71:auto_generated.data_a[29]
data_a[30] => altsyncram_ac71:auto_generated.data_a[30]
data_a[31] => altsyncram_ac71:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ac71:auto_generated.address_a[0]
address_a[1] => altsyncram_ac71:auto_generated.address_a[1]
address_a[2] => altsyncram_ac71:auto_generated.address_a[2]
address_a[3] => altsyncram_ac71:auto_generated.address_a[3]
address_a[4] => altsyncram_ac71:auto_generated.address_a[4]
address_a[5] => altsyncram_ac71:auto_generated.address_a[5]
address_a[6] => altsyncram_ac71:auto_generated.address_a[6]
address_a[7] => altsyncram_ac71:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ac71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_ac71:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_ac71:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_ac71:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_ac71:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_ac71:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ac71:auto_generated.q_a[0]
q_a[1] <= altsyncram_ac71:auto_generated.q_a[1]
q_a[2] <= altsyncram_ac71:auto_generated.q_a[2]
q_a[3] <= altsyncram_ac71:auto_generated.q_a[3]
q_a[4] <= altsyncram_ac71:auto_generated.q_a[4]
q_a[5] <= altsyncram_ac71:auto_generated.q_a[5]
q_a[6] <= altsyncram_ac71:auto_generated.q_a[6]
q_a[7] <= altsyncram_ac71:auto_generated.q_a[7]
q_a[8] <= altsyncram_ac71:auto_generated.q_a[8]
q_a[9] <= altsyncram_ac71:auto_generated.q_a[9]
q_a[10] <= altsyncram_ac71:auto_generated.q_a[10]
q_a[11] <= altsyncram_ac71:auto_generated.q_a[11]
q_a[12] <= altsyncram_ac71:auto_generated.q_a[12]
q_a[13] <= altsyncram_ac71:auto_generated.q_a[13]
q_a[14] <= altsyncram_ac71:auto_generated.q_a[14]
q_a[15] <= altsyncram_ac71:auto_generated.q_a[15]
q_a[16] <= altsyncram_ac71:auto_generated.q_a[16]
q_a[17] <= altsyncram_ac71:auto_generated.q_a[17]
q_a[18] <= altsyncram_ac71:auto_generated.q_a[18]
q_a[19] <= altsyncram_ac71:auto_generated.q_a[19]
q_a[20] <= altsyncram_ac71:auto_generated.q_a[20]
q_a[21] <= altsyncram_ac71:auto_generated.q_a[21]
q_a[22] <= altsyncram_ac71:auto_generated.q_a[22]
q_a[23] <= altsyncram_ac71:auto_generated.q_a[23]
q_a[24] <= altsyncram_ac71:auto_generated.q_a[24]
q_a[25] <= altsyncram_ac71:auto_generated.q_a[25]
q_a[26] <= altsyncram_ac71:auto_generated.q_a[26]
q_a[27] <= altsyncram_ac71:auto_generated.q_a[27]
q_a[28] <= altsyncram_ac71:auto_generated.q_a[28]
q_a[29] <= altsyncram_ac71:auto_generated.q_a[29]
q_a[30] <= altsyncram_ac71:auto_generated.q_a[30]
q_a[31] <= altsyncram_ac71:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_ocimem|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper
MonDReg[0] => MonDReg[0].IN1
MonDReg[1] => MonDReg[1].IN1
MonDReg[2] => MonDReg[2].IN1
MonDReg[3] => MonDReg[3].IN1
MonDReg[4] => MonDReg[4].IN1
MonDReg[5] => MonDReg[5].IN1
MonDReg[6] => MonDReg[6].IN1
MonDReg[7] => MonDReg[7].IN1
MonDReg[8] => MonDReg[8].IN1
MonDReg[9] => MonDReg[9].IN1
MonDReg[10] => MonDReg[10].IN1
MonDReg[11] => MonDReg[11].IN1
MonDReg[12] => MonDReg[12].IN1
MonDReg[13] => MonDReg[13].IN1
MonDReg[14] => MonDReg[14].IN1
MonDReg[15] => MonDReg[15].IN1
MonDReg[16] => MonDReg[16].IN1
MonDReg[17] => MonDReg[17].IN1
MonDReg[18] => MonDReg[18].IN1
MonDReg[19] => MonDReg[19].IN1
MonDReg[20] => MonDReg[20].IN1
MonDReg[21] => MonDReg[21].IN1
MonDReg[22] => MonDReg[22].IN1
MonDReg[23] => MonDReg[23].IN1
MonDReg[24] => MonDReg[24].IN1
MonDReg[25] => MonDReg[25].IN1
MonDReg[26] => MonDReg[26].IN1
MonDReg[27] => MonDReg[27].IN1
MonDReg[28] => MonDReg[28].IN1
MonDReg[29] => MonDReg[29].IN1
MonDReg[30] => MonDReg[30].IN1
MonDReg[31] => MonDReg[31].IN1
break_readreg[0] => break_readreg[0].IN1
break_readreg[1] => break_readreg[1].IN1
break_readreg[2] => break_readreg[2].IN1
break_readreg[3] => break_readreg[3].IN1
break_readreg[4] => break_readreg[4].IN1
break_readreg[5] => break_readreg[5].IN1
break_readreg[6] => break_readreg[6].IN1
break_readreg[7] => break_readreg[7].IN1
break_readreg[8] => break_readreg[8].IN1
break_readreg[9] => break_readreg[9].IN1
break_readreg[10] => break_readreg[10].IN1
break_readreg[11] => break_readreg[11].IN1
break_readreg[12] => break_readreg[12].IN1
break_readreg[13] => break_readreg[13].IN1
break_readreg[14] => break_readreg[14].IN1
break_readreg[15] => break_readreg[15].IN1
break_readreg[16] => break_readreg[16].IN1
break_readreg[17] => break_readreg[17].IN1
break_readreg[18] => break_readreg[18].IN1
break_readreg[19] => break_readreg[19].IN1
break_readreg[20] => break_readreg[20].IN1
break_readreg[21] => break_readreg[21].IN1
break_readreg[22] => break_readreg[22].IN1
break_readreg[23] => break_readreg[23].IN1
break_readreg[24] => break_readreg[24].IN1
break_readreg[25] => break_readreg[25].IN1
break_readreg[26] => break_readreg[26].IN1
break_readreg[27] => break_readreg[27].IN1
break_readreg[28] => break_readreg[28].IN1
break_readreg[29] => break_readreg[29].IN1
break_readreg[30] => break_readreg[30].IN1
break_readreg[31] => break_readreg[31].IN1
clk => clk.IN1
dbrk_hit0_latch => dbrk_hit0_latch.IN1
dbrk_hit1_latch => dbrk_hit1_latch.IN1
dbrk_hit2_latch => dbrk_hit2_latch.IN1
dbrk_hit3_latch => dbrk_hit3_latch.IN1
debugack => debugack.IN1
monitor_error => monitor_error.IN1
monitor_ready => monitor_ready.IN1
reset_n => reset_n.IN1
resetlatch => resetlatch.IN1
tracemem_on => tracemem_on.IN1
tracemem_trcdata[0] => tracemem_trcdata[0].IN1
tracemem_trcdata[1] => tracemem_trcdata[1].IN1
tracemem_trcdata[2] => tracemem_trcdata[2].IN1
tracemem_trcdata[3] => tracemem_trcdata[3].IN1
tracemem_trcdata[4] => tracemem_trcdata[4].IN1
tracemem_trcdata[5] => tracemem_trcdata[5].IN1
tracemem_trcdata[6] => tracemem_trcdata[6].IN1
tracemem_trcdata[7] => tracemem_trcdata[7].IN1
tracemem_trcdata[8] => tracemem_trcdata[8].IN1
tracemem_trcdata[9] => tracemem_trcdata[9].IN1
tracemem_trcdata[10] => tracemem_trcdata[10].IN1
tracemem_trcdata[11] => tracemem_trcdata[11].IN1
tracemem_trcdata[12] => tracemem_trcdata[12].IN1
tracemem_trcdata[13] => tracemem_trcdata[13].IN1
tracemem_trcdata[14] => tracemem_trcdata[14].IN1
tracemem_trcdata[15] => tracemem_trcdata[15].IN1
tracemem_trcdata[16] => tracemem_trcdata[16].IN1
tracemem_trcdata[17] => tracemem_trcdata[17].IN1
tracemem_trcdata[18] => tracemem_trcdata[18].IN1
tracemem_trcdata[19] => tracemem_trcdata[19].IN1
tracemem_trcdata[20] => tracemem_trcdata[20].IN1
tracemem_trcdata[21] => tracemem_trcdata[21].IN1
tracemem_trcdata[22] => tracemem_trcdata[22].IN1
tracemem_trcdata[23] => tracemem_trcdata[23].IN1
tracemem_trcdata[24] => tracemem_trcdata[24].IN1
tracemem_trcdata[25] => tracemem_trcdata[25].IN1
tracemem_trcdata[26] => tracemem_trcdata[26].IN1
tracemem_trcdata[27] => tracemem_trcdata[27].IN1
tracemem_trcdata[28] => tracemem_trcdata[28].IN1
tracemem_trcdata[29] => tracemem_trcdata[29].IN1
tracemem_trcdata[30] => tracemem_trcdata[30].IN1
tracemem_trcdata[31] => tracemem_trcdata[31].IN1
tracemem_trcdata[32] => tracemem_trcdata[32].IN1
tracemem_trcdata[33] => tracemem_trcdata[33].IN1
tracemem_trcdata[34] => tracemem_trcdata[34].IN1
tracemem_trcdata[35] => tracemem_trcdata[35].IN1
tracemem_tw => tracemem_tw.IN1
trc_im_addr[0] => trc_im_addr[0].IN1
trc_im_addr[1] => trc_im_addr[1].IN1
trc_im_addr[2] => trc_im_addr[2].IN1
trc_im_addr[3] => trc_im_addr[3].IN1
trc_im_addr[4] => trc_im_addr[4].IN1
trc_im_addr[5] => trc_im_addr[5].IN1
trc_im_addr[6] => trc_im_addr[6].IN1
trc_on => trc_on.IN1
trc_wrap => trc_wrap.IN1
trigbrktype => trigbrktype.IN1
trigger_state_1 => trigger_state_1.IN1
jdo[0] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[1] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[2] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[3] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[4] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[5] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[6] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[7] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[8] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[9] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[10] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[11] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[12] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[13] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[14] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[15] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[16] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[17] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[18] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[19] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[20] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[21] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[22] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[23] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[24] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[25] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[26] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[27] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[28] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[29] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[30] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[31] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[32] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[33] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[34] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[35] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[36] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jdo[37] <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.jdo
jrst_n <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck.jrst_n
st_ready_test_idle <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck.st_ready_test_idle
take_action_break_a <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.take_action_break_a
take_action_break_b <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.take_action_break_b
take_action_break_c <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.take_action_break_c
take_action_ocimem_a <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.take_action_ocimem_a
take_action_ocimem_b <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.take_action_ocimem_b
take_action_tracectrl <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.take_action_tracectrl
take_no_action_break_a <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.take_no_action_break_a
take_no_action_break_b <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.take_no_action_break_b
take_no_action_break_c <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.take_no_action_ocimem_a


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN1
MonDReg[16] => Mux20.IN1
MonDReg[17] => Mux19.IN1
MonDReg[18] => Mux18.IN1
MonDReg[19] => Mux17.IN1
MonDReg[20] => Mux16.IN1
MonDReg[21] => Mux15.IN1
MonDReg[22] => Mux14.IN1
MonDReg[23] => Mux13.IN1
MonDReg[24] => Mux12.IN1
MonDReg[25] => Mux11.IN1
MonDReg[26] => Mux10.IN1
MonDReg[27] => Mux9.IN1
MonDReg[28] => Mux8.IN1
MonDReg[29] => Mux7.IN1
MonDReg[30] => Mux6.IN1
MonDReg[31] => Mux5.IN1
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN2
break_readreg[16] => Mux20.IN2
break_readreg[17] => Mux19.IN2
break_readreg[18] => Mux18.IN2
break_readreg[19] => Mux17.IN2
break_readreg[20] => Mux16.IN2
break_readreg[21] => Mux15.IN2
break_readreg[22] => Mux14.IN2
break_readreg[23] => Mux13.IN2
break_readreg[24] => Mux12.IN2
break_readreg[25] => Mux11.IN2
break_readreg[26] => Mux10.IN2
break_readreg[27] => Mux9.IN2
break_readreg[28] => Mux8.IN2
break_readreg[29] => Mux7.IN2
break_readreg[30] => Mux6.IN2
break_readreg[31] => Mux5.IN2
dbrk_hit0_latch => Mux4.IN1
dbrk_hit1_latch => Mux3.IN1
dbrk_hit2_latch => Mux2.IN1
dbrk_hit3_latch => Mux1.IN2
debugack => debugack.IN1
ir_in[0] => Mux0.IN3
ir_in[0] => Mux1.IN4
ir_in[0] => Mux2.IN3
ir_in[0] => Mux3.IN3
ir_in[0] => Mux4.IN3
ir_in[0] => Mux5.IN4
ir_in[0] => Mux6.IN4
ir_in[0] => Mux7.IN4
ir_in[0] => Mux8.IN4
ir_in[0] => Mux9.IN4
ir_in[0] => Mux10.IN4
ir_in[0] => Mux11.IN4
ir_in[0] => Mux12.IN4
ir_in[0] => Mux13.IN4
ir_in[0] => Mux14.IN4
ir_in[0] => Mux15.IN4
ir_in[0] => Mux16.IN4
ir_in[0] => Mux17.IN4
ir_in[0] => Mux18.IN4
ir_in[0] => Mux19.IN4
ir_in[0] => Mux20.IN4
ir_in[0] => Mux21.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Decoder0.IN1
ir_in[1] => Mux0.IN2
ir_in[1] => Mux1.IN3
ir_in[1] => Mux2.IN2
ir_in[1] => Mux3.IN2
ir_in[1] => Mux4.IN2
ir_in[1] => Mux5.IN3
ir_in[1] => Mux6.IN3
ir_in[1] => Mux7.IN3
ir_in[1] => Mux8.IN3
ir_in[1] => Mux9.IN3
ir_in[1] => Mux10.IN3
ir_in[1] => Mux11.IN3
ir_in[1] => Mux12.IN3
ir_in[1] => Mux13.IN3
ir_in[1] => Mux14.IN3
ir_in[1] => Mux15.IN3
ir_in[1] => Mux16.IN3
ir_in[1] => Mux17.IN3
ir_in[1] => Mux18.IN3
ir_in[1] => Mux19.IN3
ir_in[1] => Mux20.IN3
ir_in[1] => Mux21.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Decoder0.IN0
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN4
monitor_ready => monitor_ready.IN1
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN4
tck => tck.IN2
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tracemem_on => Mux1.IN5
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN5
tracemem_trcdata[17] => Mux20.IN5
tracemem_trcdata[18] => Mux19.IN5
tracemem_trcdata[19] => Mux18.IN5
tracemem_trcdata[20] => Mux17.IN5
tracemem_trcdata[21] => Mux16.IN5
tracemem_trcdata[22] => Mux15.IN5
tracemem_trcdata[23] => Mux14.IN5
tracemem_trcdata[24] => Mux13.IN5
tracemem_trcdata[25] => Mux12.IN5
tracemem_trcdata[26] => Mux11.IN5
tracemem_trcdata[27] => Mux10.IN5
tracemem_trcdata[28] => Mux9.IN5
tracemem_trcdata[29] => Mux8.IN5
tracemem_trcdata[30] => Mux7.IN5
tracemem_trcdata[31] => Mux6.IN5
tracemem_trcdata[32] => Mux5.IN5
tracemem_trcdata[33] => Mux4.IN5
tracemem_trcdata[34] => Mux3.IN5
tracemem_trcdata[35] => Mux2.IN4
tracemem_tw => Mux0.IN4
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN5
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= unxcomplemented_resetxx2.DB_MAX_OUTPUT_PORT_TYPE
sr[0] <= sr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk
clk => clk.IN2
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => jdo[0]~reg0.DATAIN
sr[1] => jdo[1]~reg0.DATAIN
sr[2] => jdo[2]~reg0.DATAIN
sr[3] => jdo[3]~reg0.DATAIN
sr[4] => jdo[4]~reg0.DATAIN
sr[5] => jdo[5]~reg0.DATAIN
sr[6] => jdo[6]~reg0.DATAIN
sr[7] => jdo[7]~reg0.DATAIN
sr[8] => jdo[8]~reg0.DATAIN
sr[9] => jdo[9]~reg0.DATAIN
sr[10] => jdo[10]~reg0.DATAIN
sr[11] => jdo[11]~reg0.DATAIN
sr[12] => jdo[12]~reg0.DATAIN
sr[13] => jdo[13]~reg0.DATAIN
sr[14] => jdo[14]~reg0.DATAIN
sr[15] => jdo[15]~reg0.DATAIN
sr[16] => jdo[16]~reg0.DATAIN
sr[17] => jdo[17]~reg0.DATAIN
sr[18] => jdo[18]~reg0.DATAIN
sr[19] => jdo[19]~reg0.DATAIN
sr[20] => jdo[20]~reg0.DATAIN
sr[21] => jdo[21]~reg0.DATAIN
sr[22] => jdo[22]~reg0.DATAIN
sr[23] => jdo[23]~reg0.DATAIN
sr[24] => jdo[24]~reg0.DATAIN
sr[25] => jdo[25]~reg0.DATAIN
sr[26] => jdo[26]~reg0.DATAIN
sr[27] => jdo[27]~reg0.DATAIN
sr[28] => jdo[28]~reg0.DATAIN
sr[29] => jdo[29]~reg0.DATAIN
sr[30] => jdo[30]~reg0.DATAIN
sr[31] => jdo[31]~reg0.DATAIN
sr[32] => jdo[32]~reg0.DATAIN
sr[33] => jdo[33]~reg0.DATAIN
sr[34] => jdo[34]~reg0.DATAIN
sr[35] => jdo[35]~reg0.DATAIN
sr[36] => jdo[36]~reg0.DATAIN
sr[37] => jdo[37]~reg0.DATAIN
vs_udr => vs_udr.IN1
vs_uir => vs_uir.IN1
jdo[0] <= jdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
usr_tdi <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tdi
usr_ir_in[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_tdo => adapted_tdo.IN1
usr_ir_out[0] => adapted_ir_out[0].IN1
usr_ir_out[1] => adapted_ir_out[1].IN1
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tms
usr_jtag_state_tlr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_tlr
usr_jtag_state_rti <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_rti
usr_jtag_state_sdrs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdrs
usr_jtag_state_cdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_jtag_state_sdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdr
usr_jtag_state_e1dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1dr
usr_jtag_state_pdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pdr
usr_jtag_state_e2dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2dr
usr_jtag_state_udr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_udr
usr_jtag_state_sirs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sirs
usr_jtag_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cir
usr_jtag_state_sir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sir
usr_jtag_state_e1ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1ir
usr_jtag_state_pir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pir
usr_jtag_state_e2ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2ir
usr_jtag_state_uir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_uir
raw_tck => raw_tck.IN1
raw_tms => raw_tms.IN1
tdi => tdi.IN1
jtag_state_tlr => jtag_state_tlr.IN1
jtag_state_rti => jtag_state_rti.IN1
jtag_state_sdrs => jtag_state_sdrs.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_pdr => jtag_state_pdr.IN1
jtag_state_e2dr => jtag_state_e2dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_sirs => jtag_state_sirs.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_sir => jtag_state_sir.IN1
jtag_state_e1ir => jtag_state_e1ir.IN1
jtag_state_pir => jtag_state_pir.IN1
jtag_state_e2ir => jtag_state_e2ir.IN1
jtag_state_uir => jtag_state_uir.IN1
usr1 => usr1.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_nios2_gen2_0:nios2_gen2_0|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu:cpu|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_nios2_oci|LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => wren.IN0
clk => clk.IN1
clken => clocken0.IN0
freeze => ~NO_FANOUT~
reset => ~NO_FANOUT~
reset_req => clocken0.IN1
write => wren.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
readdata[0] <= altsyncram:the_altsyncram.q_a
readdata[1] <= altsyncram:the_altsyncram.q_a
readdata[2] <= altsyncram:the_altsyncram.q_a
readdata[3] <= altsyncram:the_altsyncram.q_a
readdata[4] <= altsyncram:the_altsyncram.q_a
readdata[5] <= altsyncram:the_altsyncram.q_a
readdata[6] <= altsyncram:the_altsyncram.q_a
readdata[7] <= altsyncram:the_altsyncram.q_a
readdata[8] <= altsyncram:the_altsyncram.q_a
readdata[9] <= altsyncram:the_altsyncram.q_a
readdata[10] <= altsyncram:the_altsyncram.q_a
readdata[11] <= altsyncram:the_altsyncram.q_a
readdata[12] <= altsyncram:the_altsyncram.q_a
readdata[13] <= altsyncram:the_altsyncram.q_a
readdata[14] <= altsyncram:the_altsyncram.q_a
readdata[15] <= altsyncram:the_altsyncram.q_a
readdata[16] <= altsyncram:the_altsyncram.q_a
readdata[17] <= altsyncram:the_altsyncram.q_a
readdata[18] <= altsyncram:the_altsyncram.q_a
readdata[19] <= altsyncram:the_altsyncram.q_a
readdata[20] <= altsyncram:the_altsyncram.q_a
readdata[21] <= altsyncram:the_altsyncram.q_a
readdata[22] <= altsyncram:the_altsyncram.q_a
readdata[23] <= altsyncram:the_altsyncram.q_a
readdata[24] <= altsyncram:the_altsyncram.q_a
readdata[25] <= altsyncram:the_altsyncram.q_a
readdata[26] <= altsyncram:the_altsyncram.q_a
readdata[27] <= altsyncram:the_altsyncram.q_a
readdata[28] <= altsyncram:the_altsyncram.q_a
readdata[29] <= altsyncram:the_altsyncram.q_a
readdata[30] <= altsyncram:the_altsyncram.q_a
readdata[31] <= altsyncram:the_altsyncram.q_a


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
wren_a => altsyncram_nei1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nei1:auto_generated.data_a[0]
data_a[1] => altsyncram_nei1:auto_generated.data_a[1]
data_a[2] => altsyncram_nei1:auto_generated.data_a[2]
data_a[3] => altsyncram_nei1:auto_generated.data_a[3]
data_a[4] => altsyncram_nei1:auto_generated.data_a[4]
data_a[5] => altsyncram_nei1:auto_generated.data_a[5]
data_a[6] => altsyncram_nei1:auto_generated.data_a[6]
data_a[7] => altsyncram_nei1:auto_generated.data_a[7]
data_a[8] => altsyncram_nei1:auto_generated.data_a[8]
data_a[9] => altsyncram_nei1:auto_generated.data_a[9]
data_a[10] => altsyncram_nei1:auto_generated.data_a[10]
data_a[11] => altsyncram_nei1:auto_generated.data_a[11]
data_a[12] => altsyncram_nei1:auto_generated.data_a[12]
data_a[13] => altsyncram_nei1:auto_generated.data_a[13]
data_a[14] => altsyncram_nei1:auto_generated.data_a[14]
data_a[15] => altsyncram_nei1:auto_generated.data_a[15]
data_a[16] => altsyncram_nei1:auto_generated.data_a[16]
data_a[17] => altsyncram_nei1:auto_generated.data_a[17]
data_a[18] => altsyncram_nei1:auto_generated.data_a[18]
data_a[19] => altsyncram_nei1:auto_generated.data_a[19]
data_a[20] => altsyncram_nei1:auto_generated.data_a[20]
data_a[21] => altsyncram_nei1:auto_generated.data_a[21]
data_a[22] => altsyncram_nei1:auto_generated.data_a[22]
data_a[23] => altsyncram_nei1:auto_generated.data_a[23]
data_a[24] => altsyncram_nei1:auto_generated.data_a[24]
data_a[25] => altsyncram_nei1:auto_generated.data_a[25]
data_a[26] => altsyncram_nei1:auto_generated.data_a[26]
data_a[27] => altsyncram_nei1:auto_generated.data_a[27]
data_a[28] => altsyncram_nei1:auto_generated.data_a[28]
data_a[29] => altsyncram_nei1:auto_generated.data_a[29]
data_a[30] => altsyncram_nei1:auto_generated.data_a[30]
data_a[31] => altsyncram_nei1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nei1:auto_generated.address_a[0]
address_a[1] => altsyncram_nei1:auto_generated.address_a[1]
address_a[2] => altsyncram_nei1:auto_generated.address_a[2]
address_a[3] => altsyncram_nei1:auto_generated.address_a[3]
address_a[4] => altsyncram_nei1:auto_generated.address_a[4]
address_a[5] => altsyncram_nei1:auto_generated.address_a[5]
address_a[6] => altsyncram_nei1:auto_generated.address_a[6]
address_a[7] => altsyncram_nei1:auto_generated.address_a[7]
address_a[8] => altsyncram_nei1:auto_generated.address_a[8]
address_a[9] => altsyncram_nei1:auto_generated.address_a[9]
address_a[10] => altsyncram_nei1:auto_generated.address_a[10]
address_a[11] => altsyncram_nei1:auto_generated.address_a[11]
address_a[12] => altsyncram_nei1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nei1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_nei1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_nei1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_nei1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_nei1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_nei1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nei1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nei1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nei1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nei1:auto_generated.q_a[3]
q_a[4] <= altsyncram_nei1:auto_generated.q_a[4]
q_a[5] <= altsyncram_nei1:auto_generated.q_a[5]
q_a[6] <= altsyncram_nei1:auto_generated.q_a[6]
q_a[7] <= altsyncram_nei1:auto_generated.q_a[7]
q_a[8] <= altsyncram_nei1:auto_generated.q_a[8]
q_a[9] <= altsyncram_nei1:auto_generated.q_a[9]
q_a[10] <= altsyncram_nei1:auto_generated.q_a[10]
q_a[11] <= altsyncram_nei1:auto_generated.q_a[11]
q_a[12] <= altsyncram_nei1:auto_generated.q_a[12]
q_a[13] <= altsyncram_nei1:auto_generated.q_a[13]
q_a[14] <= altsyncram_nei1:auto_generated.q_a[14]
q_a[15] <= altsyncram_nei1:auto_generated.q_a[15]
q_a[16] <= altsyncram_nei1:auto_generated.q_a[16]
q_a[17] <= altsyncram_nei1:auto_generated.q_a[17]
q_a[18] <= altsyncram_nei1:auto_generated.q_a[18]
q_a[19] <= altsyncram_nei1:auto_generated.q_a[19]
q_a[20] <= altsyncram_nei1:auto_generated.q_a[20]
q_a[21] <= altsyncram_nei1:auto_generated.q_a[21]
q_a[22] <= altsyncram_nei1:auto_generated.q_a[22]
q_a[23] <= altsyncram_nei1:auto_generated.q_a[23]
q_a[24] <= altsyncram_nei1:auto_generated.q_a[24]
q_a[25] <= altsyncram_nei1:auto_generated.q_a[25]
q_a[26] <= altsyncram_nei1:auto_generated.q_a[26]
q_a[27] <= altsyncram_nei1:auto_generated.q_a[27]
q_a[28] <= altsyncram_nei1:auto_generated.q_a[28]
q_a[29] <= altsyncram_nei1:auto_generated.q_a[29]
q_a[30] <= altsyncram_nei1:auto_generated.q_a[30]
q_a[31] <= altsyncram_nei1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_nei1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0
clk_0_clk_clk => clk_0_clk_clk.IN45
nios2_gen2_0_reset_reset_bridge_in_reset_reset => nios2_gen2_0_reset_reset_bridge_in_reset_reset.IN45
nios2_gen2_0_data_master_address[0] => nios2_gen2_0_data_master_address[0].IN1
nios2_gen2_0_data_master_address[1] => nios2_gen2_0_data_master_address[1].IN1
nios2_gen2_0_data_master_address[2] => nios2_gen2_0_data_master_address[2].IN1
nios2_gen2_0_data_master_address[3] => nios2_gen2_0_data_master_address[3].IN1
nios2_gen2_0_data_master_address[4] => nios2_gen2_0_data_master_address[4].IN1
nios2_gen2_0_data_master_address[5] => nios2_gen2_0_data_master_address[5].IN1
nios2_gen2_0_data_master_address[6] => nios2_gen2_0_data_master_address[6].IN1
nios2_gen2_0_data_master_address[7] => nios2_gen2_0_data_master_address[7].IN1
nios2_gen2_0_data_master_address[8] => nios2_gen2_0_data_master_address[8].IN1
nios2_gen2_0_data_master_address[9] => nios2_gen2_0_data_master_address[9].IN1
nios2_gen2_0_data_master_address[10] => nios2_gen2_0_data_master_address[10].IN1
nios2_gen2_0_data_master_address[11] => nios2_gen2_0_data_master_address[11].IN1
nios2_gen2_0_data_master_address[12] => nios2_gen2_0_data_master_address[12].IN1
nios2_gen2_0_data_master_address[13] => nios2_gen2_0_data_master_address[13].IN1
nios2_gen2_0_data_master_address[14] => nios2_gen2_0_data_master_address[14].IN1
nios2_gen2_0_data_master_address[15] => nios2_gen2_0_data_master_address[15].IN1
nios2_gen2_0_data_master_address[16] => nios2_gen2_0_data_master_address[16].IN1
nios2_gen2_0_data_master_waitrequest <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_waitrequest
nios2_gen2_0_data_master_byteenable[0] => nios2_gen2_0_data_master_byteenable[0].IN1
nios2_gen2_0_data_master_byteenable[1] => nios2_gen2_0_data_master_byteenable[1].IN1
nios2_gen2_0_data_master_byteenable[2] => nios2_gen2_0_data_master_byteenable[2].IN1
nios2_gen2_0_data_master_byteenable[3] => nios2_gen2_0_data_master_byteenable[3].IN1
nios2_gen2_0_data_master_read => nios2_gen2_0_data_master_read.IN1
nios2_gen2_0_data_master_readdata[0] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[1] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[2] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[3] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[4] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[5] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[6] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[7] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[8] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[9] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[10] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[11] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[12] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[13] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[14] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[15] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[16] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[17] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[18] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[19] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[20] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[21] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[22] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[23] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[24] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[25] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[26] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[27] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[28] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[29] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[30] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_readdata[31] <= altera_merlin_master_translator:nios2_gen2_0_data_master_translator.av_readdata
nios2_gen2_0_data_master_write => nios2_gen2_0_data_master_write.IN1
nios2_gen2_0_data_master_writedata[0] => nios2_gen2_0_data_master_writedata[0].IN1
nios2_gen2_0_data_master_writedata[1] => nios2_gen2_0_data_master_writedata[1].IN1
nios2_gen2_0_data_master_writedata[2] => nios2_gen2_0_data_master_writedata[2].IN1
nios2_gen2_0_data_master_writedata[3] => nios2_gen2_0_data_master_writedata[3].IN1
nios2_gen2_0_data_master_writedata[4] => nios2_gen2_0_data_master_writedata[4].IN1
nios2_gen2_0_data_master_writedata[5] => nios2_gen2_0_data_master_writedata[5].IN1
nios2_gen2_0_data_master_writedata[6] => nios2_gen2_0_data_master_writedata[6].IN1
nios2_gen2_0_data_master_writedata[7] => nios2_gen2_0_data_master_writedata[7].IN1
nios2_gen2_0_data_master_writedata[8] => nios2_gen2_0_data_master_writedata[8].IN1
nios2_gen2_0_data_master_writedata[9] => nios2_gen2_0_data_master_writedata[9].IN1
nios2_gen2_0_data_master_writedata[10] => nios2_gen2_0_data_master_writedata[10].IN1
nios2_gen2_0_data_master_writedata[11] => nios2_gen2_0_data_master_writedata[11].IN1
nios2_gen2_0_data_master_writedata[12] => nios2_gen2_0_data_master_writedata[12].IN1
nios2_gen2_0_data_master_writedata[13] => nios2_gen2_0_data_master_writedata[13].IN1
nios2_gen2_0_data_master_writedata[14] => nios2_gen2_0_data_master_writedata[14].IN1
nios2_gen2_0_data_master_writedata[15] => nios2_gen2_0_data_master_writedata[15].IN1
nios2_gen2_0_data_master_writedata[16] => nios2_gen2_0_data_master_writedata[16].IN1
nios2_gen2_0_data_master_writedata[17] => nios2_gen2_0_data_master_writedata[17].IN1
nios2_gen2_0_data_master_writedata[18] => nios2_gen2_0_data_master_writedata[18].IN1
nios2_gen2_0_data_master_writedata[19] => nios2_gen2_0_data_master_writedata[19].IN1
nios2_gen2_0_data_master_writedata[20] => nios2_gen2_0_data_master_writedata[20].IN1
nios2_gen2_0_data_master_writedata[21] => nios2_gen2_0_data_master_writedata[21].IN1
nios2_gen2_0_data_master_writedata[22] => nios2_gen2_0_data_master_writedata[22].IN1
nios2_gen2_0_data_master_writedata[23] => nios2_gen2_0_data_master_writedata[23].IN1
nios2_gen2_0_data_master_writedata[24] => nios2_gen2_0_data_master_writedata[24].IN1
nios2_gen2_0_data_master_writedata[25] => nios2_gen2_0_data_master_writedata[25].IN1
nios2_gen2_0_data_master_writedata[26] => nios2_gen2_0_data_master_writedata[26].IN1
nios2_gen2_0_data_master_writedata[27] => nios2_gen2_0_data_master_writedata[27].IN1
nios2_gen2_0_data_master_writedata[28] => nios2_gen2_0_data_master_writedata[28].IN1
nios2_gen2_0_data_master_writedata[29] => nios2_gen2_0_data_master_writedata[29].IN1
nios2_gen2_0_data_master_writedata[30] => nios2_gen2_0_data_master_writedata[30].IN1
nios2_gen2_0_data_master_writedata[31] => nios2_gen2_0_data_master_writedata[31].IN1
nios2_gen2_0_data_master_debugaccess => nios2_gen2_0_data_master_debugaccess.IN1
nios2_gen2_0_instruction_master_address[0] => nios2_gen2_0_instruction_master_address[0].IN1
nios2_gen2_0_instruction_master_address[1] => nios2_gen2_0_instruction_master_address[1].IN1
nios2_gen2_0_instruction_master_address[2] => nios2_gen2_0_instruction_master_address[2].IN1
nios2_gen2_0_instruction_master_address[3] => nios2_gen2_0_instruction_master_address[3].IN1
nios2_gen2_0_instruction_master_address[4] => nios2_gen2_0_instruction_master_address[4].IN1
nios2_gen2_0_instruction_master_address[5] => nios2_gen2_0_instruction_master_address[5].IN1
nios2_gen2_0_instruction_master_address[6] => nios2_gen2_0_instruction_master_address[6].IN1
nios2_gen2_0_instruction_master_address[7] => nios2_gen2_0_instruction_master_address[7].IN1
nios2_gen2_0_instruction_master_address[8] => nios2_gen2_0_instruction_master_address[8].IN1
nios2_gen2_0_instruction_master_address[9] => nios2_gen2_0_instruction_master_address[9].IN1
nios2_gen2_0_instruction_master_address[10] => nios2_gen2_0_instruction_master_address[10].IN1
nios2_gen2_0_instruction_master_address[11] => nios2_gen2_0_instruction_master_address[11].IN1
nios2_gen2_0_instruction_master_address[12] => nios2_gen2_0_instruction_master_address[12].IN1
nios2_gen2_0_instruction_master_address[13] => nios2_gen2_0_instruction_master_address[13].IN1
nios2_gen2_0_instruction_master_address[14] => nios2_gen2_0_instruction_master_address[14].IN1
nios2_gen2_0_instruction_master_address[15] => nios2_gen2_0_instruction_master_address[15].IN1
nios2_gen2_0_instruction_master_address[16] => nios2_gen2_0_instruction_master_address[16].IN1
nios2_gen2_0_instruction_master_waitrequest <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_waitrequest
nios2_gen2_0_instruction_master_read => nios2_gen2_0_instruction_master_read.IN1
nios2_gen2_0_instruction_master_readdata[0] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[1] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[2] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[3] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[4] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[5] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[6] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[7] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[8] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[9] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[10] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[11] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[12] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[13] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[14] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[15] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[16] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[17] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[18] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[19] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[20] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[21] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[22] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[23] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[24] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[25] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[26] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[27] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[28] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[29] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[30] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
nios2_gen2_0_instruction_master_readdata[31] <= altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator.av_readdata
clk_counter_component_0_avalon_slave_0_read <= altera_merlin_slave_translator:clk_counter_component_0_avalon_slave_0_translator.av_read
clk_counter_component_0_avalon_slave_0_readdata[0] => clk_counter_component_0_avalon_slave_0_readdata[0].IN1
clk_counter_component_0_avalon_slave_0_readdata[1] => clk_counter_component_0_avalon_slave_0_readdata[1].IN1
clk_counter_component_0_avalon_slave_0_readdata[2] => clk_counter_component_0_avalon_slave_0_readdata[2].IN1
clk_counter_component_0_avalon_slave_0_readdata[3] => clk_counter_component_0_avalon_slave_0_readdata[3].IN1
clk_counter_component_0_avalon_slave_0_readdata[4] => clk_counter_component_0_avalon_slave_0_readdata[4].IN1
clk_counter_component_0_avalon_slave_0_readdata[5] => clk_counter_component_0_avalon_slave_0_readdata[5].IN1
clk_counter_component_0_avalon_slave_0_readdata[6] => clk_counter_component_0_avalon_slave_0_readdata[6].IN1
clk_counter_component_0_avalon_slave_0_readdata[7] => clk_counter_component_0_avalon_slave_0_readdata[7].IN1
clk_counter_component_0_avalon_slave_0_readdata[8] => clk_counter_component_0_avalon_slave_0_readdata[8].IN1
clk_counter_component_0_avalon_slave_0_readdata[9] => clk_counter_component_0_avalon_slave_0_readdata[9].IN1
clk_counter_component_0_avalon_slave_0_readdata[10] => clk_counter_component_0_avalon_slave_0_readdata[10].IN1
clk_counter_component_0_avalon_slave_0_readdata[11] => clk_counter_component_0_avalon_slave_0_readdata[11].IN1
clk_counter_component_0_avalon_slave_0_readdata[12] => clk_counter_component_0_avalon_slave_0_readdata[12].IN1
clk_counter_component_0_avalon_slave_0_readdata[13] => clk_counter_component_0_avalon_slave_0_readdata[13].IN1
clk_counter_component_0_avalon_slave_0_readdata[14] => clk_counter_component_0_avalon_slave_0_readdata[14].IN1
clk_counter_component_0_avalon_slave_0_readdata[15] => clk_counter_component_0_avalon_slave_0_readdata[15].IN1
clk_counter_component_0_avalon_slave_0_readdata[16] => clk_counter_component_0_avalon_slave_0_readdata[16].IN1
clk_counter_component_0_avalon_slave_0_readdata[17] => clk_counter_component_0_avalon_slave_0_readdata[17].IN1
clk_counter_component_0_avalon_slave_0_readdata[18] => clk_counter_component_0_avalon_slave_0_readdata[18].IN1
clk_counter_component_0_avalon_slave_0_readdata[19] => clk_counter_component_0_avalon_slave_0_readdata[19].IN1
clk_counter_component_0_avalon_slave_0_readdata[20] => clk_counter_component_0_avalon_slave_0_readdata[20].IN1
clk_counter_component_0_avalon_slave_0_readdata[21] => clk_counter_component_0_avalon_slave_0_readdata[21].IN1
clk_counter_component_0_avalon_slave_0_readdata[22] => clk_counter_component_0_avalon_slave_0_readdata[22].IN1
clk_counter_component_0_avalon_slave_0_readdata[23] => clk_counter_component_0_avalon_slave_0_readdata[23].IN1
clk_counter_component_0_avalon_slave_0_readdata[24] => clk_counter_component_0_avalon_slave_0_readdata[24].IN1
clk_counter_component_0_avalon_slave_0_readdata[25] => clk_counter_component_0_avalon_slave_0_readdata[25].IN1
clk_counter_component_0_avalon_slave_0_readdata[26] => clk_counter_component_0_avalon_slave_0_readdata[26].IN1
clk_counter_component_0_avalon_slave_0_readdata[27] => clk_counter_component_0_avalon_slave_0_readdata[27].IN1
clk_counter_component_0_avalon_slave_0_readdata[28] => clk_counter_component_0_avalon_slave_0_readdata[28].IN1
clk_counter_component_0_avalon_slave_0_readdata[29] => clk_counter_component_0_avalon_slave_0_readdata[29].IN1
clk_counter_component_0_avalon_slave_0_readdata[30] => clk_counter_component_0_avalon_slave_0_readdata[30].IN1
clk_counter_component_0_avalon_slave_0_readdata[31] => clk_counter_component_0_avalon_slave_0_readdata[31].IN1
jtag_uart_0_avalon_jtag_slave_address[0] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_address
jtag_uart_0_avalon_jtag_slave_write <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_write
jtag_uart_0_avalon_jtag_slave_read <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_read
jtag_uart_0_avalon_jtag_slave_readdata[0] => jtag_uart_0_avalon_jtag_slave_readdata[0].IN1
jtag_uart_0_avalon_jtag_slave_readdata[1] => jtag_uart_0_avalon_jtag_slave_readdata[1].IN1
jtag_uart_0_avalon_jtag_slave_readdata[2] => jtag_uart_0_avalon_jtag_slave_readdata[2].IN1
jtag_uart_0_avalon_jtag_slave_readdata[3] => jtag_uart_0_avalon_jtag_slave_readdata[3].IN1
jtag_uart_0_avalon_jtag_slave_readdata[4] => jtag_uart_0_avalon_jtag_slave_readdata[4].IN1
jtag_uart_0_avalon_jtag_slave_readdata[5] => jtag_uart_0_avalon_jtag_slave_readdata[5].IN1
jtag_uart_0_avalon_jtag_slave_readdata[6] => jtag_uart_0_avalon_jtag_slave_readdata[6].IN1
jtag_uart_0_avalon_jtag_slave_readdata[7] => jtag_uart_0_avalon_jtag_slave_readdata[7].IN1
jtag_uart_0_avalon_jtag_slave_readdata[8] => jtag_uart_0_avalon_jtag_slave_readdata[8].IN1
jtag_uart_0_avalon_jtag_slave_readdata[9] => jtag_uart_0_avalon_jtag_slave_readdata[9].IN1
jtag_uart_0_avalon_jtag_slave_readdata[10] => jtag_uart_0_avalon_jtag_slave_readdata[10].IN1
jtag_uart_0_avalon_jtag_slave_readdata[11] => jtag_uart_0_avalon_jtag_slave_readdata[11].IN1
jtag_uart_0_avalon_jtag_slave_readdata[12] => jtag_uart_0_avalon_jtag_slave_readdata[12].IN1
jtag_uart_0_avalon_jtag_slave_readdata[13] => jtag_uart_0_avalon_jtag_slave_readdata[13].IN1
jtag_uart_0_avalon_jtag_slave_readdata[14] => jtag_uart_0_avalon_jtag_slave_readdata[14].IN1
jtag_uart_0_avalon_jtag_slave_readdata[15] => jtag_uart_0_avalon_jtag_slave_readdata[15].IN1
jtag_uart_0_avalon_jtag_slave_readdata[16] => jtag_uart_0_avalon_jtag_slave_readdata[16].IN1
jtag_uart_0_avalon_jtag_slave_readdata[17] => jtag_uart_0_avalon_jtag_slave_readdata[17].IN1
jtag_uart_0_avalon_jtag_slave_readdata[18] => jtag_uart_0_avalon_jtag_slave_readdata[18].IN1
jtag_uart_0_avalon_jtag_slave_readdata[19] => jtag_uart_0_avalon_jtag_slave_readdata[19].IN1
jtag_uart_0_avalon_jtag_slave_readdata[20] => jtag_uart_0_avalon_jtag_slave_readdata[20].IN1
jtag_uart_0_avalon_jtag_slave_readdata[21] => jtag_uart_0_avalon_jtag_slave_readdata[21].IN1
jtag_uart_0_avalon_jtag_slave_readdata[22] => jtag_uart_0_avalon_jtag_slave_readdata[22].IN1
jtag_uart_0_avalon_jtag_slave_readdata[23] => jtag_uart_0_avalon_jtag_slave_readdata[23].IN1
jtag_uart_0_avalon_jtag_slave_readdata[24] => jtag_uart_0_avalon_jtag_slave_readdata[24].IN1
jtag_uart_0_avalon_jtag_slave_readdata[25] => jtag_uart_0_avalon_jtag_slave_readdata[25].IN1
jtag_uart_0_avalon_jtag_slave_readdata[26] => jtag_uart_0_avalon_jtag_slave_readdata[26].IN1
jtag_uart_0_avalon_jtag_slave_readdata[27] => jtag_uart_0_avalon_jtag_slave_readdata[27].IN1
jtag_uart_0_avalon_jtag_slave_readdata[28] => jtag_uart_0_avalon_jtag_slave_readdata[28].IN1
jtag_uart_0_avalon_jtag_slave_readdata[29] => jtag_uart_0_avalon_jtag_slave_readdata[29].IN1
jtag_uart_0_avalon_jtag_slave_readdata[30] => jtag_uart_0_avalon_jtag_slave_readdata[30].IN1
jtag_uart_0_avalon_jtag_slave_readdata[31] => jtag_uart_0_avalon_jtag_slave_readdata[31].IN1
jtag_uart_0_avalon_jtag_slave_writedata[0] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[1] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[2] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[3] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[4] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[5] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[6] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[7] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[8] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[9] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[10] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[11] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[12] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[13] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[14] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[15] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[16] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[17] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[18] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[19] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[20] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[21] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[22] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[23] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[24] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[25] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[26] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[27] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[28] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[29] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[30] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_writedata[31] <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_writedata
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waitrequest.IN1
jtag_uart_0_avalon_jtag_slave_chipselect <= altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator.av_chipselect
LVDS_echo_FPGA1_component_0_avalon_slave_0_address[0] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_address
LVDS_echo_FPGA1_component_0_avalon_slave_0_address[1] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_address
LVDS_echo_FPGA1_component_0_avalon_slave_0_address[2] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_address
LVDS_echo_FPGA1_component_0_avalon_slave_0_write <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_write
LVDS_echo_FPGA1_component_0_avalon_slave_0_read <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_read
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[0] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[0].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[1] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[1].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[2] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[2].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[3] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[3].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[4] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[4].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[5] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[5].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[6] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[6].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[7] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[7].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[8] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[8].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[9] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[9].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[10] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[10].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[11] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[11].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[12] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[12].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[13] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[13].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[14] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[14].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[15] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[15].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[16] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[16].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[17] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[17].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[18] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[18].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[19] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[19].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[20] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[20].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[21] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[21].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[22] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[22].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[23] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[23].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[24] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[24].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[25] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[25].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[26] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[26].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[27] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[27].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[28] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[28].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[29] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[29].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[30] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[30].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[31] => LVDS_echo_FPGA1_component_0_avalon_slave_0_readdata[31].IN1
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[0] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[1] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[2] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[3] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[4] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[5] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[6] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[7] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[8] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[9] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[10] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[11] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[12] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[13] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[14] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[15] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[16] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[17] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[18] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[19] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[20] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[21] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[22] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[23] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[24] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[25] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[26] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[27] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[28] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[29] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[30] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
LVDS_echo_FPGA1_component_0_avalon_slave_0_writedata[31] <= altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator.av_writedata
nios2_gen2_0_debug_mem_slave_address[0] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_address
nios2_gen2_0_debug_mem_slave_address[1] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_address
nios2_gen2_0_debug_mem_slave_address[2] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_address
nios2_gen2_0_debug_mem_slave_address[3] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_address
nios2_gen2_0_debug_mem_slave_address[4] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_address
nios2_gen2_0_debug_mem_slave_address[5] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_address
nios2_gen2_0_debug_mem_slave_address[6] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_address
nios2_gen2_0_debug_mem_slave_address[7] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_address
nios2_gen2_0_debug_mem_slave_address[8] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_address
nios2_gen2_0_debug_mem_slave_write <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_write
nios2_gen2_0_debug_mem_slave_read <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_read
nios2_gen2_0_debug_mem_slave_readdata[0] => nios2_gen2_0_debug_mem_slave_readdata[0].IN1
nios2_gen2_0_debug_mem_slave_readdata[1] => nios2_gen2_0_debug_mem_slave_readdata[1].IN1
nios2_gen2_0_debug_mem_slave_readdata[2] => nios2_gen2_0_debug_mem_slave_readdata[2].IN1
nios2_gen2_0_debug_mem_slave_readdata[3] => nios2_gen2_0_debug_mem_slave_readdata[3].IN1
nios2_gen2_0_debug_mem_slave_readdata[4] => nios2_gen2_0_debug_mem_slave_readdata[4].IN1
nios2_gen2_0_debug_mem_slave_readdata[5] => nios2_gen2_0_debug_mem_slave_readdata[5].IN1
nios2_gen2_0_debug_mem_slave_readdata[6] => nios2_gen2_0_debug_mem_slave_readdata[6].IN1
nios2_gen2_0_debug_mem_slave_readdata[7] => nios2_gen2_0_debug_mem_slave_readdata[7].IN1
nios2_gen2_0_debug_mem_slave_readdata[8] => nios2_gen2_0_debug_mem_slave_readdata[8].IN1
nios2_gen2_0_debug_mem_slave_readdata[9] => nios2_gen2_0_debug_mem_slave_readdata[9].IN1
nios2_gen2_0_debug_mem_slave_readdata[10] => nios2_gen2_0_debug_mem_slave_readdata[10].IN1
nios2_gen2_0_debug_mem_slave_readdata[11] => nios2_gen2_0_debug_mem_slave_readdata[11].IN1
nios2_gen2_0_debug_mem_slave_readdata[12] => nios2_gen2_0_debug_mem_slave_readdata[12].IN1
nios2_gen2_0_debug_mem_slave_readdata[13] => nios2_gen2_0_debug_mem_slave_readdata[13].IN1
nios2_gen2_0_debug_mem_slave_readdata[14] => nios2_gen2_0_debug_mem_slave_readdata[14].IN1
nios2_gen2_0_debug_mem_slave_readdata[15] => nios2_gen2_0_debug_mem_slave_readdata[15].IN1
nios2_gen2_0_debug_mem_slave_readdata[16] => nios2_gen2_0_debug_mem_slave_readdata[16].IN1
nios2_gen2_0_debug_mem_slave_readdata[17] => nios2_gen2_0_debug_mem_slave_readdata[17].IN1
nios2_gen2_0_debug_mem_slave_readdata[18] => nios2_gen2_0_debug_mem_slave_readdata[18].IN1
nios2_gen2_0_debug_mem_slave_readdata[19] => nios2_gen2_0_debug_mem_slave_readdata[19].IN1
nios2_gen2_0_debug_mem_slave_readdata[20] => nios2_gen2_0_debug_mem_slave_readdata[20].IN1
nios2_gen2_0_debug_mem_slave_readdata[21] => nios2_gen2_0_debug_mem_slave_readdata[21].IN1
nios2_gen2_0_debug_mem_slave_readdata[22] => nios2_gen2_0_debug_mem_slave_readdata[22].IN1
nios2_gen2_0_debug_mem_slave_readdata[23] => nios2_gen2_0_debug_mem_slave_readdata[23].IN1
nios2_gen2_0_debug_mem_slave_readdata[24] => nios2_gen2_0_debug_mem_slave_readdata[24].IN1
nios2_gen2_0_debug_mem_slave_readdata[25] => nios2_gen2_0_debug_mem_slave_readdata[25].IN1
nios2_gen2_0_debug_mem_slave_readdata[26] => nios2_gen2_0_debug_mem_slave_readdata[26].IN1
nios2_gen2_0_debug_mem_slave_readdata[27] => nios2_gen2_0_debug_mem_slave_readdata[27].IN1
nios2_gen2_0_debug_mem_slave_readdata[28] => nios2_gen2_0_debug_mem_slave_readdata[28].IN1
nios2_gen2_0_debug_mem_slave_readdata[29] => nios2_gen2_0_debug_mem_slave_readdata[29].IN1
nios2_gen2_0_debug_mem_slave_readdata[30] => nios2_gen2_0_debug_mem_slave_readdata[30].IN1
nios2_gen2_0_debug_mem_slave_readdata[31] => nios2_gen2_0_debug_mem_slave_readdata[31].IN1
nios2_gen2_0_debug_mem_slave_writedata[0] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[1] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[2] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[3] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[4] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[5] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[6] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[7] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[8] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[9] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[10] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[11] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[12] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[13] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[14] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[15] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[16] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[17] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[18] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[19] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[20] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[21] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[22] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[23] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[24] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[25] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[26] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[27] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[28] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[29] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[30] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_writedata[31] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_writedata
nios2_gen2_0_debug_mem_slave_byteenable[0] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_byteenable
nios2_gen2_0_debug_mem_slave_byteenable[1] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_byteenable
nios2_gen2_0_debug_mem_slave_byteenable[2] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_byteenable
nios2_gen2_0_debug_mem_slave_byteenable[3] <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_byteenable
nios2_gen2_0_debug_mem_slave_waitrequest => nios2_gen2_0_debug_mem_slave_waitrequest.IN1
nios2_gen2_0_debug_mem_slave_debugaccess <= altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator.av_debugaccess
onchip_memory2_0_s1_address[0] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_address[1] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_address[2] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_address[3] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_address[4] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_address[5] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_address[6] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_address[7] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_address[8] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_address[9] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_address[10] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_address[11] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_address[12] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_write <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_write
onchip_memory2_0_s1_readdata[0] => onchip_memory2_0_s1_readdata[0].IN1
onchip_memory2_0_s1_readdata[1] => onchip_memory2_0_s1_readdata[1].IN1
onchip_memory2_0_s1_readdata[2] => onchip_memory2_0_s1_readdata[2].IN1
onchip_memory2_0_s1_readdata[3] => onchip_memory2_0_s1_readdata[3].IN1
onchip_memory2_0_s1_readdata[4] => onchip_memory2_0_s1_readdata[4].IN1
onchip_memory2_0_s1_readdata[5] => onchip_memory2_0_s1_readdata[5].IN1
onchip_memory2_0_s1_readdata[6] => onchip_memory2_0_s1_readdata[6].IN1
onchip_memory2_0_s1_readdata[7] => onchip_memory2_0_s1_readdata[7].IN1
onchip_memory2_0_s1_readdata[8] => onchip_memory2_0_s1_readdata[8].IN1
onchip_memory2_0_s1_readdata[9] => onchip_memory2_0_s1_readdata[9].IN1
onchip_memory2_0_s1_readdata[10] => onchip_memory2_0_s1_readdata[10].IN1
onchip_memory2_0_s1_readdata[11] => onchip_memory2_0_s1_readdata[11].IN1
onchip_memory2_0_s1_readdata[12] => onchip_memory2_0_s1_readdata[12].IN1
onchip_memory2_0_s1_readdata[13] => onchip_memory2_0_s1_readdata[13].IN1
onchip_memory2_0_s1_readdata[14] => onchip_memory2_0_s1_readdata[14].IN1
onchip_memory2_0_s1_readdata[15] => onchip_memory2_0_s1_readdata[15].IN1
onchip_memory2_0_s1_readdata[16] => onchip_memory2_0_s1_readdata[16].IN1
onchip_memory2_0_s1_readdata[17] => onchip_memory2_0_s1_readdata[17].IN1
onchip_memory2_0_s1_readdata[18] => onchip_memory2_0_s1_readdata[18].IN1
onchip_memory2_0_s1_readdata[19] => onchip_memory2_0_s1_readdata[19].IN1
onchip_memory2_0_s1_readdata[20] => onchip_memory2_0_s1_readdata[20].IN1
onchip_memory2_0_s1_readdata[21] => onchip_memory2_0_s1_readdata[21].IN1
onchip_memory2_0_s1_readdata[22] => onchip_memory2_0_s1_readdata[22].IN1
onchip_memory2_0_s1_readdata[23] => onchip_memory2_0_s1_readdata[23].IN1
onchip_memory2_0_s1_readdata[24] => onchip_memory2_0_s1_readdata[24].IN1
onchip_memory2_0_s1_readdata[25] => onchip_memory2_0_s1_readdata[25].IN1
onchip_memory2_0_s1_readdata[26] => onchip_memory2_0_s1_readdata[26].IN1
onchip_memory2_0_s1_readdata[27] => onchip_memory2_0_s1_readdata[27].IN1
onchip_memory2_0_s1_readdata[28] => onchip_memory2_0_s1_readdata[28].IN1
onchip_memory2_0_s1_readdata[29] => onchip_memory2_0_s1_readdata[29].IN1
onchip_memory2_0_s1_readdata[30] => onchip_memory2_0_s1_readdata[30].IN1
onchip_memory2_0_s1_readdata[31] => onchip_memory2_0_s1_readdata[31].IN1
onchip_memory2_0_s1_writedata[0] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[1] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[2] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[3] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[4] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[5] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[6] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[7] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[8] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[9] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[10] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[11] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[12] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[13] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[14] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[15] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[16] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[17] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[18] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[19] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[20] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[21] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[22] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[23] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[24] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[25] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[26] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[27] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[28] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[29] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[30] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[31] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_byteenable[0] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_byteenable
onchip_memory2_0_s1_byteenable[1] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_byteenable
onchip_memory2_0_s1_byteenable[2] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_byteenable
onchip_memory2_0_s1_byteenable[3] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_byteenable
onchip_memory2_0_s1_chipselect <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_chipselect
onchip_memory2_0_s1_clken <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_clken


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
clk => end_begintransfer.CLK
clk => write_accepted.CLK
clk => read_accepted.CLK
reset => end_begintransfer.ACLR
reset => write_accepted.ACLR
reset => read_accepted.ACLR
uav_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <GND>
uav_burstcount[2] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => always6.IN1
uav_readdatavalid => av_readdatavalid.DATAIN
uav_readdatavalid => av_waitrequest.DATAB
uav_waitrequest => av_waitrequest.IN1
uav_waitrequest => always11.IN1
uav_waitrequest => end_begintransfer.OUTPUTSELECT
uav_waitrequest => read_accepted.IN0
uav_waitrequest => write_accepted.IN1
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponsevalid => ~NO_FANOUT~
av_write => av_waitrequest.OUTPUTSELECT
av_write => uav_write.IN1
av_read => read_accepted.IN1
av_read => av_waitrequest.OUTPUTSELECT
av_read => uav_read.IN1
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
clk => read_accepted.CLK
reset => read_accepted.ACLR
uav_write <= <GND>
uav_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <GND>
uav_burstcount[2] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => always6.IN1
uav_readdatavalid => av_readdatavalid.DATAIN
uav_readdatavalid => av_waitrequest.DATAB
uav_waitrequest => av_waitrequest.DATAA
uav_waitrequest => read_accepted.IN0
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponsevalid => ~NO_FANOUT~
av_write => ~NO_FANOUT~
av_read => read_accepted.IN1
av_read => av_waitrequest.OUTPUTSELECT
av_read => uav_read.IN1
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => ~NO_FANOUT~
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => ~NO_FANOUT~
uav_byteenable[2] => ~NO_FANOUT~
uav_byteenable[3] => ~NO_FANOUT~
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lvds_echo_fpga1_component_0_avalon_slave_0_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_read => av_outputenable_pre.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= waitrequest_reset_override.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clk_counter_component_0_avalon_slave_0_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => ~NO_FANOUT~
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_read => av_outputenable_pre.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= waitrequest_reset_override.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => av_address[9].DATAIN
uav_address[12] => av_address[10].DATAIN
uav_address[13] => av_address[11].DATAIN
uav_address[14] => av_address[12].DATAIN
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_read => av_outputenable_pre.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= waitrequest_reset_override.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdata[16] => uav_readdata[16].DATAIN
av_readdata[17] => uav_readdata[17].DATAIN
av_readdata[18] => uav_readdata[18].DATAIN
av_readdata[19] => uav_readdata[19].DATAIN
av_readdata[20] => uav_readdata[20].DATAIN
av_readdata[21] => uav_readdata[21].DATAIN
av_readdata[22] => uav_readdata[22].DATAIN
av_readdata[23] => uav_readdata[23].DATAIN
av_readdata[24] => uav_readdata[24].DATAIN
av_readdata[25] => uav_readdata[25].DATAIN
av_readdata[26] => uav_readdata[26].DATAIN
av_readdata[27] => uav_readdata[27].DATAIN
av_readdata[28] => uav_readdata[28].DATAIN
av_readdata[29] => uav_readdata[29].DATAIN
av_readdata[30] => uav_readdata[30].DATAIN
av_readdata[31] => uav_readdata[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_write => always2.IN0
av_write => cp_data[55].DATAIN
av_write => cp_data[54].DATAIN
av_read => always2.IN1
av_read => cp_data[56].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[59].DATAIN
av_burstcount[1] => cp_data[60].DATAIN
av_burstcount[2] => cp_data[61].DATAIN
av_debugaccess => cp_data[81].DATAIN
av_lock => cp_data[57].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>
cp_valid <= always2.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= <GND>
cp_data[37] <= <GND>
cp_data[38] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= <GND>
cp_data[54] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[57] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= <GND>
cp_data[59] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[60] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[62] <= <VCC>
cp_data[63] <= <VCC>
cp_data[64] <= <VCC>
cp_data[65] <= <GND>
cp_data[66] <= <VCC>
cp_data[67] <= <GND>
cp_data[68] <= <VCC>
cp_data[69] <= <GND>
cp_data[70] <= <GND>
cp_data[71] <= <GND>
cp_data[72] <= <GND>
cp_data[73] <= <GND>
cp_data[74] <= <GND>
cp_data[75] <= <GND>
cp_data[76] <= <GND>
cp_data[77] <= <GND>
cp_data[78] <= <GND>
cp_data[79] <= <GND>
cp_data[80] <= <GND>
cp_data[81] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[82] <= <VCC>
cp_data[83] <= <GND>
cp_data[84] <= <GND>
cp_data[85] <= <GND>
cp_data[86] <= <GND>
cp_data[87] <= <GND>
cp_data[88] <= <GND>
cp_data[89] <= <GND>
cp_data[90] <= <GND>
cp_data[91] <= <VCC>
cp_data[92] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_readdatavalid.DATAIN
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_data[89] => ~NO_FANOUT~
rp_data[90] => ~NO_FANOUT~
rp_data[91] => ~NO_FANOUT~
rp_data[92] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_channel[2] => ~NO_FANOUT~
rp_channel[3] => ~NO_FANOUT~
rp_channel[4] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_write => always2.IN0
av_write => cp_data[55].DATAIN
av_write => cp_data[54].DATAIN
av_read => always2.IN1
av_read => cp_data[56].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[59].DATAIN
av_burstcount[1] => cp_data[60].DATAIN
av_burstcount[2] => cp_data[61].DATAIN
av_debugaccess => cp_data[81].DATAIN
av_lock => cp_data[57].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>
cp_valid <= always2.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= <GND>
cp_data[37] <= <GND>
cp_data[38] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= <GND>
cp_data[54] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[57] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= <GND>
cp_data[59] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[60] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[62] <= <VCC>
cp_data[63] <= <VCC>
cp_data[64] <= <GND>
cp_data[65] <= <GND>
cp_data[66] <= <VCC>
cp_data[67] <= <GND>
cp_data[68] <= <GND>
cp_data[69] <= <VCC>
cp_data[70] <= <GND>
cp_data[71] <= <GND>
cp_data[72] <= <GND>
cp_data[73] <= <GND>
cp_data[74] <= <VCC>
cp_data[75] <= <GND>
cp_data[76] <= <GND>
cp_data[77] <= <GND>
cp_data[78] <= <GND>
cp_data[79] <= <GND>
cp_data[80] <= <GND>
cp_data[81] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[82] <= <VCC>
cp_data[83] <= <GND>
cp_data[84] <= <GND>
cp_data[85] <= <GND>
cp_data[86] <= <GND>
cp_data[87] <= <GND>
cp_data[88] <= <GND>
cp_data[89] <= <GND>
cp_data[90] <= <GND>
cp_data[91] <= <VCC>
cp_data[92] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_readdatavalid.DATAIN
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_data[89] => ~NO_FANOUT~
rp_data[90] => ~NO_FANOUT~
rp_data[91] => ~NO_FANOUT~
rp_data[92] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_channel[2] => ~NO_FANOUT~
rp_channel[3] => ~NO_FANOUT~
rp_channel[4] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= <GND>
rf_source_data[83] <= <GND>
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_compressed.IN1
rf_sink_data[54] => rp_data[54].DATAIN
rf_sink_data[55] => comb.OUTPUTSELECT
rf_sink_data[55] => rp_data[55].DATAIN
rf_sink_data[56] => rp_data.IN0
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rf_sink_byte_cnt[0].IN1
rf_sink_data[60] => rf_sink_byte_cnt[1].IN1
rf_sink_data[61] => rf_sink_byte_cnt[2].IN1
rf_sink_data[62] => rf_sink_burstwrap[0].IN1
rf_sink_data[63] => rf_sink_burstwrap[1].IN1
rf_sink_data[64] => rf_sink_burstwrap[2].IN1
rf_sink_data[65] => rf_sink_burstsize[0].IN1
rf_sink_data[66] => rf_sink_burstsize[1].IN1
rf_sink_data[67] => rf_sink_burstsize[2].IN1
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[77].DATAIN
rf_sink_data[75] => rp_data[78].DATAIN
rf_sink_data[76] => rp_data[79].DATAIN
rf_sink_data[77] => rp_data[74].DATAIN
rf_sink_data[78] => rp_data[75].DATAIN
rf_sink_data[79] => rp_data[76].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => ~NO_FANOUT~
rf_sink_data[89] => ~NO_FANOUT~
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => rdata_fifo_sink_ready.IN0
rf_sink_data[93] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => local_compressed_read.IN1
cp_data[53] => rf_source_data[53].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => comb.IN1
cp_data[55] => local_write.IN1
cp_data[55] => rf_source_data[55].DATAIN
cp_data[56] => local_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => local_lock.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => m0_burstcount.DATAA
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => m0_burstcount.DATAA
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => m0_burstcount.DATAA
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[81] => m0_debugaccess.DATAIN
cp_data[82] => ~NO_FANOUT~
cp_data[83] => ~NO_FANOUT~
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[54] <= rf_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rp_data[55] <= rf_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rp_data[56] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lvds_echo_fpga1_component_0_avalon_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= <GND>
rf_source_data[83] <= <GND>
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_compressed.IN1
rf_sink_data[54] => rp_data[54].DATAIN
rf_sink_data[55] => comb.OUTPUTSELECT
rf_sink_data[55] => rp_data[55].DATAIN
rf_sink_data[56] => rp_data.IN0
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rf_sink_byte_cnt[0].IN1
rf_sink_data[60] => rf_sink_byte_cnt[1].IN1
rf_sink_data[61] => rf_sink_byte_cnt[2].IN1
rf_sink_data[62] => rf_sink_burstwrap[0].IN1
rf_sink_data[63] => rf_sink_burstwrap[1].IN1
rf_sink_data[64] => rf_sink_burstwrap[2].IN1
rf_sink_data[65] => rf_sink_burstsize[0].IN1
rf_sink_data[66] => rf_sink_burstsize[1].IN1
rf_sink_data[67] => rf_sink_burstsize[2].IN1
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[77].DATAIN
rf_sink_data[75] => rp_data[78].DATAIN
rf_sink_data[76] => rp_data[79].DATAIN
rf_sink_data[77] => rp_data[74].DATAIN
rf_sink_data[78] => rp_data[75].DATAIN
rf_sink_data[79] => rp_data[76].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => ~NO_FANOUT~
rf_sink_data[89] => ~NO_FANOUT~
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => rdata_fifo_sink_ready.IN0
rf_sink_data[93] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => local_compressed_read.IN1
cp_data[53] => rf_source_data[53].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => comb.IN1
cp_data[55] => local_write.IN1
cp_data[55] => rf_source_data[55].DATAIN
cp_data[56] => local_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => local_lock.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => m0_burstcount.DATAA
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => m0_burstcount.DATAA
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => m0_burstcount.DATAA
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[81] => m0_debugaccess.DATAIN
cp_data[82] => ~NO_FANOUT~
cp_data[83] => ~NO_FANOUT~
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[54] <= rf_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rp_data[55] <= rf_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rp_data[56] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lvds_echo_fpga1_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lvds_echo_fpga1_component_0_avalon_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clk_counter_component_0_avalon_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= <GND>
rf_source_data[83] <= <GND>
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_compressed.IN1
rf_sink_data[54] => rp_data[54].DATAIN
rf_sink_data[55] => comb.OUTPUTSELECT
rf_sink_data[55] => rp_data[55].DATAIN
rf_sink_data[56] => rp_data.IN0
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rf_sink_byte_cnt[0].IN1
rf_sink_data[60] => rf_sink_byte_cnt[1].IN1
rf_sink_data[61] => rf_sink_byte_cnt[2].IN1
rf_sink_data[62] => rf_sink_burstwrap[0].IN1
rf_sink_data[63] => rf_sink_burstwrap[1].IN1
rf_sink_data[64] => rf_sink_burstwrap[2].IN1
rf_sink_data[65] => rf_sink_burstsize[0].IN1
rf_sink_data[66] => rf_sink_burstsize[1].IN1
rf_sink_data[67] => rf_sink_burstsize[2].IN1
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[77].DATAIN
rf_sink_data[75] => rp_data[78].DATAIN
rf_sink_data[76] => rp_data[79].DATAIN
rf_sink_data[77] => rp_data[74].DATAIN
rf_sink_data[78] => rp_data[75].DATAIN
rf_sink_data[79] => rp_data[76].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => ~NO_FANOUT~
rf_sink_data[89] => ~NO_FANOUT~
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => rdata_fifo_sink_ready.IN0
rf_sink_data[93] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => local_compressed_read.IN1
cp_data[53] => rf_source_data[53].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => comb.IN1
cp_data[55] => local_write.IN1
cp_data[55] => rf_source_data[55].DATAIN
cp_data[56] => local_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => local_lock.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => m0_burstcount.DATAA
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => m0_burstcount.DATAA
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => m0_burstcount.DATAA
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[81] => m0_debugaccess.DATAIN
cp_data[82] => ~NO_FANOUT~
cp_data[83] => ~NO_FANOUT~
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[54] <= rf_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rp_data[55] <= rf_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rp_data[56] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clk_counter_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clk_counter_component_0_avalon_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= <GND>
rf_source_data[83] <= <GND>
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_compressed.IN1
rf_sink_data[54] => rp_data[54].DATAIN
rf_sink_data[55] => comb.OUTPUTSELECT
rf_sink_data[55] => rp_data[55].DATAIN
rf_sink_data[56] => rp_data.IN0
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rf_sink_byte_cnt[0].IN1
rf_sink_data[60] => rf_sink_byte_cnt[1].IN1
rf_sink_data[61] => rf_sink_byte_cnt[2].IN1
rf_sink_data[62] => rf_sink_burstwrap[0].IN1
rf_sink_data[63] => rf_sink_burstwrap[1].IN1
rf_sink_data[64] => rf_sink_burstwrap[2].IN1
rf_sink_data[65] => rf_sink_burstsize[0].IN1
rf_sink_data[66] => rf_sink_burstsize[1].IN1
rf_sink_data[67] => rf_sink_burstsize[2].IN1
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[77].DATAIN
rf_sink_data[75] => rp_data[78].DATAIN
rf_sink_data[76] => rp_data[79].DATAIN
rf_sink_data[77] => rp_data[74].DATAIN
rf_sink_data[78] => rp_data[75].DATAIN
rf_sink_data[79] => rp_data[76].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => ~NO_FANOUT~
rf_sink_data[89] => ~NO_FANOUT~
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => rdata_fifo_sink_ready.IN0
rf_sink_data[93] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => local_compressed_read.IN1
cp_data[53] => rf_source_data[53].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => comb.IN1
cp_data[55] => local_write.IN1
cp_data[55] => rf_source_data[55].DATAIN
cp_data[56] => local_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => local_lock.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => m0_burstcount.DATAA
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => m0_burstcount.DATAA
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => m0_burstcount.DATAA
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[81] => m0_debugaccess.DATAIN
cp_data[82] => ~NO_FANOUT~
cp_data[83] => ~NO_FANOUT~
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[54] <= rf_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rp_data[55] <= rf_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rp_data[56] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= <GND>
rf_source_data[83] <= <GND>
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_compressed.IN1
rf_sink_data[54] => rp_data[54].DATAIN
rf_sink_data[55] => comb.OUTPUTSELECT
rf_sink_data[55] => rp_data[55].DATAIN
rf_sink_data[56] => rp_data.IN0
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rf_sink_byte_cnt[0].IN1
rf_sink_data[60] => rf_sink_byte_cnt[1].IN1
rf_sink_data[61] => rf_sink_byte_cnt[2].IN1
rf_sink_data[62] => rf_sink_burstwrap[0].IN1
rf_sink_data[63] => rf_sink_burstwrap[1].IN1
rf_sink_data[64] => rf_sink_burstwrap[2].IN1
rf_sink_data[65] => rf_sink_burstsize[0].IN1
rf_sink_data[66] => rf_sink_burstsize[1].IN1
rf_sink_data[67] => rf_sink_burstsize[2].IN1
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[77].DATAIN
rf_sink_data[75] => rp_data[78].DATAIN
rf_sink_data[76] => rp_data[79].DATAIN
rf_sink_data[77] => rp_data[74].DATAIN
rf_sink_data[78] => rp_data[75].DATAIN
rf_sink_data[79] => rp_data[76].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => ~NO_FANOUT~
rf_sink_data[89] => ~NO_FANOUT~
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => current_response.OUTPUTSELECT
rf_sink_data[93] => rdata_fifo_sink_ready.IN0
rf_sink_data[93] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => local_compressed_read.IN1
cp_data[53] => rf_source_data[53].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => comb.IN1
cp_data[55] => local_write.IN1
cp_data[55] => rf_source_data[55].DATAIN
cp_data[56] => local_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => local_lock.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => m0_burstcount.DATAA
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => m0_burstcount.DATAA
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => m0_burstcount.DATAA
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[81] => m0_debugaccess.DATAIN
cp_data[82] => ~NO_FANOUT~
cp_data[83] => ~NO_FANOUT~
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[54] <= rf_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rp_data[55] <= rf_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rp_data[56] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router:router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[38] => Equal4.IN14
sink_data[39] => src_data[39].DATAIN
sink_data[39] => Equal3.IN13
sink_data[39] => Equal4.IN3
sink_data[40] => src_data[40].DATAIN
sink_data[40] => Equal3.IN12
sink_data[40] => Equal4.IN13
sink_data[41] => src_data[41].DATAIN
sink_data[41] => Equal2.IN11
sink_data[41] => Equal3.IN2
sink_data[41] => Equal4.IN2
sink_data[42] => src_data[42].DATAIN
sink_data[42] => Equal2.IN10
sink_data[42] => Equal3.IN11
sink_data[42] => Equal4.IN12
sink_data[43] => src_data[43].DATAIN
sink_data[43] => Equal2.IN9
sink_data[43] => Equal3.IN10
sink_data[43] => Equal4.IN11
sink_data[44] => src_data[44].DATAIN
sink_data[44] => Equal2.IN8
sink_data[44] => Equal3.IN9
sink_data[44] => Equal4.IN10
sink_data[45] => src_data[45].DATAIN
sink_data[45] => Equal2.IN7
sink_data[45] => Equal3.IN8
sink_data[45] => Equal4.IN9
sink_data[46] => src_data[46].DATAIN
sink_data[46] => Equal2.IN6
sink_data[46] => Equal3.IN7
sink_data[46] => Equal4.IN8
sink_data[47] => src_data[47].DATAIN
sink_data[47] => Equal1.IN1
sink_data[47] => Equal2.IN5
sink_data[47] => Equal3.IN6
sink_data[47] => Equal4.IN7
sink_data[48] => src_data[48].DATAIN
sink_data[48] => Equal1.IN5
sink_data[48] => Equal2.IN1
sink_data[48] => Equal3.IN1
sink_data[48] => Equal4.IN1
sink_data[49] => src_data[49].DATAIN
sink_data[49] => Equal1.IN4
sink_data[49] => Equal2.IN4
sink_data[49] => Equal3.IN5
sink_data[49] => Equal4.IN6
sink_data[50] => src_data[50].DATAIN
sink_data[50] => Equal1.IN3
sink_data[50] => Equal2.IN3
sink_data[50] => Equal3.IN4
sink_data[50] => Equal4.IN5
sink_data[51] => src_data[51].DATAIN
sink_data[51] => Equal0.IN0
sink_data[51] => Equal1.IN2
sink_data[51] => Equal2.IN2
sink_data[51] => Equal3.IN3
sink_data[51] => Equal4.IN4
sink_data[52] => src_data[52].DATAIN
sink_data[52] => Equal0.IN1
sink_data[52] => Equal1.IN0
sink_data[52] => Equal2.IN0
sink_data[52] => Equal3.IN0
sink_data[52] => Equal4.IN0
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => always1.IN1
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => ~NO_FANOUT~
sink_data[78] => ~NO_FANOUT~
sink_data[79] => ~NO_FANOUT~
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router:router|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <VCC>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <VCC>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001:router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[47] => Equal1.IN1
sink_data[48] => src_data[48].DATAIN
sink_data[48] => Equal1.IN5
sink_data[49] => src_data[49].DATAIN
sink_data[49] => Equal1.IN4
sink_data[50] => src_data[50].DATAIN
sink_data[50] => Equal1.IN3
sink_data[51] => src_data[51].DATAIN
sink_data[51] => Equal0.IN0
sink_data[51] => Equal1.IN2
sink_data[52] => src_data[52].DATAIN
sink_data[52] => Equal0.IN1
sink_data[52] => Equal1.IN0
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => ~NO_FANOUT~
sink_data[78] => ~NO_FANOUT~
sink_data[79] => ~NO_FANOUT~
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001:router_001|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <VCC>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <VCC>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002:router_002
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[77] => Equal0.IN31
sink_data[78] => src_data[78].DATAIN
sink_data[78] => Equal0.IN30
sink_data[79] => src_data[79].DATAIN
sink_data[79] => Equal0.IN29
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002:router_002|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002:router_003
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[77] => Equal0.IN31
sink_data[78] => src_data[78].DATAIN
sink_data[78] => Equal0.IN30
sink_data[79] => src_data[79].DATAIN
sink_data[79] => Equal0.IN29
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002:router_003|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002:router_004
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[77] => Equal0.IN31
sink_data[78] => src_data[78].DATAIN
sink_data[78] => Equal0.IN30
sink_data[79] => src_data[79].DATAIN
sink_data[79] => Equal0.IN29
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002:router_004|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005:router_005
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => always0.IN1
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[77] => Equal0.IN31
sink_data[77] => Equal1.IN0
sink_data[78] => src_data[78].DATAIN
sink_data[78] => Equal0.IN30
sink_data[78] => Equal1.IN31
sink_data[79] => src_data[79].DATAIN
sink_data[79] => Equal0.IN29
sink_data[79] => Equal1.IN30
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005:router_005|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005:router_006
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => always0.IN1
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[77] => Equal0.IN31
sink_data[77] => Equal1.IN0
sink_data[78] => src_data[78].DATAIN
sink_data[78] => Equal0.IN30
sink_data[78] => Equal1.IN31
sink_data[79] => src_data[79].DATAIN
sink_data[79] => Equal0.IN29
sink_data[79] => Equal1.IN30
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005:router_006|LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux:cmd_demux
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_valid[0] => src2_valid.IN0
sink_valid[0] => src3_valid.IN0
sink_valid[0] => src4_valid.IN0
sink_data[0] => src4_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src2_data[0].DATAIN
sink_data[0] => src3_data[0].DATAIN
sink_data[1] => src4_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src2_data[1].DATAIN
sink_data[1] => src3_data[1].DATAIN
sink_data[2] => src4_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src2_data[2].DATAIN
sink_data[2] => src3_data[2].DATAIN
sink_data[3] => src4_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src2_data[3].DATAIN
sink_data[3] => src3_data[3].DATAIN
sink_data[4] => src4_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src2_data[4].DATAIN
sink_data[4] => src3_data[4].DATAIN
sink_data[5] => src4_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src2_data[5].DATAIN
sink_data[5] => src3_data[5].DATAIN
sink_data[6] => src4_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src2_data[6].DATAIN
sink_data[6] => src3_data[6].DATAIN
sink_data[7] => src4_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src2_data[7].DATAIN
sink_data[7] => src3_data[7].DATAIN
sink_data[8] => src4_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src2_data[8].DATAIN
sink_data[8] => src3_data[8].DATAIN
sink_data[9] => src4_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src2_data[9].DATAIN
sink_data[9] => src3_data[9].DATAIN
sink_data[10] => src4_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src2_data[10].DATAIN
sink_data[10] => src3_data[10].DATAIN
sink_data[11] => src4_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src2_data[11].DATAIN
sink_data[11] => src3_data[11].DATAIN
sink_data[12] => src4_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src2_data[12].DATAIN
sink_data[12] => src3_data[12].DATAIN
sink_data[13] => src4_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src2_data[13].DATAIN
sink_data[13] => src3_data[13].DATAIN
sink_data[14] => src4_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src2_data[14].DATAIN
sink_data[14] => src3_data[14].DATAIN
sink_data[15] => src4_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src2_data[15].DATAIN
sink_data[15] => src3_data[15].DATAIN
sink_data[16] => src4_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src2_data[16].DATAIN
sink_data[16] => src3_data[16].DATAIN
sink_data[17] => src4_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src2_data[17].DATAIN
sink_data[17] => src3_data[17].DATAIN
sink_data[18] => src4_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src2_data[18].DATAIN
sink_data[18] => src3_data[18].DATAIN
sink_data[19] => src4_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src2_data[19].DATAIN
sink_data[19] => src3_data[19].DATAIN
sink_data[20] => src4_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src2_data[20].DATAIN
sink_data[20] => src3_data[20].DATAIN
sink_data[21] => src4_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src2_data[21].DATAIN
sink_data[21] => src3_data[21].DATAIN
sink_data[22] => src4_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src2_data[22].DATAIN
sink_data[22] => src3_data[22].DATAIN
sink_data[23] => src4_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src2_data[23].DATAIN
sink_data[23] => src3_data[23].DATAIN
sink_data[24] => src4_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src2_data[24].DATAIN
sink_data[24] => src3_data[24].DATAIN
sink_data[25] => src4_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src2_data[25].DATAIN
sink_data[25] => src3_data[25].DATAIN
sink_data[26] => src4_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src2_data[26].DATAIN
sink_data[26] => src3_data[26].DATAIN
sink_data[27] => src4_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src2_data[27].DATAIN
sink_data[27] => src3_data[27].DATAIN
sink_data[28] => src4_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src2_data[28].DATAIN
sink_data[28] => src3_data[28].DATAIN
sink_data[29] => src4_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src2_data[29].DATAIN
sink_data[29] => src3_data[29].DATAIN
sink_data[30] => src4_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src2_data[30].DATAIN
sink_data[30] => src3_data[30].DATAIN
sink_data[31] => src4_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src2_data[31].DATAIN
sink_data[31] => src3_data[31].DATAIN
sink_data[32] => src4_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src2_data[32].DATAIN
sink_data[32] => src3_data[32].DATAIN
sink_data[33] => src4_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src2_data[33].DATAIN
sink_data[33] => src3_data[33].DATAIN
sink_data[34] => src4_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src2_data[34].DATAIN
sink_data[34] => src3_data[34].DATAIN
sink_data[35] => src4_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src2_data[35].DATAIN
sink_data[35] => src3_data[35].DATAIN
sink_data[36] => src4_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src2_data[36].DATAIN
sink_data[36] => src3_data[36].DATAIN
sink_data[37] => src4_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src2_data[37].DATAIN
sink_data[37] => src3_data[37].DATAIN
sink_data[38] => src4_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src2_data[38].DATAIN
sink_data[38] => src3_data[38].DATAIN
sink_data[39] => src4_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src2_data[39].DATAIN
sink_data[39] => src3_data[39].DATAIN
sink_data[40] => src4_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src2_data[40].DATAIN
sink_data[40] => src3_data[40].DATAIN
sink_data[41] => src4_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src2_data[41].DATAIN
sink_data[41] => src3_data[41].DATAIN
sink_data[42] => src4_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src2_data[42].DATAIN
sink_data[42] => src3_data[42].DATAIN
sink_data[43] => src4_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src2_data[43].DATAIN
sink_data[43] => src3_data[43].DATAIN
sink_data[44] => src4_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src2_data[44].DATAIN
sink_data[44] => src3_data[44].DATAIN
sink_data[45] => src4_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src2_data[45].DATAIN
sink_data[45] => src3_data[45].DATAIN
sink_data[46] => src4_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src2_data[46].DATAIN
sink_data[46] => src3_data[46].DATAIN
sink_data[47] => src4_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src2_data[47].DATAIN
sink_data[47] => src3_data[47].DATAIN
sink_data[48] => src4_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src2_data[48].DATAIN
sink_data[48] => src3_data[48].DATAIN
sink_data[49] => src4_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src2_data[49].DATAIN
sink_data[49] => src3_data[49].DATAIN
sink_data[50] => src4_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src2_data[50].DATAIN
sink_data[50] => src3_data[50].DATAIN
sink_data[51] => src4_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src2_data[51].DATAIN
sink_data[51] => src3_data[51].DATAIN
sink_data[52] => src4_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src2_data[52].DATAIN
sink_data[52] => src3_data[52].DATAIN
sink_data[53] => src4_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src2_data[53].DATAIN
sink_data[53] => src3_data[53].DATAIN
sink_data[54] => src4_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src2_data[54].DATAIN
sink_data[54] => src3_data[54].DATAIN
sink_data[55] => src4_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src2_data[55].DATAIN
sink_data[55] => src3_data[55].DATAIN
sink_data[56] => src4_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src2_data[56].DATAIN
sink_data[56] => src3_data[56].DATAIN
sink_data[57] => src4_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src2_data[57].DATAIN
sink_data[57] => src3_data[57].DATAIN
sink_data[58] => src4_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src2_data[58].DATAIN
sink_data[58] => src3_data[58].DATAIN
sink_data[59] => src4_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src2_data[59].DATAIN
sink_data[59] => src3_data[59].DATAIN
sink_data[60] => src4_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src2_data[60].DATAIN
sink_data[60] => src3_data[60].DATAIN
sink_data[61] => src4_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src2_data[61].DATAIN
sink_data[61] => src3_data[61].DATAIN
sink_data[62] => src4_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src2_data[62].DATAIN
sink_data[62] => src3_data[62].DATAIN
sink_data[63] => src4_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src2_data[63].DATAIN
sink_data[63] => src3_data[63].DATAIN
sink_data[64] => src4_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src2_data[64].DATAIN
sink_data[64] => src3_data[64].DATAIN
sink_data[65] => src4_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src2_data[65].DATAIN
sink_data[65] => src3_data[65].DATAIN
sink_data[66] => src4_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src2_data[66].DATAIN
sink_data[66] => src3_data[66].DATAIN
sink_data[67] => src4_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src2_data[67].DATAIN
sink_data[67] => src3_data[67].DATAIN
sink_data[68] => src4_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src2_data[68].DATAIN
sink_data[68] => src3_data[68].DATAIN
sink_data[69] => src4_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src2_data[69].DATAIN
sink_data[69] => src3_data[69].DATAIN
sink_data[70] => src4_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src2_data[70].DATAIN
sink_data[70] => src3_data[70].DATAIN
sink_data[71] => src4_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src2_data[71].DATAIN
sink_data[71] => src3_data[71].DATAIN
sink_data[72] => src4_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src2_data[72].DATAIN
sink_data[72] => src3_data[72].DATAIN
sink_data[73] => src4_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src2_data[73].DATAIN
sink_data[73] => src3_data[73].DATAIN
sink_data[74] => src4_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src2_data[74].DATAIN
sink_data[74] => src3_data[74].DATAIN
sink_data[75] => src4_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src2_data[75].DATAIN
sink_data[75] => src3_data[75].DATAIN
sink_data[76] => src4_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src2_data[76].DATAIN
sink_data[76] => src3_data[76].DATAIN
sink_data[77] => src4_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src2_data[77].DATAIN
sink_data[77] => src3_data[77].DATAIN
sink_data[78] => src4_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src2_data[78].DATAIN
sink_data[78] => src3_data[78].DATAIN
sink_data[79] => src4_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src2_data[79].DATAIN
sink_data[79] => src3_data[79].DATAIN
sink_data[80] => src4_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src2_data[80].DATAIN
sink_data[80] => src3_data[80].DATAIN
sink_data[81] => src4_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src2_data[81].DATAIN
sink_data[81] => src3_data[81].DATAIN
sink_data[82] => src4_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src2_data[82].DATAIN
sink_data[82] => src3_data[82].DATAIN
sink_data[83] => src4_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src2_data[83].DATAIN
sink_data[83] => src3_data[83].DATAIN
sink_data[84] => src4_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src2_data[84].DATAIN
sink_data[84] => src3_data[84].DATAIN
sink_data[85] => src4_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src2_data[85].DATAIN
sink_data[85] => src3_data[85].DATAIN
sink_data[86] => src4_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src2_data[86].DATAIN
sink_data[86] => src3_data[86].DATAIN
sink_data[87] => src4_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src2_data[87].DATAIN
sink_data[87] => src3_data[87].DATAIN
sink_data[88] => src4_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src2_data[88].DATAIN
sink_data[88] => src3_data[88].DATAIN
sink_data[89] => src4_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src2_data[89].DATAIN
sink_data[89] => src3_data[89].DATAIN
sink_data[90] => src4_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src2_data[90].DATAIN
sink_data[90] => src3_data[90].DATAIN
sink_data[91] => src4_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src2_data[91].DATAIN
sink_data[91] => src3_data[91].DATAIN
sink_data[92] => src4_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src2_data[92].DATAIN
sink_data[92] => src3_data[92].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src2_valid.IN1
sink_channel[2] => sink_ready.IN0
sink_channel[3] => src3_valid.IN1
sink_channel[3] => sink_ready.IN0
sink_channel[4] => src4_valid.IN1
sink_channel[4] => sink_ready.IN0
sink_startofpacket => src4_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src2_startofpacket.DATAIN
sink_startofpacket => src3_startofpacket.DATAIN
sink_endofpacket => src4_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src2_endofpacket.DATAIN
sink_endofpacket => src3_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_channel[2] <= <GND>
src0_channel[3] <= <GND>
src0_channel[4] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_channel[2] <= <GND>
src1_channel[3] <= <GND>
src1_channel[4] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
src2_valid <= src2_valid.DB_MAX_OUTPUT_PORT_TYPE
src2_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src2_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src2_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src2_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src2_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src2_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src2_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src2_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src2_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src2_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src2_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src2_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src2_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src2_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src2_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src2_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src2_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src2_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src2_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src2_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src2_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src2_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src2_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src2_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src2_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src2_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src2_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src2_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src2_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src2_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src2_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src2_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src2_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src2_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src2_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src2_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src2_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src2_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src2_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src2_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src2_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src2_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src2_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src2_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src2_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src2_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src2_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src2_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src2_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src2_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src2_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src2_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src2_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src2_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src2_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src2_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src2_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src2_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src2_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src2_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src2_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src2_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src2_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src2_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src2_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src2_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src2_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src2_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src2_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src2_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src2_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src2_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src2_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src2_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src2_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src2_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src2_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src2_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src2_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src2_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src2_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src2_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src2_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src2_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src2_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src2_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src2_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src2_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src2_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src2_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src2_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src2_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src2_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src2_channel[0] <= <GND>
src2_channel[1] <= <GND>
src2_channel[2] <= <GND>
src2_channel[3] <= <GND>
src2_channel[4] <= <GND>
src2_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_ready => sink_ready.IN1
src3_valid <= src3_valid.DB_MAX_OUTPUT_PORT_TYPE
src3_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src3_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src3_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src3_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src3_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src3_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src3_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src3_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src3_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src3_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src3_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src3_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src3_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src3_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src3_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src3_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src3_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src3_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src3_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src3_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src3_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src3_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src3_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src3_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src3_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src3_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src3_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src3_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src3_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src3_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src3_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src3_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src3_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src3_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src3_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src3_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src3_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src3_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src3_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src3_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src3_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src3_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src3_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src3_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src3_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src3_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src3_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src3_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src3_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src3_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src3_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src3_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src3_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src3_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src3_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src3_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src3_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src3_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src3_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src3_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src3_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src3_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src3_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src3_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src3_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src3_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src3_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src3_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src3_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src3_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src3_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src3_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src3_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src3_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src3_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src3_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src3_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src3_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src3_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src3_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src3_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src3_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src3_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src3_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src3_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src3_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src3_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src3_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src3_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src3_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src3_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src3_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src3_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src3_channel[0] <= <GND>
src3_channel[1] <= <GND>
src3_channel[2] <= <GND>
src3_channel[3] <= <GND>
src3_channel[4] <= <GND>
src3_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_ready => sink_ready.IN1
src4_valid <= src4_valid.DB_MAX_OUTPUT_PORT_TYPE
src4_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src4_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src4_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src4_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src4_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src4_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src4_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src4_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src4_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src4_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src4_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src4_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src4_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src4_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src4_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src4_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src4_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src4_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src4_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src4_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src4_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src4_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src4_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src4_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src4_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src4_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src4_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src4_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src4_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src4_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src4_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src4_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src4_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src4_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src4_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src4_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src4_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src4_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src4_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src4_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src4_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src4_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src4_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src4_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src4_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src4_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src4_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src4_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src4_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src4_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src4_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src4_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src4_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src4_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src4_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src4_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src4_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src4_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src4_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src4_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src4_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src4_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src4_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src4_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src4_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src4_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src4_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src4_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src4_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src4_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src4_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src4_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src4_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src4_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src4_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src4_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src4_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src4_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src4_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src4_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src4_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src4_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src4_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src4_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src4_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src4_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src4_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src4_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src4_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src4_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src4_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src4_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src4_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src4_channel[0] <= <GND>
src4_channel[1] <= <GND>
src4_channel[2] <= <GND>
src4_channel[3] <= <GND>
src4_channel[4] <= <GND>
src4_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src4_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src4_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[2].DATAIN
sink_channel[4] => src0_channel[2].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= <GND>
src0_channel[4] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[3] <= <GND>
src1_channel[4] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux:cmd_mux
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_channel[4] => src_channel[4].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= sink0_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_channel[4] => src_channel[4].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= sink0_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_channel[4] => src_channel[4].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= sink0_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => locked.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => locked.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_004
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => locked.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => locked.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_demux:rsp_demux
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_demux:rsp_demux_001
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_demux:rsp_demux_002
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_003
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[2].DATAIN
sink_channel[4] => src0_channel[2].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= <GND>
src0_channel[4] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[3] <= <GND>
src1_channel[4] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_004
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[2].DATAIN
sink_channel[4] => src0_channel[2].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= <GND>
src0_channel[4] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[3] <= <GND>
src1_channel[4] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux:rsp_mux
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[57] => last_cycle.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[57] => last_cycle.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
sink2_valid => request[2].IN1
sink2_data[0] => src_payload.IN1
sink2_data[1] => src_payload.IN1
sink2_data[2] => src_payload.IN1
sink2_data[3] => src_payload.IN1
sink2_data[4] => src_payload.IN1
sink2_data[5] => src_payload.IN1
sink2_data[6] => src_payload.IN1
sink2_data[7] => src_payload.IN1
sink2_data[8] => src_payload.IN1
sink2_data[9] => src_payload.IN1
sink2_data[10] => src_payload.IN1
sink2_data[11] => src_payload.IN1
sink2_data[12] => src_payload.IN1
sink2_data[13] => src_payload.IN1
sink2_data[14] => src_payload.IN1
sink2_data[15] => src_payload.IN1
sink2_data[16] => src_payload.IN1
sink2_data[17] => src_payload.IN1
sink2_data[18] => src_payload.IN1
sink2_data[19] => src_payload.IN1
sink2_data[20] => src_payload.IN1
sink2_data[21] => src_payload.IN1
sink2_data[22] => src_payload.IN1
sink2_data[23] => src_payload.IN1
sink2_data[24] => src_payload.IN1
sink2_data[25] => src_payload.IN1
sink2_data[26] => src_payload.IN1
sink2_data[27] => src_payload.IN1
sink2_data[28] => src_payload.IN1
sink2_data[29] => src_payload.IN1
sink2_data[30] => src_payload.IN1
sink2_data[31] => src_payload.IN1
sink2_data[32] => src_payload.IN1
sink2_data[33] => src_payload.IN1
sink2_data[34] => src_payload.IN1
sink2_data[35] => src_payload.IN1
sink2_data[36] => src_payload.IN1
sink2_data[37] => src_payload.IN1
sink2_data[38] => src_payload.IN1
sink2_data[39] => src_payload.IN1
sink2_data[40] => src_payload.IN1
sink2_data[41] => src_payload.IN1
sink2_data[42] => src_payload.IN1
sink2_data[43] => src_payload.IN1
sink2_data[44] => src_payload.IN1
sink2_data[45] => src_payload.IN1
sink2_data[46] => src_payload.IN1
sink2_data[47] => src_payload.IN1
sink2_data[48] => src_payload.IN1
sink2_data[49] => src_payload.IN1
sink2_data[50] => src_payload.IN1
sink2_data[51] => src_payload.IN1
sink2_data[52] => src_payload.IN1
sink2_data[53] => src_payload.IN1
sink2_data[54] => src_payload.IN1
sink2_data[55] => src_payload.IN1
sink2_data[56] => src_payload.IN1
sink2_data[57] => src_payload.IN1
sink2_data[57] => last_cycle.IN1
sink2_data[58] => src_payload.IN1
sink2_data[59] => src_payload.IN1
sink2_data[60] => src_payload.IN1
sink2_data[61] => src_payload.IN1
sink2_data[62] => src_payload.IN1
sink2_data[63] => src_payload.IN1
sink2_data[64] => src_payload.IN1
sink2_data[65] => src_payload.IN1
sink2_data[66] => src_payload.IN1
sink2_data[67] => src_payload.IN1
sink2_data[68] => src_payload.IN1
sink2_data[69] => src_payload.IN1
sink2_data[70] => src_payload.IN1
sink2_data[71] => src_payload.IN1
sink2_data[72] => src_payload.IN1
sink2_data[73] => src_payload.IN1
sink2_data[74] => src_payload.IN1
sink2_data[75] => src_payload.IN1
sink2_data[76] => src_payload.IN1
sink2_data[77] => src_payload.IN1
sink2_data[78] => src_payload.IN1
sink2_data[79] => src_payload.IN1
sink2_data[80] => src_payload.IN1
sink2_data[81] => src_payload.IN1
sink2_data[82] => src_payload.IN1
sink2_data[83] => src_payload.IN1
sink2_data[84] => src_payload.IN1
sink2_data[85] => src_payload.IN1
sink2_data[86] => src_payload.IN1
sink2_data[87] => src_payload.IN1
sink2_data[88] => src_payload.IN1
sink2_data[89] => src_payload.IN1
sink2_data[90] => src_payload.IN1
sink2_data[91] => src_payload.IN1
sink2_data[92] => src_payload.IN1
sink2_channel[0] => src_payload.IN1
sink2_channel[1] => src_payload.IN1
sink2_channel[2] => src_payload.IN1
sink2_channel[3] => src_payload.IN1
sink2_channel[4] => src_payload.IN1
sink2_startofpacket => src_payload.IN1
sink2_endofpacket => src_payload.IN1
sink2_ready <= sink2_ready.DB_MAX_OUTPUT_PORT_TYPE
sink3_valid => request[3].IN1
sink3_data[0] => src_payload.IN1
sink3_data[1] => src_payload.IN1
sink3_data[2] => src_payload.IN1
sink3_data[3] => src_payload.IN1
sink3_data[4] => src_payload.IN1
sink3_data[5] => src_payload.IN1
sink3_data[6] => src_payload.IN1
sink3_data[7] => src_payload.IN1
sink3_data[8] => src_payload.IN1
sink3_data[9] => src_payload.IN1
sink3_data[10] => src_payload.IN1
sink3_data[11] => src_payload.IN1
sink3_data[12] => src_payload.IN1
sink3_data[13] => src_payload.IN1
sink3_data[14] => src_payload.IN1
sink3_data[15] => src_payload.IN1
sink3_data[16] => src_payload.IN1
sink3_data[17] => src_payload.IN1
sink3_data[18] => src_payload.IN1
sink3_data[19] => src_payload.IN1
sink3_data[20] => src_payload.IN1
sink3_data[21] => src_payload.IN1
sink3_data[22] => src_payload.IN1
sink3_data[23] => src_payload.IN1
sink3_data[24] => src_payload.IN1
sink3_data[25] => src_payload.IN1
sink3_data[26] => src_payload.IN1
sink3_data[27] => src_payload.IN1
sink3_data[28] => src_payload.IN1
sink3_data[29] => src_payload.IN1
sink3_data[30] => src_payload.IN1
sink3_data[31] => src_payload.IN1
sink3_data[32] => src_payload.IN1
sink3_data[33] => src_payload.IN1
sink3_data[34] => src_payload.IN1
sink3_data[35] => src_payload.IN1
sink3_data[36] => src_payload.IN1
sink3_data[37] => src_payload.IN1
sink3_data[38] => src_payload.IN1
sink3_data[39] => src_payload.IN1
sink3_data[40] => src_payload.IN1
sink3_data[41] => src_payload.IN1
sink3_data[42] => src_payload.IN1
sink3_data[43] => src_payload.IN1
sink3_data[44] => src_payload.IN1
sink3_data[45] => src_payload.IN1
sink3_data[46] => src_payload.IN1
sink3_data[47] => src_payload.IN1
sink3_data[48] => src_payload.IN1
sink3_data[49] => src_payload.IN1
sink3_data[50] => src_payload.IN1
sink3_data[51] => src_payload.IN1
sink3_data[52] => src_payload.IN1
sink3_data[53] => src_payload.IN1
sink3_data[54] => src_payload.IN1
sink3_data[55] => src_payload.IN1
sink3_data[56] => src_payload.IN1
sink3_data[57] => src_payload.IN1
sink3_data[57] => last_cycle.IN1
sink3_data[58] => src_payload.IN1
sink3_data[59] => src_payload.IN1
sink3_data[60] => src_payload.IN1
sink3_data[61] => src_payload.IN1
sink3_data[62] => src_payload.IN1
sink3_data[63] => src_payload.IN1
sink3_data[64] => src_payload.IN1
sink3_data[65] => src_payload.IN1
sink3_data[66] => src_payload.IN1
sink3_data[67] => src_payload.IN1
sink3_data[68] => src_payload.IN1
sink3_data[69] => src_payload.IN1
sink3_data[70] => src_payload.IN1
sink3_data[71] => src_payload.IN1
sink3_data[72] => src_payload.IN1
sink3_data[73] => src_payload.IN1
sink3_data[74] => src_payload.IN1
sink3_data[75] => src_payload.IN1
sink3_data[76] => src_payload.IN1
sink3_data[77] => src_payload.IN1
sink3_data[78] => src_payload.IN1
sink3_data[79] => src_payload.IN1
sink3_data[80] => src_payload.IN1
sink3_data[81] => src_payload.IN1
sink3_data[82] => src_payload.IN1
sink3_data[83] => src_payload.IN1
sink3_data[84] => src_payload.IN1
sink3_data[85] => src_payload.IN1
sink3_data[86] => src_payload.IN1
sink3_data[87] => src_payload.IN1
sink3_data[88] => src_payload.IN1
sink3_data[89] => src_payload.IN1
sink3_data[90] => src_payload.IN1
sink3_data[91] => src_payload.IN1
sink3_data[92] => src_payload.IN1
sink3_channel[0] => src_payload.IN1
sink3_channel[1] => src_payload.IN1
sink3_channel[2] => src_payload.IN1
sink3_channel[3] => src_payload.IN1
sink3_channel[4] => src_payload.IN1
sink3_startofpacket => src_payload.IN1
sink3_endofpacket => src_payload.IN1
sink3_ready <= sink3_ready.DB_MAX_OUTPUT_PORT_TYPE
sink4_valid => request[4].IN1
sink4_data[0] => src_payload.IN1
sink4_data[1] => src_payload.IN1
sink4_data[2] => src_payload.IN1
sink4_data[3] => src_payload.IN1
sink4_data[4] => src_payload.IN1
sink4_data[5] => src_payload.IN1
sink4_data[6] => src_payload.IN1
sink4_data[7] => src_payload.IN1
sink4_data[8] => src_payload.IN1
sink4_data[9] => src_payload.IN1
sink4_data[10] => src_payload.IN1
sink4_data[11] => src_payload.IN1
sink4_data[12] => src_payload.IN1
sink4_data[13] => src_payload.IN1
sink4_data[14] => src_payload.IN1
sink4_data[15] => src_payload.IN1
sink4_data[16] => src_payload.IN1
sink4_data[17] => src_payload.IN1
sink4_data[18] => src_payload.IN1
sink4_data[19] => src_payload.IN1
sink4_data[20] => src_payload.IN1
sink4_data[21] => src_payload.IN1
sink4_data[22] => src_payload.IN1
sink4_data[23] => src_payload.IN1
sink4_data[24] => src_payload.IN1
sink4_data[25] => src_payload.IN1
sink4_data[26] => src_payload.IN1
sink4_data[27] => src_payload.IN1
sink4_data[28] => src_payload.IN1
sink4_data[29] => src_payload.IN1
sink4_data[30] => src_payload.IN1
sink4_data[31] => src_payload.IN1
sink4_data[32] => src_payload.IN1
sink4_data[33] => src_payload.IN1
sink4_data[34] => src_payload.IN1
sink4_data[35] => src_payload.IN1
sink4_data[36] => src_payload.IN1
sink4_data[37] => src_payload.IN1
sink4_data[38] => src_payload.IN1
sink4_data[39] => src_payload.IN1
sink4_data[40] => src_payload.IN1
sink4_data[41] => src_payload.IN1
sink4_data[42] => src_payload.IN1
sink4_data[43] => src_payload.IN1
sink4_data[44] => src_payload.IN1
sink4_data[45] => src_payload.IN1
sink4_data[46] => src_payload.IN1
sink4_data[47] => src_payload.IN1
sink4_data[48] => src_payload.IN1
sink4_data[49] => src_payload.IN1
sink4_data[50] => src_payload.IN1
sink4_data[51] => src_payload.IN1
sink4_data[52] => src_payload.IN1
sink4_data[53] => src_payload.IN1
sink4_data[54] => src_payload.IN1
sink4_data[55] => src_payload.IN1
sink4_data[56] => src_payload.IN1
sink4_data[57] => src_payload.IN1
sink4_data[57] => last_cycle.IN1
sink4_data[58] => src_payload.IN1
sink4_data[59] => src_payload.IN1
sink4_data[60] => src_payload.IN1
sink4_data[61] => src_payload.IN1
sink4_data[62] => src_payload.IN1
sink4_data[63] => src_payload.IN1
sink4_data[64] => src_payload.IN1
sink4_data[65] => src_payload.IN1
sink4_data[66] => src_payload.IN1
sink4_data[67] => src_payload.IN1
sink4_data[68] => src_payload.IN1
sink4_data[69] => src_payload.IN1
sink4_data[70] => src_payload.IN1
sink4_data[71] => src_payload.IN1
sink4_data[72] => src_payload.IN1
sink4_data[73] => src_payload.IN1
sink4_data[74] => src_payload.IN1
sink4_data[75] => src_payload.IN1
sink4_data[76] => src_payload.IN1
sink4_data[77] => src_payload.IN1
sink4_data[78] => src_payload.IN1
sink4_data[79] => src_payload.IN1
sink4_data[80] => src_payload.IN1
sink4_data[81] => src_payload.IN1
sink4_data[82] => src_payload.IN1
sink4_data[83] => src_payload.IN1
sink4_data[84] => src_payload.IN1
sink4_data[85] => src_payload.IN1
sink4_data[86] => src_payload.IN1
sink4_data[87] => src_payload.IN1
sink4_data[88] => src_payload.IN1
sink4_data[89] => src_payload.IN1
sink4_data[90] => src_payload.IN1
sink4_data[91] => src_payload.IN1
sink4_data[92] => src_payload.IN1
sink4_channel[0] => src_payload.IN1
sink4_channel[1] => src_payload.IN1
sink4_channel[2] => src_payload.IN1
sink4_channel[3] => src_payload.IN1
sink4_channel[4] => src_payload.IN1
sink4_startofpacket => src_payload.IN1
sink4_endofpacket => src_payload.IN1
sink4_ready <= sink4_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
src_ready => sink2_ready.IN1
src_ready => sink3_ready.IN1
src_ready => sink4_ready.IN1
clk => clk.IN1
reset => reset.IN1


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
request[2] => grant[2].DATAIN
request[2] => _.IN1
request[2] => _.IN1
request[3] => grant[3].DATAIN
request[3] => _.IN1
request[3] => _.IN1
request[4] => grant[4].DATAIN
request[4] => _.IN1
request[4] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
grant[2] <= request[2].DB_MAX_OUTPUT_PORT_TYPE
grant[3] <= request[3].DB_MAX_OUTPUT_PORT_TYPE
grant[4] <= request[4].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => Add0.IN10
a[1] => Add0.IN9
a[2] => Add0.IN8
a[3] => Add0.IN7
a[4] => Add0.IN6
a[5] => Add0.IN5
a[6] => Add0.IN4
a[7] => Add0.IN3
a[8] => Add0.IN2
a[9] => Add0.IN1
b[0] => Add0.IN20
b[1] => Add0.IN19
b[2] => Add0.IN18
b[3] => Add0.IN17
b[4] => Add0.IN16
b[5] => Add0.IN15
b[6] => Add0.IN14
b[7] => Add0.IN13
b[8] => Add0.IN12
b[9] => Add0.IN11
sum[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[57] => last_cycle.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[57] => last_cycle.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_mm_interconnect_0:mm_interconnect_0|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|LVDS_echo_FPGA1_qsys|LVDS_echo_FPGA1_qsys_irq_mapper:irq_mapper
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
receiver0_irq => sender_irq[1].DATAIN
receiver1_irq => sender_irq[0].DATAIN
sender_irq[0] <= receiver1_irq.DB_MAX_OUTPUT_PORT_TYPE
sender_irq[1] <= receiver0_irq.DB_MAX_OUTPUT_PORT_TYPE
sender_irq[2] <= <GND>
sender_irq[3] <= <GND>
sender_irq[4] <= <GND>
sender_irq[5] <= <GND>
sender_irq[6] <= <GND>
sender_irq[7] <= <GND>
sender_irq[8] <= <GND>
sender_irq[9] <= <GND>
sender_irq[10] <= <GND>
sender_irq[11] <= <GND>
sender_irq[12] <= <GND>
sender_irq[13] <= <GND>
sender_irq[14] <= <GND>
sender_irq[15] <= <GND>
sender_irq[16] <= <GND>
sender_irq[17] <= <GND>
sender_irq[18] <= <GND>
sender_irq[19] <= <GND>
sender_irq[20] <= <GND>
sender_irq[21] <= <GND>
sender_irq[22] <= <GND>
sender_irq[23] <= <GND>
sender_irq[24] <= <GND>
sender_irq[25] <= <GND>
sender_irq[26] <= <GND>
sender_irq[27] <= <GND>
sender_irq[28] <= <GND>
sender_irq[29] <= <GND>
sender_irq[30] <= <GND>
sender_irq[31] <= <GND>


|LVDS_echo_FPGA1_qsys|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= r_sync_rst.DB_MAX_OUTPUT_PORT_TYPE
reset_req <= r_early_rst.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|LVDS_echo_FPGA1_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


