# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../SevSeg/SevSeg.srcs/sources_1/new/Sseg_decoder.v" \
"../../../../WaveGen.srcs/sources_1/new/ADC_Buff.v" \
"../../../../WaveGen.srcs/sources_1/new/B4DC.v" \
"../../../../../SevSeg/SevSeg.srcs/sources_1/new/CLK_KHZ_100_50.v" \
"../../../../WaveGen.srcs/sources_1/new/BarGraph.v" \
"../../../../WaveGen.srcs/sources_1/new/Recursive_Filter.v" \
"../../../../WaveGen.gen/sources_1/bd/WaveGen/ip/WaveGen_Sseg_decoder_0_0/sim/WaveGen_Sseg_decoder_0_0.v" \
"../../../../WaveGen.gen/sources_1/bd/WaveGen/ip/WaveGen_xadc_wiz_0_0/WaveGen_xadc_wiz_0_0.v" \
"../../../../WaveGen.gen/sources_1/bd/WaveGen/ip/WaveGen_xlconstant_0_0/sim/WaveGen_xlconstant_0_0.v" \
"../../../../WaveGen.gen/sources_1/bd/WaveGen/ip/WaveGen_ADC_Buff_0_0/sim/WaveGen_ADC_Buff_0_0.v" \
"../../../../WaveGen.gen/sources_1/bd/WaveGen/ip/WaveGen_B4DC_0_0/sim/WaveGen_B4DC_0_0.v" \
"../../../../WaveGen.gen/sources_1/bd/WaveGen/ip/WaveGen_CLK_KHZ_10_50_0_0/sim/WaveGen_CLK_KHZ_10_50_0_0.v" \
"../../../../WaveGen.gen/sources_1/bd/WaveGen/ip/WaveGen_BarGraph_0_0/sim/WaveGen_BarGraph_0_0.v" \
"../../../../WaveGen.gen/sources_1/bd/WaveGen/ip/WaveGen_Recursive_Filter_0_0/sim/WaveGen_Recursive_Filter_0_0.v" \
"../../../../WaveGen.gen/sources_1/bd/WaveGen/ip/WaveGen_Recursive_Filter_1_0/sim/WaveGen_Recursive_Filter_1_0.v" \
"../../../../WaveGen.gen/sources_1/bd/WaveGen/sim/WaveGen.v" \

sv xil_defaultlib  \
"../../../../WaveGen.srcs/sim_1/new/WaveGen_tb2.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
