vendor_name = ModelSim
source_file = 1, /home/andre/DLP29006/DLP/resolucao_EXERCICIOS_P1/EXTRAS/p1_2016-1/QUESTAO01/Questao01.vhd
source_file = 1, /home/andre/DLP29006/DLP/resolucao_EXERCICIOS_P1/EXTRAS/p1_2016-1/QUESTAO01/db/Questao01.cbx.xml
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Questao01
instance = comp, \D0~output\, D0~output, Questao01, 1
instance = comp, \D1~output\, D1~output, Questao01, 1
instance = comp, \D2~output\, D2~output, Questao01, 1
instance = comp, \D3~output\, D3~output, Questao01, 1
instance = comp, \A0~input\, A0~input, Questao01, 1
instance = comp, \A1~input\, A1~input, Questao01, 1
instance = comp, \D0~0\, D0~0, Questao01, 1
instance = comp, \D2~0\, D2~0, Questao01, 1
instance = comp, \D2~1\, D2~1, Questao01, 1
instance = comp, \D2~2\, D2~2, Questao01, 1
