INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hossam/Digital_IC_Design/Verilog_Projects/project_8/project_8.srcs/sources_1/new/reset_Set_Sync_Async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_Set_Sync_Async
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hossam/Digital_IC_Design/Verilog_Projects/project_8/project_8.srcs/sim_1/new/sync_Async_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_Async_tb
