$date
	Wed Apr  9 22:57:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cpu_tb $end
$var wire 8 ! data_out [7:0] $end
$var reg 4 " addr [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ cs $end
$scope module u_sram $end
$var wire 4 % address [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ cs $end
$var parameter 32 & addr $end
$var parameter 32 ' length $end
$var parameter 32 ( width $end
$var reg 8 ) data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 (
b10000 '
b100 &
$end
#0
$dumpvars
bx )
b0 %
1$
x#
b0 "
bx !
$end
#1
b1 "
b1 %
#2
b10 "
b10 %
#3
b11 "
b11 %
#4
b100 "
b100 %
#5
b101 "
b101 %
#6
b110 "
b110 %
#7
b111 "
b111 %
#8
b1000 "
b1000 %
#9
b1001 "
b1001 %
#10
b1010 "
b1010 %
#11
b1011 "
b1011 %
#12
b1100 "
b1100 %
#13
b1101 "
b1101 %
#14
b1110 "
b1110 %
#15
b1111 "
b1111 %
#16
b0 "
b0 %
