#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027fb07be970 .scope module, "tb_traffic_light" "tb_traffic_light" 2 3;
 .timescale -9 -12;
v0000027fb08e0530_0 .var "clk", 0 0;
v0000027fb08e0d50_0 .var/i "cyc", 31 0;
v0000027fb08e0170_0 .net "ew_g", 0 0, v0000027fb086bcb0_0;  1 drivers
v0000027fb08e0b70_0 .net "ew_r", 0 0, v0000027fb0876a10_0;  1 drivers
v0000027fb08e0f30_0 .net "ew_y", 0 0, v0000027fb0876ab0_0;  1 drivers
v0000027fb08e03f0_0 .net "ns_g", 0 0, v0000027fb0876bf0_0;  1 drivers
v0000027fb08e0a30_0 .net "ns_r", 0 0, v0000027fb07b66d0_0;  1 drivers
v0000027fb08e0df0_0 .net "ns_y", 0 0, v0000027fb08e0fd0_0;  1 drivers
v0000027fb08e0210_0 .var "rst", 0 0;
v0000027fb08e0670_0 .var "tick", 0 0;
S_0000027fb0876880 .scope module, "dut" "traffic_light" 2 14, 3 1 0, S_0000027fb07be970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tick";
    .port_info 3 /OUTPUT 1 "ns_g";
    .port_info 4 /OUTPUT 1 "ns_y";
    .port_info 5 /OUTPUT 1 "ns_r";
    .port_info 6 /OUTPUT 1 "ew_g";
    .port_info 7 /OUTPUT 1 "ew_y";
    .port_info 8 /OUTPUT 1 "ew_r";
P_0000027fb07bec90 .param/l "S0" 0 3 10, C4<00>;
P_0000027fb07becc8 .param/l "S1" 0 3 11, C4<01>;
P_0000027fb07bed00 .param/l "S2" 0 3 12, C4<10>;
P_0000027fb07bed38 .param/l "S3" 0 3 13, C4<11>;
P_0000027fb07bed70 .param/l "delay2" 0 3 16, C4<010>;
P_0000027fb07beda8 .param/l "delay5" 0 3 15, C4<101>;
v0000027fb07bbe40_0 .net "clk", 0 0, v0000027fb08e0530_0;  1 drivers
v0000027fb086bc10_0 .var "delay", 2 0;
v0000027fb086bcb0_0 .var "ew_g", 0 0;
v0000027fb0876a10_0 .var "ew_r", 0 0;
v0000027fb0876ab0_0 .var "ew_y", 0 0;
v0000027fb0876b50_0 .var "next_state", 1 0;
v0000027fb0876bf0_0 .var "ns_g", 0 0;
v0000027fb07b66d0_0 .var "ns_r", 0 0;
v0000027fb08e0fd0_0 .var "ns_y", 0 0;
v0000027fb08e0c10_0 .net "rst", 0 0, v0000027fb08e0210_0;  1 drivers
v0000027fb08e05d0_0 .var "state", 1 0;
v0000027fb08e0cb0_0 .net "tick", 0 0, v0000027fb08e0670_0;  1 drivers
v0000027fb08e00d0_0 .var "tick_count", 2 0;
E_0000027fb086c7e0 .event anyedge, v0000027fb08e05d0_0;
E_0000027fb086c5e0 .event posedge, v0000027fb07bbe40_0;
S_0000027fb07beb00 .scope module, "top" "top" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "ns_g";
    .port_info 3 /OUTPUT 1 "ns_y";
    .port_info 4 /OUTPUT 1 "ns_r";
    .port_info 5 /OUTPUT 1 "ew_g";
    .port_info 6 /OUTPUT 1 "ew_y";
    .port_info 7 /OUTPUT 1 "ew_r";
o0000027fb088e3a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027fb08e1cc0_0 .net "clk", 0 0, o0000027fb088e3a8;  0 drivers
v0000027fb08e15e0_0 .net "ew_g", 0 0, v0000027fb08e0990_0;  1 drivers
v0000027fb08e1680_0 .net "ew_r", 0 0, v0000027fb08e08f0_0;  1 drivers
v0000027fb08e1a40_0 .net "ew_y", 0 0, v0000027fb08e0ad0_0;  1 drivers
v0000027fb08e1360_0 .net "ns_g", 0 0, v0000027fb08e1180_0;  1 drivers
v0000027fb08e10e0_0 .net "ns_r", 0 0, v0000027fb08e19a0_0;  1 drivers
v0000027fb08e1f40_0 .net "ns_y", 0 0, v0000027fb08e2620_0;  1 drivers
o0000027fb088e408 .functor BUFZ 1, C4<z>; HiZ drive
v0000027fb08e24e0_0 .net "rst", 0 0, o0000027fb088e408;  0 drivers
v0000027fb08e2120_0 .net "tick_1hz", 0 0, v0000027fb08e0e90_0;  1 drivers
S_0000027fb07b6770 .scope module, "u_div" "tick_divider" 4 11, 5 1 0, S_0000027fb07beb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "tick";
P_0000027fb07b6900 .param/l "CLK_FREQ_HZ" 0 5 2, +C4<00000010111110101111000010000000>;
P_0000027fb07b6938 .param/l "TERMINAL" 1 5 11, +C4<00000010111110101111000010000000>;
P_0000027fb07b6970 .param/l "TICK_HZ" 0 5 3, +C4<00000000000000000000000000000001>;
P_0000027fb07b69a8 .param/l "WIDTH" 1 5 12, +C4<00000000000000000000000000011010>;
v0000027fb08e0710_0 .net "clk", 0 0, o0000027fb088e3a8;  alias, 0 drivers
v0000027fb08e0850_0 .var "count", 25 0;
v0000027fb08e0490_0 .net "rst", 0 0, o0000027fb088e408;  alias, 0 drivers
v0000027fb08e0e90_0 .var "tick", 0 0;
E_0000027fb086cca0 .event posedge, v0000027fb08e0710_0;
S_0000027fb08743b0 .scope module, "u_tl" "traffic_light" 4 14, 3 1 0, S_0000027fb07beb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tick";
    .port_info 3 /OUTPUT 1 "ns_g";
    .port_info 4 /OUTPUT 1 "ns_y";
    .port_info 5 /OUTPUT 1 "ns_r";
    .port_info 6 /OUTPUT 1 "ew_g";
    .port_info 7 /OUTPUT 1 "ew_y";
    .port_info 8 /OUTPUT 1 "ew_r";
P_0000027fb07b69f0 .param/l "S0" 0 3 10, C4<00>;
P_0000027fb07b6a28 .param/l "S1" 0 3 11, C4<01>;
P_0000027fb07b6a60 .param/l "S2" 0 3 12, C4<10>;
P_0000027fb07b6a98 .param/l "S3" 0 3 13, C4<11>;
P_0000027fb07b6ad0 .param/l "delay2" 0 3 16, C4<010>;
P_0000027fb07b6b08 .param/l "delay5" 0 3 15, C4<101>;
v0000027fb08e0350_0 .net "clk", 0 0, o0000027fb088e3a8;  alias, 0 drivers
v0000027fb08e07b0_0 .var "delay", 2 0;
v0000027fb08e0990_0 .var "ew_g", 0 0;
v0000027fb08e08f0_0 .var "ew_r", 0 0;
v0000027fb08e0ad0_0 .var "ew_y", 0 0;
v0000027fb08e23a0_0 .var "next_state", 1 0;
v0000027fb08e1180_0 .var "ns_g", 0 0;
v0000027fb08e19a0_0 .var "ns_r", 0 0;
v0000027fb08e2620_0 .var "ns_y", 0 0;
v0000027fb08e1e00_0 .net "rst", 0 0, o0000027fb088e408;  alias, 0 drivers
v0000027fb08e1720_0 .var "state", 1 0;
v0000027fb08e1860_0 .net "tick", 0 0, v0000027fb08e0e90_0;  alias, 1 drivers
v0000027fb08e2940_0 .var "tick_count", 2 0;
E_0000027fb086cce0 .event anyedge, v0000027fb08e1720_0;
    .scope S_0000027fb0876880;
T_0 ;
    %wait E_0000027fb086c5e0;
    %load/vec4 v0000027fb08e0c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027fb08e05d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027fb08e00d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027fb08e0cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000027fb08e00d0_0;
    %pad/u 32;
    %load/vec4 v0000027fb086bc10_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0000027fb0876b50_0;
    %assign/vec4 v0000027fb08e05d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027fb08e00d0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000027fb08e00d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000027fb08e00d0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027fb0876880;
T_1 ;
    %wait E_0000027fb086c7e0;
    %load/vec4 v0000027fb08e05d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027fb0876b50_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027fb0876b50_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000027fb086bc10_0, 0, 3;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027fb0876b50_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027fb086bc10_0, 0, 3;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000027fb0876b50_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000027fb086bc10_0, 0, 3;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027fb0876b50_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027fb086bc10_0, 0, 3;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000027fb0876880;
T_2 ;
    %wait E_0000027fb086c7e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027fb0876bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027fb08e0fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027fb07b66d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027fb086bcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027fb0876ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027fb0876a10_0, 0, 1;
    %load/vec4 v0000027fb08e05d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027fb0876bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027fb0876a10_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027fb08e0fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027fb0876a10_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027fb07b66d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027fb086bcb0_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027fb07b66d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027fb0876ab0_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000027fb07be970;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027fb08e0530_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000027fb07be970;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0000027fb08e0530_0;
    %inv;
    %store/vec4 v0000027fb08e0530_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027fb07be970;
T_5 ;
    %wait E_0000027fb086c5e0;
    %load/vec4 v0000027fb08e0d50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000027fb08e0d50_0, 0;
    %load/vec4 v0000027fb08e0d50_0;
    %pushi/vec4 20, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000027fb08e0670_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027fb07be970;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027fb08e0d50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027fb08e0670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027fb08e0210_0, 0, 1;
    %pushi/vec4 9, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027fb086c5e0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027fb08e0210_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000027fb07be970;
T_7 ;
    %vpi_call 2 47 "$dumpfile", "traffic_light_tb.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027fb07be970 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000027fb07b6770;
T_8 ;
    %wait E_0000027fb086cca0;
    %load/vec4 v0000027fb08e0490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0000027fb08e0850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027fb08e0e90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000027fb08e0850_0;
    %pad/u 32;
    %cmpi/e 49999999, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0000027fb08e0850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027fb08e0e90_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000027fb08e0850_0;
    %addi 1, 0, 26;
    %assign/vec4 v0000027fb08e0850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027fb08e0e90_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000027fb08743b0;
T_9 ;
    %wait E_0000027fb086cca0;
    %load/vec4 v0000027fb08e1e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027fb08e1720_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027fb08e2940_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000027fb08e1860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000027fb08e2940_0;
    %pad/u 32;
    %load/vec4 v0000027fb08e07b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0000027fb08e23a0_0;
    %assign/vec4 v0000027fb08e1720_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027fb08e2940_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0000027fb08e2940_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000027fb08e2940_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000027fb08743b0;
T_10 ;
    %wait E_0000027fb086cce0;
    %load/vec4 v0000027fb08e1720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027fb08e23a0_0, 0, 2;
    %jmp T_10.5;
T_10.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027fb08e23a0_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000027fb08e07b0_0, 0, 3;
    %jmp T_10.5;
T_10.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027fb08e23a0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027fb08e07b0_0, 0, 3;
    %jmp T_10.5;
T_10.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000027fb08e23a0_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000027fb08e07b0_0, 0, 3;
    %jmp T_10.5;
T_10.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027fb08e23a0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027fb08e07b0_0, 0, 3;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000027fb08743b0;
T_11 ;
    %wait E_0000027fb086cce0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027fb08e1180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027fb08e2620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027fb08e19a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027fb08e0990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027fb08e0ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027fb08e08f0_0, 0, 1;
    %load/vec4 v0000027fb08e1720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027fb08e1180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027fb08e08f0_0, 0, 1;
    %jmp T_11.4;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027fb08e2620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027fb08e08f0_0, 0, 1;
    %jmp T_11.4;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027fb08e19a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027fb08e0990_0, 0, 1;
    %jmp T_11.4;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027fb08e19a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027fb08e0ad0_0, 0, 1;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_traffic_light.v";
    "traffic_light.v";
    "top.v";
    "tick_divider.v";
