/* generated HAL source - BootLoader 精简版（仅 CAN-FD） */
#include "hal_data.h"

extern const canfd_afl_entry_t p_canfd0_afl[CANFD_CFG_AFL_CH1_RULE_NUM];

can_bit_timing_cfg_t g_canfd0_bit_timing_cfg = {
    .baud_rate_prescaler = 1, .time_segment_1 = 59, .time_segment_2 = 20,
    .synchronization_jump_width = 4 };

#if BSP_FEATURE_CANFD_FD_SUPPORT
can_bit_timing_cfg_t g_canfd0_data_timing_cfg =
{
    .baud_rate_prescaler = 1,
    .time_segment_1 = 29,
    .time_segment_2 = 10,
    .synchronization_jump_width = 4
};
#endif

#define CANFD_CFG_COMMONFIFO0 (((0) << R_CANFD_CFDCFCC_CFE_Pos) | \
                                        ((0) << R_CANFD_CFDCFCC_CFRXIE_Pos) | \
                                        ((0) << R_CANFD_CFDCFCC_CFTXIE_Pos) | \
                                        ((0) << R_CANFD_CFDCFCC_CFPLS_Pos) | \
                                        ((0) << R_CANFD_CFDCFCC_CFM_Pos) | \
                                        ((0) << R_CANFD_CFDCFCC_CFITSS_Pos) | \
                                        ((0) << R_CANFD_CFDCFCC_CFITR_Pos) | \
                                        ((0)  << R_CANFD_CFDCFCC_CFIM_Pos) | \
                                        ((3U) << R_CANFD_CFDCFCC_CFIGCV_Pos) | \
                                        ((0) << R_CANFD_CFDCFCC_CFTML_Pos) | \
                                        ((3) << R_CANFD_CFDCFCC_CFDC_Pos) | \
                                        (0 << R_CANFD_CFDCFCC_CFITT_Pos))

canfd_global_cfg_t g_canfd0_global_cfg = { .global_interrupts = (0x3),
        .global_config = ((R_CANFD_CFDGCFG_TPRI_Msk) | (0)
                | (BSP_CFG_CANFDCLK_SOURCE == BSP_CLOCKS_SOURCE_CLOCK_MAIN_OSC ?
                        R_CANFD_CFDGCFG_DCS_Msk : 0U)
                | (R_CANFD_CFDGCFG_CMPOC_Msk)
                | ((0) << R_CANFD_CFDGCFG_ITRCP_Pos)), .rx_mb_config = (0
                | ((7) << R_CANFD_CFDRMNB_RMPLS_Pos)), .global_err_ipl =
                CANFD_CFG_GLOBAL_ERR_IPL, .rx_fifo_ipl = CANFD_CFG_RX_FIFO_IPL,
        .rx_fifo_config = { ((3U) << R_CANFD_CFDRFCC_RFIGCV_Pos)
                | ((3) << R_CANFD_CFDRFCC_RFDC_Pos)
                | ((7) << R_CANFD_CFDRFCC_RFPLS_Pos)
                | ((R_CANFD_CFDRFCC_RFIE_Msk | R_CANFD_CFDRFCC_RFIM_Msk))
                | ((1)), ((3U) << R_CANFD_CFDRFCC_RFIGCV_Pos)
                | ((3) << R_CANFD_CFDRFCC_RFDC_Pos)
                | ((7) << R_CANFD_CFDRFCC_RFPLS_Pos)
                | ((R_CANFD_CFDRFCC_RFIE_Msk | R_CANFD_CFDRFCC_RFIM_Msk))
                | ((0)) }, .common_fifo_config = {
        CANFD_CFG_COMMONFIFO0 } };

canfd_extended_cfg_t g_canfd0_extended_cfg = { .p_afl = p_canfd0_afl,
        .txmb_txi_enable = ((1ULL << 0) | 0ULL), .error_interrupts = (0U),
#if BSP_FEATURE_CANFD_FD_SUPPORT
    .p_data_timing      = &g_canfd0_data_timing_cfg,
#else
        .p_data_timing = NULL,
#endif
        .delay_compensation = (1), .p_global_cfg = &g_canfd0_global_cfg, };

canfd_instance_ctrl_t g_canfd0_ctrl;
const can_cfg_t g_canfd0_cfg = { .channel = 1, .p_bit_timing =
        &g_canfd0_bit_timing_cfg, .p_callback = canfd0_callback, .p_extend =
        &g_canfd0_extended_cfg, .p_context = NULL, .ipl = (6),
#if defined(VECTOR_NUMBER_CAN1_COMFRX)
    .rx_irq             = VECTOR_NUMBER_CAN1_COMFRX,
#else
        .rx_irq = FSP_INVALID_VECTOR,
#endif
#if defined(VECTOR_NUMBER_CAN1_TX)
    .tx_irq             = VECTOR_NUMBER_CAN1_TX,
#else
        .tx_irq = FSP_INVALID_VECTOR,
#endif
#if defined(VECTOR_NUMBER_CAN1_CHERR)
    .error_irq             = VECTOR_NUMBER_CAN1_CHERR,
#else
        .error_irq = FSP_INVALID_VECTOR,
#endif
        };
const can_instance_t g_canfd0 = { .p_ctrl = &g_canfd0_ctrl, .p_cfg =
        &g_canfd0_cfg, .p_api = &g_canfd_on_canfd };

/* ============ SCI9 UART（115200，IAP 通道） ============ */
sci_b_baud_setting_t g_uart0_baud_setting = {
/* Baud rate calculated with 0.160% error. */.baudrate_bits_b.abcse = 0,
        .baudrate_bits_b.abcs = 0, .baudrate_bits_b.bgdm = 1,
        .baudrate_bits_b.cks = 0, .baudrate_bits_b.brr = 64,
        .baudrate_bits_b.mddr = (uint8_t) 256, .baudrate_bits_b.brme = false };

const sci_b_uart_extended_cfg_t g_uart0_cfg_extend = { .clock =
                SCI_B_UART_CLOCK_INT,
                .rx_edge_start = SCI_B_UART_START_BIT_FALLING_EDGE,
                .noise_cancel = SCI_B_UART_NOISE_CANCELLATION_DISABLE,
                .rx_fifo_trigger = SCI_B_UART_RX_FIFO_TRIGGER_MAX,
                .p_baud_setting = &g_uart0_baud_setting,
                .flow_control = SCI_B_UART_FLOW_CONTROL_RTS,
                .flow_control_pin = (bsp_io_port_pin_t) UINT16_MAX,
                .rs485_setting = { .enable = SCI_B_UART_RS485_DISABLE,
                        .polarity = SCI_B_UART_RS485_DE_POLARITY_HIGH,
                        .assertion_time = 1, .negation_time = 1, } };

const uart_cfg_t g_uart0_cfg = { .channel = 9, .data_bits = UART_DATA_BITS_8,
                .parity = UART_PARITY_OFF, .stop_bits = UART_STOP_BITS_1,
                .p_callback = uart_callback, .p_context = NULL,
                .p_extend = &g_uart0_cfg_extend,
                .p_transfer_tx = NULL, .p_transfer_rx = NULL,
                .rxi_ipl = (7), .txi_ipl = (12), .tei_ipl = (7), .eri_ipl = (12),
#if defined(VECTOR_NUMBER_SCI9_RXI)
                .rxi_irq = VECTOR_NUMBER_SCI9_RXI,
#else
                .rxi_irq = FSP_INVALID_VECTOR,
#endif
#if defined(VECTOR_NUMBER_SCI9_TXI)
                .txi_irq = VECTOR_NUMBER_SCI9_TXI,
#else
                .txi_irq = FSP_INVALID_VECTOR,
#endif
#if defined(VECTOR_NUMBER_SCI9_TEI)
                .tei_irq = VECTOR_NUMBER_SCI9_TEI,
#else
                .tei_irq = FSP_INVALID_VECTOR,
#endif
#if defined(VECTOR_NUMBER_SCI9_ERI)
                .eri_irq = VECTOR_NUMBER_SCI9_ERI,
#else
                .eri_irq = FSP_INVALID_VECTOR,
#endif
                };

sci_b_uart_instance_ctrl_t g_uart0_ctrl;
const uart_instance_t g_uart0 = { .p_ctrl = &g_uart0_ctrl,
        .p_cfg = &g_uart0_cfg, .p_api = &g_uart_on_sci_b };
