|Lab2MipsUnicycle
ClockInput => registers:inst.ck
ClockInput => memory:inst4.ck
ClockInput => instructionsmemory:inst23.ClockInput
ClockInput => programcounter:inst6.ClockInput


|Lab2MipsUnicycle|registers:inst
ck => reg_mem~37.CLK
ck => reg_mem~0.CLK
ck => reg_mem~1.CLK
ck => reg_mem~2.CLK
ck => reg_mem~3.CLK
ck => reg_mem~4.CLK
ck => reg_mem~5.CLK
ck => reg_mem~6.CLK
ck => reg_mem~7.CLK
ck => reg_mem~8.CLK
ck => reg_mem~9.CLK
ck => reg_mem~10.CLK
ck => reg_mem~11.CLK
ck => reg_mem~12.CLK
ck => reg_mem~13.CLK
ck => reg_mem~14.CLK
ck => reg_mem~15.CLK
ck => reg_mem~16.CLK
ck => reg_mem~17.CLK
ck => reg_mem~18.CLK
ck => reg_mem~19.CLK
ck => reg_mem~20.CLK
ck => reg_mem~21.CLK
ck => reg_mem~22.CLK
ck => reg_mem~23.CLK
ck => reg_mem~24.CLK
ck => reg_mem~25.CLK
ck => reg_mem~26.CLK
ck => reg_mem~27.CLK
ck => reg_mem~28.CLK
ck => reg_mem~29.CLK
ck => reg_mem~30.CLK
ck => reg_mem~31.CLK
ck => reg_mem~32.CLK
ck => reg_mem~33.CLK
ck => reg_mem~34.CLK
ck => reg_mem~35.CLK
ck => reg_mem~36.CLK
ck => reg_mem.CLK0
reg_write => reg_mem~37.DATAIN
reg_write => reg_mem.WE
read_reg_1[0] => reg_mem.RADDR
read_reg_1[1] => reg_mem.RADDR1
read_reg_1[2] => reg_mem.RADDR2
read_reg_1[3] => reg_mem.RADDR3
read_reg_1[4] => reg_mem.RADDR4
read_reg_2[0] => reg_mem.PORTBRADDR
read_reg_2[1] => reg_mem.PORTBRADDR1
read_reg_2[2] => reg_mem.PORTBRADDR2
read_reg_2[3] => reg_mem.PORTBRADDR3
read_reg_2[4] => reg_mem.PORTBRADDR4
write_reg[0] => reg_mem~4.DATAIN
write_reg[0] => reg_mem.WADDR
write_reg[1] => reg_mem~3.DATAIN
write_reg[1] => reg_mem.WADDR1
write_reg[2] => reg_mem~2.DATAIN
write_reg[2] => reg_mem.WADDR2
write_reg[3] => reg_mem~1.DATAIN
write_reg[3] => reg_mem.WADDR3
write_reg[4] => reg_mem~0.DATAIN
write_reg[4] => reg_mem.WADDR4
write_data[0] => reg_mem~36.DATAIN
write_data[0] => reg_mem.DATAIN
write_data[1] => reg_mem~35.DATAIN
write_data[1] => reg_mem.DATAIN1
write_data[2] => reg_mem~34.DATAIN
write_data[2] => reg_mem.DATAIN2
write_data[3] => reg_mem~33.DATAIN
write_data[3] => reg_mem.DATAIN3
write_data[4] => reg_mem~32.DATAIN
write_data[4] => reg_mem.DATAIN4
write_data[5] => reg_mem~31.DATAIN
write_data[5] => reg_mem.DATAIN5
write_data[6] => reg_mem~30.DATAIN
write_data[6] => reg_mem.DATAIN6
write_data[7] => reg_mem~29.DATAIN
write_data[7] => reg_mem.DATAIN7
write_data[8] => reg_mem~28.DATAIN
write_data[8] => reg_mem.DATAIN8
write_data[9] => reg_mem~27.DATAIN
write_data[9] => reg_mem.DATAIN9
write_data[10] => reg_mem~26.DATAIN
write_data[10] => reg_mem.DATAIN10
write_data[11] => reg_mem~25.DATAIN
write_data[11] => reg_mem.DATAIN11
write_data[12] => reg_mem~24.DATAIN
write_data[12] => reg_mem.DATAIN12
write_data[13] => reg_mem~23.DATAIN
write_data[13] => reg_mem.DATAIN13
write_data[14] => reg_mem~22.DATAIN
write_data[14] => reg_mem.DATAIN14
write_data[15] => reg_mem~21.DATAIN
write_data[15] => reg_mem.DATAIN15
write_data[16] => reg_mem~20.DATAIN
write_data[16] => reg_mem.DATAIN16
write_data[17] => reg_mem~19.DATAIN
write_data[17] => reg_mem.DATAIN17
write_data[18] => reg_mem~18.DATAIN
write_data[18] => reg_mem.DATAIN18
write_data[19] => reg_mem~17.DATAIN
write_data[19] => reg_mem.DATAIN19
write_data[20] => reg_mem~16.DATAIN
write_data[20] => reg_mem.DATAIN20
write_data[21] => reg_mem~15.DATAIN
write_data[21] => reg_mem.DATAIN21
write_data[22] => reg_mem~14.DATAIN
write_data[22] => reg_mem.DATAIN22
write_data[23] => reg_mem~13.DATAIN
write_data[23] => reg_mem.DATAIN23
write_data[24] => reg_mem~12.DATAIN
write_data[24] => reg_mem.DATAIN24
write_data[25] => reg_mem~11.DATAIN
write_data[25] => reg_mem.DATAIN25
write_data[26] => reg_mem~10.DATAIN
write_data[26] => reg_mem.DATAIN26
write_data[27] => reg_mem~9.DATAIN
write_data[27] => reg_mem.DATAIN27
write_data[28] => reg_mem~8.DATAIN
write_data[28] => reg_mem.DATAIN28
write_data[29] => reg_mem~7.DATAIN
write_data[29] => reg_mem.DATAIN29
write_data[30] => reg_mem~6.DATAIN
write_data[30] => reg_mem.DATAIN30
write_data[31] => reg_mem~5.DATAIN
write_data[31] => reg_mem.DATAIN31
read_data_1[0] <= reg_mem.DATAOUT
read_data_1[1] <= reg_mem.DATAOUT1
read_data_1[2] <= reg_mem.DATAOUT2
read_data_1[3] <= reg_mem.DATAOUT3
read_data_1[4] <= reg_mem.DATAOUT4
read_data_1[5] <= reg_mem.DATAOUT5
read_data_1[6] <= reg_mem.DATAOUT6
read_data_1[7] <= reg_mem.DATAOUT7
read_data_1[8] <= reg_mem.DATAOUT8
read_data_1[9] <= reg_mem.DATAOUT9
read_data_1[10] <= reg_mem.DATAOUT10
read_data_1[11] <= reg_mem.DATAOUT11
read_data_1[12] <= reg_mem.DATAOUT12
read_data_1[13] <= reg_mem.DATAOUT13
read_data_1[14] <= reg_mem.DATAOUT14
read_data_1[15] <= reg_mem.DATAOUT15
read_data_1[16] <= reg_mem.DATAOUT16
read_data_1[17] <= reg_mem.DATAOUT17
read_data_1[18] <= reg_mem.DATAOUT18
read_data_1[19] <= reg_mem.DATAOUT19
read_data_1[20] <= reg_mem.DATAOUT20
read_data_1[21] <= reg_mem.DATAOUT21
read_data_1[22] <= reg_mem.DATAOUT22
read_data_1[23] <= reg_mem.DATAOUT23
read_data_1[24] <= reg_mem.DATAOUT24
read_data_1[25] <= reg_mem.DATAOUT25
read_data_1[26] <= reg_mem.DATAOUT26
read_data_1[27] <= reg_mem.DATAOUT27
read_data_1[28] <= reg_mem.DATAOUT28
read_data_1[29] <= reg_mem.DATAOUT29
read_data_1[30] <= reg_mem.DATAOUT30
read_data_1[31] <= reg_mem.DATAOUT31
read_data_2[0] <= reg_mem.PORTBDATAOUT
read_data_2[1] <= reg_mem.PORTBDATAOUT1
read_data_2[2] <= reg_mem.PORTBDATAOUT2
read_data_2[3] <= reg_mem.PORTBDATAOUT3
read_data_2[4] <= reg_mem.PORTBDATAOUT4
read_data_2[5] <= reg_mem.PORTBDATAOUT5
read_data_2[6] <= reg_mem.PORTBDATAOUT6
read_data_2[7] <= reg_mem.PORTBDATAOUT7
read_data_2[8] <= reg_mem.PORTBDATAOUT8
read_data_2[9] <= reg_mem.PORTBDATAOUT9
read_data_2[10] <= reg_mem.PORTBDATAOUT10
read_data_2[11] <= reg_mem.PORTBDATAOUT11
read_data_2[12] <= reg_mem.PORTBDATAOUT12
read_data_2[13] <= reg_mem.PORTBDATAOUT13
read_data_2[14] <= reg_mem.PORTBDATAOUT14
read_data_2[15] <= reg_mem.PORTBDATAOUT15
read_data_2[16] <= reg_mem.PORTBDATAOUT16
read_data_2[17] <= reg_mem.PORTBDATAOUT17
read_data_2[18] <= reg_mem.PORTBDATAOUT18
read_data_2[19] <= reg_mem.PORTBDATAOUT19
read_data_2[20] <= reg_mem.PORTBDATAOUT20
read_data_2[21] <= reg_mem.PORTBDATAOUT21
read_data_2[22] <= reg_mem.PORTBDATAOUT22
read_data_2[23] <= reg_mem.PORTBDATAOUT23
read_data_2[24] <= reg_mem.PORTBDATAOUT24
read_data_2[25] <= reg_mem.PORTBDATAOUT25
read_data_2[26] <= reg_mem.PORTBDATAOUT26
read_data_2[27] <= reg_mem.PORTBDATAOUT27
read_data_2[28] <= reg_mem.PORTBDATAOUT28
read_data_2[29] <= reg_mem.PORTBDATAOUT29
read_data_2[30] <= reg_mem.PORTBDATAOUT30
read_data_2[31] <= reg_mem.PORTBDATAOUT31


|Lab2MipsUnicycle|control:inst5
Aluop1 <= inst20.DB_MAX_OUTPUT_PORT_TYPE
Opcode[0] => inst23.IN1
Opcode[0] => inst11.IN0
Opcode[0] => inst14.IN5
Opcode[0] => inst16.IN5
Opcode[0] => and5_1bit:inst4.Input4
Opcode[1] => inst10.IN0
Opcode[1] => inst14.IN4
Opcode[1] => inst13.IN4
Opcode[1] => inst16.IN4
Opcode[1] => and5_1bit:inst4.Input5
Opcode[2] => and5_1bit:inst3.Input5
Opcode[2] => inst9.IN0
Opcode[3] => inst8.IN0
Opcode[3] => inst16.IN0
Opcode[3] => inst17.IN0
Opcode[4] => inst7.IN0
Opcode[5] => inst.IN0
Opcode[5] => inst14.IN1
Opcode[5] => inst16.IN1
Opcode[5] => and5_1bit:inst4.Input1
Aluop0 <= and5_1bit:inst3.ResultingPin
MemToReg <= inst14.DB_MAX_OUTPUT_PORT_TYPE
RegDest <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Jump <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Branch <= and5_1bit:inst3.ResultingPin
MemRead <= inst14.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= inst16.DB_MAX_OUTPUT_PORT_TYPE
AluSrc <= inst19.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= inst21.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|control:inst5|and5_1bit:inst3
ResultingPin <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst.IN0
Input2 => inst.IN1
Input3 => inst.IN2
Input4 => inst.IN3
Input5 => inst2.IN1


|Lab2MipsUnicycle|control:inst5|and5_1bit:inst4
ResultingPin <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst.IN0
Input2 => inst.IN1
Input3 => inst.IN2
Input4 => inst.IN3
Input5 => inst2.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16
Result[0] <= mux2_1bit:inst999.Result
Result[1] <= mux2_1bit:inst69.Result
Result[2] <= mux2_1bit:inst.Result
Result[3] <= mux2_1bit:inst6.Result
Result[4] <= mux2_1bit:inst14.Result
Result[5] <= mux2_1bit:inst7.Result
Result[6] <= mux2_1bit:inst15.Result
Result[7] <= mux2_1bit:inst8.Result
Result[8] <= mux2_1bit:inst16.Result
Result[9] <= mux2_1bit:inst9.Result
Result[10] <= mux2_1bit:inst18.Result
Result[11] <= mux2_1bit:inst10.Result
Result[12] <= mux2_1bit:inst17.Result
Result[13] <= mux2_1bit:inst11.Result
Result[14] <= mux2_1bit:inst19.Result
Result[15] <= mux2_1bit:inst12.Result
Result[16] <= mux2_1bit:inst20.Result
Result[17] <= mux2_1bit:inst13.Result
Result[18] <= mux2_1bit:inst21.Result
Result[19] <= mux2_1bit:inst22.Result
Result[20] <= mux2_1bit:inst23.Result
Result[21] <= mux2_1bit:inst24.Result
Result[22] <= mux2_1bit:inst25.Result
Result[23] <= mux2_1bit:inst26.Result
Result[24] <= mux2_1bit:inst27.Result
Result[25] <= mux2_1bit:inst28.Result
Result[26] <= mux2_1bit:inst29.Result
Result[27] <= mux2_1bit:inst30.Result
Result[28] <= mux2_1bit:inst31.Result
Result[29] <= mux2_1bit:inst32.Result
Result[30] <= mux2_1bit:inst33.Result
Result[31] <= mux2_1bit:inst34.Result
Selector => mux2_1bit:inst999.Selector
Selector => mux2_1bit:inst69.Selector
Selector => mux2_1bit:inst.Selector
Selector => mux2_1bit:inst6.Selector
Selector => mux2_1bit:inst14.Selector
Selector => mux2_1bit:inst7.Selector
Selector => mux2_1bit:inst15.Selector
Selector => mux2_1bit:inst8.Selector
Selector => mux2_1bit:inst16.Selector
Selector => mux2_1bit:inst9.Selector
Selector => mux2_1bit:inst18.Selector
Selector => mux2_1bit:inst10.Selector
Selector => mux2_1bit:inst17.Selector
Selector => mux2_1bit:inst11.Selector
Selector => mux2_1bit:inst19.Selector
Selector => mux2_1bit:inst12.Selector
Selector => mux2_1bit:inst20.Selector
Selector => mux2_1bit:inst13.Selector
Selector => mux2_1bit:inst21.Selector
Selector => mux2_1bit:inst22.Selector
Selector => mux2_1bit:inst23.Selector
Selector => mux2_1bit:inst24.Selector
Selector => mux2_1bit:inst25.Selector
Selector => mux2_1bit:inst26.Selector
Selector => mux2_1bit:inst27.Selector
Selector => mux2_1bit:inst28.Selector
Selector => mux2_1bit:inst29.Selector
Selector => mux2_1bit:inst30.Selector
Selector => mux2_1bit:inst31.Selector
Selector => mux2_1bit:inst32.Selector
Selector => mux2_1bit:inst33.Selector
Selector => mux2_1bit:inst34.Selector
Input1[0] => mux2_1bit:inst999.Input1
Input1[1] => mux2_1bit:inst69.Input1
Input1[2] => mux2_1bit:inst.Input1
Input1[3] => mux2_1bit:inst6.Input1
Input1[4] => mux2_1bit:inst14.Input1
Input1[5] => mux2_1bit:inst7.Input1
Input1[6] => mux2_1bit:inst15.Input1
Input1[7] => mux2_1bit:inst8.Input1
Input1[8] => mux2_1bit:inst16.Input1
Input1[9] => mux2_1bit:inst9.Input1
Input1[10] => mux2_1bit:inst18.Input1
Input1[11] => mux2_1bit:inst10.Input1
Input1[12] => mux2_1bit:inst17.Input1
Input1[13] => mux2_1bit:inst11.Input1
Input1[14] => mux2_1bit:inst19.Input1
Input1[15] => mux2_1bit:inst12.Input1
Input1[16] => mux2_1bit:inst20.Input1
Input1[17] => mux2_1bit:inst13.Input1
Input1[18] => mux2_1bit:inst21.Input1
Input1[19] => mux2_1bit:inst22.Input1
Input1[20] => mux2_1bit:inst23.Input1
Input1[21] => mux2_1bit:inst24.Input1
Input1[22] => mux2_1bit:inst25.Input1
Input1[23] => mux2_1bit:inst26.Input1
Input1[24] => mux2_1bit:inst27.Input1
Input1[25] => mux2_1bit:inst28.Input1
Input1[26] => mux2_1bit:inst29.Input1
Input1[27] => mux2_1bit:inst30.Input1
Input1[28] => mux2_1bit:inst31.Input1
Input1[29] => mux2_1bit:inst32.Input1
Input1[30] => mux2_1bit:inst33.Input1
Input1[31] => mux2_1bit:inst34.Input1
Input2[0] => mux2_1bit:inst999.Input2
Input2[1] => mux2_1bit:inst69.Input2
Input2[2] => mux2_1bit:inst.Input2
Input2[3] => mux2_1bit:inst6.Input2
Input2[4] => mux2_1bit:inst14.Input2
Input2[5] => mux2_1bit:inst7.Input2
Input2[6] => mux2_1bit:inst15.Input2
Input2[7] => mux2_1bit:inst8.Input2
Input2[8] => mux2_1bit:inst16.Input2
Input2[9] => mux2_1bit:inst9.Input2
Input2[10] => mux2_1bit:inst18.Input2
Input2[11] => mux2_1bit:inst10.Input2
Input2[12] => mux2_1bit:inst17.Input2
Input2[13] => mux2_1bit:inst11.Input2
Input2[14] => mux2_1bit:inst19.Input2
Input2[15] => mux2_1bit:inst12.Input2
Input2[16] => mux2_1bit:inst20.Input2
Input2[17] => mux2_1bit:inst13.Input2
Input2[18] => mux2_1bit:inst21.Input2
Input2[19] => mux2_1bit:inst22.Input2
Input2[20] => mux2_1bit:inst23.Input2
Input2[21] => mux2_1bit:inst24.Input2
Input2[22] => mux2_1bit:inst25.Input2
Input2[23] => mux2_1bit:inst26.Input2
Input2[24] => mux2_1bit:inst27.Input2
Input2[25] => mux2_1bit:inst28.Input2
Input2[26] => mux2_1bit:inst29.Input2
Input2[27] => mux2_1bit:inst30.Input2
Input2[28] => mux2_1bit:inst31.Input2
Input2[29] => mux2_1bit:inst32.Input2
Input2[30] => mux2_1bit:inst33.Input2
Input2[31] => mux2_1bit:inst34.Input2


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst999
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst69
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst6
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst14
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst7
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst15
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst8
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst16
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst9
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst18
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst10
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst17
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst11
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst19
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst12
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst20
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst13
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst21
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst22
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst23
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst24
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst25
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst26
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst27
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst28
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst29
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst30
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst31
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst32
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst16|mux2_1bit:inst34
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|memory:inst4
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => data_mem~4.DATAIN
address[2] => data_mem.WADDR
address[2] => data_mem.RADDR
address[3] => data_mem~3.DATAIN
address[3] => data_mem.WADDR1
address[3] => data_mem.RADDR1
address[4] => data_mem~2.DATAIN
address[4] => data_mem.WADDR2
address[4] => data_mem.RADDR2
address[5] => data_mem~1.DATAIN
address[5] => data_mem.WADDR3
address[5] => data_mem.RADDR3
address[6] => data_mem~0.DATAIN
address[6] => data_mem.WADDR4
address[6] => data_mem.RADDR4
address[7] => ~NO_FANOUT~
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
address[16] => ~NO_FANOUT~
address[17] => ~NO_FANOUT~
address[18] => ~NO_FANOUT~
address[19] => ~NO_FANOUT~
address[20] => ~NO_FANOUT~
address[21] => ~NO_FANOUT~
address[22] => ~NO_FANOUT~
address[23] => ~NO_FANOUT~
address[24] => ~NO_FANOUT~
address[25] => ~NO_FANOUT~
address[26] => ~NO_FANOUT~
address[27] => ~NO_FANOUT~
address[28] => ~NO_FANOUT~
address[29] => ~NO_FANOUT~
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~
write_data[0] => data_mem~36.DATAIN
write_data[0] => data_mem.DATAIN
write_data[1] => data_mem~35.DATAIN
write_data[1] => data_mem.DATAIN1
write_data[2] => data_mem~34.DATAIN
write_data[2] => data_mem.DATAIN2
write_data[3] => data_mem~33.DATAIN
write_data[3] => data_mem.DATAIN3
write_data[4] => data_mem~32.DATAIN
write_data[4] => data_mem.DATAIN4
write_data[5] => data_mem~31.DATAIN
write_data[5] => data_mem.DATAIN5
write_data[6] => data_mem~30.DATAIN
write_data[6] => data_mem.DATAIN6
write_data[7] => data_mem~29.DATAIN
write_data[7] => data_mem.DATAIN7
write_data[8] => data_mem~28.DATAIN
write_data[8] => data_mem.DATAIN8
write_data[9] => data_mem~27.DATAIN
write_data[9] => data_mem.DATAIN9
write_data[10] => data_mem~26.DATAIN
write_data[10] => data_mem.DATAIN10
write_data[11] => data_mem~25.DATAIN
write_data[11] => data_mem.DATAIN11
write_data[12] => data_mem~24.DATAIN
write_data[12] => data_mem.DATAIN12
write_data[13] => data_mem~23.DATAIN
write_data[13] => data_mem.DATAIN13
write_data[14] => data_mem~22.DATAIN
write_data[14] => data_mem.DATAIN14
write_data[15] => data_mem~21.DATAIN
write_data[15] => data_mem.DATAIN15
write_data[16] => data_mem~20.DATAIN
write_data[16] => data_mem.DATAIN16
write_data[17] => data_mem~19.DATAIN
write_data[17] => data_mem.DATAIN17
write_data[18] => data_mem~18.DATAIN
write_data[18] => data_mem.DATAIN18
write_data[19] => data_mem~17.DATAIN
write_data[19] => data_mem.DATAIN19
write_data[20] => data_mem~16.DATAIN
write_data[20] => data_mem.DATAIN20
write_data[21] => data_mem~15.DATAIN
write_data[21] => data_mem.DATAIN21
write_data[22] => data_mem~14.DATAIN
write_data[22] => data_mem.DATAIN22
write_data[23] => data_mem~13.DATAIN
write_data[23] => data_mem.DATAIN23
write_data[24] => data_mem~12.DATAIN
write_data[24] => data_mem.DATAIN24
write_data[25] => data_mem~11.DATAIN
write_data[25] => data_mem.DATAIN25
write_data[26] => data_mem~10.DATAIN
write_data[26] => data_mem.DATAIN26
write_data[27] => data_mem~9.DATAIN
write_data[27] => data_mem.DATAIN27
write_data[28] => data_mem~8.DATAIN
write_data[28] => data_mem.DATAIN28
write_data[29] => data_mem~7.DATAIN
write_data[29] => data_mem.DATAIN29
write_data[30] => data_mem~6.DATAIN
write_data[30] => data_mem.DATAIN30
write_data[31] => data_mem~5.DATAIN
write_data[31] => data_mem.DATAIN31
MemWrite => data_mem~37.DATAIN
MemWrite => data_mem.WE
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
ck => data_mem~37.CLK
ck => data_mem~0.CLK
ck => data_mem~1.CLK
ck => data_mem~2.CLK
ck => data_mem~3.CLK
ck => data_mem~4.CLK
ck => data_mem~5.CLK
ck => data_mem~6.CLK
ck => data_mem~7.CLK
ck => data_mem~8.CLK
ck => data_mem~9.CLK
ck => data_mem~10.CLK
ck => data_mem~11.CLK
ck => data_mem~12.CLK
ck => data_mem~13.CLK
ck => data_mem~14.CLK
ck => data_mem~15.CLK
ck => data_mem~16.CLK
ck => data_mem~17.CLK
ck => data_mem~18.CLK
ck => data_mem~19.CLK
ck => data_mem~20.CLK
ck => data_mem~21.CLK
ck => data_mem~22.CLK
ck => data_mem~23.CLK
ck => data_mem~24.CLK
ck => data_mem~25.CLK
ck => data_mem~26.CLK
ck => data_mem~27.CLK
ck => data_mem~28.CLK
ck => data_mem~29.CLK
ck => data_mem~30.CLK
ck => data_mem~31.CLK
ck => data_mem~32.CLK
ck => data_mem~33.CLK
ck => data_mem~34.CLK
ck => data_mem~35.CLK
ck => data_mem~36.CLK
ck => data_mem.CLK0
read_data[0] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2
Bne <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Result[0] <= mini_alu:inst.Result
Result[1] <= mini_alu:inst3.Result
Result[2] <= mini_alu:inst5.Result
Result[3] <= mini_alu:inst700.Result
Result[4] <= mini_alu:inst900.Result
Result[5] <= mini_alu:inst11.Result
Result[6] <= mini_alu:inst13.Result
Result[7] <= mini_alu:inst15.Result
Result[8] <= mini_alu:inst17.Result
Result[9] <= mini_alu:inst19.Result
Result[10] <= mini_alu:inst21.Result
Result[11] <= mini_alu:inst23.Result
Result[12] <= mini_alu:inst25.Result
Result[13] <= mini_alu:inst27.Result
Result[14] <= mini_alu:inst29.Result
Result[15] <= mini_alu:inst31.Result
Result[16] <= mini_alu:inst33.Result
Result[17] <= mini_alu:inst35.Result
Result[18] <= mini_alu:inst37.Result
Result[19] <= mini_alu:inst39.Result
Result[20] <= mini_alu:inst41.Result
Result[21] <= mini_alu:inst43.Result
Result[22] <= mini_alu:inst45.Result
Result[23] <= mini_alu:inst47.Result
Result[24] <= mini_alu:inst49.Result
Result[25] <= mini_alu:inst51.Result
Result[26] <= mini_alu:inst53.Result
Result[27] <= mini_alu:inst55.Result
Result[28] <= mini_alu:inst5700.Result
Result[29] <= mini_alu:inst5900.Result
Result[30] <= mini_alu:inst61.Result
Result[31] <= mini_alu:inst63.Result
Selector[0] => mini_alu:inst.Selector0
Selector[0] => mini_alu:inst63.Selector0
Selector[0] => mini_alu:inst61.Selector0
Selector[0] => mini_alu:inst5900.Selector0
Selector[0] => mini_alu:inst5700.Selector0
Selector[0] => mini_alu:inst55.Selector0
Selector[0] => mini_alu:inst53.Selector0
Selector[0] => mini_alu:inst51.Selector0
Selector[0] => mini_alu:inst49.Selector0
Selector[0] => mini_alu:inst47.Selector0
Selector[0] => mini_alu:inst45.Selector0
Selector[0] => mini_alu:inst43.Selector0
Selector[0] => mini_alu:inst41.Selector0
Selector[0] => mini_alu:inst39.Selector0
Selector[0] => mini_alu:inst37.Selector0
Selector[0] => mini_alu:inst35.Selector0
Selector[0] => mini_alu:inst33.Selector0
Selector[0] => mini_alu:inst31.Selector0
Selector[0] => mini_alu:inst29.Selector0
Selector[0] => mini_alu:inst27.Selector0
Selector[0] => mini_alu:inst25.Selector0
Selector[0] => mini_alu:inst23.Selector0
Selector[0] => mini_alu:inst21.Selector0
Selector[0] => mini_alu:inst19.Selector0
Selector[0] => mini_alu:inst17.Selector0
Selector[0] => mini_alu:inst15.Selector0
Selector[0] => mini_alu:inst13.Selector0
Selector[0] => mini_alu:inst11.Selector0
Selector[0] => mini_alu:inst900.Selector0
Selector[0] => mini_alu:inst700.Selector0
Selector[0] => mini_alu:inst5.Selector0
Selector[0] => mini_alu:inst3.Selector0
Selector[1] => mini_alu:inst.Selector1
Selector[1] => mini_alu:inst63.Selector1
Selector[1] => mini_alu:inst61.Selector1
Selector[1] => mini_alu:inst5900.Selector1
Selector[1] => mini_alu:inst5700.Selector1
Selector[1] => mini_alu:inst55.Selector1
Selector[1] => mini_alu:inst53.Selector1
Selector[1] => mini_alu:inst51.Selector1
Selector[1] => mini_alu:inst49.Selector1
Selector[1] => mini_alu:inst47.Selector1
Selector[1] => mini_alu:inst45.Selector1
Selector[1] => mini_alu:inst43.Selector1
Selector[1] => mini_alu:inst41.Selector1
Selector[1] => mini_alu:inst39.Selector1
Selector[1] => mini_alu:inst37.Selector1
Selector[1] => mini_alu:inst35.Selector1
Selector[1] => mini_alu:inst33.Selector1
Selector[1] => mini_alu:inst31.Selector1
Selector[1] => mini_alu:inst29.Selector1
Selector[1] => mini_alu:inst27.Selector1
Selector[1] => mini_alu:inst25.Selector1
Selector[1] => mini_alu:inst23.Selector1
Selector[1] => mini_alu:inst21.Selector1
Selector[1] => mini_alu:inst19.Selector1
Selector[1] => mini_alu:inst17.Selector1
Selector[1] => mini_alu:inst15.Selector1
Selector[1] => mini_alu:inst13.Selector1
Selector[1] => mini_alu:inst11.Selector1
Selector[1] => mini_alu:inst900.Selector1
Selector[1] => mini_alu:inst700.Selector1
Selector[1] => mini_alu:inst5.Selector1
Selector[1] => mini_alu:inst3.Selector1
Input1[0] => mini_alu:inst.Input1
Input1[1] => mini_alu:inst3.Input1
Input1[2] => mini_alu:inst5.Input1
Input1[3] => mini_alu:inst700.Input1
Input1[4] => mini_alu:inst900.Input1
Input1[5] => mini_alu:inst11.Input1
Input1[6] => mini_alu:inst13.Input1
Input1[7] => mini_alu:inst15.Input1
Input1[8] => mini_alu:inst17.Input1
Input1[9] => mini_alu:inst19.Input1
Input1[10] => mini_alu:inst21.Input1
Input1[11] => mini_alu:inst23.Input1
Input1[12] => mini_alu:inst25.Input1
Input1[13] => mini_alu:inst27.Input1
Input1[14] => mini_alu:inst29.Input1
Input1[15] => mini_alu:inst31.Input1
Input1[16] => mini_alu:inst33.Input1
Input1[17] => mini_alu:inst35.Input1
Input1[18] => mini_alu:inst37.Input1
Input1[19] => mini_alu:inst39.Input1
Input1[20] => mini_alu:inst41.Input1
Input1[21] => mini_alu:inst43.Input1
Input1[22] => mini_alu:inst45.Input1
Input1[23] => mini_alu:inst47.Input1
Input1[24] => mini_alu:inst49.Input1
Input1[25] => mini_alu:inst51.Input1
Input1[26] => mini_alu:inst53.Input1
Input1[27] => mini_alu:inst55.Input1
Input1[28] => mini_alu:inst5700.Input1
Input1[29] => mini_alu:inst5900.Input1
Input1[30] => mini_alu:inst61.Input1
Input1[31] => mini_alu:inst63.Input1
InvertInput1 => mini_alu:inst.InvertInput1
InvertInput1 => mini_alu:inst63.InvertInput1
InvertInput1 => mini_alu:inst61.InvertInput1
InvertInput1 => mini_alu:inst5900.InvertInput1
InvertInput1 => mini_alu:inst5700.InvertInput1
InvertInput1 => mini_alu:inst55.InvertInput1
InvertInput1 => mini_alu:inst53.InvertInput1
InvertInput1 => mini_alu:inst51.InvertInput1
InvertInput1 => mini_alu:inst49.InvertInput1
InvertInput1 => mini_alu:inst47.InvertInput1
InvertInput1 => mini_alu:inst45.InvertInput1
InvertInput1 => mini_alu:inst43.InvertInput1
InvertInput1 => mini_alu:inst41.InvertInput1
InvertInput1 => mini_alu:inst39.InvertInput1
InvertInput1 => mini_alu:inst37.InvertInput1
InvertInput1 => mini_alu:inst35.InvertInput1
InvertInput1 => mini_alu:inst33.InvertInput1
InvertInput1 => mini_alu:inst31.InvertInput1
InvertInput1 => mini_alu:inst29.InvertInput1
InvertInput1 => mini_alu:inst27.InvertInput1
InvertInput1 => mini_alu:inst25.InvertInput1
InvertInput1 => mini_alu:inst23.InvertInput1
InvertInput1 => mini_alu:inst21.InvertInput1
InvertInput1 => mini_alu:inst19.InvertInput1
InvertInput1 => mini_alu:inst17.InvertInput1
InvertInput1 => mini_alu:inst15.InvertInput1
InvertInput1 => mini_alu:inst13.InvertInput1
InvertInput1 => mini_alu:inst11.InvertInput1
InvertInput1 => mini_alu:inst900.InvertInput1
InvertInput1 => mini_alu:inst700.InvertInput1
InvertInput1 => mini_alu:inst5.InvertInput1
InvertInput1 => mini_alu:inst3.InvertInput1
Input2[0] => mini_alu:inst.Input2
Input2[1] => mini_alu:inst3.Input2
Input2[2] => mini_alu:inst5.Input2
Input2[3] => mini_alu:inst700.Input2
Input2[4] => mini_alu:inst900.Input2
Input2[5] => mini_alu:inst11.Input2
Input2[6] => mini_alu:inst13.Input2
Input2[7] => mini_alu:inst15.Input2
Input2[8] => mini_alu:inst17.Input2
Input2[9] => mini_alu:inst19.Input2
Input2[10] => mini_alu:inst21.Input2
Input2[11] => mini_alu:inst23.Input2
Input2[12] => mini_alu:inst25.Input2
Input2[13] => mini_alu:inst27.Input2
Input2[14] => mini_alu:inst29.Input2
Input2[15] => mini_alu:inst31.Input2
Input2[16] => mini_alu:inst33.Input2
Input2[17] => mini_alu:inst35.Input2
Input2[18] => mini_alu:inst37.Input2
Input2[19] => mini_alu:inst39.Input2
Input2[20] => mini_alu:inst41.Input2
Input2[21] => mini_alu:inst43.Input2
Input2[22] => mini_alu:inst45.Input2
Input2[23] => mini_alu:inst47.Input2
Input2[24] => mini_alu:inst49.Input2
Input2[25] => mini_alu:inst51.Input2
Input2[26] => mini_alu:inst53.Input2
Input2[27] => mini_alu:inst55.Input2
Input2[28] => mini_alu:inst5700.Input2
Input2[29] => mini_alu:inst5900.Input2
Input2[30] => mini_alu:inst61.Input2
Input2[31] => mini_alu:inst63.Input2
InvertInput2 => mini_alu:inst.InvertInput2
InvertInput2 => mini_alu:inst.Cin
InvertInput2 => mini_alu:inst63.InvertInput2
InvertInput2 => mini_alu:inst61.InvertInput2
InvertInput2 => mini_alu:inst5900.InvertInput2
InvertInput2 => mini_alu:inst5700.InvertInput2
InvertInput2 => mini_alu:inst55.InvertInput2
InvertInput2 => mini_alu:inst53.InvertInput2
InvertInput2 => mini_alu:inst51.InvertInput2
InvertInput2 => mini_alu:inst49.InvertInput2
InvertInput2 => mini_alu:inst47.InvertInput2
InvertInput2 => mini_alu:inst45.InvertInput2
InvertInput2 => mini_alu:inst43.InvertInput2
InvertInput2 => mini_alu:inst41.InvertInput2
InvertInput2 => mini_alu:inst39.InvertInput2
InvertInput2 => mini_alu:inst37.InvertInput2
InvertInput2 => mini_alu:inst35.InvertInput2
InvertInput2 => mini_alu:inst33.InvertInput2
InvertInput2 => mini_alu:inst31.InvertInput2
InvertInput2 => mini_alu:inst29.InvertInput2
InvertInput2 => mini_alu:inst27.InvertInput2
InvertInput2 => mini_alu:inst25.InvertInput2
InvertInput2 => mini_alu:inst23.InvertInput2
InvertInput2 => mini_alu:inst21.InvertInput2
InvertInput2 => mini_alu:inst19.InvertInput2
InvertInput2 => mini_alu:inst17.InvertInput2
InvertInput2 => mini_alu:inst15.InvertInput2
InvertInput2 => mini_alu:inst13.InvertInput2
InvertInput2 => mini_alu:inst11.InvertInput2
InvertInput2 => mini_alu:inst900.InvertInput2
InvertInput2 => mini_alu:inst700.InvertInput2
InvertInput2 => mini_alu:inst5.InvertInput2
InvertInput2 => mini_alu:inst3.InvertInput2
Overflow <= mini_alu:inst63.Cout


|Lab2MipsUnicycle|alu32bit:inst2|or32:inst1
Result <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst.IN0
Input3 => inst.IN1
Input2 => inst.IN2
Input4 => inst.IN3
Input6 => inst.IN4
Input5 => inst.IN5
Input7 => inst.IN6
Input8 => inst.IN7
Input17 => inst2.IN0
Input19 => inst2.IN1
Input18 => inst2.IN2
Input20 => inst2.IN3
Input22 => inst2.IN4
Input21 => inst2.IN5
Input23 => inst2.IN6
Input24 => inst2.IN7
Input25 => inst3.IN0
Input27 => inst3.IN1
Input26 => inst3.IN2
Input28 => inst3.IN3
Input30 => inst3.IN4
Input29 => inst3.IN5
Input31 => inst3.IN6
Input32 => inst3.IN7
Input9 => inst1.IN0
Input11 => inst1.IN1
Input10 => inst1.IN2
Input12 => inst1.IN3
Input14 => inst1.IN4
Input13 => inst1.IN5
Input15 => inst1.IN6
Input16 => inst1.IN7


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst63
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst63|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst63|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst63|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst63|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst63|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst63|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst63|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst61
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst61|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst61|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst61|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst61|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst61|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst61|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst61|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5900
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5900|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5900|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5900|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5900|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5900|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5900|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5900|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5700
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5700|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5700|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5700|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5700|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5700|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5700|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5700|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst55
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst55|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst55|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst55|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst55|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst55|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst55|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst55|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst53
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst53|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst53|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst53|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst53|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst53|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst53|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst53|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst51
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst51|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst51|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst51|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst51|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst51|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst51|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst51|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst49
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst49|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst49|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst49|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst49|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst49|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst49|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst49|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst47
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst47|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst47|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst47|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst47|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst47|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst47|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst47|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst45
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst45|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst45|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst45|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst45|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst45|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst45|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst45|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst43
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst43|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst43|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst43|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst43|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst43|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst43|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst43|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst41
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst41|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst41|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst41|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst41|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst41|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst41|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst41|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst39
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst39|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst39|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst39|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst39|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst39|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst39|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst39|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst37
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst37|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst37|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst37|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst37|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst37|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst37|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst37|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst35
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst35|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst35|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst35|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst35|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst35|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst35|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst35|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst33
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst33|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst33|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst33|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst33|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst33|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst33|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst33|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst31
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst31|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst31|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst31|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst31|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst31|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst31|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst31|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst29
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst29|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst29|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst29|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst29|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst29|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst29|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst29|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst27
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst27|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst27|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst27|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst27|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst27|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst27|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst27|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst25
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst25|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst25|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst25|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst25|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst25|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst25|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst25|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst23
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst23|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst23|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst23|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst23|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst23|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst23|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst23|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst21
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst21|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst21|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst21|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst21|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst21|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst21|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst21|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst19
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst19|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst19|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst19|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst19|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst19|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst19|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst19|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst17
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst17|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst17|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst17|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst17|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst17|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst17|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst17|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst15
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst15|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst15|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst15|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst15|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst15|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst15|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst15|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst13
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst13|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst13|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst13|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst13|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst13|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst13|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst13|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst11
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst11|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst11|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst11|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst11|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst11|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst11|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst11|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst900
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst900|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst900|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst900|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst900|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst900|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst900|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst900|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst700
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst700|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst700|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst700|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst700|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst700|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst700|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst700|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst5|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst3
Result <= mux4_1bit:inst34.Result
InvertInput1 => mux2_1bit:inst.Selector
Input1 => mux2_1bit:inst.Input1
Input1 => inst14.IN0
InvertInput2 => mux2_1bit:inst33.Selector
Input2 => mux2_1bit:inst33.Input1
Input2 => inst16.IN0
Cin => fulladder2_1bit:inst31.Cin
Less => mux4_1bit:inst34.Input4
Selector0 => mux4_1bit:inst34.Selector0
Selector1 => mux4_1bit:inst34.Selector1
Set <= fulladder2_1bit:inst31.Result
Cout <= fulladder2_1bit:inst31.Cout


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst3|mux4_1bit:inst34
Result <= mux2_1bit:inst2.Result
Selector0 => mux2_1bit:inst2.Selector
Selector1 => mux2_1bit:inst.Selector
Selector1 => mux2_1bit:inst1.Selector
Input1 => mux2_1bit:inst.Input1
Input2 => mux2_1bit:inst.Input2
Input3 => mux2_1bit:inst1.Input1
Input4 => mux2_1bit:inst1.Input2


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst3|mux4_1bit:inst34|mux2_1bit:inst2
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst3|mux4_1bit:inst34|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst3|mux4_1bit:inst34|mux2_1bit:inst1
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst3|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst3|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|alu32bit:inst2|mini_alu:inst3|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|alucontrol:inst12
AluControlFunction[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
AluControlFunction[1] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
AluControlFunction[2] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
AluControlFunction[3] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
AluOP[0] => inst2.IN0
AluOP[0] => inst17.IN1
AluOP[0] => inst14.IN1
AluOP[1] => inst12.IN0
AluOP[1] => inst.IN0
AluOP[1] => inst17.IN0
AluOP[1] => inst15.IN0
AluOP[1] => inst19.IN0
AluOP[1] => inst21.IN0
AluOP[1] => inst23.IN0
FunctionInput[0] => inst8.IN0
FunctionInput[0] => inst21.IN6
FunctionInput[1] => inst7.IN0
FunctionInput[1] => inst15.IN4
FunctionInput[1] => inst23.IN4
FunctionInput[2] => inst6.IN0
FunctionInput[2] => inst19.IN5
FunctionInput[2] => inst21.IN5
FunctionInput[3] => inst5.IN0
FunctionInput[3] => inst23.IN7
FunctionInput[4] => inst4.IN0
FunctionInput[5] => inst12.IN1
FunctionInput[5] => inst15.IN1
FunctionInput[5] => inst19.IN1
FunctionInput[5] => inst21.IN1
FunctionInput[5] => inst23.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15
Result[0] <= mux2_1bit:inst999.Result
Result[1] <= mux2_1bit:inst69.Result
Result[2] <= mux2_1bit:inst.Result
Result[3] <= mux2_1bit:inst6.Result
Result[4] <= mux2_1bit:inst14.Result
Result[5] <= mux2_1bit:inst7.Result
Result[6] <= mux2_1bit:inst15.Result
Result[7] <= mux2_1bit:inst8.Result
Result[8] <= mux2_1bit:inst16.Result
Result[9] <= mux2_1bit:inst9.Result
Result[10] <= mux2_1bit:inst18.Result
Result[11] <= mux2_1bit:inst10.Result
Result[12] <= mux2_1bit:inst17.Result
Result[13] <= mux2_1bit:inst11.Result
Result[14] <= mux2_1bit:inst19.Result
Result[15] <= mux2_1bit:inst12.Result
Result[16] <= mux2_1bit:inst20.Result
Result[17] <= mux2_1bit:inst13.Result
Result[18] <= mux2_1bit:inst21.Result
Result[19] <= mux2_1bit:inst22.Result
Result[20] <= mux2_1bit:inst23.Result
Result[21] <= mux2_1bit:inst24.Result
Result[22] <= mux2_1bit:inst25.Result
Result[23] <= mux2_1bit:inst26.Result
Result[24] <= mux2_1bit:inst27.Result
Result[25] <= mux2_1bit:inst28.Result
Result[26] <= mux2_1bit:inst29.Result
Result[27] <= mux2_1bit:inst30.Result
Result[28] <= mux2_1bit:inst31.Result
Result[29] <= mux2_1bit:inst32.Result
Result[30] <= mux2_1bit:inst33.Result
Result[31] <= mux2_1bit:inst34.Result
Selector => mux2_1bit:inst999.Selector
Selector => mux2_1bit:inst69.Selector
Selector => mux2_1bit:inst.Selector
Selector => mux2_1bit:inst6.Selector
Selector => mux2_1bit:inst14.Selector
Selector => mux2_1bit:inst7.Selector
Selector => mux2_1bit:inst15.Selector
Selector => mux2_1bit:inst8.Selector
Selector => mux2_1bit:inst16.Selector
Selector => mux2_1bit:inst9.Selector
Selector => mux2_1bit:inst18.Selector
Selector => mux2_1bit:inst10.Selector
Selector => mux2_1bit:inst17.Selector
Selector => mux2_1bit:inst11.Selector
Selector => mux2_1bit:inst19.Selector
Selector => mux2_1bit:inst12.Selector
Selector => mux2_1bit:inst20.Selector
Selector => mux2_1bit:inst13.Selector
Selector => mux2_1bit:inst21.Selector
Selector => mux2_1bit:inst22.Selector
Selector => mux2_1bit:inst23.Selector
Selector => mux2_1bit:inst24.Selector
Selector => mux2_1bit:inst25.Selector
Selector => mux2_1bit:inst26.Selector
Selector => mux2_1bit:inst27.Selector
Selector => mux2_1bit:inst28.Selector
Selector => mux2_1bit:inst29.Selector
Selector => mux2_1bit:inst30.Selector
Selector => mux2_1bit:inst31.Selector
Selector => mux2_1bit:inst32.Selector
Selector => mux2_1bit:inst33.Selector
Selector => mux2_1bit:inst34.Selector
Input1[0] => mux2_1bit:inst999.Input1
Input1[1] => mux2_1bit:inst69.Input1
Input1[2] => mux2_1bit:inst.Input1
Input1[3] => mux2_1bit:inst6.Input1
Input1[4] => mux2_1bit:inst14.Input1
Input1[5] => mux2_1bit:inst7.Input1
Input1[6] => mux2_1bit:inst15.Input1
Input1[7] => mux2_1bit:inst8.Input1
Input1[8] => mux2_1bit:inst16.Input1
Input1[9] => mux2_1bit:inst9.Input1
Input1[10] => mux2_1bit:inst18.Input1
Input1[11] => mux2_1bit:inst10.Input1
Input1[12] => mux2_1bit:inst17.Input1
Input1[13] => mux2_1bit:inst11.Input1
Input1[14] => mux2_1bit:inst19.Input1
Input1[15] => mux2_1bit:inst12.Input1
Input1[16] => mux2_1bit:inst20.Input1
Input1[17] => mux2_1bit:inst13.Input1
Input1[18] => mux2_1bit:inst21.Input1
Input1[19] => mux2_1bit:inst22.Input1
Input1[20] => mux2_1bit:inst23.Input1
Input1[21] => mux2_1bit:inst24.Input1
Input1[22] => mux2_1bit:inst25.Input1
Input1[23] => mux2_1bit:inst26.Input1
Input1[24] => mux2_1bit:inst27.Input1
Input1[25] => mux2_1bit:inst28.Input1
Input1[26] => mux2_1bit:inst29.Input1
Input1[27] => mux2_1bit:inst30.Input1
Input1[28] => mux2_1bit:inst31.Input1
Input1[29] => mux2_1bit:inst32.Input1
Input1[30] => mux2_1bit:inst33.Input1
Input1[31] => mux2_1bit:inst34.Input1
Input2[0] => mux2_1bit:inst999.Input2
Input2[1] => mux2_1bit:inst69.Input2
Input2[2] => mux2_1bit:inst.Input2
Input2[3] => mux2_1bit:inst6.Input2
Input2[4] => mux2_1bit:inst14.Input2
Input2[5] => mux2_1bit:inst7.Input2
Input2[6] => mux2_1bit:inst15.Input2
Input2[7] => mux2_1bit:inst8.Input2
Input2[8] => mux2_1bit:inst16.Input2
Input2[9] => mux2_1bit:inst9.Input2
Input2[10] => mux2_1bit:inst18.Input2
Input2[11] => mux2_1bit:inst10.Input2
Input2[12] => mux2_1bit:inst17.Input2
Input2[13] => mux2_1bit:inst11.Input2
Input2[14] => mux2_1bit:inst19.Input2
Input2[15] => mux2_1bit:inst12.Input2
Input2[16] => mux2_1bit:inst20.Input2
Input2[17] => mux2_1bit:inst13.Input2
Input2[18] => mux2_1bit:inst21.Input2
Input2[19] => mux2_1bit:inst22.Input2
Input2[20] => mux2_1bit:inst23.Input2
Input2[21] => mux2_1bit:inst24.Input2
Input2[22] => mux2_1bit:inst25.Input2
Input2[23] => mux2_1bit:inst26.Input2
Input2[24] => mux2_1bit:inst27.Input2
Input2[25] => mux2_1bit:inst28.Input2
Input2[26] => mux2_1bit:inst29.Input2
Input2[27] => mux2_1bit:inst30.Input2
Input2[28] => mux2_1bit:inst31.Input2
Input2[29] => mux2_1bit:inst32.Input2
Input2[30] => mux2_1bit:inst33.Input2
Input2[31] => mux2_1bit:inst34.Input2


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst999
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst69
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst6
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst14
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst7
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst15
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst8
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst16
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst9
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst18
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst10
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst17
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst11
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst19
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst12
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst20
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst13
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst21
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst22
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst23
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst24
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst25
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst26
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst27
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst28
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst29
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst30
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst31
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst32
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst15|mux2_1bit:inst34
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|signextend16to32bit:inst3
Output32bit[0] <= Input16bit[0].DB_MAX_OUTPUT_PORT_TYPE
Output32bit[1] <= Input16bit[1].DB_MAX_OUTPUT_PORT_TYPE
Output32bit[2] <= Input16bit[2].DB_MAX_OUTPUT_PORT_TYPE
Output32bit[3] <= Input16bit[3].DB_MAX_OUTPUT_PORT_TYPE
Output32bit[4] <= Input16bit[4].DB_MAX_OUTPUT_PORT_TYPE
Output32bit[5] <= Input16bit[5].DB_MAX_OUTPUT_PORT_TYPE
Output32bit[6] <= Input16bit[6].DB_MAX_OUTPUT_PORT_TYPE
Output32bit[7] <= Input16bit[7].DB_MAX_OUTPUT_PORT_TYPE
Output32bit[8] <= Input16bit[8].DB_MAX_OUTPUT_PORT_TYPE
Output32bit[9] <= Input16bit[9].DB_MAX_OUTPUT_PORT_TYPE
Output32bit[10] <= Input16bit[10].DB_MAX_OUTPUT_PORT_TYPE
Output32bit[11] <= Input16bit[11].DB_MAX_OUTPUT_PORT_TYPE
Output32bit[12] <= Input16bit[12].DB_MAX_OUTPUT_PORT_TYPE
Output32bit[13] <= Input16bit[13].DB_MAX_OUTPUT_PORT_TYPE
Output32bit[14] <= Input16bit[14].DB_MAX_OUTPUT_PORT_TYPE
Output32bit[15] <= Input16bit[15].DB_MAX_OUTPUT_PORT_TYPE
Output32bit[16] <= inst37.DB_MAX_OUTPUT_PORT_TYPE
Output32bit[17] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output32bit[18] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Output32bit[19] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
Output32bit[20] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output32bit[21] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
Output32bit[22] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
Output32bit[23] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output32bit[24] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
Output32bit[25] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
Output32bit[26] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output32bit[27] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Output32bit[28] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Output32bit[29] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output32bit[30] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Output32bit[31] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Input16bit[0] => Output32bit[0].DATAIN
Input16bit[1] => Output32bit[1].DATAIN
Input16bit[2] => Output32bit[2].DATAIN
Input16bit[3] => Output32bit[3].DATAIN
Input16bit[4] => Output32bit[4].DATAIN
Input16bit[5] => Output32bit[5].DATAIN
Input16bit[6] => Output32bit[6].DATAIN
Input16bit[7] => Output32bit[7].DATAIN
Input16bit[8] => Output32bit[8].DATAIN
Input16bit[9] => Output32bit[9].DATAIN
Input16bit[10] => Output32bit[10].DATAIN
Input16bit[11] => Output32bit[11].DATAIN
Input16bit[12] => Output32bit[12].DATAIN
Input16bit[13] => Output32bit[13].DATAIN
Input16bit[14] => Output32bit[14].DATAIN
Input16bit[15] => inst36.IN0
Input16bit[15] => inst34.IN0
Input16bit[15] => inst32.IN0
Input16bit[15] => inst30.IN0
Input16bit[15] => inst.IN0
Input16bit[15] => inst9.IN0
Input16bit[15] => inst10.IN0
Input16bit[15] => inst12.IN0
Input16bit[15] => inst14.IN0
Input16bit[15] => inst16.IN0
Input16bit[15] => inst18.IN0
Input16bit[15] => inst20.IN0
Input16bit[15] => inst22.IN0
Input16bit[15] => inst24.IN0
Input16bit[15] => inst26.IN0
Input16bit[15] => inst28.IN0
Input16bit[15] => Output32bit[15].DATAIN


|Lab2MipsUnicycle|mux2_5bit:inst9
Result[0] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst12.IN0
Selector => inst2.IN0
Selector => inst14.IN0
Selector => inst4.IN0
Selector => inst16.IN0
Selector => inst6.IN0
Selector => inst18.IN0
Selector => inst8.IN0
Selector => inst20.IN0
Selector => inst10.IN0
Input2[0] => inst12.IN1
Input2[1] => inst14.IN1
Input2[2] => inst16.IN1
Input2[3] => inst18.IN1
Input2[4] => inst20.IN1
Input1[0] => inst.IN1
Input1[1] => inst5.IN1
Input1[2] => inst7.IN1
Input1[3] => inst9.IN1
Input1[4] => inst11.IN1


|Lab2MipsUnicycle|four32bit:inst10
Result32[0] <= <GND>
Result32[1] <= <GND>
Result32[2] <= <VCC>
Result32[3] <= <GND>
Result32[4] <= <GND>
Result32[5] <= <GND>
Result32[6] <= <GND>
Result32[7] <= <GND>
Result32[8] <= <GND>
Result32[9] <= <GND>
Result32[10] <= <GND>
Result32[11] <= <GND>
Result32[12] <= <GND>
Result32[13] <= <GND>
Result32[14] <= <GND>
Result32[15] <= <GND>
Result32[16] <= <GND>
Result32[17] <= <GND>
Result32[18] <= <GND>
Result32[19] <= <GND>
Result32[20] <= <GND>
Result32[21] <= <GND>
Result32[22] <= <GND>
Result32[23] <= <GND>
Result32[24] <= <GND>
Result32[25] <= <GND>
Result32[26] <= <GND>
Result32[27] <= <GND>
Result32[28] <= <GND>
Result32[29] <= <GND>
Result32[30] <= <GND>
Result32[31] <= <GND>


|Lab2MipsUnicycle|mux2_32bit:inst11
Result[0] <= mux2_1bit:inst999.Result
Result[1] <= mux2_1bit:inst69.Result
Result[2] <= mux2_1bit:inst.Result
Result[3] <= mux2_1bit:inst6.Result
Result[4] <= mux2_1bit:inst14.Result
Result[5] <= mux2_1bit:inst7.Result
Result[6] <= mux2_1bit:inst15.Result
Result[7] <= mux2_1bit:inst8.Result
Result[8] <= mux2_1bit:inst16.Result
Result[9] <= mux2_1bit:inst9.Result
Result[10] <= mux2_1bit:inst18.Result
Result[11] <= mux2_1bit:inst10.Result
Result[12] <= mux2_1bit:inst17.Result
Result[13] <= mux2_1bit:inst11.Result
Result[14] <= mux2_1bit:inst19.Result
Result[15] <= mux2_1bit:inst12.Result
Result[16] <= mux2_1bit:inst20.Result
Result[17] <= mux2_1bit:inst13.Result
Result[18] <= mux2_1bit:inst21.Result
Result[19] <= mux2_1bit:inst22.Result
Result[20] <= mux2_1bit:inst23.Result
Result[21] <= mux2_1bit:inst24.Result
Result[22] <= mux2_1bit:inst25.Result
Result[23] <= mux2_1bit:inst26.Result
Result[24] <= mux2_1bit:inst27.Result
Result[25] <= mux2_1bit:inst28.Result
Result[26] <= mux2_1bit:inst29.Result
Result[27] <= mux2_1bit:inst30.Result
Result[28] <= mux2_1bit:inst31.Result
Result[29] <= mux2_1bit:inst32.Result
Result[30] <= mux2_1bit:inst33.Result
Result[31] <= mux2_1bit:inst34.Result
Selector => mux2_1bit:inst999.Selector
Selector => mux2_1bit:inst69.Selector
Selector => mux2_1bit:inst.Selector
Selector => mux2_1bit:inst6.Selector
Selector => mux2_1bit:inst14.Selector
Selector => mux2_1bit:inst7.Selector
Selector => mux2_1bit:inst15.Selector
Selector => mux2_1bit:inst8.Selector
Selector => mux2_1bit:inst16.Selector
Selector => mux2_1bit:inst9.Selector
Selector => mux2_1bit:inst18.Selector
Selector => mux2_1bit:inst10.Selector
Selector => mux2_1bit:inst17.Selector
Selector => mux2_1bit:inst11.Selector
Selector => mux2_1bit:inst19.Selector
Selector => mux2_1bit:inst12.Selector
Selector => mux2_1bit:inst20.Selector
Selector => mux2_1bit:inst13.Selector
Selector => mux2_1bit:inst21.Selector
Selector => mux2_1bit:inst22.Selector
Selector => mux2_1bit:inst23.Selector
Selector => mux2_1bit:inst24.Selector
Selector => mux2_1bit:inst25.Selector
Selector => mux2_1bit:inst26.Selector
Selector => mux2_1bit:inst27.Selector
Selector => mux2_1bit:inst28.Selector
Selector => mux2_1bit:inst29.Selector
Selector => mux2_1bit:inst30.Selector
Selector => mux2_1bit:inst31.Selector
Selector => mux2_1bit:inst32.Selector
Selector => mux2_1bit:inst33.Selector
Selector => mux2_1bit:inst34.Selector
Input1[0] => mux2_1bit:inst999.Input1
Input1[1] => mux2_1bit:inst69.Input1
Input1[2] => mux2_1bit:inst.Input1
Input1[3] => mux2_1bit:inst6.Input1
Input1[4] => mux2_1bit:inst14.Input1
Input1[5] => mux2_1bit:inst7.Input1
Input1[6] => mux2_1bit:inst15.Input1
Input1[7] => mux2_1bit:inst8.Input1
Input1[8] => mux2_1bit:inst16.Input1
Input1[9] => mux2_1bit:inst9.Input1
Input1[10] => mux2_1bit:inst18.Input1
Input1[11] => mux2_1bit:inst10.Input1
Input1[12] => mux2_1bit:inst17.Input1
Input1[13] => mux2_1bit:inst11.Input1
Input1[14] => mux2_1bit:inst19.Input1
Input1[15] => mux2_1bit:inst12.Input1
Input1[16] => mux2_1bit:inst20.Input1
Input1[17] => mux2_1bit:inst13.Input1
Input1[18] => mux2_1bit:inst21.Input1
Input1[19] => mux2_1bit:inst22.Input1
Input1[20] => mux2_1bit:inst23.Input1
Input1[21] => mux2_1bit:inst24.Input1
Input1[22] => mux2_1bit:inst25.Input1
Input1[23] => mux2_1bit:inst26.Input1
Input1[24] => mux2_1bit:inst27.Input1
Input1[25] => mux2_1bit:inst28.Input1
Input1[26] => mux2_1bit:inst29.Input1
Input1[27] => mux2_1bit:inst30.Input1
Input1[28] => mux2_1bit:inst31.Input1
Input1[29] => mux2_1bit:inst32.Input1
Input1[30] => mux2_1bit:inst33.Input1
Input1[31] => mux2_1bit:inst34.Input1
Input2[0] => mux2_1bit:inst999.Input2
Input2[1] => mux2_1bit:inst69.Input2
Input2[2] => mux2_1bit:inst.Input2
Input2[3] => mux2_1bit:inst6.Input2
Input2[4] => mux2_1bit:inst14.Input2
Input2[5] => mux2_1bit:inst7.Input2
Input2[6] => mux2_1bit:inst15.Input2
Input2[7] => mux2_1bit:inst8.Input2
Input2[8] => mux2_1bit:inst16.Input2
Input2[9] => mux2_1bit:inst9.Input2
Input2[10] => mux2_1bit:inst18.Input2
Input2[11] => mux2_1bit:inst10.Input2
Input2[12] => mux2_1bit:inst17.Input2
Input2[13] => mux2_1bit:inst11.Input2
Input2[14] => mux2_1bit:inst19.Input2
Input2[15] => mux2_1bit:inst12.Input2
Input2[16] => mux2_1bit:inst20.Input2
Input2[17] => mux2_1bit:inst13.Input2
Input2[18] => mux2_1bit:inst21.Input2
Input2[19] => mux2_1bit:inst22.Input2
Input2[20] => mux2_1bit:inst23.Input2
Input2[21] => mux2_1bit:inst24.Input2
Input2[22] => mux2_1bit:inst25.Input2
Input2[23] => mux2_1bit:inst26.Input2
Input2[24] => mux2_1bit:inst27.Input2
Input2[25] => mux2_1bit:inst28.Input2
Input2[26] => mux2_1bit:inst29.Input2
Input2[27] => mux2_1bit:inst30.Input2
Input2[28] => mux2_1bit:inst31.Input2
Input2[29] => mux2_1bit:inst32.Input2
Input2[30] => mux2_1bit:inst33.Input2
Input2[31] => mux2_1bit:inst34.Input2


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst999
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst69
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst6
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst14
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst7
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst15
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst8
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst16
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst9
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst18
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst10
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst17
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst11
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst19
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst12
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst20
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst13
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst21
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst22
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst23
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst24
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst25
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst26
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst27
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst28
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst29
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst30
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst31
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst32
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst33
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|mux2_32bit:inst11|mux2_1bit:inst34
Result <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Selector => inst1.IN0
Selector => inst2.IN0
Input2 => inst1.IN1
Input1 => inst.IN1


|Lab2MipsUnicycle|fulladder2_32bit:inst7
Overflow <= fulladder2_1bit:inst32.Cout
Input1[0] => fulladder2_1bit:inst.Input1
Input1[1] => fulladder2_1bit:inst1.Input1
Input1[2] => fulladder2_1bit:inst11.Input1
Input1[3] => fulladder2_1bit:inst3.Input1
Input1[4] => fulladder2_1bit:inst12.Input1
Input1[5] => fulladder2_1bit:inst4.Input1
Input1[6] => fulladder2_1bit:inst13.Input1
Input1[7] => fulladder2_1bit:inst5.Input1
Input1[8] => fulladder2_1bit:inst14.Input1
Input1[9] => fulladder2_1bit:inst6.Input1
Input1[10] => fulladder2_1bit:inst15.Input1
Input1[11] => fulladder2_1bit:inst7.Input1
Input1[12] => fulladder2_1bit:inst16.Input1
Input1[13] => fulladder2_1bit:inst8.Input1
Input1[14] => fulladder2_1bit:inst17.Input1
Input1[15] => fulladder2_1bit:inst9.Input1
Input1[16] => fulladder2_1bit:inst20.Input1
Input1[17] => fulladder2_1bit:inst10.Input1
Input1[18] => fulladder2_1bit:inst18.Input1
Input1[19] => fulladder2_1bit:inst19.Input1
Input1[20] => fulladder2_1bit:inst21.Input1
Input1[21] => fulladder2_1bit:inst22.Input1
Input1[22] => fulladder2_1bit:inst23.Input1
Input1[23] => fulladder2_1bit:inst24.Input1
Input1[24] => fulladder2_1bit:inst25.Input1
Input1[25] => fulladder2_1bit:inst26.Input1
Input1[26] => fulladder2_1bit:inst27.Input1
Input1[27] => fulladder2_1bit:inst28.Input1
Input1[28] => fulladder2_1bit:inst29.Input1
Input1[29] => fulladder2_1bit:inst30.Input1
Input1[30] => fulladder2_1bit:inst31.Input1
Input1[31] => fulladder2_1bit:inst32.Input1
Input2[0] => fulladder2_1bit:inst.Input2
Input2[1] => fulladder2_1bit:inst1.Input2
Input2[2] => fulladder2_1bit:inst11.Input2
Input2[3] => fulladder2_1bit:inst3.Input2
Input2[4] => fulladder2_1bit:inst12.Input2
Input2[5] => fulladder2_1bit:inst4.Input2
Input2[6] => fulladder2_1bit:inst13.Input2
Input2[7] => fulladder2_1bit:inst5.Input2
Input2[8] => fulladder2_1bit:inst14.Input2
Input2[9] => fulladder2_1bit:inst6.Input2
Input2[10] => fulladder2_1bit:inst15.Input2
Input2[11] => fulladder2_1bit:inst7.Input2
Input2[12] => fulladder2_1bit:inst16.Input2
Input2[13] => fulladder2_1bit:inst8.Input2
Input2[14] => fulladder2_1bit:inst17.Input2
Input2[15] => fulladder2_1bit:inst9.Input2
Input2[16] => fulladder2_1bit:inst20.Input2
Input2[17] => fulladder2_1bit:inst10.Input2
Input2[18] => fulladder2_1bit:inst18.Input2
Input2[19] => fulladder2_1bit:inst19.Input2
Input2[20] => fulladder2_1bit:inst21.Input2
Input2[21] => fulladder2_1bit:inst22.Input2
Input2[22] => fulladder2_1bit:inst23.Input2
Input2[23] => fulladder2_1bit:inst24.Input2
Input2[24] => fulladder2_1bit:inst25.Input2
Input2[25] => fulladder2_1bit:inst26.Input2
Input2[26] => fulladder2_1bit:inst27.Input2
Input2[27] => fulladder2_1bit:inst28.Input2
Input2[28] => fulladder2_1bit:inst29.Input2
Input2[29] => fulladder2_1bit:inst30.Input2
Input2[30] => fulladder2_1bit:inst31.Input2
Input2[31] => fulladder2_1bit:inst32.Input2
Result[0] <= fulladder2_1bit:inst.Result
Result[1] <= fulladder2_1bit:inst1.Result
Result[2] <= fulladder2_1bit:inst11.Result
Result[3] <= fulladder2_1bit:inst3.Result
Result[4] <= fulladder2_1bit:inst12.Result
Result[5] <= fulladder2_1bit:inst4.Result
Result[6] <= fulladder2_1bit:inst13.Result
Result[7] <= fulladder2_1bit:inst5.Result
Result[8] <= fulladder2_1bit:inst14.Result
Result[9] <= fulladder2_1bit:inst6.Result
Result[10] <= fulladder2_1bit:inst15.Result
Result[11] <= fulladder2_1bit:inst7.Result
Result[12] <= fulladder2_1bit:inst16.Result
Result[13] <= fulladder2_1bit:inst8.Result
Result[14] <= fulladder2_1bit:inst17.Result
Result[15] <= fulladder2_1bit:inst9.Result
Result[16] <= fulladder2_1bit:inst20.Result
Result[17] <= fulladder2_1bit:inst10.Result
Result[18] <= fulladder2_1bit:inst18.Result
Result[19] <= fulladder2_1bit:inst19.Result
Result[20] <= fulladder2_1bit:inst21.Result
Result[21] <= fulladder2_1bit:inst22.Result
Result[22] <= fulladder2_1bit:inst23.Result
Result[23] <= fulladder2_1bit:inst24.Result
Result[24] <= fulladder2_1bit:inst25.Result
Result[25] <= fulladder2_1bit:inst26.Result
Result[26] <= fulladder2_1bit:inst27.Result
Result[27] <= fulladder2_1bit:inst28.Result
Result[28] <= fulladder2_1bit:inst29.Result
Result[29] <= fulladder2_1bit:inst30.Result
Result[30] <= fulladder2_1bit:inst31.Result
Result[31] <= fulladder2_1bit:inst32.Result


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst32
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst30
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst29
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst28
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst27
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst26
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst25
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst24
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst23
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst22
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst21
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst19
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst18
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst10
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst20
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst9
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst17
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst8
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst16
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst7
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst15
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst6
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst14
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst5
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst13
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst4
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst12
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst3
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst11
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst7|fulladder2_1bit:inst
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13
Overflow <= fulladder2_1bit:inst32.Cout
Input1[0] => fulladder2_1bit:inst.Input1
Input1[1] => fulladder2_1bit:inst1.Input1
Input1[2] => fulladder2_1bit:inst11.Input1
Input1[3] => fulladder2_1bit:inst3.Input1
Input1[4] => fulladder2_1bit:inst12.Input1
Input1[5] => fulladder2_1bit:inst4.Input1
Input1[6] => fulladder2_1bit:inst13.Input1
Input1[7] => fulladder2_1bit:inst5.Input1
Input1[8] => fulladder2_1bit:inst14.Input1
Input1[9] => fulladder2_1bit:inst6.Input1
Input1[10] => fulladder2_1bit:inst15.Input1
Input1[11] => fulladder2_1bit:inst7.Input1
Input1[12] => fulladder2_1bit:inst16.Input1
Input1[13] => fulladder2_1bit:inst8.Input1
Input1[14] => fulladder2_1bit:inst17.Input1
Input1[15] => fulladder2_1bit:inst9.Input1
Input1[16] => fulladder2_1bit:inst20.Input1
Input1[17] => fulladder2_1bit:inst10.Input1
Input1[18] => fulladder2_1bit:inst18.Input1
Input1[19] => fulladder2_1bit:inst19.Input1
Input1[20] => fulladder2_1bit:inst21.Input1
Input1[21] => fulladder2_1bit:inst22.Input1
Input1[22] => fulladder2_1bit:inst23.Input1
Input1[23] => fulladder2_1bit:inst24.Input1
Input1[24] => fulladder2_1bit:inst25.Input1
Input1[25] => fulladder2_1bit:inst26.Input1
Input1[26] => fulladder2_1bit:inst27.Input1
Input1[27] => fulladder2_1bit:inst28.Input1
Input1[28] => fulladder2_1bit:inst29.Input1
Input1[29] => fulladder2_1bit:inst30.Input1
Input1[30] => fulladder2_1bit:inst31.Input1
Input1[31] => fulladder2_1bit:inst32.Input1
Input2[0] => fulladder2_1bit:inst.Input2
Input2[1] => fulladder2_1bit:inst1.Input2
Input2[2] => fulladder2_1bit:inst11.Input2
Input2[3] => fulladder2_1bit:inst3.Input2
Input2[4] => fulladder2_1bit:inst12.Input2
Input2[5] => fulladder2_1bit:inst4.Input2
Input2[6] => fulladder2_1bit:inst13.Input2
Input2[7] => fulladder2_1bit:inst5.Input2
Input2[8] => fulladder2_1bit:inst14.Input2
Input2[9] => fulladder2_1bit:inst6.Input2
Input2[10] => fulladder2_1bit:inst15.Input2
Input2[11] => fulladder2_1bit:inst7.Input2
Input2[12] => fulladder2_1bit:inst16.Input2
Input2[13] => fulladder2_1bit:inst8.Input2
Input2[14] => fulladder2_1bit:inst17.Input2
Input2[15] => fulladder2_1bit:inst9.Input2
Input2[16] => fulladder2_1bit:inst20.Input2
Input2[17] => fulladder2_1bit:inst10.Input2
Input2[18] => fulladder2_1bit:inst18.Input2
Input2[19] => fulladder2_1bit:inst19.Input2
Input2[20] => fulladder2_1bit:inst21.Input2
Input2[21] => fulladder2_1bit:inst22.Input2
Input2[22] => fulladder2_1bit:inst23.Input2
Input2[23] => fulladder2_1bit:inst24.Input2
Input2[24] => fulladder2_1bit:inst25.Input2
Input2[25] => fulladder2_1bit:inst26.Input2
Input2[26] => fulladder2_1bit:inst27.Input2
Input2[27] => fulladder2_1bit:inst28.Input2
Input2[28] => fulladder2_1bit:inst29.Input2
Input2[29] => fulladder2_1bit:inst30.Input2
Input2[30] => fulladder2_1bit:inst31.Input2
Input2[31] => fulladder2_1bit:inst32.Input2
Result[0] <= fulladder2_1bit:inst.Result
Result[1] <= fulladder2_1bit:inst1.Result
Result[2] <= fulladder2_1bit:inst11.Result
Result[3] <= fulladder2_1bit:inst3.Result
Result[4] <= fulladder2_1bit:inst12.Result
Result[5] <= fulladder2_1bit:inst4.Result
Result[6] <= fulladder2_1bit:inst13.Result
Result[7] <= fulladder2_1bit:inst5.Result
Result[8] <= fulladder2_1bit:inst14.Result
Result[9] <= fulladder2_1bit:inst6.Result
Result[10] <= fulladder2_1bit:inst15.Result
Result[11] <= fulladder2_1bit:inst7.Result
Result[12] <= fulladder2_1bit:inst16.Result
Result[13] <= fulladder2_1bit:inst8.Result
Result[14] <= fulladder2_1bit:inst17.Result
Result[15] <= fulladder2_1bit:inst9.Result
Result[16] <= fulladder2_1bit:inst20.Result
Result[17] <= fulladder2_1bit:inst10.Result
Result[18] <= fulladder2_1bit:inst18.Result
Result[19] <= fulladder2_1bit:inst19.Result
Result[20] <= fulladder2_1bit:inst21.Result
Result[21] <= fulladder2_1bit:inst22.Result
Result[22] <= fulladder2_1bit:inst23.Result
Result[23] <= fulladder2_1bit:inst24.Result
Result[24] <= fulladder2_1bit:inst25.Result
Result[25] <= fulladder2_1bit:inst26.Result
Result[26] <= fulladder2_1bit:inst27.Result
Result[27] <= fulladder2_1bit:inst28.Result
Result[28] <= fulladder2_1bit:inst29.Result
Result[29] <= fulladder2_1bit:inst30.Result
Result[30] <= fulladder2_1bit:inst31.Result
Result[31] <= fulladder2_1bit:inst32.Result


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst32
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst31
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst30
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst29
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst28
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst27
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst26
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst25
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst24
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst23
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst22
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst21
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst19
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst18
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst10
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst20
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst9
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst17
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst8
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst16
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst7
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst15
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst6
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst14
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst5
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst13
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst4
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst12
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst3
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst11
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|fulladder2_32bit:inst13|fulladder2_1bit:inst
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Input1 => inst2.IN0
Input1 => inst.IN0
Input2 => inst2.IN1
Input2 => inst.IN1
Cin => inst3.IN0
Cin => inst1.IN0
Result <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Lab2MipsUnicycle|shift2left32bit:inst8
Overflow1 <= shift1left32bit:inst.Overflow
Input32[0] => shift1left32bit:inst.Input0
Input32[1] => shift1left32bit:inst.Input1
Input32[2] => shift1left32bit:inst.Input2
Input32[3] => shift1left32bit:inst.Input3
Input32[4] => shift1left32bit:inst.Input4
Input32[5] => shift1left32bit:inst.Input5
Input32[6] => shift1left32bit:inst.Input6
Input32[7] => shift1left32bit:inst.Input7
Input32[8] => shift1left32bit:inst.Input8
Input32[9] => shift1left32bit:inst.Input9
Input32[10] => shift1left32bit:inst.Input10
Input32[11] => shift1left32bit:inst.Input11
Input32[12] => shift1left32bit:inst.Input12
Input32[13] => shift1left32bit:inst.Input13
Input32[14] => shift1left32bit:inst.Input14
Input32[15] => shift1left32bit:inst.Input15
Input32[16] => shift1left32bit:inst.Input16
Input32[17] => shift1left32bit:inst.Input17
Input32[18] => shift1left32bit:inst.Input18
Input32[19] => shift1left32bit:inst.Input19
Input32[20] => shift1left32bit:inst.Input20
Input32[21] => shift1left32bit:inst.Input21
Input32[22] => shift1left32bit:inst.Input22
Input32[23] => shift1left32bit:inst.Input23
Input32[24] => shift1left32bit:inst.Input24
Input32[25] => shift1left32bit:inst.Input25
Input32[26] => shift1left32bit:inst.Input26
Input32[27] => shift1left32bit:inst.Input27
Input32[28] => shift1left32bit:inst.Input28
Input32[29] => shift1left32bit:inst.Input29
Input32[30] => shift1left32bit:inst.Input30
Input32[31] => shift1left32bit:inst.Input31
Overflow2 <= shift1left32bit:inst2.Overflow
Result32[0] <= shift1left32bit:inst2.Result0
Result32[1] <= shift1left32bit:inst2.Result1
Result32[2] <= shift1left32bit:inst2.Result2
Result32[3] <= shift1left32bit:inst2.Result3
Result32[4] <= shift1left32bit:inst2.Result4
Result32[5] <= shift1left32bit:inst2.Result5
Result32[6] <= shift1left32bit:inst2.Result6
Result32[7] <= shift1left32bit:inst2.Result7
Result32[8] <= shift1left32bit:inst2.Result8
Result32[9] <= shift1left32bit:inst2.Result9
Result32[10] <= shift1left32bit:inst2.Result10
Result32[11] <= shift1left32bit:inst2.Result11
Result32[12] <= shift1left32bit:inst2.Result12
Result32[13] <= shift1left32bit:inst2.Result13
Result32[14] <= shift1left32bit:inst2.Result14
Result32[15] <= shift1left32bit:inst2.Result15
Result32[16] <= shift1left32bit:inst2.Result16
Result32[17] <= shift1left32bit:inst2.Result17
Result32[18] <= shift1left32bit:inst2.Result18
Result32[19] <= shift1left32bit:inst2.Result19
Result32[20] <= shift1left32bit:inst2.Result20
Result32[21] <= shift1left32bit:inst2.Result21
Result32[22] <= shift1left32bit:inst2.Result22
Result32[23] <= shift1left32bit:inst2.Result23
Result32[24] <= shift1left32bit:inst2.Result24
Result32[25] <= shift1left32bit:inst2.Result25
Result32[26] <= shift1left32bit:inst2.Result26
Result32[27] <= shift1left32bit:inst2.Result27
Result32[28] <= shift1left32bit:inst2.Result28
Result32[29] <= shift1left32bit:inst2.Result29
Result32[30] <= shift1left32bit:inst2.Result30
Result32[31] <= shift1left32bit:inst2.Result31


|Lab2MipsUnicycle|shift2left32bit:inst8|shift1left32bit:inst
Result2 <= Input1.DB_MAX_OUTPUT_PORT_TYPE
Input1 => Result2.DATAIN
Result1 <= Input0.DB_MAX_OUTPUT_PORT_TYPE
Input0 => Result1.DATAIN
Result3 <= Input2.DB_MAX_OUTPUT_PORT_TYPE
Input2 => Result3.DATAIN
Result4 <= Input3.DB_MAX_OUTPUT_PORT_TYPE
Input3 => Result4.DATAIN
Result5 <= Input4.DB_MAX_OUTPUT_PORT_TYPE
Input4 => Result5.DATAIN
Result6 <= Input5.DB_MAX_OUTPUT_PORT_TYPE
Input5 => Result6.DATAIN
Result7 <= Input6.DB_MAX_OUTPUT_PORT_TYPE
Input6 => Result7.DATAIN
Result8 <= Input7.DB_MAX_OUTPUT_PORT_TYPE
Input7 => Result8.DATAIN
Result9 <= Input8.DB_MAX_OUTPUT_PORT_TYPE
Input8 => Result9.DATAIN
Result10 <= Input9.DB_MAX_OUTPUT_PORT_TYPE
Input9 => Result10.DATAIN
Result11 <= Input10.DB_MAX_OUTPUT_PORT_TYPE
Input10 => Result11.DATAIN
Result12 <= Input11.DB_MAX_OUTPUT_PORT_TYPE
Input11 => Result12.DATAIN
Result13 <= Input12.DB_MAX_OUTPUT_PORT_TYPE
Input12 => Result13.DATAIN
Result14 <= Input13.DB_MAX_OUTPUT_PORT_TYPE
Input13 => Result14.DATAIN
Result15 <= Input14.DB_MAX_OUTPUT_PORT_TYPE
Input14 => Result15.DATAIN
Result16 <= Input15.DB_MAX_OUTPUT_PORT_TYPE
Input15 => Result16.DATAIN
Result17 <= Input16.DB_MAX_OUTPUT_PORT_TYPE
Input16 => Result17.DATAIN
Result18 <= Input17.DB_MAX_OUTPUT_PORT_TYPE
Input17 => Result18.DATAIN
Result19 <= Input18.DB_MAX_OUTPUT_PORT_TYPE
Input18 => Result19.DATAIN
Result20 <= Input19.DB_MAX_OUTPUT_PORT_TYPE
Input19 => Result20.DATAIN
Result21 <= Input20.DB_MAX_OUTPUT_PORT_TYPE
Input20 => Result21.DATAIN
Result22 <= Input21.DB_MAX_OUTPUT_PORT_TYPE
Input21 => Result22.DATAIN
Result23 <= Input22.DB_MAX_OUTPUT_PORT_TYPE
Input22 => Result23.DATAIN
Result24 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Result24.DATAIN
Result25 <= Input24.DB_MAX_OUTPUT_PORT_TYPE
Input24 => Result25.DATAIN
Result26 <= Input25.DB_MAX_OUTPUT_PORT_TYPE
Input25 => Result26.DATAIN
Result27 <= Input26.DB_MAX_OUTPUT_PORT_TYPE
Input26 => Result27.DATAIN
Result28 <= Input27.DB_MAX_OUTPUT_PORT_TYPE
Input27 => Result28.DATAIN
Result29 <= Input28.DB_MAX_OUTPUT_PORT_TYPE
Input28 => Result29.DATAIN
Result30 <= Input29.DB_MAX_OUTPUT_PORT_TYPE
Input29 => Result30.DATAIN
Result31 <= Input30.DB_MAX_OUTPUT_PORT_TYPE
Input30 => Result31.DATAIN
Overflow <= Input31.DB_MAX_OUTPUT_PORT_TYPE
Input31 => Overflow.DATAIN
Result0 <= <GND>


|Lab2MipsUnicycle|shift2left32bit:inst8|shift1left32bit:inst2
Result2 <= Input1.DB_MAX_OUTPUT_PORT_TYPE
Input1 => Result2.DATAIN
Result1 <= Input0.DB_MAX_OUTPUT_PORT_TYPE
Input0 => Result1.DATAIN
Result3 <= Input2.DB_MAX_OUTPUT_PORT_TYPE
Input2 => Result3.DATAIN
Result4 <= Input3.DB_MAX_OUTPUT_PORT_TYPE
Input3 => Result4.DATAIN
Result5 <= Input4.DB_MAX_OUTPUT_PORT_TYPE
Input4 => Result5.DATAIN
Result6 <= Input5.DB_MAX_OUTPUT_PORT_TYPE
Input5 => Result6.DATAIN
Result7 <= Input6.DB_MAX_OUTPUT_PORT_TYPE
Input6 => Result7.DATAIN
Result8 <= Input7.DB_MAX_OUTPUT_PORT_TYPE
Input7 => Result8.DATAIN
Result9 <= Input8.DB_MAX_OUTPUT_PORT_TYPE
Input8 => Result9.DATAIN
Result10 <= Input9.DB_MAX_OUTPUT_PORT_TYPE
Input9 => Result10.DATAIN
Result11 <= Input10.DB_MAX_OUTPUT_PORT_TYPE
Input10 => Result11.DATAIN
Result12 <= Input11.DB_MAX_OUTPUT_PORT_TYPE
Input11 => Result12.DATAIN
Result13 <= Input12.DB_MAX_OUTPUT_PORT_TYPE
Input12 => Result13.DATAIN
Result14 <= Input13.DB_MAX_OUTPUT_PORT_TYPE
Input13 => Result14.DATAIN
Result15 <= Input14.DB_MAX_OUTPUT_PORT_TYPE
Input14 => Result15.DATAIN
Result16 <= Input15.DB_MAX_OUTPUT_PORT_TYPE
Input15 => Result16.DATAIN
Result17 <= Input16.DB_MAX_OUTPUT_PORT_TYPE
Input16 => Result17.DATAIN
Result18 <= Input17.DB_MAX_OUTPUT_PORT_TYPE
Input17 => Result18.DATAIN
Result19 <= Input18.DB_MAX_OUTPUT_PORT_TYPE
Input18 => Result19.DATAIN
Result20 <= Input19.DB_MAX_OUTPUT_PORT_TYPE
Input19 => Result20.DATAIN
Result21 <= Input20.DB_MAX_OUTPUT_PORT_TYPE
Input20 => Result21.DATAIN
Result22 <= Input21.DB_MAX_OUTPUT_PORT_TYPE
Input21 => Result22.DATAIN
Result23 <= Input22.DB_MAX_OUTPUT_PORT_TYPE
Input22 => Result23.DATAIN
Result24 <= Input23.DB_MAX_OUTPUT_PORT_TYPE
Input23 => Result24.DATAIN
Result25 <= Input24.DB_MAX_OUTPUT_PORT_TYPE
Input24 => Result25.DATAIN
Result26 <= Input25.DB_MAX_OUTPUT_PORT_TYPE
Input25 => Result26.DATAIN
Result27 <= Input26.DB_MAX_OUTPUT_PORT_TYPE
Input26 => Result27.DATAIN
Result28 <= Input27.DB_MAX_OUTPUT_PORT_TYPE
Input27 => Result28.DATAIN
Result29 <= Input28.DB_MAX_OUTPUT_PORT_TYPE
Input28 => Result29.DATAIN
Result30 <= Input29.DB_MAX_OUTPUT_PORT_TYPE
Input29 => Result30.DATAIN
Result31 <= Input30.DB_MAX_OUTPUT_PORT_TYPE
Input30 => Result31.DATAIN
Overflow <= Input31.DB_MAX_OUTPUT_PORT_TYPE
Input31 => Overflow.DATAIN
Result0 <= <GND>


|Lab2MipsUnicycle|instructionsmemory:inst23
Instruction[0] <= LPM_RAM_DQ:inst.q[0]
Instruction[1] <= LPM_RAM_DQ:inst.q[1]
Instruction[2] <= LPM_RAM_DQ:inst.q[2]
Instruction[3] <= LPM_RAM_DQ:inst.q[3]
Instruction[4] <= LPM_RAM_DQ:inst.q[4]
Instruction[5] <= LPM_RAM_DQ:inst.q[5]
Instruction[6] <= LPM_RAM_DQ:inst.q[6]
Instruction[7] <= LPM_RAM_DQ:inst.q[7]
Instruction[8] <= LPM_RAM_DQ:inst.q[8]
Instruction[9] <= LPM_RAM_DQ:inst.q[9]
Instruction[10] <= LPM_RAM_DQ:inst.q[10]
Instruction[11] <= LPM_RAM_DQ:inst.q[11]
Instruction[12] <= LPM_RAM_DQ:inst.q[12]
Instruction[13] <= LPM_RAM_DQ:inst.q[13]
Instruction[14] <= LPM_RAM_DQ:inst.q[14]
Instruction[15] <= LPM_RAM_DQ:inst.q[15]
Instruction[16] <= LPM_RAM_DQ:inst.q[16]
Instruction[17] <= LPM_RAM_DQ:inst.q[17]
Instruction[18] <= LPM_RAM_DQ:inst.q[18]
Instruction[19] <= LPM_RAM_DQ:inst.q[19]
Instruction[20] <= LPM_RAM_DQ:inst.q[20]
Instruction[21] <= LPM_RAM_DQ:inst.q[21]
Instruction[22] <= LPM_RAM_DQ:inst.q[22]
Instruction[23] <= LPM_RAM_DQ:inst.q[23]
Instruction[24] <= LPM_RAM_DQ:inst.q[24]
Instruction[25] <= LPM_RAM_DQ:inst.q[25]
Instruction[26] <= LPM_RAM_DQ:inst.q[26]
Instruction[27] <= LPM_RAM_DQ:inst.q[27]
Instruction[28] <= LPM_RAM_DQ:inst.q[28]
Instruction[29] <= LPM_RAM_DQ:inst.q[29]
Instruction[30] <= LPM_RAM_DQ:inst.q[30]
Instruction[31] <= LPM_RAM_DQ:inst.q[31]
ClockInput => LPM_RAM_DQ:inst.inclock
Read_Address[0] => LPM_RAM_DQ:inst.address[0]
Read_Address[1] => LPM_RAM_DQ:inst.address[1]
Read_Address[2] => LPM_RAM_DQ:inst.address[2]
Read_Address[3] => LPM_RAM_DQ:inst.address[3]
Read_Address[4] => LPM_RAM_DQ:inst.address[4]
Read_Address[5] => LPM_RAM_DQ:inst.address[5]
Read_Address[6] => LPM_RAM_DQ:inst.address[6]
Read_Address[7] => LPM_RAM_DQ:inst.address[7]
Read_Address[8] => LPM_RAM_DQ:inst.address[8]
Read_Address[9] => LPM_RAM_DQ:inst.address[9]
Read_Address[10] => LPM_RAM_DQ:inst.address[10]
Read_Address[11] => LPM_RAM_DQ:inst.address[11]


|Lab2MipsUnicycle|instructionsmemory:inst23|LPM_RAM_DQ:inst
data[0] => altram:sram.data[0]
data[1] => altram:sram.data[1]
data[2] => altram:sram.data[2]
data[3] => altram:sram.data[3]
data[4] => altram:sram.data[4]
data[5] => altram:sram.data[5]
data[6] => altram:sram.data[6]
data[7] => altram:sram.data[7]
data[8] => altram:sram.data[8]
data[9] => altram:sram.data[9]
data[10] => altram:sram.data[10]
data[11] => altram:sram.data[11]
data[12] => altram:sram.data[12]
data[13] => altram:sram.data[13]
data[14] => altram:sram.data[14]
data[15] => altram:sram.data[15]
data[16] => altram:sram.data[16]
data[17] => altram:sram.data[17]
data[18] => altram:sram.data[18]
data[19] => altram:sram.data[19]
data[20] => altram:sram.data[20]
data[21] => altram:sram.data[21]
data[22] => altram:sram.data[22]
data[23] => altram:sram.data[23]
data[24] => altram:sram.data[24]
data[25] => altram:sram.data[25]
data[26] => altram:sram.data[26]
data[27] => altram:sram.data[27]
data[28] => altram:sram.data[28]
data[29] => altram:sram.data[29]
data[30] => altram:sram.data[30]
data[31] => altram:sram.data[31]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
address[8] => altram:sram.address[8]
address[9] => altram:sram.address[9]
address[10] => altram:sram.address[10]
address[11] => altram:sram.address[11]
inclock => altram:sram.clocki
outclock => ~NO_FANOUT~
we => altram:sram.we
q[0] <= altram:sram.q[0]
q[1] <= altram:sram.q[1]
q[2] <= altram:sram.q[2]
q[3] <= altram:sram.q[3]
q[4] <= altram:sram.q[4]
q[5] <= altram:sram.q[5]
q[6] <= altram:sram.q[6]
q[7] <= altram:sram.q[7]
q[8] <= altram:sram.q[8]
q[9] <= altram:sram.q[9]
q[10] <= altram:sram.q[10]
q[11] <= altram:sram.q[11]
q[12] <= altram:sram.q[12]
q[13] <= altram:sram.q[13]
q[14] <= altram:sram.q[14]
q[15] <= altram:sram.q[15]
q[16] <= altram:sram.q[16]
q[17] <= altram:sram.q[17]
q[18] <= altram:sram.q[18]
q[19] <= altram:sram.q[19]
q[20] <= altram:sram.q[20]
q[21] <= altram:sram.q[21]
q[22] <= altram:sram.q[22]
q[23] <= altram:sram.q[23]
q[24] <= altram:sram.q[24]
q[25] <= altram:sram.q[25]
q[26] <= altram:sram.q[26]
q[27] <= altram:sram.q[27]
q[28] <= altram:sram.q[28]
q[29] <= altram:sram.q[29]
q[30] <= altram:sram.q[30]
q[31] <= altram:sram.q[31]


|Lab2MipsUnicycle|instructionsmemory:inst23|LPM_RAM_DQ:inst|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
data[8] => altsyncram:ram_block.data_a[8]
data[9] => altsyncram:ram_block.data_a[9]
data[10] => altsyncram:ram_block.data_a[10]
data[11] => altsyncram:ram_block.data_a[11]
data[12] => altsyncram:ram_block.data_a[12]
data[13] => altsyncram:ram_block.data_a[13]
data[14] => altsyncram:ram_block.data_a[14]
data[15] => altsyncram:ram_block.data_a[15]
data[16] => altsyncram:ram_block.data_a[16]
data[17] => altsyncram:ram_block.data_a[17]
data[18] => altsyncram:ram_block.data_a[18]
data[19] => altsyncram:ram_block.data_a[19]
data[20] => altsyncram:ram_block.data_a[20]
data[21] => altsyncram:ram_block.data_a[21]
data[22] => altsyncram:ram_block.data_a[22]
data[23] => altsyncram:ram_block.data_a[23]
data[24] => altsyncram:ram_block.data_a[24]
data[25] => altsyncram:ram_block.data_a[25]
data[26] => altsyncram:ram_block.data_a[26]
data[27] => altsyncram:ram_block.data_a[27]
data[28] => altsyncram:ram_block.data_a[28]
data[29] => altsyncram:ram_block.data_a[29]
data[30] => altsyncram:ram_block.data_a[30]
data[31] => altsyncram:ram_block.data_a[31]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
address[8] => altsyncram:ram_block.address_a[8]
address[9] => altsyncram:ram_block.address_a[9]
address[10] => altsyncram:ram_block.address_a[10]
address[11] => altsyncram:ram_block.address_a[11]
clocki => altsyncram:ram_block.clock0
clocko => ~NO_FANOUT~
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]
q[8] <= altsyncram:ram_block.q_a[8]
q[9] <= altsyncram:ram_block.q_a[9]
q[10] <= altsyncram:ram_block.q_a[10]
q[11] <= altsyncram:ram_block.q_a[11]
q[12] <= altsyncram:ram_block.q_a[12]
q[13] <= altsyncram:ram_block.q_a[13]
q[14] <= altsyncram:ram_block.q_a[14]
q[15] <= altsyncram:ram_block.q_a[15]
q[16] <= altsyncram:ram_block.q_a[16]
q[17] <= altsyncram:ram_block.q_a[17]
q[18] <= altsyncram:ram_block.q_a[18]
q[19] <= altsyncram:ram_block.q_a[19]
q[20] <= altsyncram:ram_block.q_a[20]
q[21] <= altsyncram:ram_block.q_a[21]
q[22] <= altsyncram:ram_block.q_a[22]
q[23] <= altsyncram:ram_block.q_a[23]
q[24] <= altsyncram:ram_block.q_a[24]
q[25] <= altsyncram:ram_block.q_a[25]
q[26] <= altsyncram:ram_block.q_a[26]
q[27] <= altsyncram:ram_block.q_a[27]
q[28] <= altsyncram:ram_block.q_a[28]
q[29] <= altsyncram:ram_block.q_a[29]
q[30] <= altsyncram:ram_block.q_a[30]
q[31] <= altsyncram:ram_block.q_a[31]


|Lab2MipsUnicycle|instructionsmemory:inst23|LPM_RAM_DQ:inst|altram:sram|altsyncram:ram_block
wren_a => altsyncram_3ka1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3ka1:auto_generated.data_a[0]
data_a[1] => altsyncram_3ka1:auto_generated.data_a[1]
data_a[2] => altsyncram_3ka1:auto_generated.data_a[2]
data_a[3] => altsyncram_3ka1:auto_generated.data_a[3]
data_a[4] => altsyncram_3ka1:auto_generated.data_a[4]
data_a[5] => altsyncram_3ka1:auto_generated.data_a[5]
data_a[6] => altsyncram_3ka1:auto_generated.data_a[6]
data_a[7] => altsyncram_3ka1:auto_generated.data_a[7]
data_a[8] => altsyncram_3ka1:auto_generated.data_a[8]
data_a[9] => altsyncram_3ka1:auto_generated.data_a[9]
data_a[10] => altsyncram_3ka1:auto_generated.data_a[10]
data_a[11] => altsyncram_3ka1:auto_generated.data_a[11]
data_a[12] => altsyncram_3ka1:auto_generated.data_a[12]
data_a[13] => altsyncram_3ka1:auto_generated.data_a[13]
data_a[14] => altsyncram_3ka1:auto_generated.data_a[14]
data_a[15] => altsyncram_3ka1:auto_generated.data_a[15]
data_a[16] => altsyncram_3ka1:auto_generated.data_a[16]
data_a[17] => altsyncram_3ka1:auto_generated.data_a[17]
data_a[18] => altsyncram_3ka1:auto_generated.data_a[18]
data_a[19] => altsyncram_3ka1:auto_generated.data_a[19]
data_a[20] => altsyncram_3ka1:auto_generated.data_a[20]
data_a[21] => altsyncram_3ka1:auto_generated.data_a[21]
data_a[22] => altsyncram_3ka1:auto_generated.data_a[22]
data_a[23] => altsyncram_3ka1:auto_generated.data_a[23]
data_a[24] => altsyncram_3ka1:auto_generated.data_a[24]
data_a[25] => altsyncram_3ka1:auto_generated.data_a[25]
data_a[26] => altsyncram_3ka1:auto_generated.data_a[26]
data_a[27] => altsyncram_3ka1:auto_generated.data_a[27]
data_a[28] => altsyncram_3ka1:auto_generated.data_a[28]
data_a[29] => altsyncram_3ka1:auto_generated.data_a[29]
data_a[30] => altsyncram_3ka1:auto_generated.data_a[30]
data_a[31] => altsyncram_3ka1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3ka1:auto_generated.address_a[0]
address_a[1] => altsyncram_3ka1:auto_generated.address_a[1]
address_a[2] => altsyncram_3ka1:auto_generated.address_a[2]
address_a[3] => altsyncram_3ka1:auto_generated.address_a[3]
address_a[4] => altsyncram_3ka1:auto_generated.address_a[4]
address_a[5] => altsyncram_3ka1:auto_generated.address_a[5]
address_a[6] => altsyncram_3ka1:auto_generated.address_a[6]
address_a[7] => altsyncram_3ka1:auto_generated.address_a[7]
address_a[8] => altsyncram_3ka1:auto_generated.address_a[8]
address_a[9] => altsyncram_3ka1:auto_generated.address_a[9]
address_a[10] => altsyncram_3ka1:auto_generated.address_a[10]
address_a[11] => altsyncram_3ka1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3ka1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3ka1:auto_generated.q_a[0]
q_a[1] <= altsyncram_3ka1:auto_generated.q_a[1]
q_a[2] <= altsyncram_3ka1:auto_generated.q_a[2]
q_a[3] <= altsyncram_3ka1:auto_generated.q_a[3]
q_a[4] <= altsyncram_3ka1:auto_generated.q_a[4]
q_a[5] <= altsyncram_3ka1:auto_generated.q_a[5]
q_a[6] <= altsyncram_3ka1:auto_generated.q_a[6]
q_a[7] <= altsyncram_3ka1:auto_generated.q_a[7]
q_a[8] <= altsyncram_3ka1:auto_generated.q_a[8]
q_a[9] <= altsyncram_3ka1:auto_generated.q_a[9]
q_a[10] <= altsyncram_3ka1:auto_generated.q_a[10]
q_a[11] <= altsyncram_3ka1:auto_generated.q_a[11]
q_a[12] <= altsyncram_3ka1:auto_generated.q_a[12]
q_a[13] <= altsyncram_3ka1:auto_generated.q_a[13]
q_a[14] <= altsyncram_3ka1:auto_generated.q_a[14]
q_a[15] <= altsyncram_3ka1:auto_generated.q_a[15]
q_a[16] <= altsyncram_3ka1:auto_generated.q_a[16]
q_a[17] <= altsyncram_3ka1:auto_generated.q_a[17]
q_a[18] <= altsyncram_3ka1:auto_generated.q_a[18]
q_a[19] <= altsyncram_3ka1:auto_generated.q_a[19]
q_a[20] <= altsyncram_3ka1:auto_generated.q_a[20]
q_a[21] <= altsyncram_3ka1:auto_generated.q_a[21]
q_a[22] <= altsyncram_3ka1:auto_generated.q_a[22]
q_a[23] <= altsyncram_3ka1:auto_generated.q_a[23]
q_a[24] <= altsyncram_3ka1:auto_generated.q_a[24]
q_a[25] <= altsyncram_3ka1:auto_generated.q_a[25]
q_a[26] <= altsyncram_3ka1:auto_generated.q_a[26]
q_a[27] <= altsyncram_3ka1:auto_generated.q_a[27]
q_a[28] <= altsyncram_3ka1:auto_generated.q_a[28]
q_a[29] <= altsyncram_3ka1:auto_generated.q_a[29]
q_a[30] <= altsyncram_3ka1:auto_generated.q_a[30]
q_a[31] <= altsyncram_3ka1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab2MipsUnicycle|instructionsmemory:inst23|LPM_RAM_DQ:inst|altram:sram|altsyncram:ram_block|altsyncram_3ka1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Lab2MipsUnicycle|programcounter:inst6
Result[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
Input[0] => inst.IN0
Input[1] => inst4.IN0
Input[2] => inst5.IN0
Input[3] => inst6.IN0
Input[4] => inst7.IN0
Input[5] => inst8.IN0
Input[6] => inst9.IN0
Input[7] => inst10.IN0
Input[8] => inst11.IN0
Input[9] => inst12.IN0
Input[10] => inst13.IN0
Input[11] => inst14.IN0
Input[12] => inst15.IN0
Input[13] => inst16.IN0
Input[14] => inst17.IN0
Input[15] => inst18.IN0
Input[16] => inst19.IN0
Input[17] => inst20.IN0
Input[18] => inst21.IN0
Input[19] => inst22.IN0
Input[20] => inst23.IN0
Input[21] => inst24.IN0
Input[22] => inst25.IN0
Input[23] => inst26.IN0
Input[24] => inst27.IN0
Input[25] => inst28.IN0
Input[26] => inst29.IN0
Input[27] => inst30.IN0
Input[28] => inst31.IN0
Input[29] => inst32.IN0
Input[30] => inst33.IN0
Input[31] => inst34.IN0
ClockInput => inst.IN1
ClockInput => inst4.IN1
ClockInput => inst5.IN1
ClockInput => inst6.IN1
ClockInput => inst7.IN1
ClockInput => inst8.IN1
ClockInput => inst9.IN1
ClockInput => inst10.IN1
ClockInput => inst11.IN1
ClockInput => inst12.IN1
ClockInput => inst13.IN1
ClockInput => inst14.IN1
ClockInput => inst15.IN1
ClockInput => inst16.IN1
ClockInput => inst17.IN1
ClockInput => inst18.IN1
ClockInput => inst19.IN1
ClockInput => inst20.IN1
ClockInput => inst21.IN1
ClockInput => inst22.IN1
ClockInput => inst23.IN1
ClockInput => inst24.IN1
ClockInput => inst25.IN1
ClockInput => inst26.IN1
ClockInput => inst27.IN1
ClockInput => inst28.IN1
ClockInput => inst29.IN1
ClockInput => inst30.IN1
ClockInput => inst31.IN1
ClockInput => inst32.IN1
ClockInput => inst33.IN1
ClockInput => inst34.IN1


