module top_module(
    output reg out);

    // Assign the output port to a constant value of 0
    always @(0)
        out = 0;

endmodule
