
BMS Tester - Cell Emulator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b94c  080001b0  080001b0  000011b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001334  0800bafc  0800bafc  0000cafc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ce30  0800ce30  0000e984  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ce30  0800ce30  0000de30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ce38  0800ce38  0000e984  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ce38  0800ce38  0000de38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ce3c  0800ce3c  0000de3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000984  20000000  0800ce40  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e984  2**0
                  CONTENTS
 10 .bss          00000e30  20000984  20000984  0000e984  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200017b4  200017b4  0000e984  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e984  2**0
                  CONTENTS, READONLY
 13 .debug_info   00058d0d  00000000  00000000  0000e9b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005d7f  00000000  00000000  000676c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003ed0  00000000  00000000  0006d440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002f79  00000000  00000000  00071310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028d6b  00000000  00000000  00074289  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002c934  00000000  00000000  0009cff4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f8374  00000000  00000000  000c9928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001c1c9c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000114bc  00000000  00000000  001c1ce0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  001d319c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000984 	.word	0x20000984
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800bae4 	.word	0x0800bae4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000988 	.word	0x20000988
 80001ec:	0800bae4 	.word	0x0800bae4

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	@ 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__aeabi_d2iz>:
 800098c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000990:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000994:	d215      	bcs.n	80009c2 <__aeabi_d2iz+0x36>
 8000996:	d511      	bpl.n	80009bc <__aeabi_d2iz+0x30>
 8000998:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800099c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009a0:	d912      	bls.n	80009c8 <__aeabi_d2iz+0x3c>
 80009a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009ae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009b2:	fa23 f002 	lsr.w	r0, r3, r2
 80009b6:	bf18      	it	ne
 80009b8:	4240      	negne	r0, r0
 80009ba:	4770      	bx	lr
 80009bc:	f04f 0000 	mov.w	r0, #0
 80009c0:	4770      	bx	lr
 80009c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009c6:	d105      	bne.n	80009d4 <__aeabi_d2iz+0x48>
 80009c8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009cc:	bf08      	it	eq
 80009ce:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009d2:	4770      	bx	lr
 80009d4:	f04f 0000 	mov.w	r0, #0
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <__aeabi_d2f>:
 80009dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009e0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009e4:	bf24      	itt	cs
 80009e6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009ea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ee:	d90d      	bls.n	8000a0c <__aeabi_d2f+0x30>
 80009f0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009f4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009f8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009fc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a04:	bf08      	it	eq
 8000a06:	f020 0001 	biceq.w	r0, r0, #1
 8000a0a:	4770      	bx	lr
 8000a0c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a10:	d121      	bne.n	8000a56 <__aeabi_d2f+0x7a>
 8000a12:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a16:	bfbc      	itt	lt
 8000a18:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a1c:	4770      	bxlt	lr
 8000a1e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a26:	f1c2 0218 	rsb	r2, r2, #24
 8000a2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a32:	fa20 f002 	lsr.w	r0, r0, r2
 8000a36:	bf18      	it	ne
 8000a38:	f040 0001 	orrne.w	r0, r0, #1
 8000a3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a48:	ea40 000c 	orr.w	r0, r0, ip
 8000a4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a54:	e7cc      	b.n	80009f0 <__aeabi_d2f+0x14>
 8000a56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a5a:	d107      	bne.n	8000a6c <__aeabi_d2f+0x90>
 8000a5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a60:	bf1e      	ittt	ne
 8000a62:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a66:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a6a:	4770      	bxne	lr
 8000a6c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a70:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a74:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_frsub>:
 8000a7c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a80:	e002      	b.n	8000a88 <__addsf3>
 8000a82:	bf00      	nop

08000a84 <__aeabi_fsub>:
 8000a84:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a88 <__addsf3>:
 8000a88:	0042      	lsls	r2, r0, #1
 8000a8a:	bf1f      	itttt	ne
 8000a8c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a90:	ea92 0f03 	teqne	r2, r3
 8000a94:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a98:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a9c:	d06a      	beq.n	8000b74 <__addsf3+0xec>
 8000a9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aa2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000aa6:	bfc1      	itttt	gt
 8000aa8:	18d2      	addgt	r2, r2, r3
 8000aaa:	4041      	eorgt	r1, r0
 8000aac:	4048      	eorgt	r0, r1
 8000aae:	4041      	eorgt	r1, r0
 8000ab0:	bfb8      	it	lt
 8000ab2:	425b      	neglt	r3, r3
 8000ab4:	2b19      	cmp	r3, #25
 8000ab6:	bf88      	it	hi
 8000ab8:	4770      	bxhi	lr
 8000aba:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000abe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ac2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ac6:	bf18      	it	ne
 8000ac8:	4240      	negne	r0, r0
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ace:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ad2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ad6:	bf18      	it	ne
 8000ad8:	4249      	negne	r1, r1
 8000ada:	ea92 0f03 	teq	r2, r3
 8000ade:	d03f      	beq.n	8000b60 <__addsf3+0xd8>
 8000ae0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ae4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ae8:	eb10 000c 	adds.w	r0, r0, ip
 8000aec:	f1c3 0320 	rsb	r3, r3, #32
 8000af0:	fa01 f103 	lsl.w	r1, r1, r3
 8000af4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000af8:	d502      	bpl.n	8000b00 <__addsf3+0x78>
 8000afa:	4249      	negs	r1, r1
 8000afc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b00:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b04:	d313      	bcc.n	8000b2e <__addsf3+0xa6>
 8000b06:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b0a:	d306      	bcc.n	8000b1a <__addsf3+0x92>
 8000b0c:	0840      	lsrs	r0, r0, #1
 8000b0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b12:	f102 0201 	add.w	r2, r2, #1
 8000b16:	2afe      	cmp	r2, #254	@ 0xfe
 8000b18:	d251      	bcs.n	8000bbe <__addsf3+0x136>
 8000b1a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b22:	bf08      	it	eq
 8000b24:	f020 0001 	biceq.w	r0, r0, #1
 8000b28:	ea40 0003 	orr.w	r0, r0, r3
 8000b2c:	4770      	bx	lr
 8000b2e:	0049      	lsls	r1, r1, #1
 8000b30:	eb40 0000 	adc.w	r0, r0, r0
 8000b34:	3a01      	subs	r2, #1
 8000b36:	bf28      	it	cs
 8000b38:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b3c:	d2ed      	bcs.n	8000b1a <__addsf3+0x92>
 8000b3e:	fab0 fc80 	clz	ip, r0
 8000b42:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b46:	ebb2 020c 	subs.w	r2, r2, ip
 8000b4a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b4e:	bfaa      	itet	ge
 8000b50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b54:	4252      	neglt	r2, r2
 8000b56:	4318      	orrge	r0, r3
 8000b58:	bfbc      	itt	lt
 8000b5a:	40d0      	lsrlt	r0, r2
 8000b5c:	4318      	orrlt	r0, r3
 8000b5e:	4770      	bx	lr
 8000b60:	f092 0f00 	teq	r2, #0
 8000b64:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b68:	bf06      	itte	eq
 8000b6a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	3201      	addeq	r2, #1
 8000b70:	3b01      	subne	r3, #1
 8000b72:	e7b5      	b.n	8000ae0 <__addsf3+0x58>
 8000b74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b7c:	bf18      	it	ne
 8000b7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b82:	d021      	beq.n	8000bc8 <__addsf3+0x140>
 8000b84:	ea92 0f03 	teq	r2, r3
 8000b88:	d004      	beq.n	8000b94 <__addsf3+0x10c>
 8000b8a:	f092 0f00 	teq	r2, #0
 8000b8e:	bf08      	it	eq
 8000b90:	4608      	moveq	r0, r1
 8000b92:	4770      	bx	lr
 8000b94:	ea90 0f01 	teq	r0, r1
 8000b98:	bf1c      	itt	ne
 8000b9a:	2000      	movne	r0, #0
 8000b9c:	4770      	bxne	lr
 8000b9e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000ba2:	d104      	bne.n	8000bae <__addsf3+0x126>
 8000ba4:	0040      	lsls	r0, r0, #1
 8000ba6:	bf28      	it	cs
 8000ba8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bac:	4770      	bx	lr
 8000bae:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bb2:	bf3c      	itt	cc
 8000bb4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bb8:	4770      	bxcc	lr
 8000bba:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bbe:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bc2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bc6:	4770      	bx	lr
 8000bc8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bcc:	bf16      	itet	ne
 8000bce:	4608      	movne	r0, r1
 8000bd0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bd4:	4601      	movne	r1, r0
 8000bd6:	0242      	lsls	r2, r0, #9
 8000bd8:	bf06      	itte	eq
 8000bda:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bde:	ea90 0f01 	teqeq	r0, r1
 8000be2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_ui2f>:
 8000be8:	f04f 0300 	mov.w	r3, #0
 8000bec:	e004      	b.n	8000bf8 <__aeabi_i2f+0x8>
 8000bee:	bf00      	nop

08000bf0 <__aeabi_i2f>:
 8000bf0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000bf4:	bf48      	it	mi
 8000bf6:	4240      	negmi	r0, r0
 8000bf8:	ea5f 0c00 	movs.w	ip, r0
 8000bfc:	bf08      	it	eq
 8000bfe:	4770      	bxeq	lr
 8000c00:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c04:	4601      	mov	r1, r0
 8000c06:	f04f 0000 	mov.w	r0, #0
 8000c0a:	e01c      	b.n	8000c46 <__aeabi_l2f+0x2a>

08000c0c <__aeabi_ul2f>:
 8000c0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c10:	bf08      	it	eq
 8000c12:	4770      	bxeq	lr
 8000c14:	f04f 0300 	mov.w	r3, #0
 8000c18:	e00a      	b.n	8000c30 <__aeabi_l2f+0x14>
 8000c1a:	bf00      	nop

08000c1c <__aeabi_l2f>:
 8000c1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c20:	bf08      	it	eq
 8000c22:	4770      	bxeq	lr
 8000c24:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c28:	d502      	bpl.n	8000c30 <__aeabi_l2f+0x14>
 8000c2a:	4240      	negs	r0, r0
 8000c2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c30:	ea5f 0c01 	movs.w	ip, r1
 8000c34:	bf02      	ittt	eq
 8000c36:	4684      	moveq	ip, r0
 8000c38:	4601      	moveq	r1, r0
 8000c3a:	2000      	moveq	r0, #0
 8000c3c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c40:	bf08      	it	eq
 8000c42:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c46:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c4a:	fabc f28c 	clz	r2, ip
 8000c4e:	3a08      	subs	r2, #8
 8000c50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c54:	db10      	blt.n	8000c78 <__aeabi_l2f+0x5c>
 8000c56:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c60:	f1c2 0220 	rsb	r2, r2, #32
 8000c64:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c68:	fa20 f202 	lsr.w	r2, r0, r2
 8000c6c:	eb43 0002 	adc.w	r0, r3, r2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f102 0220 	add.w	r2, r2, #32
 8000c7c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c88:	fa21 f202 	lsr.w	r2, r1, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c96:	4770      	bx	lr

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b988 	b.w	8000fc0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	468e      	mov	lr, r1
 8000cd0:	4604      	mov	r4, r0
 8000cd2:	4688      	mov	r8, r1
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d14a      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d962      	bls.n	8000da4 <__udivmoddi4+0xdc>
 8000cde:	fab2 f682 	clz	r6, r2
 8000ce2:	b14e      	cbz	r6, 8000cf8 <__udivmoddi4+0x30>
 8000ce4:	f1c6 0320 	rsb	r3, r6, #32
 8000ce8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cec:	fa20 f303 	lsr.w	r3, r0, r3
 8000cf0:	40b7      	lsls	r7, r6
 8000cf2:	ea43 0808 	orr.w	r8, r3, r8
 8000cf6:	40b4      	lsls	r4, r6
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	fa1f fc87 	uxth.w	ip, r7
 8000d00:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d04:	0c23      	lsrs	r3, r4, #16
 8000d06:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d0a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d909      	bls.n	8000d2a <__udivmoddi4+0x62>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d1c:	f080 80ea 	bcs.w	8000ef4 <__udivmoddi4+0x22c>
 8000d20:	429a      	cmp	r2, r3
 8000d22:	f240 80e7 	bls.w	8000ef4 <__udivmoddi4+0x22c>
 8000d26:	3902      	subs	r1, #2
 8000d28:	443b      	add	r3, r7
 8000d2a:	1a9a      	subs	r2, r3, r2
 8000d2c:	b2a3      	uxth	r3, r4
 8000d2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d3a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3e:	459c      	cmp	ip, r3
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x8e>
 8000d42:	18fb      	adds	r3, r7, r3
 8000d44:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d48:	f080 80d6 	bcs.w	8000ef8 <__udivmoddi4+0x230>
 8000d4c:	459c      	cmp	ip, r3
 8000d4e:	f240 80d3 	bls.w	8000ef8 <__udivmoddi4+0x230>
 8000d52:	443b      	add	r3, r7
 8000d54:	3802      	subs	r0, #2
 8000d56:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d5a:	eba3 030c 	sub.w	r3, r3, ip
 8000d5e:	2100      	movs	r1, #0
 8000d60:	b11d      	cbz	r5, 8000d6a <__udivmoddi4+0xa2>
 8000d62:	40f3      	lsrs	r3, r6
 8000d64:	2200      	movs	r2, #0
 8000d66:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d905      	bls.n	8000d7e <__udivmoddi4+0xb6>
 8000d72:	b10d      	cbz	r5, 8000d78 <__udivmoddi4+0xb0>
 8000d74:	e9c5 0100 	strd	r0, r1, [r5]
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4608      	mov	r0, r1
 8000d7c:	e7f5      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000d7e:	fab3 f183 	clz	r1, r3
 8000d82:	2900      	cmp	r1, #0
 8000d84:	d146      	bne.n	8000e14 <__udivmoddi4+0x14c>
 8000d86:	4573      	cmp	r3, lr
 8000d88:	d302      	bcc.n	8000d90 <__udivmoddi4+0xc8>
 8000d8a:	4282      	cmp	r2, r0
 8000d8c:	f200 8105 	bhi.w	8000f9a <__udivmoddi4+0x2d2>
 8000d90:	1a84      	subs	r4, r0, r2
 8000d92:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d96:	2001      	movs	r0, #1
 8000d98:	4690      	mov	r8, r2
 8000d9a:	2d00      	cmp	r5, #0
 8000d9c:	d0e5      	beq.n	8000d6a <__udivmoddi4+0xa2>
 8000d9e:	e9c5 4800 	strd	r4, r8, [r5]
 8000da2:	e7e2      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f000 8090 	beq.w	8000eca <__udivmoddi4+0x202>
 8000daa:	fab2 f682 	clz	r6, r2
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	f040 80a4 	bne.w	8000efc <__udivmoddi4+0x234>
 8000db4:	1a8a      	subs	r2, r1, r2
 8000db6:	0c03      	lsrs	r3, r0, #16
 8000db8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbc:	b280      	uxth	r0, r0
 8000dbe:	b2bc      	uxth	r4, r7
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000dc6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dce:	fb04 f20c 	mul.w	r2, r4, ip
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d907      	bls.n	8000de6 <__udivmoddi4+0x11e>
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ddc:	d202      	bcs.n	8000de4 <__udivmoddi4+0x11c>
 8000dde:	429a      	cmp	r2, r3
 8000de0:	f200 80e0 	bhi.w	8000fa4 <__udivmoddi4+0x2dc>
 8000de4:	46c4      	mov	ip, r8
 8000de6:	1a9b      	subs	r3, r3, r2
 8000de8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dec:	fb0e 3312 	mls	r3, lr, r2, r3
 8000df0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000df4:	fb02 f404 	mul.w	r4, r2, r4
 8000df8:	429c      	cmp	r4, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x144>
 8000dfc:	18fb      	adds	r3, r7, r3
 8000dfe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x142>
 8000e04:	429c      	cmp	r4, r3
 8000e06:	f200 80ca 	bhi.w	8000f9e <__udivmoddi4+0x2d6>
 8000e0a:	4602      	mov	r2, r0
 8000e0c:	1b1b      	subs	r3, r3, r4
 8000e0e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e12:	e7a5      	b.n	8000d60 <__udivmoddi4+0x98>
 8000e14:	f1c1 0620 	rsb	r6, r1, #32
 8000e18:	408b      	lsls	r3, r1
 8000e1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e1e:	431f      	orrs	r7, r3
 8000e20:	fa0e f401 	lsl.w	r4, lr, r1
 8000e24:	fa20 f306 	lsr.w	r3, r0, r6
 8000e28:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e2c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e30:	4323      	orrs	r3, r4
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	fa1f fc87 	uxth.w	ip, r7
 8000e3a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e3e:	0c1c      	lsrs	r4, r3, #16
 8000e40:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e44:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e48:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e52:	d909      	bls.n	8000e68 <__udivmoddi4+0x1a0>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e5a:	f080 809c 	bcs.w	8000f96 <__udivmoddi4+0x2ce>
 8000e5e:	45a6      	cmp	lr, r4
 8000e60:	f240 8099 	bls.w	8000f96 <__udivmoddi4+0x2ce>
 8000e64:	3802      	subs	r0, #2
 8000e66:	443c      	add	r4, r7
 8000e68:	eba4 040e 	sub.w	r4, r4, lr
 8000e6c:	fa1f fe83 	uxth.w	lr, r3
 8000e70:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e74:	fb09 4413 	mls	r4, r9, r3, r4
 8000e78:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e7c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e80:	45a4      	cmp	ip, r4
 8000e82:	d908      	bls.n	8000e96 <__udivmoddi4+0x1ce>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e8a:	f080 8082 	bcs.w	8000f92 <__udivmoddi4+0x2ca>
 8000e8e:	45a4      	cmp	ip, r4
 8000e90:	d97f      	bls.n	8000f92 <__udivmoddi4+0x2ca>
 8000e92:	3b02      	subs	r3, #2
 8000e94:	443c      	add	r4, r7
 8000e96:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e9a:	eba4 040c 	sub.w	r4, r4, ip
 8000e9e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ea2:	4564      	cmp	r4, ip
 8000ea4:	4673      	mov	r3, lr
 8000ea6:	46e1      	mov	r9, ip
 8000ea8:	d362      	bcc.n	8000f70 <__udivmoddi4+0x2a8>
 8000eaa:	d05f      	beq.n	8000f6c <__udivmoddi4+0x2a4>
 8000eac:	b15d      	cbz	r5, 8000ec6 <__udivmoddi4+0x1fe>
 8000eae:	ebb8 0203 	subs.w	r2, r8, r3
 8000eb2:	eb64 0409 	sbc.w	r4, r4, r9
 8000eb6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eba:	fa22 f301 	lsr.w	r3, r2, r1
 8000ebe:	431e      	orrs	r6, r3
 8000ec0:	40cc      	lsrs	r4, r1
 8000ec2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	e74f      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000eca:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ece:	0c01      	lsrs	r1, r0, #16
 8000ed0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ed4:	b280      	uxth	r0, r0
 8000ed6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eda:	463b      	mov	r3, r7
 8000edc:	4638      	mov	r0, r7
 8000ede:	463c      	mov	r4, r7
 8000ee0:	46b8      	mov	r8, r7
 8000ee2:	46be      	mov	lr, r7
 8000ee4:	2620      	movs	r6, #32
 8000ee6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eea:	eba2 0208 	sub.w	r2, r2, r8
 8000eee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ef2:	e766      	b.n	8000dc2 <__udivmoddi4+0xfa>
 8000ef4:	4601      	mov	r1, r0
 8000ef6:	e718      	b.n	8000d2a <__udivmoddi4+0x62>
 8000ef8:	4610      	mov	r0, r2
 8000efa:	e72c      	b.n	8000d56 <__udivmoddi4+0x8e>
 8000efc:	f1c6 0220 	rsb	r2, r6, #32
 8000f00:	fa2e f302 	lsr.w	r3, lr, r2
 8000f04:	40b7      	lsls	r7, r6
 8000f06:	40b1      	lsls	r1, r6
 8000f08:	fa20 f202 	lsr.w	r2, r0, r2
 8000f0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f10:	430a      	orrs	r2, r1
 8000f12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f16:	b2bc      	uxth	r4, r7
 8000f18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f1c:	0c11      	lsrs	r1, r2, #16
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb08 f904 	mul.w	r9, r8, r4
 8000f26:	40b0      	lsls	r0, r6
 8000f28:	4589      	cmp	r9, r1
 8000f2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f2e:	b280      	uxth	r0, r0
 8000f30:	d93e      	bls.n	8000fb0 <__udivmoddi4+0x2e8>
 8000f32:	1879      	adds	r1, r7, r1
 8000f34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f38:	d201      	bcs.n	8000f3e <__udivmoddi4+0x276>
 8000f3a:	4589      	cmp	r9, r1
 8000f3c:	d81f      	bhi.n	8000f7e <__udivmoddi4+0x2b6>
 8000f3e:	eba1 0109 	sub.w	r1, r1, r9
 8000f42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f46:	fb09 f804 	mul.w	r8, r9, r4
 8000f4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f4e:	b292      	uxth	r2, r2
 8000f50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f54:	4542      	cmp	r2, r8
 8000f56:	d229      	bcs.n	8000fac <__udivmoddi4+0x2e4>
 8000f58:	18ba      	adds	r2, r7, r2
 8000f5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f5e:	d2c4      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f60:	4542      	cmp	r2, r8
 8000f62:	d2c2      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f64:	f1a9 0102 	sub.w	r1, r9, #2
 8000f68:	443a      	add	r2, r7
 8000f6a:	e7be      	b.n	8000eea <__udivmoddi4+0x222>
 8000f6c:	45f0      	cmp	r8, lr
 8000f6e:	d29d      	bcs.n	8000eac <__udivmoddi4+0x1e4>
 8000f70:	ebbe 0302 	subs.w	r3, lr, r2
 8000f74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f78:	3801      	subs	r0, #1
 8000f7a:	46e1      	mov	r9, ip
 8000f7c:	e796      	b.n	8000eac <__udivmoddi4+0x1e4>
 8000f7e:	eba7 0909 	sub.w	r9, r7, r9
 8000f82:	4449      	add	r1, r9
 8000f84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f8c:	fb09 f804 	mul.w	r8, r9, r4
 8000f90:	e7db      	b.n	8000f4a <__udivmoddi4+0x282>
 8000f92:	4673      	mov	r3, lr
 8000f94:	e77f      	b.n	8000e96 <__udivmoddi4+0x1ce>
 8000f96:	4650      	mov	r0, sl
 8000f98:	e766      	b.n	8000e68 <__udivmoddi4+0x1a0>
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	e6fd      	b.n	8000d9a <__udivmoddi4+0xd2>
 8000f9e:	443b      	add	r3, r7
 8000fa0:	3a02      	subs	r2, #2
 8000fa2:	e733      	b.n	8000e0c <__udivmoddi4+0x144>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	443b      	add	r3, r7
 8000faa:	e71c      	b.n	8000de6 <__udivmoddi4+0x11e>
 8000fac:	4649      	mov	r1, r9
 8000fae:	e79c      	b.n	8000eea <__udivmoddi4+0x222>
 8000fb0:	eba1 0109 	sub.w	r1, r1, r9
 8000fb4:	46c4      	mov	ip, r8
 8000fb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fba:	fb09 f804 	mul.w	r8, r9, r4
 8000fbe:	e7c4      	b.n	8000f4a <__udivmoddi4+0x282>

08000fc0 <__aeabi_idiv0>:
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop

08000fc4 <LED_Init>:
};

GPIO_PinState cell_led_states[NUM_CELL_LEDS];

// Initialize all LEDs (set to OFF)
void LED_Init(void) {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0

    for (uint8_t i = 0; i < NUM_LEDS; i++) {
 8000fca:	2300      	movs	r3, #0
 8000fcc:	73fb      	strb	r3, [r7, #15]
 8000fce:	e00f      	b.n	8000ff0 <LED_Init+0x2c>
        HAL_GPIO_WritePin(leds[i].port, leds[i].pin, GPIO_PIN_RESET);
 8000fd0:	7bfb      	ldrb	r3, [r7, #15]
 8000fd2:	4a33      	ldr	r2, [pc, #204]	@ (80010a0 <LED_Init+0xdc>)
 8000fd4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000fd8:	7bfb      	ldrb	r3, [r7, #15]
 8000fda:	4a31      	ldr	r2, [pc, #196]	@ (80010a0 <LED_Init+0xdc>)
 8000fdc:	00db      	lsls	r3, r3, #3
 8000fde:	4413      	add	r3, r2
 8000fe0:	889b      	ldrh	r3, [r3, #4]
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	f007 f923 	bl	8008230 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < NUM_LEDS; i++) {
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	3301      	adds	r3, #1
 8000fee:	73fb      	strb	r3, [r7, #15]
 8000ff0:	7bfb      	ldrb	r3, [r7, #15]
 8000ff2:	2b09      	cmp	r3, #9
 8000ff4:	d9ec      	bls.n	8000fd0 <LED_Init+0xc>
    }

    for (uint8_t i = 0; i < NUM_COMM_LEDS; i++) {
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	73bb      	strb	r3, [r7, #14]
 8000ffa:	e00f      	b.n	800101c <LED_Init+0x58>
        HAL_GPIO_WritePin(comm_leds[i].port, comm_leds[i].pin, GPIO_PIN_RESET);
 8000ffc:	7bbb      	ldrb	r3, [r7, #14]
 8000ffe:	4a29      	ldr	r2, [pc, #164]	@ (80010a4 <LED_Init+0xe0>)
 8001000:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001004:	7bbb      	ldrb	r3, [r7, #14]
 8001006:	4a27      	ldr	r2, [pc, #156]	@ (80010a4 <LED_Init+0xe0>)
 8001008:	00db      	lsls	r3, r3, #3
 800100a:	4413      	add	r3, r2
 800100c:	889b      	ldrh	r3, [r3, #4]
 800100e:	2200      	movs	r2, #0
 8001010:	4619      	mov	r1, r3
 8001012:	f007 f90d 	bl	8008230 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < NUM_COMM_LEDS; i++) {
 8001016:	7bbb      	ldrb	r3, [r7, #14]
 8001018:	3301      	adds	r3, #1
 800101a:	73bb      	strb	r3, [r7, #14]
 800101c:	7bbb      	ldrb	r3, [r7, #14]
 800101e:	2b03      	cmp	r3, #3
 8001020:	d9ec      	bls.n	8000ffc <LED_Init+0x38>
    }

    for (uint8_t i = 0; i < NUM_TEMP_LEDS; i++) {
 8001022:	2300      	movs	r3, #0
 8001024:	737b      	strb	r3, [r7, #13]
 8001026:	e00f      	b.n	8001048 <LED_Init+0x84>
        HAL_GPIO_WritePin(temp_leds[i].port, temp_leds[i].pin, GPIO_PIN_SET); // Active low
 8001028:	7b7b      	ldrb	r3, [r7, #13]
 800102a:	4a1f      	ldr	r2, [pc, #124]	@ (80010a8 <LED_Init+0xe4>)
 800102c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001030:	7b7b      	ldrb	r3, [r7, #13]
 8001032:	4a1d      	ldr	r2, [pc, #116]	@ (80010a8 <LED_Init+0xe4>)
 8001034:	00db      	lsls	r3, r3, #3
 8001036:	4413      	add	r3, r2
 8001038:	889b      	ldrh	r3, [r3, #4]
 800103a:	2201      	movs	r2, #1
 800103c:	4619      	mov	r1, r3
 800103e:	f007 f8f7 	bl	8008230 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < NUM_TEMP_LEDS; i++) {
 8001042:	7b7b      	ldrb	r3, [r7, #13]
 8001044:	3301      	adds	r3, #1
 8001046:	737b      	strb	r3, [r7, #13]
 8001048:	7b7b      	ldrb	r3, [r7, #13]
 800104a:	2b05      	cmp	r3, #5
 800104c:	d9ec      	bls.n	8001028 <LED_Init+0x64>
    }

    // Initialize cell LED states and set hardware LEDs to OFF
    for (uint8_t i = 0; i < NUM_CELL_LEDS; i++) {
 800104e:	2300      	movs	r3, #0
 8001050:	733b      	strb	r3, [r7, #12]
 8001052:	e01d      	b.n	8001090 <LED_Init+0xcc>
        cell_led_states[i] = GPIO_PIN_SET; // Assume LEDs are off (active-low logic)
 8001054:	7b3b      	ldrb	r3, [r7, #12]
 8001056:	4a15      	ldr	r2, [pc, #84]	@ (80010ac <LED_Init+0xe8>)
 8001058:	2101      	movs	r1, #1
 800105a:	54d1      	strb	r1, [r2, r3]
        I2C_HandleTypeDef *i2c_handle = cell_leds[i].i2c_handle;
 800105c:	7b3b      	ldrb	r3, [r7, #12]
 800105e:	4a14      	ldr	r2, [pc, #80]	@ (80010b0 <LED_Init+0xec>)
 8001060:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001064:	60bb      	str	r3, [r7, #8]
        uint8_t expander_id = cell_leds[i].expander_id;
 8001066:	7b3b      	ldrb	r3, [r7, #12]
 8001068:	4a11      	ldr	r2, [pc, #68]	@ (80010b0 <LED_Init+0xec>)
 800106a:	00db      	lsls	r3, r3, #3
 800106c:	4413      	add	r3, r2
 800106e:	791b      	ldrb	r3, [r3, #4]
 8001070:	71fb      	strb	r3, [r7, #7]
        uint16_t pin = cell_leds[i].pin;
 8001072:	7b3b      	ldrb	r3, [r7, #12]
 8001074:	4a0e      	ldr	r2, [pc, #56]	@ (80010b0 <LED_Init+0xec>)
 8001076:	00db      	lsls	r3, r3, #3
 8001078:	4413      	add	r3, r2
 800107a:	88db      	ldrh	r3, [r3, #6]
 800107c:	80bb      	strh	r3, [r7, #4]

        // Ensure LEDs are turned off at initialization
        Expander_SetPinState(i2c_handle, expander_id, pin, GPIO_PIN_SET); // Active low
 800107e:	88ba      	ldrh	r2, [r7, #4]
 8001080:	79f9      	ldrb	r1, [r7, #7]
 8001082:	2301      	movs	r3, #1
 8001084:	68b8      	ldr	r0, [r7, #8]
 8001086:	f002 fd0d 	bl	8003aa4 <Expander_SetPinState>
    for (uint8_t i = 0; i < NUM_CELL_LEDS; i++) {
 800108a:	7b3b      	ldrb	r3, [r7, #12]
 800108c:	3301      	adds	r3, #1
 800108e:	733b      	strb	r3, [r7, #12]
 8001090:	7b3b      	ldrb	r3, [r7, #12]
 8001092:	2b17      	cmp	r3, #23
 8001094:	d9de      	bls.n	8001054 <LED_Init+0x90>
    }

}
 8001096:	bf00      	nop
 8001098:	bf00      	nop
 800109a:	3710      	adds	r7, #16
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	20000000 	.word	0x20000000
 80010a4:	20000050 	.word	0x20000050
 80010a8:	20000070 	.word	0x20000070
 80010ac:	200009a8 	.word	0x200009a8
 80010b0:	200000a0 	.word	0x200000a0

080010b4 <LED_Toggle>:
        HAL_GPIO_WritePin(leds[led - 1].port, leds[led - 1].pin, (state == High) ? GPIO_PIN_SET : GPIO_PIN_RESET);
    }
}

// Toggle a specific LED
void LED_Toggle(LED_ID led) {
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	71fb      	strb	r3, [r7, #7]
    if (led <= NUM_LEDS) {
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	2b0a      	cmp	r3, #10
 80010c2:	d80e      	bhi.n	80010e2 <LED_Toggle+0x2e>
        HAL_GPIO_TogglePin(leds[led - 1].port, leds[led - 1].pin);
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	3b01      	subs	r3, #1
 80010c8:	4a08      	ldr	r2, [pc, #32]	@ (80010ec <LED_Toggle+0x38>)
 80010ca:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	3b01      	subs	r3, #1
 80010d2:	4906      	ldr	r1, [pc, #24]	@ (80010ec <LED_Toggle+0x38>)
 80010d4:	00db      	lsls	r3, r3, #3
 80010d6:	440b      	add	r3, r1
 80010d8:	889b      	ldrh	r3, [r3, #4]
 80010da:	4619      	mov	r1, r3
 80010dc:	4610      	mov	r0, r2
 80010de:	f007 f8c0 	bl	8008262 <HAL_GPIO_TogglePin>
    }
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000000 	.word	0x20000000

080010f0 <Push_ButtonHandler>:

    return id;
}

void Push_ButtonHandler(uint16_t GPIO_Pin)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	80fb      	strh	r3, [r7, #6]
    currentTime = HAL_GetTick();
 80010fa:	f006 f9e5 	bl	80074c8 <HAL_GetTick>
 80010fe:	4603      	mov	r3, r0
 8001100:	4a14      	ldr	r2, [pc, #80]	@ (8001154 <Push_ButtonHandler+0x64>)
 8001102:	6013      	str	r3, [r2, #0]

    for(int j = 0; j < 4; j++) {
 8001104:	2300      	movs	r3, #0
 8001106:	60fb      	str	r3, [r7, #12]
 8001108:	e01c      	b.n	8001144 <Push_ButtonHandler+0x54>
        if((GPIO_Pin == BUTTON_PINS[j]) && (currentTime - previousTime > 150)) {
 800110a:	4a13      	ldr	r2, [pc, #76]	@ (8001158 <Push_ButtonHandler+0x68>)
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001112:	88fa      	ldrh	r2, [r7, #6]
 8001114:	429a      	cmp	r2, r3
 8001116:	d112      	bne.n	800113e <Push_ButtonHandler+0x4e>
 8001118:	4b0e      	ldr	r3, [pc, #56]	@ (8001154 <Push_ButtonHandler+0x64>)
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	4b0f      	ldr	r3, [pc, #60]	@ (800115c <Push_ButtonHandler+0x6c>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	2b96      	cmp	r3, #150	@ 0x96
 8001124:	d90b      	bls.n	800113e <Push_ButtonHandler+0x4e>
//        	Menu_Handler(j);
            LED_Toggle(j+1);  // Keep your existing LED toggle
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	b2db      	uxtb	r3, r3
 800112a:	3301      	adds	r3, #1
 800112c:	b2db      	uxtb	r3, r3
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff ffc0 	bl	80010b4 <LED_Toggle>
            previousTime = currentTime;
 8001134:	4b07      	ldr	r3, [pc, #28]	@ (8001154 <Push_ButtonHandler+0x64>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a08      	ldr	r2, [pc, #32]	@ (800115c <Push_ButtonHandler+0x6c>)
 800113a:	6013      	str	r3, [r2, #0]
            break;
 800113c:	e006      	b.n	800114c <Push_ButtonHandler+0x5c>
    for(int j = 0; j < 4; j++) {
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	3301      	adds	r3, #1
 8001142:	60fb      	str	r3, [r7, #12]
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	2b03      	cmp	r3, #3
 8001148:	dddf      	ble.n	800110a <Push_ButtonHandler+0x1a>
        }
    }
}
 800114a:	bf00      	nop
 800114c:	bf00      	nop
 800114e:	3710      	adds	r7, #16
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	200009a0 	.word	0x200009a0
 8001158:	0800bb74 	.word	0x0800bb74
 800115c:	200009a4 	.word	0x200009a4

08001160 <intToBinary>:
uint8_t misoCell11Res1 [2];
uint8_t misoCell11Res2 [2];
uint8_t misoCell11Res3 [2];


void intToBinary(int num, int *binaryArray) {
 8001160:	b480      	push	{r7}
 8001162:	b085      	sub	sp, #20
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
		    for (int i = 0; i < 10; i++) {
 800116a:	2300      	movs	r3, #0
 800116c:	60fb      	str	r3, [r7, #12]
 800116e:	e00e      	b.n	800118e <intToBinary+0x2e>
		        binaryArray[15 - i] = (num >> i) & 1;
 8001170:	687a      	ldr	r2, [r7, #4]
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	411a      	asrs	r2, r3
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	f1c3 030f 	rsb	r3, r3, #15
 800117c:	009b      	lsls	r3, r3, #2
 800117e:	6839      	ldr	r1, [r7, #0]
 8001180:	440b      	add	r3, r1
 8001182:	f002 0201 	and.w	r2, r2, #1
 8001186:	601a      	str	r2, [r3, #0]
		    for (int i = 0; i < 10; i++) {
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	3301      	adds	r3, #1
 800118c:	60fb      	str	r3, [r7, #12]
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	2b09      	cmp	r3, #9
 8001192:	dded      	ble.n	8001170 <intToBinary+0x10>
		    }
		}
 8001194:	bf00      	nop
 8001196:	bf00      	nop
 8001198:	3714      	adds	r7, #20
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr

080011a2 <assignBytes>:

void assignBytes(int *resArray, uint8_t *r) {
 80011a2:	b480      	push	{r7}
 80011a4:	b085      	sub	sp, #20
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	6078      	str	r0, [r7, #4]
 80011aa:	6039      	str	r1, [r7, #0]
		    r[0] = 0;
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	2200      	movs	r2, #0
 80011b0:	701a      	strb	r2, [r3, #0]
		    r[1] = 0;
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	3301      	adds	r3, #1
 80011b6:	2200      	movs	r2, #0
 80011b8:	701a      	strb	r2, [r3, #0]

		    for (int i = 0; i < 8; i++) {
 80011ba:	2300      	movs	r3, #0
 80011bc:	60fb      	str	r3, [r7, #12]
 80011be:	e02b      	b.n	8001218 <assignBytes+0x76>

		        r[0] |= (resArray[i] << (7 - i));
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	b25a      	sxtb	r2, r3
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	6879      	ldr	r1, [r7, #4]
 80011cc:	440b      	add	r3, r1
 80011ce:	6819      	ldr	r1, [r3, #0]
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	f1c3 0307 	rsb	r3, r3, #7
 80011d6:	fa01 f303 	lsl.w	r3, r1, r3
 80011da:	b25b      	sxtb	r3, r3
 80011dc:	4313      	orrs	r3, r2
 80011de:	b25b      	sxtb	r3, r3
 80011e0:	b2da      	uxtb	r2, r3
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	701a      	strb	r2, [r3, #0]
		        r[1] |= (resArray[i + 8] << (7 - i));
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	3301      	adds	r3, #1
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	b25a      	sxtb	r2, r3
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	3308      	adds	r3, #8
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	6879      	ldr	r1, [r7, #4]
 80011f6:	440b      	add	r3, r1
 80011f8:	6819      	ldr	r1, [r3, #0]
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	f1c3 0307 	rsb	r3, r3, #7
 8001200:	fa01 f303 	lsl.w	r3, r1, r3
 8001204:	b25b      	sxtb	r3, r3
 8001206:	4313      	orrs	r3, r2
 8001208:	b25a      	sxtb	r2, r3
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	3301      	adds	r3, #1
 800120e:	b2d2      	uxtb	r2, r2
 8001210:	701a      	strb	r2, [r3, #0]
		    for (int i = 0; i < 8; i++) {
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	3301      	adds	r3, #1
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	2b07      	cmp	r3, #7
 800121c:	ddd0      	ble.n	80011c0 <assignBytes+0x1e>
		    }
		}
 800121e:	bf00      	nop
 8001220:	bf00      	nop
 8001222:	3714      	adds	r7, #20
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr

0800122c <cell12_Temp_01_Set>:
		}
		return true;

	}

void cell12_Temp_01_Set(float resistance){
 800122c:	b580      	push	{r7, lr}
 800122e:	b096      	sub	sp, #88	@ 0x58
 8001230:	af02      	add	r7, sp, #8
 8001232:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f7ff f93e 	bl	80004b8 <__aeabi_f2d>
 800123c:	f04f 0200 	mov.w	r2, #0
 8001240:	4b4c      	ldr	r3, [pc, #304]	@ (8001374 <cell12_Temp_01_Set+0x148>)
 8001242:	f7ff fabb 	bl	80007bc <__aeabi_ddiv>
 8001246:	4602      	mov	r2, r0
 8001248:	460b      	mov	r3, r1
 800124a:	4610      	mov	r0, r2
 800124c:	4619      	mov	r1, r3
 800124e:	f04f 0200 	mov.w	r2, #0
 8001252:	4b49      	ldr	r3, [pc, #292]	@ (8001378 <cell12_Temp_01_Set+0x14c>)
 8001254:	f7ff f988 	bl	8000568 <__aeabi_dmul>
 8001258:	4602      	mov	r2, r0
 800125a:	460b      	mov	r3, r1
 800125c:	4610      	mov	r0, r2
 800125e:	4619      	mov	r1, r3
 8001260:	f7ff fb94 	bl	800098c <__aeabi_d2iz>
 8001264:	4603      	mov	r3, r0
 8001266:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8001268:	f107 030c 	add.w	r3, r7, #12
 800126c:	2240      	movs	r2, #64	@ 0x40
 800126e:	2100      	movs	r1, #0
 8001270:	4618      	mov	r0, r3
 8001272:	f00a fba9 	bl	800b9c8 <memset>
 8001276:	2301      	movs	r3, #1
 8001278:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 800127a:	f107 030c 	add.w	r3, r7, #12
 800127e:	4619      	mov	r1, r3
 8001280:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001282:	f7ff ff6d 	bl	8001160 <intToBinary>
	assignBytes(resArray, resByteArray);
 8001286:	f107 0208 	add.w	r2, r7, #8
 800128a:	f107 030c 	add.w	r3, r7, #12
 800128e:	4611      	mov	r1, r2
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff ff86 	bl	80011a2 <assignBytes>
	HAL_GPIO_WritePin(CELL12_TEMP_01_LED_GPIO_Port, CELL12_TEMP_01_LED_Pin, GPIO_PIN_SET);
 8001296:	2201      	movs	r2, #1
 8001298:	2101      	movs	r1, #1
 800129a:	4838      	ldr	r0, [pc, #224]	@ (800137c <cell12_Temp_01_Set+0x150>)
 800129c:	f006 ffc8 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80012a0:	200a      	movs	r0, #10
 80012a2:	f006 f91d 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 80012a6:	2201      	movs	r2, #1
 80012a8:	2102      	movs	r1, #2
 80012aa:	4835      	ldr	r0, [pc, #212]	@ (8001380 <cell12_Temp_01_Set+0x154>)
 80012ac:	f006 ffc0 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80012b0:	200a      	movs	r0, #10
 80012b2:	f006 f915 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 80012b6:	2200      	movs	r2, #0
 80012b8:	2102      	movs	r1, #2
 80012ba:	4831      	ldr	r0, [pc, #196]	@ (8001380 <cell12_Temp_01_Set+0x154>)
 80012bc:	f006 ffb8 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 80012c0:	f04f 33ff 	mov.w	r3, #4294967295
 80012c4:	2202      	movs	r2, #2
 80012c6:	492f      	ldr	r1, [pc, #188]	@ (8001384 <cell12_Temp_01_Set+0x158>)
 80012c8:	482f      	ldr	r0, [pc, #188]	@ (8001388 <cell12_Temp_01_Set+0x15c>)
 80012ca:	f008 fd7e 	bl	8009dca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 80012ce:	2201      	movs	r2, #1
 80012d0:	2102      	movs	r1, #2
 80012d2:	482b      	ldr	r0, [pc, #172]	@ (8001380 <cell12_Temp_01_Set+0x154>)
 80012d4:	f006 ffac 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80012d8:	200a      	movs	r0, #10
 80012da:	f006 f901 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 80012de:	2200      	movs	r2, #0
 80012e0:	2102      	movs	r1, #2
 80012e2:	4827      	ldr	r0, [pc, #156]	@ (8001380 <cell12_Temp_01_Set+0x154>)
 80012e4:	f006 ffa4 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 80012e8:	f04f 33ff 	mov.w	r3, #4294967295
 80012ec:	2202      	movs	r2, #2
 80012ee:	4927      	ldr	r1, [pc, #156]	@ (800138c <cell12_Temp_01_Set+0x160>)
 80012f0:	4825      	ldr	r0, [pc, #148]	@ (8001388 <cell12_Temp_01_Set+0x15c>)
 80012f2:	f008 fd6a 	bl	8009dca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 80012f6:	2201      	movs	r2, #1
 80012f8:	2102      	movs	r1, #2
 80012fa:	4821      	ldr	r0, [pc, #132]	@ (8001380 <cell12_Temp_01_Set+0x154>)
 80012fc:	f006 ff98 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001300:	200a      	movs	r0, #10
 8001302:	f006 f8ed 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8001306:	2200      	movs	r2, #0
 8001308:	2102      	movs	r1, #2
 800130a:	481d      	ldr	r0, [pc, #116]	@ (8001380 <cell12_Temp_01_Set+0x154>)
 800130c:	f006 ff90 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8001310:	f107 0108 	add.w	r1, r7, #8
 8001314:	f04f 33ff 	mov.w	r3, #4294967295
 8001318:	2202      	movs	r2, #2
 800131a:	481b      	ldr	r0, [pc, #108]	@ (8001388 <cell12_Temp_01_Set+0x15c>)
 800131c:	f008 fd55 	bl	8009dca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8001320:	2201      	movs	r2, #1
 8001322:	2102      	movs	r1, #2
 8001324:	4816      	ldr	r0, [pc, #88]	@ (8001380 <cell12_Temp_01_Set+0x154>)
 8001326:	f006 ff83 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800132a:	200a      	movs	r0, #10
 800132c:	f006 f8d8 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8001330:	2200      	movs	r2, #0
 8001332:	2102      	movs	r1, #2
 8001334:	4812      	ldr	r0, [pc, #72]	@ (8001380 <cell12_Temp_01_Set+0x154>)
 8001336:	f006 ff7b 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 800133a:	f04f 33ff 	mov.w	r3, #4294967295
 800133e:	9300      	str	r3, [sp, #0]
 8001340:	2302      	movs	r3, #2
 8001342:	4a13      	ldr	r2, [pc, #76]	@ (8001390 <cell12_Temp_01_Set+0x164>)
 8001344:	4913      	ldr	r1, [pc, #76]	@ (8001394 <cell12_Temp_01_Set+0x168>)
 8001346:	4810      	ldr	r0, [pc, #64]	@ (8001388 <cell12_Temp_01_Set+0x15c>)
 8001348:	f008 ff9c 	bl	800a284 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 800134c:	2201      	movs	r2, #1
 800134e:	2102      	movs	r1, #2
 8001350:	480b      	ldr	r0, [pc, #44]	@ (8001380 <cell12_Temp_01_Set+0x154>)
 8001352:	f006 ff6d 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001356:	200a      	movs	r0, #10
 8001358:	f006 f8c2 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(CELL12_TEMP_01_LED_GPIO_Port, CELL12_TEMP_01_LED_Pin, GPIO_PIN_RESET);
 800135c:	2200      	movs	r2, #0
 800135e:	2101      	movs	r1, #1
 8001360:	4806      	ldr	r0, [pc, #24]	@ (800137c <cell12_Temp_01_Set+0x150>)
 8001362:	f006 ff65 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001366:	200a      	movs	r0, #10
 8001368:	f006 f8ba 	bl	80074e0 <HAL_Delay>

}
 800136c:	bf00      	nop
 800136e:	3750      	adds	r7, #80	@ 0x50
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	40490000 	.word	0x40490000
 8001378:	40900000 	.word	0x40900000
 800137c:	40020000 	.word	0x40020000
 8001380:	40020800 	.word	0x40020800
 8001384:	200009c0 	.word	0x200009c0
 8001388:	200013cc 	.word	0x200013cc
 800138c:	20000160 	.word	0x20000160
 8001390:	200009c4 	.word	0x200009c4
 8001394:	20000164 	.word	0x20000164

08001398 <cell12_Temp_02_Set>:

void cell12_Temp_02_Set(float resistance){
 8001398:	b580      	push	{r7, lr}
 800139a:	b096      	sub	sp, #88	@ 0x58
 800139c:	af02      	add	r7, sp, #8
 800139e:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f7ff f888 	bl	80004b8 <__aeabi_f2d>
 80013a8:	f04f 0200 	mov.w	r2, #0
 80013ac:	4b51      	ldr	r3, [pc, #324]	@ (80014f4 <cell12_Temp_02_Set+0x15c>)
 80013ae:	f7ff fa05 	bl	80007bc <__aeabi_ddiv>
 80013b2:	4602      	mov	r2, r0
 80013b4:	460b      	mov	r3, r1
 80013b6:	4610      	mov	r0, r2
 80013b8:	4619      	mov	r1, r3
 80013ba:	f04f 0200 	mov.w	r2, #0
 80013be:	4b4e      	ldr	r3, [pc, #312]	@ (80014f8 <cell12_Temp_02_Set+0x160>)
 80013c0:	f7ff f8d2 	bl	8000568 <__aeabi_dmul>
 80013c4:	4602      	mov	r2, r0
 80013c6:	460b      	mov	r3, r1
 80013c8:	4610      	mov	r0, r2
 80013ca:	4619      	mov	r1, r3
 80013cc:	f7ff fade 	bl	800098c <__aeabi_d2iz>
 80013d0:	4603      	mov	r3, r0
 80013d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 80013d4:	f107 030c 	add.w	r3, r7, #12
 80013d8:	2240      	movs	r2, #64	@ 0x40
 80013da:	2100      	movs	r1, #0
 80013dc:	4618      	mov	r0, r3
 80013de:	f00a faf3 	bl	800b9c8 <memset>
 80013e2:	2301      	movs	r3, #1
 80013e4:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 80013e6:	f107 030c 	add.w	r3, r7, #12
 80013ea:	4619      	mov	r1, r3
 80013ec:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80013ee:	f7ff feb7 	bl	8001160 <intToBinary>
	assignBytes(resArray, resByteArray);
 80013f2:	f107 0208 	add.w	r2, r7, #8
 80013f6:	f107 030c 	add.w	r3, r7, #12
 80013fa:	4611      	mov	r1, r2
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7ff fed0 	bl	80011a2 <assignBytes>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_02_LED_Pin, GPIO_PIN_SET);
 8001402:	2201      	movs	r2, #1
 8001404:	2101      	movs	r1, #1
 8001406:	483d      	ldr	r0, [pc, #244]	@ (80014fc <cell12_Temp_02_Set+0x164>)
 8001408:	f006 ff12 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800140c:	200a      	movs	r0, #10
 800140e:	f006 f867 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8001412:	2201      	movs	r2, #1
 8001414:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001418:	4839      	ldr	r0, [pc, #228]	@ (8001500 <cell12_Temp_02_Set+0x168>)
 800141a:	f006 ff09 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800141e:	200a      	movs	r0, #10
 8001420:	f006 f85e 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8001424:	2200      	movs	r2, #0
 8001426:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800142a:	4835      	ldr	r0, [pc, #212]	@ (8001500 <cell12_Temp_02_Set+0x168>)
 800142c:	f006 ff00 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 8001430:	f04f 33ff 	mov.w	r3, #4294967295
 8001434:	2202      	movs	r2, #2
 8001436:	4933      	ldr	r1, [pc, #204]	@ (8001504 <cell12_Temp_02_Set+0x16c>)
 8001438:	4833      	ldr	r0, [pc, #204]	@ (8001508 <cell12_Temp_02_Set+0x170>)
 800143a:	f008 fcc6 	bl	8009dca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 800143e:	2201      	movs	r2, #1
 8001440:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001444:	482e      	ldr	r0, [pc, #184]	@ (8001500 <cell12_Temp_02_Set+0x168>)
 8001446:	f006 fef3 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800144a:	200a      	movs	r0, #10
 800144c:	f006 f848 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8001450:	2200      	movs	r2, #0
 8001452:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001456:	482a      	ldr	r0, [pc, #168]	@ (8001500 <cell12_Temp_02_Set+0x168>)
 8001458:	f006 feea 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 800145c:	f04f 33ff 	mov.w	r3, #4294967295
 8001460:	2202      	movs	r2, #2
 8001462:	492a      	ldr	r1, [pc, #168]	@ (800150c <cell12_Temp_02_Set+0x174>)
 8001464:	4828      	ldr	r0, [pc, #160]	@ (8001508 <cell12_Temp_02_Set+0x170>)
 8001466:	f008 fcb0 	bl	8009dca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 800146a:	2201      	movs	r2, #1
 800146c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001470:	4823      	ldr	r0, [pc, #140]	@ (8001500 <cell12_Temp_02_Set+0x168>)
 8001472:	f006 fedd 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001476:	200a      	movs	r0, #10
 8001478:	f006 f832 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 800147c:	2200      	movs	r2, #0
 800147e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001482:	481f      	ldr	r0, [pc, #124]	@ (8001500 <cell12_Temp_02_Set+0x168>)
 8001484:	f006 fed4 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8001488:	f107 0108 	add.w	r1, r7, #8
 800148c:	f04f 33ff 	mov.w	r3, #4294967295
 8001490:	2202      	movs	r2, #2
 8001492:	481d      	ldr	r0, [pc, #116]	@ (8001508 <cell12_Temp_02_Set+0x170>)
 8001494:	f008 fc99 	bl	8009dca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8001498:	2201      	movs	r2, #1
 800149a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800149e:	4818      	ldr	r0, [pc, #96]	@ (8001500 <cell12_Temp_02_Set+0x168>)
 80014a0:	f006 fec6 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80014a4:	200a      	movs	r0, #10
 80014a6:	f006 f81b 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 80014aa:	2200      	movs	r2, #0
 80014ac:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014b0:	4813      	ldr	r0, [pc, #76]	@ (8001500 <cell12_Temp_02_Set+0x168>)
 80014b2:	f006 febd 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 80014b6:	f04f 33ff 	mov.w	r3, #4294967295
 80014ba:	9300      	str	r3, [sp, #0]
 80014bc:	2302      	movs	r3, #2
 80014be:	4a14      	ldr	r2, [pc, #80]	@ (8001510 <cell12_Temp_02_Set+0x178>)
 80014c0:	4914      	ldr	r1, [pc, #80]	@ (8001514 <cell12_Temp_02_Set+0x17c>)
 80014c2:	4811      	ldr	r0, [pc, #68]	@ (8001508 <cell12_Temp_02_Set+0x170>)
 80014c4:	f008 fede 	bl	800a284 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 80014c8:	2201      	movs	r2, #1
 80014ca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014ce:	480c      	ldr	r0, [pc, #48]	@ (8001500 <cell12_Temp_02_Set+0x168>)
 80014d0:	f006 feae 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80014d4:	200a      	movs	r0, #10
 80014d6:	f006 f803 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_02_LED_Pin, GPIO_PIN_RESET);
 80014da:	2200      	movs	r2, #0
 80014dc:	2101      	movs	r1, #1
 80014de:	4807      	ldr	r0, [pc, #28]	@ (80014fc <cell12_Temp_02_Set+0x164>)
 80014e0:	f006 fea6 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80014e4:	200a      	movs	r0, #10
 80014e6:	f005 fffb 	bl	80074e0 <HAL_Delay>

}
 80014ea:	bf00      	nop
 80014ec:	3750      	adds	r7, #80	@ 0x50
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	40490000 	.word	0x40490000
 80014f8:	40900000 	.word	0x40900000
 80014fc:	40020800 	.word	0x40020800
 8001500:	40021400 	.word	0x40021400
 8001504:	200009c0 	.word	0x200009c0
 8001508:	200013cc 	.word	0x200013cc
 800150c:	20000160 	.word	0x20000160
 8001510:	200009c4 	.word	0x200009c4
 8001514:	20000164 	.word	0x20000164

08001518 <cell12_Temp_03_Set>:

void cell12_Temp_03_Set(float resistance){
 8001518:	b580      	push	{r7, lr}
 800151a:	b096      	sub	sp, #88	@ 0x58
 800151c:	af02      	add	r7, sp, #8
 800151e:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f7fe ffc8 	bl	80004b8 <__aeabi_f2d>
 8001528:	f04f 0200 	mov.w	r2, #0
 800152c:	4b4d      	ldr	r3, [pc, #308]	@ (8001664 <cell12_Temp_03_Set+0x14c>)
 800152e:	f7ff f945 	bl	80007bc <__aeabi_ddiv>
 8001532:	4602      	mov	r2, r0
 8001534:	460b      	mov	r3, r1
 8001536:	4610      	mov	r0, r2
 8001538:	4619      	mov	r1, r3
 800153a:	f04f 0200 	mov.w	r2, #0
 800153e:	4b4a      	ldr	r3, [pc, #296]	@ (8001668 <cell12_Temp_03_Set+0x150>)
 8001540:	f7ff f812 	bl	8000568 <__aeabi_dmul>
 8001544:	4602      	mov	r2, r0
 8001546:	460b      	mov	r3, r1
 8001548:	4610      	mov	r0, r2
 800154a:	4619      	mov	r1, r3
 800154c:	f7ff fa1e 	bl	800098c <__aeabi_d2iz>
 8001550:	4603      	mov	r3, r0
 8001552:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8001554:	f107 030c 	add.w	r3, r7, #12
 8001558:	2240      	movs	r2, #64	@ 0x40
 800155a:	2100      	movs	r1, #0
 800155c:	4618      	mov	r0, r3
 800155e:	f00a fa33 	bl	800b9c8 <memset>
 8001562:	2301      	movs	r3, #1
 8001564:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 8001566:	f107 030c 	add.w	r3, r7, #12
 800156a:	4619      	mov	r1, r3
 800156c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800156e:	f7ff fdf7 	bl	8001160 <intToBinary>
	assignBytes(resArray, resByteArray);
 8001572:	f107 0208 	add.w	r2, r7, #8
 8001576:	f107 030c 	add.w	r3, r7, #12
 800157a:	4611      	mov	r1, r2
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff fe10 	bl	80011a2 <assignBytes>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_LED_Pin, GPIO_PIN_SET);
 8001582:	2201      	movs	r2, #1
 8001584:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001588:	4838      	ldr	r0, [pc, #224]	@ (800166c <cell12_Temp_03_Set+0x154>)
 800158a:	f006 fe51 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800158e:	200a      	movs	r0, #10
 8001590:	f005 ffa6 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8001594:	2201      	movs	r2, #1
 8001596:	2140      	movs	r1, #64	@ 0x40
 8001598:	4834      	ldr	r0, [pc, #208]	@ (800166c <cell12_Temp_03_Set+0x154>)
 800159a:	f006 fe49 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800159e:	200a      	movs	r0, #10
 80015a0:	f005 ff9e 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 80015a4:	2200      	movs	r2, #0
 80015a6:	2140      	movs	r1, #64	@ 0x40
 80015a8:	4830      	ldr	r0, [pc, #192]	@ (800166c <cell12_Temp_03_Set+0x154>)
 80015aa:	f006 fe41 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 80015ae:	f04f 33ff 	mov.w	r3, #4294967295
 80015b2:	2202      	movs	r2, #2
 80015b4:	492e      	ldr	r1, [pc, #184]	@ (8001670 <cell12_Temp_03_Set+0x158>)
 80015b6:	482f      	ldr	r0, [pc, #188]	@ (8001674 <cell12_Temp_03_Set+0x15c>)
 80015b8:	f008 fc07 	bl	8009dca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80015bc:	2201      	movs	r2, #1
 80015be:	2140      	movs	r1, #64	@ 0x40
 80015c0:	482a      	ldr	r0, [pc, #168]	@ (800166c <cell12_Temp_03_Set+0x154>)
 80015c2:	f006 fe35 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80015c6:	200a      	movs	r0, #10
 80015c8:	f005 ff8a 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 80015cc:	2200      	movs	r2, #0
 80015ce:	2140      	movs	r1, #64	@ 0x40
 80015d0:	4826      	ldr	r0, [pc, #152]	@ (800166c <cell12_Temp_03_Set+0x154>)
 80015d2:	f006 fe2d 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 80015d6:	f04f 33ff 	mov.w	r3, #4294967295
 80015da:	2202      	movs	r2, #2
 80015dc:	4926      	ldr	r1, [pc, #152]	@ (8001678 <cell12_Temp_03_Set+0x160>)
 80015de:	4825      	ldr	r0, [pc, #148]	@ (8001674 <cell12_Temp_03_Set+0x15c>)
 80015e0:	f008 fbf3 	bl	8009dca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80015e4:	2201      	movs	r2, #1
 80015e6:	2140      	movs	r1, #64	@ 0x40
 80015e8:	4820      	ldr	r0, [pc, #128]	@ (800166c <cell12_Temp_03_Set+0x154>)
 80015ea:	f006 fe21 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80015ee:	200a      	movs	r0, #10
 80015f0:	f005 ff76 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 80015f4:	2200      	movs	r2, #0
 80015f6:	2140      	movs	r1, #64	@ 0x40
 80015f8:	481c      	ldr	r0, [pc, #112]	@ (800166c <cell12_Temp_03_Set+0x154>)
 80015fa:	f006 fe19 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 80015fe:	f107 0108 	add.w	r1, r7, #8
 8001602:	f04f 33ff 	mov.w	r3, #4294967295
 8001606:	2202      	movs	r2, #2
 8001608:	481a      	ldr	r0, [pc, #104]	@ (8001674 <cell12_Temp_03_Set+0x15c>)
 800160a:	f008 fbde 	bl	8009dca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 800160e:	2201      	movs	r2, #1
 8001610:	2140      	movs	r1, #64	@ 0x40
 8001612:	4816      	ldr	r0, [pc, #88]	@ (800166c <cell12_Temp_03_Set+0x154>)
 8001614:	f006 fe0c 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001618:	200a      	movs	r0, #10
 800161a:	f005 ff61 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 800161e:	2200      	movs	r2, #0
 8001620:	2140      	movs	r1, #64	@ 0x40
 8001622:	4812      	ldr	r0, [pc, #72]	@ (800166c <cell12_Temp_03_Set+0x154>)
 8001624:	f006 fe04 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 8001628:	f04f 33ff 	mov.w	r3, #4294967295
 800162c:	9300      	str	r3, [sp, #0]
 800162e:	2302      	movs	r3, #2
 8001630:	4a12      	ldr	r2, [pc, #72]	@ (800167c <cell12_Temp_03_Set+0x164>)
 8001632:	4913      	ldr	r1, [pc, #76]	@ (8001680 <cell12_Temp_03_Set+0x168>)
 8001634:	480f      	ldr	r0, [pc, #60]	@ (8001674 <cell12_Temp_03_Set+0x15c>)
 8001636:	f008 fe25 	bl	800a284 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 800163a:	2201      	movs	r2, #1
 800163c:	2140      	movs	r1, #64	@ 0x40
 800163e:	480b      	ldr	r0, [pc, #44]	@ (800166c <cell12_Temp_03_Set+0x154>)
 8001640:	f006 fdf6 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001644:	200a      	movs	r0, #10
 8001646:	f005 ff4b 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_LED_Pin, GPIO_PIN_RESET);
 800164a:	2200      	movs	r2, #0
 800164c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001650:	4806      	ldr	r0, [pc, #24]	@ (800166c <cell12_Temp_03_Set+0x154>)
 8001652:	f006 fded 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001656:	200a      	movs	r0, #10
 8001658:	f005 ff42 	bl	80074e0 <HAL_Delay>

}
 800165c:	bf00      	nop
 800165e:	3750      	adds	r7, #80	@ 0x50
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	40490000 	.word	0x40490000
 8001668:	40900000 	.word	0x40900000
 800166c:	40021400 	.word	0x40021400
 8001670:	200009c0 	.word	0x200009c0
 8001674:	200013cc 	.word	0x200013cc
 8001678:	20000160 	.word	0x20000160
 800167c:	200009c4 	.word	0x200009c4
 8001680:	20000164 	.word	0x20000164

08001684 <cell11_Temp_01_Set>:

void cell11_Temp_01_Set(float resistance){
 8001684:	b580      	push	{r7, lr}
 8001686:	b096      	sub	sp, #88	@ 0x58
 8001688:	af02      	add	r7, sp, #8
 800168a:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	f7fe ff12 	bl	80004b8 <__aeabi_f2d>
 8001694:	f04f 0200 	mov.w	r2, #0
 8001698:	4b52      	ldr	r3, [pc, #328]	@ (80017e4 <cell11_Temp_01_Set+0x160>)
 800169a:	f7ff f88f 	bl	80007bc <__aeabi_ddiv>
 800169e:	4602      	mov	r2, r0
 80016a0:	460b      	mov	r3, r1
 80016a2:	4610      	mov	r0, r2
 80016a4:	4619      	mov	r1, r3
 80016a6:	f04f 0200 	mov.w	r2, #0
 80016aa:	4b4f      	ldr	r3, [pc, #316]	@ (80017e8 <cell11_Temp_01_Set+0x164>)
 80016ac:	f7fe ff5c 	bl	8000568 <__aeabi_dmul>
 80016b0:	4602      	mov	r2, r0
 80016b2:	460b      	mov	r3, r1
 80016b4:	4610      	mov	r0, r2
 80016b6:	4619      	mov	r1, r3
 80016b8:	f7ff f968 	bl	800098c <__aeabi_d2iz>
 80016bc:	4603      	mov	r3, r0
 80016be:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 80016c0:	f107 030c 	add.w	r3, r7, #12
 80016c4:	2240      	movs	r2, #64	@ 0x40
 80016c6:	2100      	movs	r1, #0
 80016c8:	4618      	mov	r0, r3
 80016ca:	f00a f97d 	bl	800b9c8 <memset>
 80016ce:	2301      	movs	r3, #1
 80016d0:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 80016d2:	f107 030c 	add.w	r3, r7, #12
 80016d6:	4619      	mov	r1, r3
 80016d8:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80016da:	f7ff fd41 	bl	8001160 <intToBinary>
	assignBytes(resArray, resByteArray);
 80016de:	f107 0208 	add.w	r2, r7, #8
 80016e2:	f107 030c 	add.w	r3, r7, #12
 80016e6:	4611      	mov	r1, r2
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff fd5a 	bl	80011a2 <assignBytes>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_LED_Pin, GPIO_PIN_SET);
 80016ee:	2201      	movs	r2, #1
 80016f0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80016f4:	483d      	ldr	r0, [pc, #244]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 80016f6:	f006 fd9b 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80016fa:	200a      	movs	r0, #10
 80016fc:	f005 fef0 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8001700:	2201      	movs	r2, #1
 8001702:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001706:	4839      	ldr	r0, [pc, #228]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 8001708:	f006 fd92 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800170c:	200a      	movs	r0, #10
 800170e:	f005 fee7 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8001712:	2200      	movs	r2, #0
 8001714:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001718:	4834      	ldr	r0, [pc, #208]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 800171a:	f006 fd89 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 800171e:	f04f 33ff 	mov.w	r3, #4294967295
 8001722:	2202      	movs	r2, #2
 8001724:	4932      	ldr	r1, [pc, #200]	@ (80017f0 <cell11_Temp_01_Set+0x16c>)
 8001726:	4833      	ldr	r0, [pc, #204]	@ (80017f4 <cell11_Temp_01_Set+0x170>)
 8001728:	f008 fb4f 	bl	8009dca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 800172c:	2201      	movs	r2, #1
 800172e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001732:	482e      	ldr	r0, [pc, #184]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 8001734:	f006 fd7c 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001738:	200a      	movs	r0, #10
 800173a:	f005 fed1 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 800173e:	2200      	movs	r2, #0
 8001740:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001744:	4829      	ldr	r0, [pc, #164]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 8001746:	f006 fd73 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 800174a:	f04f 33ff 	mov.w	r3, #4294967295
 800174e:	2202      	movs	r2, #2
 8001750:	4929      	ldr	r1, [pc, #164]	@ (80017f8 <cell11_Temp_01_Set+0x174>)
 8001752:	4828      	ldr	r0, [pc, #160]	@ (80017f4 <cell11_Temp_01_Set+0x170>)
 8001754:	f008 fb39 	bl	8009dca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8001758:	2201      	movs	r2, #1
 800175a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800175e:	4823      	ldr	r0, [pc, #140]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 8001760:	f006 fd66 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001764:	200a      	movs	r0, #10
 8001766:	f005 febb 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 800176a:	2200      	movs	r2, #0
 800176c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001770:	481e      	ldr	r0, [pc, #120]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 8001772:	f006 fd5d 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8001776:	f107 0108 	add.w	r1, r7, #8
 800177a:	f04f 33ff 	mov.w	r3, #4294967295
 800177e:	2202      	movs	r2, #2
 8001780:	481c      	ldr	r0, [pc, #112]	@ (80017f4 <cell11_Temp_01_Set+0x170>)
 8001782:	f008 fb22 	bl	8009dca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8001786:	2201      	movs	r2, #1
 8001788:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800178c:	4817      	ldr	r0, [pc, #92]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 800178e:	f006 fd4f 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001792:	200a      	movs	r0, #10
 8001794:	f005 fea4 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8001798:	2200      	movs	r2, #0
 800179a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800179e:	4813      	ldr	r0, [pc, #76]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 80017a0:	f006 fd46 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 80017a4:	f04f 33ff 	mov.w	r3, #4294967295
 80017a8:	9300      	str	r3, [sp, #0]
 80017aa:	2302      	movs	r3, #2
 80017ac:	4a13      	ldr	r2, [pc, #76]	@ (80017fc <cell11_Temp_01_Set+0x178>)
 80017ae:	4914      	ldr	r1, [pc, #80]	@ (8001800 <cell11_Temp_01_Set+0x17c>)
 80017b0:	4810      	ldr	r0, [pc, #64]	@ (80017f4 <cell11_Temp_01_Set+0x170>)
 80017b2:	f008 fd67 	bl	800a284 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 80017b6:	2201      	movs	r2, #1
 80017b8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80017bc:	480b      	ldr	r0, [pc, #44]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 80017be:	f006 fd37 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80017c2:	200a      	movs	r0, #10
 80017c4:	f005 fe8c 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_LED_Pin, GPIO_PIN_RESET);
 80017c8:	2200      	movs	r2, #0
 80017ca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017ce:	4807      	ldr	r0, [pc, #28]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 80017d0:	f006 fd2e 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80017d4:	200a      	movs	r0, #10
 80017d6:	f005 fe83 	bl	80074e0 <HAL_Delay>

}
 80017da:	bf00      	nop
 80017dc:	3750      	adds	r7, #80	@ 0x50
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40490000 	.word	0x40490000
 80017e8:	40900000 	.word	0x40900000
 80017ec:	40021c00 	.word	0x40021c00
 80017f0:	200009c0 	.word	0x200009c0
 80017f4:	20001424 	.word	0x20001424
 80017f8:	20000160 	.word	0x20000160
 80017fc:	200009c4 	.word	0x200009c4
 8001800:	20000164 	.word	0x20000164

08001804 <cell11_Temp_02_Set>:

void cell11_Temp_02_Set(float resistance){
 8001804:	b580      	push	{r7, lr}
 8001806:	b096      	sub	sp, #88	@ 0x58
 8001808:	af02      	add	r7, sp, #8
 800180a:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f7fe fe52 	bl	80004b8 <__aeabi_f2d>
 8001814:	f04f 0200 	mov.w	r2, #0
 8001818:	4b52      	ldr	r3, [pc, #328]	@ (8001964 <cell11_Temp_02_Set+0x160>)
 800181a:	f7fe ffcf 	bl	80007bc <__aeabi_ddiv>
 800181e:	4602      	mov	r2, r0
 8001820:	460b      	mov	r3, r1
 8001822:	4610      	mov	r0, r2
 8001824:	4619      	mov	r1, r3
 8001826:	f04f 0200 	mov.w	r2, #0
 800182a:	4b4f      	ldr	r3, [pc, #316]	@ (8001968 <cell11_Temp_02_Set+0x164>)
 800182c:	f7fe fe9c 	bl	8000568 <__aeabi_dmul>
 8001830:	4602      	mov	r2, r0
 8001832:	460b      	mov	r3, r1
 8001834:	4610      	mov	r0, r2
 8001836:	4619      	mov	r1, r3
 8001838:	f7ff f8a8 	bl	800098c <__aeabi_d2iz>
 800183c:	4603      	mov	r3, r0
 800183e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8001840:	f107 030c 	add.w	r3, r7, #12
 8001844:	2240      	movs	r2, #64	@ 0x40
 8001846:	2100      	movs	r1, #0
 8001848:	4618      	mov	r0, r3
 800184a:	f00a f8bd 	bl	800b9c8 <memset>
 800184e:	2301      	movs	r3, #1
 8001850:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 8001852:	f107 030c 	add.w	r3, r7, #12
 8001856:	4619      	mov	r1, r3
 8001858:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800185a:	f7ff fc81 	bl	8001160 <intToBinary>
	assignBytes(resArray, resByteArray);
 800185e:	f107 0208 	add.w	r2, r7, #8
 8001862:	f107 030c 	add.w	r3, r7, #12
 8001866:	4611      	mov	r1, r2
 8001868:	4618      	mov	r0, r3
 800186a:	f7ff fc9a 	bl	80011a2 <assignBytes>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_LED_Pin, GPIO_PIN_SET);
 800186e:	2201      	movs	r2, #1
 8001870:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001874:	483d      	ldr	r0, [pc, #244]	@ (800196c <cell11_Temp_02_Set+0x168>)
 8001876:	f006 fcdb 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800187a:	200a      	movs	r0, #10
 800187c:	f005 fe30 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8001880:	2201      	movs	r2, #1
 8001882:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001886:	4839      	ldr	r0, [pc, #228]	@ (800196c <cell11_Temp_02_Set+0x168>)
 8001888:	f006 fcd2 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800188c:	200a      	movs	r0, #10
 800188e:	f005 fe27 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8001892:	2200      	movs	r2, #0
 8001894:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001898:	4834      	ldr	r0, [pc, #208]	@ (800196c <cell11_Temp_02_Set+0x168>)
 800189a:	f006 fcc9 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 800189e:	f04f 33ff 	mov.w	r3, #4294967295
 80018a2:	2202      	movs	r2, #2
 80018a4:	4932      	ldr	r1, [pc, #200]	@ (8001970 <cell11_Temp_02_Set+0x16c>)
 80018a6:	4833      	ldr	r0, [pc, #204]	@ (8001974 <cell11_Temp_02_Set+0x170>)
 80018a8:	f008 fa8f 	bl	8009dca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 80018ac:	2201      	movs	r2, #1
 80018ae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018b2:	482e      	ldr	r0, [pc, #184]	@ (800196c <cell11_Temp_02_Set+0x168>)
 80018b4:	f006 fcbc 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80018b8:	200a      	movs	r0, #10
 80018ba:	f005 fe11 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 80018be:	2200      	movs	r2, #0
 80018c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018c4:	4829      	ldr	r0, [pc, #164]	@ (800196c <cell11_Temp_02_Set+0x168>)
 80018c6:	f006 fcb3 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 80018ca:	f04f 33ff 	mov.w	r3, #4294967295
 80018ce:	2202      	movs	r2, #2
 80018d0:	4929      	ldr	r1, [pc, #164]	@ (8001978 <cell11_Temp_02_Set+0x174>)
 80018d2:	4828      	ldr	r0, [pc, #160]	@ (8001974 <cell11_Temp_02_Set+0x170>)
 80018d4:	f008 fa79 	bl	8009dca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 80018d8:	2201      	movs	r2, #1
 80018da:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018de:	4823      	ldr	r0, [pc, #140]	@ (800196c <cell11_Temp_02_Set+0x168>)
 80018e0:	f006 fca6 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80018e4:	200a      	movs	r0, #10
 80018e6:	f005 fdfb 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 80018ea:	2200      	movs	r2, #0
 80018ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018f0:	481e      	ldr	r0, [pc, #120]	@ (800196c <cell11_Temp_02_Set+0x168>)
 80018f2:	f006 fc9d 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 80018f6:	f107 0108 	add.w	r1, r7, #8
 80018fa:	f04f 33ff 	mov.w	r3, #4294967295
 80018fe:	2202      	movs	r2, #2
 8001900:	481c      	ldr	r0, [pc, #112]	@ (8001974 <cell11_Temp_02_Set+0x170>)
 8001902:	f008 fa62 	bl	8009dca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8001906:	2201      	movs	r2, #1
 8001908:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800190c:	4817      	ldr	r0, [pc, #92]	@ (800196c <cell11_Temp_02_Set+0x168>)
 800190e:	f006 fc8f 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001912:	200a      	movs	r0, #10
 8001914:	f005 fde4 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8001918:	2200      	movs	r2, #0
 800191a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800191e:	4813      	ldr	r0, [pc, #76]	@ (800196c <cell11_Temp_02_Set+0x168>)
 8001920:	f006 fc86 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 8001924:	f04f 33ff 	mov.w	r3, #4294967295
 8001928:	9300      	str	r3, [sp, #0]
 800192a:	2302      	movs	r3, #2
 800192c:	4a13      	ldr	r2, [pc, #76]	@ (800197c <cell11_Temp_02_Set+0x178>)
 800192e:	4914      	ldr	r1, [pc, #80]	@ (8001980 <cell11_Temp_02_Set+0x17c>)
 8001930:	4810      	ldr	r0, [pc, #64]	@ (8001974 <cell11_Temp_02_Set+0x170>)
 8001932:	f008 fca7 	bl	800a284 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8001936:	2201      	movs	r2, #1
 8001938:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800193c:	480b      	ldr	r0, [pc, #44]	@ (800196c <cell11_Temp_02_Set+0x168>)
 800193e:	f006 fc77 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001942:	200a      	movs	r0, #10
 8001944:	f005 fdcc 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_LED_Pin, GPIO_PIN_RESET);
 8001948:	2200      	movs	r2, #0
 800194a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800194e:	4807      	ldr	r0, [pc, #28]	@ (800196c <cell11_Temp_02_Set+0x168>)
 8001950:	f006 fc6e 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001954:	200a      	movs	r0, #10
 8001956:	f005 fdc3 	bl	80074e0 <HAL_Delay>

}
 800195a:	bf00      	nop
 800195c:	3750      	adds	r7, #80	@ 0x50
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40490000 	.word	0x40490000
 8001968:	40900000 	.word	0x40900000
 800196c:	40021c00 	.word	0x40021c00
 8001970:	200009c0 	.word	0x200009c0
 8001974:	20001424 	.word	0x20001424
 8001978:	20000160 	.word	0x20000160
 800197c:	200009c4 	.word	0x200009c4
 8001980:	20000164 	.word	0x20000164

08001984 <cell11_Temp_03_Set>:

void cell11_Temp_03_Set(float resistance){
 8001984:	b580      	push	{r7, lr}
 8001986:	b096      	sub	sp, #88	@ 0x58
 8001988:	af02      	add	r7, sp, #8
 800198a:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f7fe fd92 	bl	80004b8 <__aeabi_f2d>
 8001994:	f04f 0200 	mov.w	r2, #0
 8001998:	4b51      	ldr	r3, [pc, #324]	@ (8001ae0 <cell11_Temp_03_Set+0x15c>)
 800199a:	f7fe ff0f 	bl	80007bc <__aeabi_ddiv>
 800199e:	4602      	mov	r2, r0
 80019a0:	460b      	mov	r3, r1
 80019a2:	4610      	mov	r0, r2
 80019a4:	4619      	mov	r1, r3
 80019a6:	f04f 0200 	mov.w	r2, #0
 80019aa:	4b4e      	ldr	r3, [pc, #312]	@ (8001ae4 <cell11_Temp_03_Set+0x160>)
 80019ac:	f7fe fddc 	bl	8000568 <__aeabi_dmul>
 80019b0:	4602      	mov	r2, r0
 80019b2:	460b      	mov	r3, r1
 80019b4:	4610      	mov	r0, r2
 80019b6:	4619      	mov	r1, r3
 80019b8:	f7fe ffe8 	bl	800098c <__aeabi_d2iz>
 80019bc:	4603      	mov	r3, r0
 80019be:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 80019c0:	f107 030c 	add.w	r3, r7, #12
 80019c4:	2240      	movs	r2, #64	@ 0x40
 80019c6:	2100      	movs	r1, #0
 80019c8:	4618      	mov	r0, r3
 80019ca:	f009 fffd 	bl	800b9c8 <memset>
 80019ce:	2301      	movs	r3, #1
 80019d0:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 80019d2:	f107 030c 	add.w	r3, r7, #12
 80019d6:	4619      	mov	r1, r3
 80019d8:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80019da:	f7ff fbc1 	bl	8001160 <intToBinary>
	assignBytes(resArray, resByteArray);
 80019de:	f107 0208 	add.w	r2, r7, #8
 80019e2:	f107 030c 	add.w	r3, r7, #12
 80019e6:	4611      	mov	r1, r2
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7ff fbda 	bl	80011a2 <assignBytes>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin, GPIO_PIN_SET);
 80019ee:	2201      	movs	r2, #1
 80019f0:	2140      	movs	r1, #64	@ 0x40
 80019f2:	483d      	ldr	r0, [pc, #244]	@ (8001ae8 <cell11_Temp_03_Set+0x164>)
 80019f4:	f006 fc1c 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80019f8:	200a      	movs	r0, #10
 80019fa:	f005 fd71 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80019fe:	2201      	movs	r2, #1
 8001a00:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a04:	4839      	ldr	r0, [pc, #228]	@ (8001aec <cell11_Temp_03_Set+0x168>)
 8001a06:	f006 fc13 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001a0a:	200a      	movs	r0, #10
 8001a0c:	f005 fd68 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8001a10:	2200      	movs	r2, #0
 8001a12:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a16:	4835      	ldr	r0, [pc, #212]	@ (8001aec <cell11_Temp_03_Set+0x168>)
 8001a18:	f006 fc0a 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 8001a1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a20:	2202      	movs	r2, #2
 8001a22:	4933      	ldr	r1, [pc, #204]	@ (8001af0 <cell11_Temp_03_Set+0x16c>)
 8001a24:	4833      	ldr	r0, [pc, #204]	@ (8001af4 <cell11_Temp_03_Set+0x170>)
 8001a26:	f008 f9d0 	bl	8009dca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a30:	482e      	ldr	r0, [pc, #184]	@ (8001aec <cell11_Temp_03_Set+0x168>)
 8001a32:	f006 fbfd 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001a36:	200a      	movs	r0, #10
 8001a38:	f005 fd52 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a42:	482a      	ldr	r0, [pc, #168]	@ (8001aec <cell11_Temp_03_Set+0x168>)
 8001a44:	f006 fbf4 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 8001a48:	f04f 33ff 	mov.w	r3, #4294967295
 8001a4c:	2202      	movs	r2, #2
 8001a4e:	492a      	ldr	r1, [pc, #168]	@ (8001af8 <cell11_Temp_03_Set+0x174>)
 8001a50:	4828      	ldr	r0, [pc, #160]	@ (8001af4 <cell11_Temp_03_Set+0x170>)
 8001a52:	f008 f9ba 	bl	8009dca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8001a56:	2201      	movs	r2, #1
 8001a58:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a5c:	4823      	ldr	r0, [pc, #140]	@ (8001aec <cell11_Temp_03_Set+0x168>)
 8001a5e:	f006 fbe7 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001a62:	200a      	movs	r0, #10
 8001a64:	f005 fd3c 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8001a68:	2200      	movs	r2, #0
 8001a6a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a6e:	481f      	ldr	r0, [pc, #124]	@ (8001aec <cell11_Temp_03_Set+0x168>)
 8001a70:	f006 fbde 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8001a74:	f107 0108 	add.w	r1, r7, #8
 8001a78:	f04f 33ff 	mov.w	r3, #4294967295
 8001a7c:	2202      	movs	r2, #2
 8001a7e:	481d      	ldr	r0, [pc, #116]	@ (8001af4 <cell11_Temp_03_Set+0x170>)
 8001a80:	f008 f9a3 	bl	8009dca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8001a84:	2201      	movs	r2, #1
 8001a86:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a8a:	4818      	ldr	r0, [pc, #96]	@ (8001aec <cell11_Temp_03_Set+0x168>)
 8001a8c:	f006 fbd0 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001a90:	200a      	movs	r0, #10
 8001a92:	f005 fd25 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8001a96:	2200      	movs	r2, #0
 8001a98:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a9c:	4813      	ldr	r0, [pc, #76]	@ (8001aec <cell11_Temp_03_Set+0x168>)
 8001a9e:	f006 fbc7 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 8001aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa6:	9300      	str	r3, [sp, #0]
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	4a14      	ldr	r2, [pc, #80]	@ (8001afc <cell11_Temp_03_Set+0x178>)
 8001aac:	4914      	ldr	r1, [pc, #80]	@ (8001b00 <cell11_Temp_03_Set+0x17c>)
 8001aae:	4811      	ldr	r0, [pc, #68]	@ (8001af4 <cell11_Temp_03_Set+0x170>)
 8001ab0:	f008 fbe8 	bl	800a284 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001aba:	480c      	ldr	r0, [pc, #48]	@ (8001aec <cell11_Temp_03_Set+0x168>)
 8001abc:	f006 fbb8 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001ac0:	200a      	movs	r0, #10
 8001ac2:	f005 fd0d 	bl	80074e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin, GPIO_PIN_RESET);
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2140      	movs	r1, #64	@ 0x40
 8001aca:	4807      	ldr	r0, [pc, #28]	@ (8001ae8 <cell11_Temp_03_Set+0x164>)
 8001acc:	f006 fbb0 	bl	8008230 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001ad0:	200a      	movs	r0, #10
 8001ad2:	f005 fd05 	bl	80074e0 <HAL_Delay>

}
 8001ad6:	bf00      	nop
 8001ad8:	3750      	adds	r7, #80	@ 0x50
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40490000 	.word	0x40490000
 8001ae4:	40900000 	.word	0x40900000
 8001ae8:	40021c00 	.word	0x40021c00
 8001aec:	40020400 	.word	0x40020400
 8001af0:	200009c0 	.word	0x200009c0
 8001af4:	20001424 	.word	0x20001424
 8001af8:	20000160 	.word	0x20000160
 8001afc:	200009c4 	.word	0x200009c4
 8001b00:	20000164 	.word	0x20000164

08001b04 <u8x8_stm32_gpio_and_delay>:
 */
static uint8_t u8x8_stm32_gpio_and_delay(u8x8_t * const u8x8,
                                           uint8_t msg,
                                           uint8_t arg_int,
                                           void * const arg_ptr)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b084      	sub	sp, #16
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	60f8      	str	r0, [r7, #12]
 8001b0c:	607b      	str	r3, [r7, #4]
 8001b0e:	460b      	mov	r3, r1
 8001b10:	72fb      	strb	r3, [r7, #11]
 8001b12:	4613      	mov	r3, r2
 8001b14:	72bb      	strb	r3, [r7, #10]
    /* Suppress unused parameter warnings */
    (void)u8x8;
    (void)arg_ptr;

    switch (msg)
 8001b16:	7afb      	ldrb	r3, [r7, #11]
 8001b18:	2b4b      	cmp	r3, #75	@ 0x4b
 8001b1a:	d01a      	beq.n	8001b52 <u8x8_stm32_gpio_and_delay+0x4e>
 8001b1c:	2b4b      	cmp	r3, #75	@ 0x4b
 8001b1e:	dc1f      	bgt.n	8001b60 <u8x8_stm32_gpio_and_delay+0x5c>
 8001b20:	2b4a      	cmp	r3, #74	@ 0x4a
 8001b22:	d00f      	beq.n	8001b44 <u8x8_stm32_gpio_and_delay+0x40>
 8001b24:	2b4a      	cmp	r3, #74	@ 0x4a
 8001b26:	dc1b      	bgt.n	8001b60 <u8x8_stm32_gpio_and_delay+0x5c>
 8001b28:	2b28      	cmp	r3, #40	@ 0x28
 8001b2a:	d002      	beq.n	8001b32 <u8x8_stm32_gpio_and_delay+0x2e>
 8001b2c:	2b29      	cmp	r3, #41	@ 0x29
 8001b2e:	d004      	beq.n	8001b3a <u8x8_stm32_gpio_and_delay+0x36>
        case U8X8_MSG_GPIO_RESET:
            HAL_GPIO_WritePin(DISPLAY_IO_1_GPIO_Port, DISPLAY_IO_1_Pin, (GPIO_PinState)arg_int);
            break;
        default:
            /* No action */
            break;
 8001b30:	e016      	b.n	8001b60 <u8x8_stm32_gpio_and_delay+0x5c>
            HAL_Delay(DISPLAY_UPDATE_DELAY_U32);
 8001b32:	2002      	movs	r0, #2
 8001b34:	f005 fcd4 	bl	80074e0 <HAL_Delay>
            break;
 8001b38:	e013      	b.n	8001b62 <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_Delay(arg_int);
 8001b3a:	7abb      	ldrb	r3, [r7, #10]
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f005 fccf 	bl	80074e0 <HAL_Delay>
            break;
 8001b42:	e00e      	b.n	8001b62 <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_GPIO_WritePin(DISPLAY_IO_2_GPIO_Port, DISPLAY_IO_2_Pin, (GPIO_PinState)arg_int);
 8001b44:	7abb      	ldrb	r3, [r7, #10]
 8001b46:	461a      	mov	r2, r3
 8001b48:	2108      	movs	r1, #8
 8001b4a:	4808      	ldr	r0, [pc, #32]	@ (8001b6c <u8x8_stm32_gpio_and_delay+0x68>)
 8001b4c:	f006 fb70 	bl	8008230 <HAL_GPIO_WritePin>
            break;
 8001b50:	e007      	b.n	8001b62 <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_GPIO_WritePin(DISPLAY_IO_1_GPIO_Port, DISPLAY_IO_1_Pin, (GPIO_PinState)arg_int);
 8001b52:	7abb      	ldrb	r3, [r7, #10]
 8001b54:	461a      	mov	r2, r3
 8001b56:	2104      	movs	r1, #4
 8001b58:	4804      	ldr	r0, [pc, #16]	@ (8001b6c <u8x8_stm32_gpio_and_delay+0x68>)
 8001b5a:	f006 fb69 	bl	8008230 <HAL_GPIO_WritePin>
            break;
 8001b5e:	e000      	b.n	8001b62 <u8x8_stm32_gpio_and_delay+0x5e>
            break;
 8001b60:	bf00      	nop
    }
    return 1U;
 8001b62:	2301      	movs	r3, #1
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3710      	adds	r7, #16
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	40021800 	.word	0x40021800

08001b70 <u8x8_byte_4wire_hw_spi>:
 */
static uint8_t u8x8_byte_4wire_hw_spi(u8x8_t * const u8x8,
                                      uint8_t msg,
                                      uint8_t arg_int,
                                      void * const arg_ptr)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	60f8      	str	r0, [r7, #12]
 8001b78:	607b      	str	r3, [r7, #4]
 8001b7a:	460b      	mov	r3, r1
 8001b7c:	72fb      	strb	r3, [r7, #11]
 8001b7e:	4613      	mov	r3, r2
 8001b80:	72bb      	strb	r3, [r7, #10]
    uint8_t retVal = 1U;
 8001b82:	2301      	movs	r3, #1
 8001b84:	75fb      	strb	r3, [r7, #23]

    switch (msg)
 8001b86:	7afb      	ldrb	r3, [r7, #11]
 8001b88:	3b14      	subs	r3, #20
 8001b8a:	2b0c      	cmp	r3, #12
 8001b8c:	d83e      	bhi.n	8001c0c <u8x8_byte_4wire_hw_spi+0x9c>
 8001b8e:	a201      	add	r2, pc, #4	@ (adr r2, 8001b94 <u8x8_byte_4wire_hw_spi+0x24>)
 8001b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b94:	08001c13 	.word	0x08001c13
 8001b98:	08001c0d 	.word	0x08001c0d
 8001b9c:	08001c0d 	.word	0x08001c0d
 8001ba0:	08001bc9 	.word	0x08001bc9
 8001ba4:	08001be9 	.word	0x08001be9
 8001ba8:	08001bfb 	.word	0x08001bfb
 8001bac:	08001c0d 	.word	0x08001c0d
 8001bb0:	08001c0d 	.word	0x08001c0d
 8001bb4:	08001c0d 	.word	0x08001c0d
 8001bb8:	08001c0d 	.word	0x08001c0d
 8001bbc:	08001c0d 	.word	0x08001c0d
 8001bc0:	08001c0d 	.word	0x08001c0d
 8001bc4:	08001bdb 	.word	0x08001bdb
    {
        case U8X8_MSG_BYTE_SEND:
            (void)HAL_SPI_Transmit(&hspi3, (uint8_t *)arg_ptr, arg_int, SPI_TIMEOUT_U32);
 8001bc8:	7abb      	ldrb	r3, [r7, #10]
 8001bca:	b29a      	uxth	r2, r3
 8001bcc:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001bd0:	6879      	ldr	r1, [r7, #4]
 8001bd2:	4813      	ldr	r0, [pc, #76]	@ (8001c20 <u8x8_byte_4wire_hw_spi+0xb0>)
 8001bd4:	f008 f8f9 	bl	8009dca <HAL_SPI_Transmit>
            break;
 8001bd8:	e01c      	b.n	8001c14 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_INIT:
            break;
        case U8X8_MSG_BYTE_SET_DC:
            HAL_GPIO_WritePin(DISPLAY_IO_2_GPIO_Port, DISPLAY_IO_2_Pin, (GPIO_PinState)arg_int);
 8001bda:	7abb      	ldrb	r3, [r7, #10]
 8001bdc:	461a      	mov	r2, r3
 8001bde:	2108      	movs	r1, #8
 8001be0:	4810      	ldr	r0, [pc, #64]	@ (8001c24 <u8x8_byte_4wire_hw_spi+0xb4>)
 8001be2:	f006 fb25 	bl	8008230 <HAL_GPIO_WritePin>
            break;
 8001be6:	e015      	b.n	8001c14 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_START_TRANSFER:
            HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, u8x8->display_info->chip_enable_level);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	461a      	mov	r2, r3
 8001bf0:	2104      	movs	r1, #4
 8001bf2:	480d      	ldr	r0, [pc, #52]	@ (8001c28 <u8x8_byte_4wire_hw_spi+0xb8>)
 8001bf4:	f006 fb1c 	bl	8008230 <HAL_GPIO_WritePin>
            break;
 8001bf8:	e00c      	b.n	8001c14 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_END_TRANSFER:
            HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, u8x8->display_info->chip_disable_level);
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	785b      	ldrb	r3, [r3, #1]
 8001c00:	461a      	mov	r2, r3
 8001c02:	2104      	movs	r1, #4
 8001c04:	4808      	ldr	r0, [pc, #32]	@ (8001c28 <u8x8_byte_4wire_hw_spi+0xb8>)
 8001c06:	f006 fb13 	bl	8008230 <HAL_GPIO_WritePin>
            break;
 8001c0a:	e003      	b.n	8001c14 <u8x8_byte_4wire_hw_spi+0xa4>
        default:
            retVal = 0U;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	75fb      	strb	r3, [r7, #23]
            break;
 8001c10:	e000      	b.n	8001c14 <u8x8_byte_4wire_hw_spi+0xa4>
            break;
 8001c12:	bf00      	nop
    }
    return retVal;
 8001c14:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3718      	adds	r7, #24
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	2000147c 	.word	0x2000147c
 8001c24:	40021800 	.word	0x40021800
 8001c28:	40020c00 	.word	0x40020c00

08001c2c <Display_Init>:

/**
 * @brief Initializes the display hardware and u8g2 library.
 */
void Display_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
    /* Turn on the backlight */
    HAL_GPIO_WritePin(BACKLIGHT_1_GPIO_Port, BACKLIGHT_1_Pin, GPIO_PIN_SET);
 8001c30:	2201      	movs	r2, #1
 8001c32:	2110      	movs	r1, #16
 8001c34:	480c      	ldr	r0, [pc, #48]	@ (8001c68 <Display_Init+0x3c>)
 8001c36:	f006 fafb 	bl	8008230 <HAL_GPIO_WritePin>

    /* Setup u8g2 for the ST7565 display.
       Adjust the setup function if your display type differs. */
    u8g2_Setup_st7565_64128n_f(&u8g2, U8G2_R2, u8x8_byte_4wire_hw_spi, u8x8_stm32_gpio_and_delay);
 8001c3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c6c <Display_Init+0x40>)
 8001c3c:	4a0c      	ldr	r2, [pc, #48]	@ (8001c70 <Display_Init+0x44>)
 8001c3e:	490d      	ldr	r1, [pc, #52]	@ (8001c74 <Display_Init+0x48>)
 8001c40:	480d      	ldr	r0, [pc, #52]	@ (8001c78 <Display_Init+0x4c>)
 8001c42:	f000 fa17 	bl	8002074 <u8g2_Setup_st7565_64128n_f>
    u8g2_InitDisplay(&u8g2);
 8001c46:	480c      	ldr	r0, [pc, #48]	@ (8001c78 <Display_Init+0x4c>)
 8001c48:	f001 fe22 	bl	8003890 <u8x8_InitDisplay>
    u8g2_SetPowerSave(&u8g2, 0);
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	480a      	ldr	r0, [pc, #40]	@ (8001c78 <Display_Init+0x4c>)
 8001c50:	f001 fe2d 	bl	80038ae <u8x8_SetPowerSave>
    u8g2_ClearDisplay(&u8g2);
 8001c54:	4808      	ldr	r0, [pc, #32]	@ (8001c78 <Display_Init+0x4c>)
 8001c56:	f000 f9e7 	bl	8002028 <u8g2_ClearDisplay>
    u8g2_SetContrast(&u8g2, CONTRAST_VALUE_U8);
 8001c5a:	2178      	movs	r1, #120	@ 0x78
 8001c5c:	4806      	ldr	r0, [pc, #24]	@ (8001c78 <Display_Init+0x4c>)
 8001c5e:	f001 fe37 	bl	80038d0 <u8x8_SetContrast>
}
 8001c62:	bf00      	nop
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	40021800 	.word	0x40021800
 8001c6c:	08001b05 	.word	0x08001b05
 8001c70:	08001b71 	.word	0x08001b71
 8001c74:	0800c7d4 	.word	0x0800c7d4
 8001c78:	200009c8 	.word	0x200009c8

08001c7c <Display_MainTitlePage>:
 * @brief Displays the main title page.
 *
 * This function draws the main title page with a logo and text.
 */
void Display_MainTitlePage(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af02      	add	r7, sp, #8
    do
    {
        /* Begin a new page */
        u8g2_FirstPage(&u8g2);
 8001c82:	4824      	ldr	r0, [pc, #144]	@ (8001d14 <Display_MainTitlePage+0x98>)
 8001c84:	f000 f98e 	bl	8001fa4 <u8g2_FirstPage>
        do
        {
            /* Draw the logo image */
            u8g2_DrawXBM(&u8g2, 0, 0, 128, 64, logo);
 8001c88:	4b23      	ldr	r3, [pc, #140]	@ (8001d18 <Display_MainTitlePage+0x9c>)
 8001c8a:	9301      	str	r3, [sp, #4]
 8001c8c:	2340      	movs	r3, #64	@ 0x40
 8001c8e:	9300      	str	r3, [sp, #0]
 8001c90:	2380      	movs	r3, #128	@ 0x80
 8001c92:	2200      	movs	r2, #0
 8001c94:	2100      	movs	r1, #0
 8001c96:	481f      	ldr	r0, [pc, #124]	@ (8001d14 <Display_MainTitlePage+0x98>)
 8001c98:	f000 f8b6 	bl	8001e08 <u8g2_DrawXBM>
        }
        while (u8g2_NextPage(&u8g2) != 0U);
 8001c9c:	481d      	ldr	r0, [pc, #116]	@ (8001d14 <Display_MainTitlePage+0x98>)
 8001c9e:	f000 f995 	bl	8001fcc <u8g2_NextPage>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d1ef      	bne.n	8001c88 <Display_MainTitlePage+0xc>

        HAL_Delay(PAGE_DELAY_U32);
 8001ca8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cac:	f005 fc18 	bl	80074e0 <HAL_Delay>

        /* Clear the buffer and draw title text */
        u8g2_ClearBuffer(&u8g2);
 8001cb0:	4818      	ldr	r0, [pc, #96]	@ (8001d14 <Display_MainTitlePage+0x98>)
 8001cb2:	f000 f8ec 	bl	8001e8e <u8g2_ClearBuffer>
        u8g2_SetFont(&u8g2, u8g2_font_fub11_tf);
 8001cb6:	4919      	ldr	r1, [pc, #100]	@ (8001d1c <Display_MainTitlePage+0xa0>)
 8001cb8:	4816      	ldr	r0, [pc, #88]	@ (8001d14 <Display_MainTitlePage+0x98>)
 8001cba:	f000 ff8b 	bl	8002bd4 <u8g2_SetFont>
        u8g2_DrawStr(&u8g2, 42, 16, "VEGA");
 8001cbe:	4b18      	ldr	r3, [pc, #96]	@ (8001d20 <Display_MainTitlePage+0xa4>)
 8001cc0:	2210      	movs	r2, #16
 8001cc2:	212a      	movs	r1, #42	@ 0x2a
 8001cc4:	4813      	ldr	r0, [pc, #76]	@ (8001d14 <Display_MainTitlePage+0x98>)
 8001cc6:	f000 fee3 	bl	8002a90 <u8g2_DrawStr>
        u8g2_SetFont(&u8g2, u8g2_font_fub11_tf);
 8001cca:	4914      	ldr	r1, [pc, #80]	@ (8001d1c <Display_MainTitlePage+0xa0>)
 8001ccc:	4811      	ldr	r0, [pc, #68]	@ (8001d14 <Display_MainTitlePage+0x98>)
 8001cce:	f000 ff81 	bl	8002bd4 <u8g2_SetFont>
        u8g2_DrawStr(&u8g2, 6, 33, "INNOVATIONS");
 8001cd2:	4b14      	ldr	r3, [pc, #80]	@ (8001d24 <Display_MainTitlePage+0xa8>)
 8001cd4:	2221      	movs	r2, #33	@ 0x21
 8001cd6:	2106      	movs	r1, #6
 8001cd8:	480e      	ldr	r0, [pc, #56]	@ (8001d14 <Display_MainTitlePage+0x98>)
 8001cda:	f000 fed9 	bl	8002a90 <u8g2_DrawStr>
        HAL_Delay(TEXT_DELAY_U32);
 8001cde:	200a      	movs	r0, #10
 8001ce0:	f005 fbfe 	bl	80074e0 <HAL_Delay>
        u8g2_ClearBuffer(&u8g2);
 8001ce4:	480b      	ldr	r0, [pc, #44]	@ (8001d14 <Display_MainTitlePage+0x98>)
 8001ce6:	f000 f8d2 	bl	8001e8e <u8g2_ClearBuffer>
    }
    while (u8g2_NextPage(&u8g2) != 0U);
 8001cea:	480a      	ldr	r0, [pc, #40]	@ (8001d14 <Display_MainTitlePage+0x98>)
 8001cec:	f000 f96e 	bl	8001fcc <u8g2_NextPage>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d1c5      	bne.n	8001c82 <Display_MainTitlePage+0x6>

    HAL_Delay(FINAL_PAGE_DELAY_U32);
 8001cf6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001cfa:	f005 fbf1 	bl	80074e0 <HAL_Delay>

    u8g2_ClearBuffer(&u8g2);
 8001cfe:	4805      	ldr	r0, [pc, #20]	@ (8001d14 <Display_MainTitlePage+0x98>)
 8001d00:	f000 f8c5 	bl	8001e8e <u8g2_ClearBuffer>

    HAL_GPIO_WritePin(BACKLIGHT_1_GPIO_Port, BACKLIGHT_1_Pin, GPIO_PIN_RESET);
 8001d04:	2200      	movs	r2, #0
 8001d06:	2110      	movs	r1, #16
 8001d08:	4807      	ldr	r0, [pc, #28]	@ (8001d28 <Display_MainTitlePage+0xac>)
 8001d0a:	f006 fa91 	bl	8008230 <HAL_GPIO_WritePin>
}
 8001d0e:	bf00      	nop
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	200009c8 	.word	0x200009c8
 8001d18:	20000168 	.word	0x20000168
 8001d1c:	0800bb7c 	.word	0x0800bb7c
 8001d20:	0800bafc 	.word	0x0800bafc
 8001d24:	0800bb04 	.word	0x0800bb04
 8001d28:	40021800 	.word	0x40021800

08001d2c <u8g2_DrawHXBM>:
}



void u8g2_DrawHXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, const uint8_t *b)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b088      	sub	sp, #32
 8001d30:	af02      	add	r7, sp, #8
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	4608      	mov	r0, r1
 8001d36:	4611      	mov	r1, r2
 8001d38:	461a      	mov	r2, r3
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	817b      	strh	r3, [r7, #10]
 8001d3e:	460b      	mov	r3, r1
 8001d40:	813b      	strh	r3, [r7, #8]
 8001d42:	4613      	mov	r3, r2
 8001d44:	80fb      	strh	r3, [r7, #6]
  uint8_t mask;
  uint8_t color = u8g2->draw_color;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8001d4c:	75bb      	strb	r3, [r7, #22]
  uint8_t ncolor = (color == 0 ? 1 : 0);
 8001d4e:	7dbb      	ldrb	r3, [r7, #22]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	bf0c      	ite	eq
 8001d54:	2301      	moveq	r3, #1
 8001d56:	2300      	movne	r3, #0
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	757b      	strb	r3, [r7, #21]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
 8001d5c:	897a      	ldrh	r2, [r7, #10]
 8001d5e:	88fb      	ldrh	r3, [r7, #6]
 8001d60:	4413      	add	r3, r2
 8001d62:	b298      	uxth	r0, r3
 8001d64:	893b      	ldrh	r3, [r7, #8]
 8001d66:	3301      	adds	r3, #1
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	893a      	ldrh	r2, [r7, #8]
 8001d6c:	8979      	ldrh	r1, [r7, #10]
 8001d6e:	9300      	str	r3, [sp, #0]
 8001d70:	4603      	mov	r3, r0
 8001d72:	68f8      	ldr	r0, [r7, #12]
 8001d74:	f001 f875 	bl	8002e62 <u8g2_IsIntersection>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d040      	beq.n	8001e00 <u8g2_DrawHXBM+0xd4>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  mask = 1;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	75fb      	strb	r3, [r7, #23]
  while(len > 0) {
 8001d82:	e035      	b.n	8001df0 <u8g2_DrawHXBM+0xc4>
    if ( *b & mask ) {
 8001d84:	6a3b      	ldr	r3, [r7, #32]
 8001d86:	781a      	ldrb	r2, [r3, #0]
 8001d88:	7dfb      	ldrb	r3, [r7, #23]
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d00c      	beq.n	8001dac <u8g2_DrawHXBM+0x80>
      u8g2->draw_color = color;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	7dba      	ldrb	r2, [r7, #22]
 8001d96:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8001d9a:	893a      	ldrh	r2, [r7, #8]
 8001d9c:	8979      	ldrh	r1, [r7, #10]
 8001d9e:	2300      	movs	r3, #0
 8001da0:	9300      	str	r3, [sp, #0]
 8001da2:	2301      	movs	r3, #1
 8001da4:	68f8      	ldr	r0, [r7, #12]
 8001da6:	f000 ff9e 	bl	8002ce6 <u8g2_DrawHVLine>
 8001daa:	e010      	b.n	8001dce <u8g2_DrawHXBM+0xa2>
    } else if ( u8g2->bitmap_transparency == 0 ) {
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d10b      	bne.n	8001dce <u8g2_DrawHXBM+0xa2>
      u8g2->draw_color = ncolor;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	7d7a      	ldrb	r2, [r7, #21]
 8001dba:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8001dbe:	893a      	ldrh	r2, [r7, #8]
 8001dc0:	8979      	ldrh	r1, [r7, #10]
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	9300      	str	r3, [sp, #0]
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	68f8      	ldr	r0, [r7, #12]
 8001dca:	f000 ff8c 	bl	8002ce6 <u8g2_DrawHVLine>
    }
    x++;
 8001dce:	897b      	ldrh	r3, [r7, #10]
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	817b      	strh	r3, [r7, #10]
    mask <<= 1;
 8001dd4:	7dfb      	ldrb	r3, [r7, #23]
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	75fb      	strb	r3, [r7, #23]
    if ( mask == 0 )
 8001dda:	7dfb      	ldrb	r3, [r7, #23]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d104      	bne.n	8001dea <u8g2_DrawHXBM+0xbe>
    {
      mask = 1;
 8001de0:	2301      	movs	r3, #1
 8001de2:	75fb      	strb	r3, [r7, #23]
      b++;
 8001de4:	6a3b      	ldr	r3, [r7, #32]
 8001de6:	3301      	adds	r3, #1
 8001de8:	623b      	str	r3, [r7, #32]
    }
    len--;
 8001dea:	88fb      	ldrh	r3, [r7, #6]
 8001dec:	3b01      	subs	r3, #1
 8001dee:	80fb      	strh	r3, [r7, #6]
  while(len > 0) {
 8001df0:	88fb      	ldrh	r3, [r7, #6]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d1c6      	bne.n	8001d84 <u8g2_DrawHXBM+0x58>
  }
  u8g2->draw_color = color;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	7dba      	ldrb	r2, [r7, #22]
 8001dfa:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
 8001dfe:	e000      	b.n	8001e02 <u8g2_DrawHXBM+0xd6>
    return;
 8001e00:	bf00      	nop
}
 8001e02:	3718      	adds	r7, #24
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <u8g2_DrawXBM>:


void u8g2_DrawXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h, const uint8_t *bitmap)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b088      	sub	sp, #32
 8001e0c:	af02      	add	r7, sp, #8
 8001e0e:	60f8      	str	r0, [r7, #12]
 8001e10:	4608      	mov	r0, r1
 8001e12:	4611      	mov	r1, r2
 8001e14:	461a      	mov	r2, r3
 8001e16:	4603      	mov	r3, r0
 8001e18:	817b      	strh	r3, [r7, #10]
 8001e1a:	460b      	mov	r3, r1
 8001e1c:	813b      	strh	r3, [r7, #8]
 8001e1e:	4613      	mov	r3, r2
 8001e20:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t blen;
  blen = w;
 8001e22:	88fb      	ldrh	r3, [r7, #6]
 8001e24:	82fb      	strh	r3, [r7, #22]
  blen += 7;
 8001e26:	8afb      	ldrh	r3, [r7, #22]
 8001e28:	3307      	adds	r3, #7
 8001e2a:	82fb      	strh	r3, [r7, #22]
  blen >>= 3;
 8001e2c:	8afb      	ldrh	r3, [r7, #22]
 8001e2e:	08db      	lsrs	r3, r3, #3
 8001e30:	82fb      	strh	r3, [r7, #22]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8001e32:	897a      	ldrh	r2, [r7, #10]
 8001e34:	88fb      	ldrh	r3, [r7, #6]
 8001e36:	4413      	add	r3, r2
 8001e38:	b298      	uxth	r0, r3
 8001e3a:	893a      	ldrh	r2, [r7, #8]
 8001e3c:	8c3b      	ldrh	r3, [r7, #32]
 8001e3e:	4413      	add	r3, r2
 8001e40:	b29b      	uxth	r3, r3
 8001e42:	893a      	ldrh	r2, [r7, #8]
 8001e44:	8979      	ldrh	r1, [r7, #10]
 8001e46:	9300      	str	r3, [sp, #0]
 8001e48:	4603      	mov	r3, r0
 8001e4a:	68f8      	ldr	r0, [r7, #12]
 8001e4c:	f001 f809 	bl	8002e62 <u8g2_IsIntersection>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d017      	beq.n	8001e86 <u8g2_DrawXBM+0x7e>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  while( h > 0 )
 8001e56:	e012      	b.n	8001e7e <u8g2_DrawXBM+0x76>
  {
    u8g2_DrawHXBM(u8g2, x, y, w, bitmap);
 8001e58:	88f8      	ldrh	r0, [r7, #6]
 8001e5a:	893a      	ldrh	r2, [r7, #8]
 8001e5c:	8979      	ldrh	r1, [r7, #10]
 8001e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e60:	9300      	str	r3, [sp, #0]
 8001e62:	4603      	mov	r3, r0
 8001e64:	68f8      	ldr	r0, [r7, #12]
 8001e66:	f7ff ff61 	bl	8001d2c <u8g2_DrawHXBM>
    bitmap += blen;
 8001e6a:	8afb      	ldrh	r3, [r7, #22]
 8001e6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e6e:	4413      	add	r3, r2
 8001e70:	627b      	str	r3, [r7, #36]	@ 0x24
    y++;
 8001e72:	893b      	ldrh	r3, [r7, #8]
 8001e74:	3301      	adds	r3, #1
 8001e76:	813b      	strh	r3, [r7, #8]
    h--;
 8001e78:	8c3b      	ldrh	r3, [r7, #32]
 8001e7a:	3b01      	subs	r3, #1
 8001e7c:	843b      	strh	r3, [r7, #32]
  while( h > 0 )
 8001e7e:	8c3b      	ldrh	r3, [r7, #32]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d1e9      	bne.n	8001e58 <u8g2_DrawXBM+0x50>
 8001e84:	e000      	b.n	8001e88 <u8g2_DrawXBM+0x80>
    return;
 8001e86:	bf00      	nop
  }
}
 8001e88:	3718      	adds	r7, #24
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b084      	sub	sp, #16
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	7c1b      	ldrb	r3, [r3, #16]
 8001e9c:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	fb02 f303 	mul.w	r3, r2, r3
 8001eac:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	00db      	lsls	r3, r3, #3
 8001eb2:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eb8:	68fa      	ldr	r2, [r7, #12]
 8001eba:	2100      	movs	r1, #0
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f009 fd83 	bl	800b9c8 <memset>
}
 8001ec2:	bf00      	nop
 8001ec4:	3710      	adds	r7, #16
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b086      	sub	sp, #24
 8001ece:	af02      	add	r7, sp, #8
 8001ed0:	6078      	str	r0, [r7, #4]
 8001ed2:	460b      	mov	r3, r1
 8001ed4:	70fb      	strb	r3, [r7, #3]
 8001ed6:	4613      	mov	r3, r2
 8001ed8:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	7c1b      	ldrb	r3, [r3, #16]
 8001ee0:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 8001ee2:	78fb      	ldrb	r3, [r7, #3]
 8001ee4:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eea:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8001eec:	7bfb      	ldrb	r3, [r7, #15]
 8001eee:	b29b      	uxth	r3, r3
 8001ef0:	89ba      	ldrh	r2, [r7, #12]
 8001ef2:	fb12 f303 	smulbb	r3, r2, r3
 8001ef6:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 8001ef8:	89bb      	ldrh	r3, [r7, #12]
 8001efa:	00db      	lsls	r3, r3, #3
 8001efc:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 8001efe:	89bb      	ldrh	r3, [r7, #12]
 8001f00:	68ba      	ldr	r2, [r7, #8]
 8001f02:	4413      	add	r3, r2
 8001f04:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8001f06:	7bf9      	ldrb	r1, [r7, #15]
 8001f08:	78ba      	ldrb	r2, [r7, #2]
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	9300      	str	r3, [sp, #0]
 8001f0e:	460b      	mov	r3, r1
 8001f10:	2100      	movs	r1, #0
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f001 fc8b 	bl	800382e <u8x8_DrawTile>
}
 8001f18:	bf00      	nop
 8001f1a:	3710      	adds	r7, #16
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}

08001f20 <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001f32:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001f3a:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	7c5b      	ldrb	r3, [r3, #17]
 8001f42:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8001f44:	7bba      	ldrb	r2, [r7, #14]
 8001f46:	7bfb      	ldrb	r3, [r7, #15]
 8001f48:	4619      	mov	r1, r3
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f7ff ffbd 	bl	8001eca <u8g2_send_tile_row>
    src_row++;
 8001f50:	7bfb      	ldrb	r3, [r7, #15]
 8001f52:	3301      	adds	r3, #1
 8001f54:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 8001f56:	7bbb      	ldrb	r3, [r7, #14]
 8001f58:	3301      	adds	r3, #1
 8001f5a:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 8001f5c:	7bfa      	ldrb	r2, [r7, #15]
 8001f5e:	7b7b      	ldrb	r3, [r7, #13]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d203      	bcs.n	8001f6c <u8g2_send_buffer+0x4c>
 8001f64:	7bba      	ldrb	r2, [r7, #14]
 8001f66:	7b3b      	ldrb	r3, [r7, #12]
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d3eb      	bcc.n	8001f44 <u8g2_send_buffer+0x24>
}
 8001f6c:	bf00      	nop
 8001f6e:	3710      	adds	r7, #16
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <u8g2_SetBufferCurrTileRow>:
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
}

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	78fa      	ldrb	r2, [r7, #3]
 8001f84:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  u8g2->cb->update_dimension(u8g2);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	6878      	ldr	r0, [r7, #4]
 8001f9a:	4798      	blx	r3
}
 8001f9c:	bf00      	nop
 8001f9e:	3708      	adds	r7, #8
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d002      	beq.n	8001fbc <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f7ff ff69 	bl	8001e8e <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	f7ff ffd8 	bl	8001f74 <u8g2_SetBufferCurrTileRow>
}
 8001fc4:	bf00      	nop
 8001fc6:	3708      	adds	r7, #8
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}

08001fcc <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 8001fd4:	6878      	ldr	r0, [r7, #4]
 8001fd6:	f7ff ffa3 	bl	8001f20 <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001fe0:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 8001fe8:	7bfb      	ldrb	r3, [r7, #15]
 8001fea:	4413      	add	r3, r2
 8001fec:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	7c5b      	ldrb	r3, [r3, #17]
 8001ff4:	7bfa      	ldrb	r2, [r7, #15]
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d304      	bcc.n	8002004 <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f001 fc79 	bl	80038f2 <u8x8_RefreshDisplay>
    return 0;
 8002000:	2300      	movs	r3, #0
 8002002:	e00d      	b.n	8002020 <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800200a:	2b00      	cmp	r3, #0
 800200c:	d002      	beq.n	8002014 <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f7ff ff3d 	bl	8001e8e <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 8002014:	7bfb      	ldrb	r3, [r7, #15]
 8002016:	4619      	mov	r1, r3
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f7ff ffab 	bl	8001f74 <u8g2_SetBufferCurrTileRow>
  return 1;
 800201e:	2301      	movs	r3, #1
}
 8002020:	4618      	mov	r0, r3
 8002022:	3710      	adds	r7, #16
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <u8g2_ClearDisplay>:
#include "u8g2.h"

/* Clear screen buffer & display reliable for all u8g2 displays. */
/* This is done with u8g2 picture loop, because we can not use the u8x8 function in all cases */
void u8g2_ClearDisplay(u8g2_t *u8g2)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  u8g2_FirstPage(u8g2);
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f7ff ffb7 	bl	8001fa4 <u8g2_FirstPage>
  do {
  } while ( u8g2_NextPage(u8g2) );
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	f7ff ffc8 	bl	8001fcc <u8g2_NextPage>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d1f9      	bne.n	8002036 <u8g2_ClearDisplay+0xe>
    send commands.
    This will not work because the current tile row is modified by the picture 
    loop above. To fix this, reset the tile row to 0, issue #370
    A workaround would be, that the user sets the current tile row to 0 manually.
  */
  u8g2_SetBufferCurrTileRow(u8g2, 0);  
 8002042:	2100      	movs	r1, #0
 8002044:	6878      	ldr	r0, [r7, #4]
 8002046:	f7ff ff95 	bl	8001f74 <u8g2_SetBufferCurrTileRow>
}
 800204a:	bf00      	nop
 800204c:	3708      	adds	r7, #8
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
	...

08002054 <u8g2_m_16_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2208      	movs	r2, #8
 8002060:	701a      	strb	r2, [r3, #0]
  return buf;
 8002062:	4b03      	ldr	r3, [pc, #12]	@ (8002070 <u8g2_m_16_8_f+0x1c>)
  #endif
}
 8002064:	4618      	mov	r0, r3
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr
 8002070:	20000a5c 	.word	0x20000a5c

08002074 <u8g2_Setup_st7565_64128n_f>:
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_lm6063, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
  buf = u8g2_m_16_8_f(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
void u8g2_Setup_st7565_64128n_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b088      	sub	sp, #32
 8002078:	af02      	add	r7, sp, #8
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	60b9      	str	r1, [r7, #8]
 800207e:	607a      	str	r2, [r7, #4]
 8002080:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_64128n, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	9300      	str	r3, [sp, #0]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a0b      	ldr	r2, [pc, #44]	@ (80020b8 <u8g2_Setup_st7565_64128n_f+0x44>)
 800208a:	490c      	ldr	r1, [pc, #48]	@ (80020bc <u8g2_Setup_st7565_64128n_f+0x48>)
 800208c:	68f8      	ldr	r0, [r7, #12]
 800208e:	f001 fc91 	bl	80039b4 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 8002092:	f107 0313 	add.w	r3, r7, #19
 8002096:	4618      	mov	r0, r3
 8002098:	f7ff ffdc 	bl	8002054 <u8g2_m_16_8_f>
 800209c:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 800209e:	7cfa      	ldrb	r2, [r7, #19]
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	9300      	str	r3, [sp, #0]
 80020a4:	4b06      	ldr	r3, [pc, #24]	@ (80020c0 <u8g2_Setup_st7565_64128n_f+0x4c>)
 80020a6:	6979      	ldr	r1, [r7, #20]
 80020a8:	68f8      	ldr	r0, [r7, #12]
 80020aa:	f000 ffc4 	bl	8003036 <u8g2_SetupBuffer>
}
 80020ae:	bf00      	nop
 80020b0:	3718      	adds	r7, #24
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	08003549 	.word	0x08003549
 80020bc:	080036e9 	.word	0x080036e9
 80020c0:	08002eb9 	.word	0x08002eb9

080020c4 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	460b      	mov	r3, r1
 80020ce:	70fb      	strb	r3, [r7, #3]
  font += offset;
 80020d0:	78fb      	ldrb	r3, [r7, #3]
 80020d2:	687a      	ldr	r2, [r7, #4]
 80020d4:	4413      	add	r3, r2
 80020d6:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	781b      	ldrb	r3, [r3, #0]
}
 80020dc:	4618      	mov	r0, r3
 80020de:	370c      	adds	r7, #12
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b085      	sub	sp, #20
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	460b      	mov	r3, r1
 80020f2:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 80020f4:	78fb      	ldrb	r3, [r7, #3]
 80020f6:	687a      	ldr	r2, [r7, #4]
 80020f8:	4413      	add	r3, r2
 80020fa:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	781b      	ldrb	r3, [r3, #0]
 8002100:	81fb      	strh	r3, [r7, #14]
    font++;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	3301      	adds	r3, #1
 8002106:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 8002108:	89fb      	ldrh	r3, [r7, #14]
 800210a:	021b      	lsls	r3, r3, #8
 800210c:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	461a      	mov	r2, r3
 8002114:	89fb      	ldrh	r3, [r7, #14]
 8002116:	4413      	add	r3, r2
 8002118:	81fb      	strh	r3, [r7, #14]
    return pos;
 800211a:	89fb      	ldrh	r3, [r7, #14]
}
 800211c:	4618      	mov	r0, r3
 800211e:	3714      	adds	r7, #20
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 8002132:	2100      	movs	r1, #0
 8002134:	6838      	ldr	r0, [r7, #0]
 8002136:	f7ff ffc5 	bl	80020c4 <u8g2_font_get_byte>
 800213a:	4603      	mov	r3, r0
 800213c:	461a      	mov	r2, r3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 8002142:	2101      	movs	r1, #1
 8002144:	6838      	ldr	r0, [r7, #0]
 8002146:	f7ff ffbd 	bl	80020c4 <u8g2_font_get_byte>
 800214a:	4603      	mov	r3, r0
 800214c:	461a      	mov	r2, r3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 8002152:	2102      	movs	r1, #2
 8002154:	6838      	ldr	r0, [r7, #0]
 8002156:	f7ff ffb5 	bl	80020c4 <u8g2_font_get_byte>
 800215a:	4603      	mov	r3, r0
 800215c:	461a      	mov	r2, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 8002162:	2103      	movs	r1, #3
 8002164:	6838      	ldr	r0, [r7, #0]
 8002166:	f7ff ffad 	bl	80020c4 <u8g2_font_get_byte>
 800216a:	4603      	mov	r3, r0
 800216c:	461a      	mov	r2, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8002172:	2104      	movs	r1, #4
 8002174:	6838      	ldr	r0, [r7, #0]
 8002176:	f7ff ffa5 	bl	80020c4 <u8g2_font_get_byte>
 800217a:	4603      	mov	r3, r0
 800217c:	461a      	mov	r2, r3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8002182:	2105      	movs	r1, #5
 8002184:	6838      	ldr	r0, [r7, #0]
 8002186:	f7ff ff9d 	bl	80020c4 <u8g2_font_get_byte>
 800218a:	4603      	mov	r3, r0
 800218c:	461a      	mov	r2, r3
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 8002192:	2106      	movs	r1, #6
 8002194:	6838      	ldr	r0, [r7, #0]
 8002196:	f7ff ff95 	bl	80020c4 <u8g2_font_get_byte>
 800219a:	4603      	mov	r3, r0
 800219c:	461a      	mov	r2, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 80021a2:	2107      	movs	r1, #7
 80021a4:	6838      	ldr	r0, [r7, #0]
 80021a6:	f7ff ff8d 	bl	80020c4 <u8g2_font_get_byte>
 80021aa:	4603      	mov	r3, r0
 80021ac:	461a      	mov	r2, r3
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 80021b2:	2108      	movs	r1, #8
 80021b4:	6838      	ldr	r0, [r7, #0]
 80021b6:	f7ff ff85 	bl	80020c4 <u8g2_font_get_byte>
 80021ba:	4603      	mov	r3, r0
 80021bc:	461a      	mov	r2, r3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 80021c2:	2109      	movs	r1, #9
 80021c4:	6838      	ldr	r0, [r7, #0]
 80021c6:	f7ff ff7d 	bl	80020c4 <u8g2_font_get_byte>
 80021ca:	4603      	mov	r3, r0
 80021cc:	b25a      	sxtb	r2, r3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 80021d2:	210a      	movs	r1, #10
 80021d4:	6838      	ldr	r0, [r7, #0]
 80021d6:	f7ff ff75 	bl	80020c4 <u8g2_font_get_byte>
 80021da:	4603      	mov	r3, r0
 80021dc:	b25a      	sxtb	r2, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 80021e2:	210b      	movs	r1, #11
 80021e4:	6838      	ldr	r0, [r7, #0]
 80021e6:	f7ff ff6d 	bl	80020c4 <u8g2_font_get_byte>
 80021ea:	4603      	mov	r3, r0
 80021ec:	b25a      	sxtb	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 80021f2:	210c      	movs	r1, #12
 80021f4:	6838      	ldr	r0, [r7, #0]
 80021f6:	f7ff ff65 	bl	80020c4 <u8g2_font_get_byte>
 80021fa:	4603      	mov	r3, r0
 80021fc:	b25a      	sxtb	r2, r3
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 8002202:	210d      	movs	r1, #13
 8002204:	6838      	ldr	r0, [r7, #0]
 8002206:	f7ff ff5d 	bl	80020c4 <u8g2_font_get_byte>
 800220a:	4603      	mov	r3, r0
 800220c:	b25a      	sxtb	r2, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 8002212:	210e      	movs	r1, #14
 8002214:	6838      	ldr	r0, [r7, #0]
 8002216:	f7ff ff55 	bl	80020c4 <u8g2_font_get_byte>
 800221a:	4603      	mov	r3, r0
 800221c:	b25a      	sxtb	r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 8002222:	210f      	movs	r1, #15
 8002224:	6838      	ldr	r0, [r7, #0]
 8002226:	f7ff ff4d 	bl	80020c4 <u8g2_font_get_byte>
 800222a:	4603      	mov	r3, r0
 800222c:	b25a      	sxtb	r2, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8002232:	2110      	movs	r1, #16
 8002234:	6838      	ldr	r0, [r7, #0]
 8002236:	f7ff ff45 	bl	80020c4 <u8g2_font_get_byte>
 800223a:	4603      	mov	r3, r0
 800223c:	b25a      	sxtb	r2, r3
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8002242:	2111      	movs	r1, #17
 8002244:	6838      	ldr	r0, [r7, #0]
 8002246:	f7ff ff4f 	bl	80020e8 <u8g2_font_get_word>
 800224a:	4603      	mov	r3, r0
 800224c:	461a      	mov	r2, r3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8002252:	2113      	movs	r1, #19
 8002254:	6838      	ldr	r0, [r7, #0]
 8002256:	f7ff ff47 	bl	80020e8 <u8g2_font_get_word>
 800225a:	4603      	mov	r3, r0
 800225c:	461a      	mov	r2, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 8002262:	2115      	movs	r1, #21
 8002264:	6838      	ldr	r0, [r7, #0]
 8002266:	f7ff ff3f 	bl	80020e8 <u8g2_font_get_word>
 800226a:	4603      	mov	r3, r0
 800226c:	461a      	mov	r2, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	82da      	strh	r2, [r3, #22]
#endif
}
 8002272:	bf00      	nop
 8002274:	3708      	adds	r7, #8
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}

0800227a <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 800227a:	b480      	push	{r7}
 800227c:	b085      	sub	sp, #20
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
 8002282:	460b      	mov	r3, r1
 8002284:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	7b1b      	ldrb	r3, [r3, #12]
 800228a:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 8002294:	7bfa      	ldrb	r2, [r7, #15]
 8002296:	7b7b      	ldrb	r3, [r7, #13]
 8002298:	fa42 f303 	asr.w	r3, r2, r3
 800229c:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 800229e:	7b7b      	ldrb	r3, [r7, #13]
 80022a0:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 80022a2:	7bba      	ldrb	r2, [r7, #14]
 80022a4:	78fb      	ldrb	r3, [r7, #3]
 80022a6:	4413      	add	r3, r2
 80022a8:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 80022aa:	7bbb      	ldrb	r3, [r7, #14]
 80022ac:	2b07      	cmp	r3, #7
 80022ae:	d91a      	bls.n	80022e6 <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 80022b0:	2308      	movs	r3, #8
 80022b2:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 80022b4:	7b3a      	ldrb	r2, [r7, #12]
 80022b6:	7b7b      	ldrb	r3, [r7, #13]
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	1c5a      	adds	r2, r3, #1
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	461a      	mov	r2, r3
 80022ce:	7b3b      	ldrb	r3, [r7, #12]
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	b25a      	sxtb	r2, r3
 80022d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022da:	4313      	orrs	r3, r2
 80022dc:	b25b      	sxtb	r3, r3
 80022de:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 80022e0:	7bbb      	ldrb	r3, [r7, #14]
 80022e2:	3b08      	subs	r3, #8
 80022e4:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 80022e6:	78fb      	ldrb	r3, [r7, #3]
 80022e8:	f04f 32ff 	mov.w	r2, #4294967295
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	43db      	mvns	r3, r3
 80022f4:	b2da      	uxtb	r2, r3
 80022f6:	7bfb      	ldrb	r3, [r7, #15]
 80022f8:	4013      	ands	r3, r2
 80022fa:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	7bba      	ldrb	r2, [r7, #14]
 8002300:	731a      	strb	r2, [r3, #12]
  return val;
 8002302:	7bfb      	ldrb	r3, [r7, #15]
}
 8002304:	4618      	mov	r0, r3
 8002306:	3714      	adds	r7, #20
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr

08002310 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	460b      	mov	r3, r1
 800231a:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 800231c:	78fb      	ldrb	r3, [r7, #3]
 800231e:	4619      	mov	r1, r3
 8002320:	6878      	ldr	r0, [r7, #4]
 8002322:	f7ff ffaa 	bl	800227a <u8g2_font_decode_get_unsigned_bits>
 8002326:	4603      	mov	r3, r0
 8002328:	73fb      	strb	r3, [r7, #15]
  d = 1;
 800232a:	2301      	movs	r3, #1
 800232c:	73bb      	strb	r3, [r7, #14]
  cnt--;
 800232e:	78fb      	ldrb	r3, [r7, #3]
 8002330:	3b01      	subs	r3, #1
 8002332:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 8002334:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8002338:	78fb      	ldrb	r3, [r7, #3]
 800233a:	fa02 f303 	lsl.w	r3, r2, r3
 800233e:	73bb      	strb	r3, [r7, #14]
  v -= d;
 8002340:	7bfa      	ldrb	r2, [r7, #15]
 8002342:	7bbb      	ldrb	r3, [r7, #14]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	b2db      	uxtb	r3, r3
 8002348:	73fb      	strb	r3, [r7, #15]
  return v;
 800234a:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 800234e:	4618      	mov	r0, r3
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}

08002356 <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 8002356:	b490      	push	{r4, r7}
 8002358:	b082      	sub	sp, #8
 800235a:	af00      	add	r7, sp, #0
 800235c:	4604      	mov	r4, r0
 800235e:	4608      	mov	r0, r1
 8002360:	4611      	mov	r1, r2
 8002362:	461a      	mov	r2, r3
 8002364:	4623      	mov	r3, r4
 8002366:	80fb      	strh	r3, [r7, #6]
 8002368:	4603      	mov	r3, r0
 800236a:	717b      	strb	r3, [r7, #5]
 800236c:	460b      	mov	r3, r1
 800236e:	713b      	strb	r3, [r7, #4]
 8002370:	4613      	mov	r3, r2
 8002372:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 8002374:	78fb      	ldrb	r3, [r7, #3]
 8002376:	2b02      	cmp	r3, #2
 8002378:	d014      	beq.n	80023a4 <u8g2_add_vector_y+0x4e>
 800237a:	2b02      	cmp	r3, #2
 800237c:	dc19      	bgt.n	80023b2 <u8g2_add_vector_y+0x5c>
 800237e:	2b00      	cmp	r3, #0
 8002380:	d002      	beq.n	8002388 <u8g2_add_vector_y+0x32>
 8002382:	2b01      	cmp	r3, #1
 8002384:	d007      	beq.n	8002396 <u8g2_add_vector_y+0x40>
 8002386:	e014      	b.n	80023b2 <u8g2_add_vector_y+0x5c>
  {
    case 0:
      dy += y;
 8002388:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800238c:	b29a      	uxth	r2, r3
 800238e:	88fb      	ldrh	r3, [r7, #6]
 8002390:	4413      	add	r3, r2
 8002392:	80fb      	strh	r3, [r7, #6]
      break;
 8002394:	e014      	b.n	80023c0 <u8g2_add_vector_y+0x6a>
    case 1:
      dy += x;
 8002396:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800239a:	b29a      	uxth	r2, r3
 800239c:	88fb      	ldrh	r3, [r7, #6]
 800239e:	4413      	add	r3, r2
 80023a0:	80fb      	strh	r3, [r7, #6]
      break;
 80023a2:	e00d      	b.n	80023c0 <u8g2_add_vector_y+0x6a>
    case 2:
      dy -= y;
 80023a4:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80023a8:	b29b      	uxth	r3, r3
 80023aa:	88fa      	ldrh	r2, [r7, #6]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	80fb      	strh	r3, [r7, #6]
      break;
 80023b0:	e006      	b.n	80023c0 <u8g2_add_vector_y+0x6a>
    default:
      dy -= x;
 80023b2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	88fa      	ldrh	r2, [r7, #6]
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	80fb      	strh	r3, [r7, #6]
      break;      
 80023be:	bf00      	nop
  }
  return dy;
 80023c0:	88fb      	ldrh	r3, [r7, #6]
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bc90      	pop	{r4, r7}
 80023ca:	4770      	bx	lr

080023cc <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 80023cc:	b490      	push	{r4, r7}
 80023ce:	b082      	sub	sp, #8
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	4604      	mov	r4, r0
 80023d4:	4608      	mov	r0, r1
 80023d6:	4611      	mov	r1, r2
 80023d8:	461a      	mov	r2, r3
 80023da:	4623      	mov	r3, r4
 80023dc:	80fb      	strh	r3, [r7, #6]
 80023de:	4603      	mov	r3, r0
 80023e0:	717b      	strb	r3, [r7, #5]
 80023e2:	460b      	mov	r3, r1
 80023e4:	713b      	strb	r3, [r7, #4]
 80023e6:	4613      	mov	r3, r2
 80023e8:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 80023ea:	78fb      	ldrb	r3, [r7, #3]
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d014      	beq.n	800241a <u8g2_add_vector_x+0x4e>
 80023f0:	2b02      	cmp	r3, #2
 80023f2:	dc19      	bgt.n	8002428 <u8g2_add_vector_x+0x5c>
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d002      	beq.n	80023fe <u8g2_add_vector_x+0x32>
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d007      	beq.n	800240c <u8g2_add_vector_x+0x40>
 80023fc:	e014      	b.n	8002428 <u8g2_add_vector_x+0x5c>
  {
    case 0:
      dx += x;
 80023fe:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002402:	b29a      	uxth	r2, r3
 8002404:	88fb      	ldrh	r3, [r7, #6]
 8002406:	4413      	add	r3, r2
 8002408:	80fb      	strh	r3, [r7, #6]
      break;
 800240a:	e014      	b.n	8002436 <u8g2_add_vector_x+0x6a>
    case 1:
      dx -= y;
 800240c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8002410:	b29b      	uxth	r3, r3
 8002412:	88fa      	ldrh	r2, [r7, #6]
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	80fb      	strh	r3, [r7, #6]
      break;
 8002418:	e00d      	b.n	8002436 <u8g2_add_vector_x+0x6a>
    case 2:
      dx -= x;
 800241a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800241e:	b29b      	uxth	r3, r3
 8002420:	88fa      	ldrh	r2, [r7, #6]
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	80fb      	strh	r3, [r7, #6]
      break;
 8002426:	e006      	b.n	8002436 <u8g2_add_vector_x+0x6a>
    default:
      dx += y;
 8002428:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800242c:	b29a      	uxth	r2, r3
 800242e:	88fb      	ldrh	r3, [r7, #6]
 8002430:	4413      	add	r3, r2
 8002432:	80fb      	strh	r3, [r7, #6]
      break;      
 8002434:	bf00      	nop
  }
  return dx;
 8002436:	88fb      	ldrh	r3, [r7, #6]
}
 8002438:	4618      	mov	r0, r3
 800243a:	3708      	adds	r7, #8
 800243c:	46bd      	mov	sp, r7
 800243e:	bc90      	pop	{r4, r7}
 8002440:	4770      	bx	lr

08002442 <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 8002442:	b580      	push	{r7, lr}
 8002444:	b088      	sub	sp, #32
 8002446:	af02      	add	r7, sp, #8
 8002448:	6078      	str	r0, [r7, #4]
 800244a:	460b      	mov	r3, r1
 800244c:	70fb      	strb	r3, [r7, #3]
 800244e:	4613      	mov	r3, r2
 8002450:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	3360      	adds	r3, #96	@ 0x60
 8002456:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 8002458:	78fb      	ldrb	r3, [r7, #3]
 800245a:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8002462:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	f993 3009 	ldrsb.w	r3, [r3, #9]
 800246a:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8002472:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 8002474:	7bfa      	ldrb	r2, [r7, #15]
 8002476:	7d7b      	ldrb	r3, [r7, #21]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 800247c:	7bfb      	ldrb	r3, [r7, #15]
 800247e:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 8002480:	7dfa      	ldrb	r2, [r7, #23]
 8002482:	7bfb      	ldrb	r3, [r7, #15]
 8002484:	429a      	cmp	r2, r3
 8002486:	d201      	bcs.n	800248c <u8g2_font_decode_len+0x4a>
      current = cnt;
 8002488:	7dfb      	ldrb	r3, [r7, #23]
 800248a:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	889b      	ldrh	r3, [r3, #4]
 8002490:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	88db      	ldrh	r3, [r3, #6]
 8002496:	817b      	strh	r3, [r7, #10]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 8002498:	f997 1015 	ldrsb.w	r1, [r7, #21]
 800249c:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	7c1b      	ldrb	r3, [r3, #16]
 80024a4:	89b8      	ldrh	r0, [r7, #12]
 80024a6:	f7ff ff91 	bl	80023cc <u8g2_add_vector_x>
 80024aa:	4603      	mov	r3, r0
 80024ac:	81bb      	strh	r3, [r7, #12]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 80024ae:	f997 1015 	ldrsb.w	r1, [r7, #21]
 80024b2:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	7c1b      	ldrb	r3, [r3, #16]
 80024ba:	8978      	ldrh	r0, [r7, #10]
 80024bc:	f7ff ff4b 	bl	8002356 <u8g2_add_vector_y>
 80024c0:	4603      	mov	r3, r0
 80024c2:	817b      	strh	r3, [r7, #10]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 80024c4:	78bb      	ldrb	r3, [r7, #2]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d010      	beq.n	80024ec <u8g2_font_decode_len+0xaa>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	7b9a      	ldrb	r2, [r3, #14]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 80024d4:	7dbb      	ldrb	r3, [r7, #22]
 80024d6:	b298      	uxth	r0, r3
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	7c1b      	ldrb	r3, [r3, #16]
 80024dc:	897a      	ldrh	r2, [r7, #10]
 80024de:	89b9      	ldrh	r1, [r7, #12]
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	4603      	mov	r3, r0
 80024e4:	6878      	ldr	r0, [r7, #4]
 80024e6:	f000 fbfe 	bl	8002ce6 <u8g2_DrawHVLine>
 80024ea:	e013      	b.n	8002514 <u8g2_font_decode_len+0xd2>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	7b5b      	ldrb	r3, [r3, #13]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d10f      	bne.n	8002514 <u8g2_font_decode_len+0xd2>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	7bda      	ldrb	r2, [r3, #15]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 80024fe:	7dbb      	ldrb	r3, [r7, #22]
 8002500:	b298      	uxth	r0, r3
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	7c1b      	ldrb	r3, [r3, #16]
 8002506:	897a      	ldrh	r2, [r7, #10]
 8002508:	89b9      	ldrh	r1, [r7, #12]
 800250a:	9300      	str	r3, [sp, #0]
 800250c:	4603      	mov	r3, r0
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f000 fbe9 	bl	8002ce6 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 8002514:	7dfa      	ldrb	r2, [r7, #23]
 8002516:	7bfb      	ldrb	r3, [r7, #15]
 8002518:	429a      	cmp	r2, r3
 800251a:	d309      	bcc.n	8002530 <u8g2_font_decode_len+0xee>
      break;
    cnt -= rem;
 800251c:	7dfa      	ldrb	r2, [r7, #23]
 800251e:	7bfb      	ldrb	r3, [r7, #15]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 8002524:	2300      	movs	r3, #0
 8002526:	757b      	strb	r3, [r7, #21]
    ly++;
 8002528:	7d3b      	ldrb	r3, [r7, #20]
 800252a:	3301      	adds	r3, #1
 800252c:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 800252e:	e79d      	b.n	800246c <u8g2_font_decode_len+0x2a>
      break;
 8002530:	bf00      	nop
  }
  lx += cnt;
 8002532:	7d7a      	ldrb	r2, [r7, #21]
 8002534:	7dfb      	ldrb	r3, [r7, #23]
 8002536:	4413      	add	r3, r2
 8002538:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 800253a:	f997 2015 	ldrsb.w	r2, [r7, #21]
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	721a      	strb	r2, [r3, #8]
  decode->y = ly;  
 8002542:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	725a      	strb	r2, [r3, #9]
}
 800254a:	bf00      	nop
 800254c:	3718      	adds	r7, #24
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}

08002552 <u8g2_font_setup_decode>:
  
}


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8002552:	b580      	push	{r7, lr}
 8002554:	b084      	sub	sp, #16
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
 800255a:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	3360      	adds	r3, #96	@ 0x60
 8002560:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	683a      	ldr	r2, [r7, #0]
 8002566:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2200      	movs	r2, #0
 800256c:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8002574:	4619      	mov	r1, r3
 8002576:	68f8      	ldr	r0, [r7, #12]
 8002578:	f7ff fe7f 	bl	800227a <u8g2_font_decode_get_unsigned_bits>
 800257c:	4603      	mov	r3, r0
 800257e:	b25a      	sxtb	r2, r3
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 800258a:	4619      	mov	r1, r3
 800258c:	68f8      	ldr	r0, [r7, #12]
 800258e:	f7ff fe74 	bl	800227a <u8g2_font_decode_get_unsigned_bits>
 8002592:	4603      	mov	r3, r0
 8002594:	b25a      	sxtb	r2, r3
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f893 2092 	ldrb.w	r2, [r3, #146]	@ 0x92
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	7b9b      	ldrb	r3, [r3, #14]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	bf0c      	ite	eq
 80025ac:	2301      	moveq	r3, #1
 80025ae:	2300      	movne	r3, #0
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	461a      	mov	r2, r3
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	73da      	strb	r2, [r3, #15]
}
 80025b8:	bf00      	nop
 80025ba:	3710      	adds	r7, #16
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}

080025c0 <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b08a      	sub	sp, #40	@ 0x28
 80025c4:	af02      	add	r7, sp, #8
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	3360      	adds	r3, #96	@ 0x60
 80025ce:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 80025d0:	6839      	ldr	r1, [r7, #0]
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f7ff ffbd 	bl	8002552 <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 80025de:	74fb      	strb	r3, [r7, #19]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
 80025e6:	4619      	mov	r1, r3
 80025e8:	6978      	ldr	r0, [r7, #20]
 80025ea:	f7ff fe91 	bl	8002310 <u8g2_font_decode_get_signed_bits>
 80025ee:	4603      	mov	r3, r0
 80025f0:	74bb      	strb	r3, [r7, #18]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 80025f8:	4619      	mov	r1, r3
 80025fa:	6978      	ldr	r0, [r7, #20]
 80025fc:	f7ff fe88 	bl	8002310 <u8g2_font_decode_get_signed_bits>
 8002600:	4603      	mov	r3, r0
 8002602:	747b      	strb	r3, [r7, #17]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800260a:	4619      	mov	r1, r3
 800260c:	6978      	ldr	r0, [r7, #20]
 800260e:	f7ff fe7f 	bl	8002310 <u8g2_font_decode_get_signed_bits>
 8002612:	4603      	mov	r3, r0
 8002614:	743b      	strb	r3, [r7, #16]
  
  if ( decode->glyph_width > 0 )
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800261c:	2b00      	cmp	r3, #0
 800261e:	f340 80d7 	ble.w	80027d0 <u8g2_font_decode_glyph+0x210>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	8898      	ldrh	r0, [r3, #4]
 8002626:	7cfa      	ldrb	r2, [r7, #19]
 8002628:	7c7b      	ldrb	r3, [r7, #17]
 800262a:	4413      	add	r3, r2
 800262c:	b2db      	uxtb	r3, r3
 800262e:	425b      	negs	r3, r3
 8002630:	b2db      	uxtb	r3, r3
 8002632:	b25a      	sxtb	r2, r3
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	7c1b      	ldrb	r3, [r3, #16]
 8002638:	f997 1012 	ldrsb.w	r1, [r7, #18]
 800263c:	f7ff fec6 	bl	80023cc <u8g2_add_vector_x>
 8002640:	4603      	mov	r3, r0
 8002642:	461a      	mov	r2, r3
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	88d8      	ldrh	r0, [r3, #6]
 800264c:	7cfa      	ldrb	r2, [r7, #19]
 800264e:	7c7b      	ldrb	r3, [r7, #17]
 8002650:	4413      	add	r3, r2
 8002652:	b2db      	uxtb	r3, r3
 8002654:	425b      	negs	r3, r3
 8002656:	b2db      	uxtb	r3, r3
 8002658:	b25a      	sxtb	r2, r3
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	7c1b      	ldrb	r3, [r3, #16]
 800265e:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8002662:	f7ff fe78 	bl	8002356 <u8g2_add_vector_y>
 8002666:	4603      	mov	r3, r0
 8002668:	461a      	mov	r2, r3
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	889b      	ldrh	r3, [r3, #4]
 8002672:	83fb      	strh	r3, [r7, #30]
      y0 = decode->target_y;
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	88db      	ldrh	r3, [r3, #6]
 8002678:	837b      	strh	r3, [r7, #26]
      x1 = x0;
 800267a:	8bfb      	ldrh	r3, [r7, #30]
 800267c:	83bb      	strh	r3, [r7, #28]
      y1 = y0;
 800267e:	8b7b      	ldrh	r3, [r7, #26]
 8002680:	833b      	strh	r3, [r7, #24]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	7c1b      	ldrb	r3, [r3, #16]
 8002686:	2b03      	cmp	r3, #3
 8002688:	d85a      	bhi.n	8002740 <u8g2_font_decode_glyph+0x180>
 800268a:	a201      	add	r2, pc, #4	@ (adr r2, 8002690 <u8g2_font_decode_glyph+0xd0>)
 800268c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002690:	080026a1 	.word	0x080026a1
 8002694:	080026bd 	.word	0x080026bd
 8002698:	080026e5 	.word	0x080026e5
 800269c:	08002719 	.word	0x08002719
      {
	case 0:
	    x1 += decode->glyph_width;
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80026a6:	b29a      	uxth	r2, r3
 80026a8:	8bbb      	ldrh	r3, [r7, #28]
 80026aa:	4413      	add	r3, r2
 80026ac:	83bb      	strh	r3, [r7, #28]
	    y1 += h;
 80026ae:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80026b2:	b29a      	uxth	r2, r3
 80026b4:	8b3b      	ldrh	r3, [r7, #24]
 80026b6:	4413      	add	r3, r2
 80026b8:	833b      	strh	r3, [r7, #24]
	    break;
 80026ba:	e041      	b.n	8002740 <u8g2_font_decode_glyph+0x180>
	case 1:
	    x0 -= h;
 80026bc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	8bfa      	ldrh	r2, [r7, #30]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80026c8:	8bfb      	ldrh	r3, [r7, #30]
 80026ca:	3301      	adds	r3, #1
 80026cc:	83fb      	strh	r3, [r7, #30]
	    x1++;
 80026ce:	8bbb      	ldrh	r3, [r7, #28]
 80026d0:	3301      	adds	r3, #1
 80026d2:	83bb      	strh	r3, [r7, #28]
	    y1 += decode->glyph_width;
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80026da:	b29a      	uxth	r2, r3
 80026dc:	8b3b      	ldrh	r3, [r7, #24]
 80026de:	4413      	add	r3, r2
 80026e0:	833b      	strh	r3, [r7, #24]
	    break;
 80026e2:	e02d      	b.n	8002740 <u8g2_font_decode_glyph+0x180>
	case 2:
	    x0 -= decode->glyph_width;
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80026ea:	b29b      	uxth	r3, r3
 80026ec:	8bfa      	ldrh	r2, [r7, #30]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80026f2:	8bfb      	ldrh	r3, [r7, #30]
 80026f4:	3301      	adds	r3, #1
 80026f6:	83fb      	strh	r3, [r7, #30]
	    x1++;
 80026f8:	8bbb      	ldrh	r3, [r7, #28]
 80026fa:	3301      	adds	r3, #1
 80026fc:	83bb      	strh	r3, [r7, #28]
	    y0 -= h;
 80026fe:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002702:	b29b      	uxth	r3, r3
 8002704:	8b7a      	ldrh	r2, [r7, #26]
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800270a:	8b7b      	ldrh	r3, [r7, #26]
 800270c:	3301      	adds	r3, #1
 800270e:	837b      	strh	r3, [r7, #26]
	    y1++;
 8002710:	8b3b      	ldrh	r3, [r7, #24]
 8002712:	3301      	adds	r3, #1
 8002714:	833b      	strh	r3, [r7, #24]
	    break;	  
 8002716:	e013      	b.n	8002740 <u8g2_font_decode_glyph+0x180>
	case 3:
	    x1 += h;
 8002718:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800271c:	b29a      	uxth	r2, r3
 800271e:	8bbb      	ldrh	r3, [r7, #28]
 8002720:	4413      	add	r3, r2
 8002722:	83bb      	strh	r3, [r7, #28]
	    y0 -= decode->glyph_width;
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800272a:	b29b      	uxth	r3, r3
 800272c:	8b7a      	ldrh	r2, [r7, #26]
 800272e:	1ad3      	subs	r3, r2, r3
 8002730:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8002732:	8b7b      	ldrh	r3, [r7, #26]
 8002734:	3301      	adds	r3, #1
 8002736:	837b      	strh	r3, [r7, #26]
	    y1++;
 8002738:	8b3b      	ldrh	r3, [r7, #24]
 800273a:	3301      	adds	r3, #1
 800273c:	833b      	strh	r3, [r7, #24]
	    break;	  
 800273e:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8002740:	8bb8      	ldrh	r0, [r7, #28]
 8002742:	8b7a      	ldrh	r2, [r7, #26]
 8002744:	8bf9      	ldrh	r1, [r7, #30]
 8002746:	8b3b      	ldrh	r3, [r7, #24]
 8002748:	9300      	str	r3, [sp, #0]
 800274a:	4603      	mov	r3, r0
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f000 fb88 	bl	8002e62 <u8g2_IsIntersection>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d102      	bne.n	800275e <u8g2_font_decode_glyph+0x19e>
	return d;
 8002758:	f997 3010 	ldrsb.w	r3, [r7, #16]
 800275c:	e03a      	b.n	80027d4 <u8g2_font_decode_glyph+0x214>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	2200      	movs	r2, #0
 8002762:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	2200      	movs	r2, #0
 8002768:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8002770:	4619      	mov	r1, r3
 8002772:	6978      	ldr	r0, [r7, #20]
 8002774:	f7ff fd81 	bl	800227a <u8g2_font_decode_get_unsigned_bits>
 8002778:	4603      	mov	r3, r0
 800277a:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 8002782:	4619      	mov	r1, r3
 8002784:	6978      	ldr	r0, [r7, #20]
 8002786:	f7ff fd78 	bl	800227a <u8g2_font_decode_get_unsigned_bits>
 800278a:	4603      	mov	r3, r0
 800278c:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 800278e:	7bfb      	ldrb	r3, [r7, #15]
 8002790:	2200      	movs	r2, #0
 8002792:	4619      	mov	r1, r3
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f7ff fe54 	bl	8002442 <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 800279a:	7bbb      	ldrb	r3, [r7, #14]
 800279c:	2201      	movs	r2, #1
 800279e:	4619      	mov	r1, r3
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f7ff fe4e 	bl	8002442 <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 80027a6:	2101      	movs	r1, #1
 80027a8:	6978      	ldr	r0, [r7, #20]
 80027aa:	f7ff fd66 	bl	800227a <u8g2_font_decode_get_unsigned_bits>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d1ec      	bne.n	800278e <u8g2_font_decode_glyph+0x1ce>

      if ( decode->y >= h )
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	f993 3009 	ldrsb.w	r3, [r3, #9]
 80027ba:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80027be:	429a      	cmp	r2, r3
 80027c0:	dd00      	ble.n	80027c4 <u8g2_font_decode_glyph+0x204>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 80027c2:	e7d2      	b.n	800276a <u8g2_font_decode_glyph+0x1aa>
	break;
 80027c4:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	7b9a      	ldrb	r2, [r3, #14]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  }
  return d;
 80027d0:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3720      	adds	r7, #32
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}

080027dc <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	460b      	mov	r3, r1
 80027e6:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ec:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	3317      	adds	r3, #23
 80027f2:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 80027f4:	887b      	ldrh	r3, [r7, #2]
 80027f6:	2bff      	cmp	r3, #255	@ 0xff
 80027f8:	d82a      	bhi.n	8002850 <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 80027fa:	887b      	ldrh	r3, [r7, #2]
 80027fc:	2b60      	cmp	r3, #96	@ 0x60
 80027fe:	d907      	bls.n	8002810 <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8002806:	461a      	mov	r2, r3
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	4413      	add	r3, r2
 800280c:	617b      	str	r3, [r7, #20]
 800280e:	e009      	b.n	8002824 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 8002810:	887b      	ldrh	r3, [r7, #2]
 8002812:	2b40      	cmp	r3, #64	@ 0x40
 8002814:	d906      	bls.n	8002824 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800281c:	461a      	mov	r2, r3
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	4413      	add	r3, r2
 8002822:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	3301      	adds	r3, #1
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d04e      	beq.n	80028cc <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	461a      	mov	r2, r3
 8002834:	887b      	ldrh	r3, [r7, #2]
 8002836:	4293      	cmp	r3, r2
 8002838:	d102      	bne.n	8002840 <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	3302      	adds	r3, #2
 800283e:	e049      	b.n	80028d4 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	3301      	adds	r3, #1
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	461a      	mov	r2, r3
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	4413      	add	r3, r2
 800284c:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 800284e:	e7e9      	b.n	8002824 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8002856:	461a      	mov	r2, r3
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	4413      	add	r3, r2
 800285c:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8002862:	2100      	movs	r1, #0
 8002864:	6938      	ldr	r0, [r7, #16]
 8002866:	f7ff fc3f 	bl	80020e8 <u8g2_font_get_word>
 800286a:	4603      	mov	r3, r0
 800286c:	461a      	mov	r2, r3
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	4413      	add	r3, r2
 8002872:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8002874:	2102      	movs	r1, #2
 8002876:	6938      	ldr	r0, [r7, #16]
 8002878:	f7ff fc36 	bl	80020e8 <u8g2_font_get_word>
 800287c:	4603      	mov	r3, r0
 800287e:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	3304      	adds	r3, #4
 8002884:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8002886:	89fa      	ldrh	r2, [r7, #14]
 8002888:	887b      	ldrh	r3, [r7, #2]
 800288a:	429a      	cmp	r2, r3
 800288c:	d3e9      	bcc.n	8002862 <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	781b      	ldrb	r3, [r3, #0]
 8002892:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 8002894:	89fb      	ldrh	r3, [r7, #14]
 8002896:	021b      	lsls	r3, r3, #8
 8002898:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	3301      	adds	r3, #1
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	461a      	mov	r2, r3
 80028a2:	89fb      	ldrh	r3, [r7, #14]
 80028a4:	4313      	orrs	r3, r2
 80028a6:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 80028a8:	89fb      	ldrh	r3, [r7, #14]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d010      	beq.n	80028d0 <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 80028ae:	89fa      	ldrh	r2, [r7, #14]
 80028b0:	887b      	ldrh	r3, [r7, #2]
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d102      	bne.n	80028bc <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	3303      	adds	r3, #3
 80028ba:	e00b      	b.n	80028d4 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	3302      	adds	r3, #2
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	461a      	mov	r2, r3
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	4413      	add	r3, r2
 80028c8:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 80028ca:	e7e0      	b.n	800288e <u8g2_font_get_glyph_data+0xb2>
	break;
 80028cc:	bf00      	nop
 80028ce:	e000      	b.n	80028d2 <u8g2_font_get_glyph_data+0xf6>
	break;
 80028d0:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3718      	adds	r7, #24
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}

080028dc <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b086      	sub	sp, #24
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	4608      	mov	r0, r1
 80028e6:	4611      	mov	r1, r2
 80028e8:	461a      	mov	r2, r3
 80028ea:	4603      	mov	r3, r0
 80028ec:	817b      	strh	r3, [r7, #10]
 80028ee:	460b      	mov	r3, r1
 80028f0:	813b      	strh	r3, [r7, #8]
 80028f2:	4613      	mov	r3, r2
 80028f4:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 80028f6:	2300      	movs	r3, #0
 80028f8:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	897a      	ldrh	r2, [r7, #10]
 80028fe:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  u8g2->font_decode.target_y = y;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	893a      	ldrh	r2, [r7, #8]
 8002906:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 800290a:	88fb      	ldrh	r3, [r7, #6]
 800290c:	4619      	mov	r1, r3
 800290e:	68f8      	ldr	r0, [r7, #12]
 8002910:	f7ff ff64 	bl	80027dc <u8g2_font_get_glyph_data>
 8002914:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d005      	beq.n	8002928 <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 800291c:	6939      	ldr	r1, [r7, #16]
 800291e:	68f8      	ldr	r0, [r7, #12]
 8002920:	f7ff fe4e 	bl	80025c0 <u8g2_font_decode_glyph>
 8002924:	4603      	mov	r3, r0
 8002926:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 8002928:	8afb      	ldrh	r3, [r7, #22]
}
 800292a:	4618      	mov	r0, r3
 800292c:	3718      	adds	r7, #24
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
	...

08002934 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	60f8      	str	r0, [r7, #12]
 800293c:	4608      	mov	r0, r1
 800293e:	4611      	mov	r1, r2
 8002940:	461a      	mov	r2, r3
 8002942:	4603      	mov	r3, r0
 8002944:	817b      	strh	r3, [r7, #10]
 8002946:	460b      	mov	r3, r1
 8002948:	813b      	strh	r3, [r7, #8]
 800294a:	4613      	mov	r3, r2
 800294c:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8002954:	2b03      	cmp	r3, #3
 8002956:	d833      	bhi.n	80029c0 <u8g2_DrawGlyph+0x8c>
 8002958:	a201      	add	r2, pc, #4	@ (adr r2, 8002960 <u8g2_DrawGlyph+0x2c>)
 800295a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800295e:	bf00      	nop
 8002960:	08002971 	.word	0x08002971
 8002964:	08002985 	.word	0x08002985
 8002968:	08002999 	.word	0x08002999
 800296c:	080029ad 	.word	0x080029ad
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002974:	68f8      	ldr	r0, [r7, #12]
 8002976:	4798      	blx	r3
 8002978:	4603      	mov	r3, r0
 800297a:	461a      	mov	r2, r3
 800297c:	893b      	ldrh	r3, [r7, #8]
 800297e:	4413      	add	r3, r2
 8002980:	813b      	strh	r3, [r7, #8]
      break;
 8002982:	e01d      	b.n	80029c0 <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002988:	68f8      	ldr	r0, [r7, #12]
 800298a:	4798      	blx	r3
 800298c:	4603      	mov	r3, r0
 800298e:	461a      	mov	r2, r3
 8002990:	897b      	ldrh	r3, [r7, #10]
 8002992:	1a9b      	subs	r3, r3, r2
 8002994:	817b      	strh	r3, [r7, #10]
      break;
 8002996:	e013      	b.n	80029c0 <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800299c:	68f8      	ldr	r0, [r7, #12]
 800299e:	4798      	blx	r3
 80029a0:	4603      	mov	r3, r0
 80029a2:	461a      	mov	r2, r3
 80029a4:	893b      	ldrh	r3, [r7, #8]
 80029a6:	1a9b      	subs	r3, r3, r2
 80029a8:	813b      	strh	r3, [r7, #8]
      break;
 80029aa:	e009      	b.n	80029c0 <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029b0:	68f8      	ldr	r0, [r7, #12]
 80029b2:	4798      	blx	r3
 80029b4:	4603      	mov	r3, r0
 80029b6:	461a      	mov	r2, r3
 80029b8:	897b      	ldrh	r3, [r7, #10]
 80029ba:	4413      	add	r3, r2
 80029bc:	817b      	strh	r3, [r7, #10]
      break;
 80029be:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 80029c0:	88fb      	ldrh	r3, [r7, #6]
 80029c2:	893a      	ldrh	r2, [r7, #8]
 80029c4:	8979      	ldrh	r1, [r7, #10]
 80029c6:	68f8      	ldr	r0, [r7, #12]
 80029c8:	f7ff ff88 	bl	80028dc <u8g2_font_draw_glyph>
 80029cc:	4603      	mov	r3, r0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3710      	adds	r7, #16
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop

080029d8 <u8g2_draw_string>:
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
}

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b086      	sub	sp, #24
 80029dc:	af00      	add	r7, sp, #0
 80029de:	60f8      	str	r0, [r7, #12]
 80029e0:	607b      	str	r3, [r7, #4]
 80029e2:	460b      	mov	r3, r1
 80029e4:	817b      	strh	r3, [r7, #10]
 80029e6:	4613      	mov	r3, r2
 80029e8:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 80029ea:	68f8      	ldr	r0, [r7, #12]
 80029ec:	f000 fca7 	bl	800333e <u8x8_utf8_init>
  sum = 0;
 80029f0:	2300      	movs	r3, #0
 80029f2:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	687a      	ldr	r2, [r7, #4]
 80029fa:	7812      	ldrb	r2, [r2, #0]
 80029fc:	4611      	mov	r1, r2
 80029fe:	68f8      	ldr	r0, [r7, #12]
 8002a00:	4798      	blx	r3
 8002a02:	4603      	mov	r3, r0
 8002a04:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 8002a06:	8abb      	ldrh	r3, [r7, #20]
 8002a08:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d038      	beq.n	8002a82 <u8g2_draw_string+0xaa>
      break;
    str++;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	3301      	adds	r3, #1
 8002a14:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 8002a16:	8abb      	ldrh	r3, [r7, #20]
 8002a18:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d0e9      	beq.n	80029f4 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8002a20:	8abb      	ldrh	r3, [r7, #20]
 8002a22:	893a      	ldrh	r2, [r7, #8]
 8002a24:	8979      	ldrh	r1, [r7, #10]
 8002a26:	68f8      	ldr	r0, [r7, #12]
 8002a28:	f7ff ff84 	bl	8002934 <u8g2_DrawGlyph>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	827b      	strh	r3, [r7, #18]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8002a36:	2b03      	cmp	r3, #3
 8002a38:	d81e      	bhi.n	8002a78 <u8g2_draw_string+0xa0>
 8002a3a:	a201      	add	r2, pc, #4	@ (adr r2, 8002a40 <u8g2_draw_string+0x68>)
 8002a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a40:	08002a51 	.word	0x08002a51
 8002a44:	08002a5b 	.word	0x08002a5b
 8002a48:	08002a65 	.word	0x08002a65
 8002a4c:	08002a6f 	.word	0x08002a6f
      {
	case 0:
	  x += delta;
 8002a50:	897a      	ldrh	r2, [r7, #10]
 8002a52:	8a7b      	ldrh	r3, [r7, #18]
 8002a54:	4413      	add	r3, r2
 8002a56:	817b      	strh	r3, [r7, #10]
	  break;
 8002a58:	e00e      	b.n	8002a78 <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 8002a5a:	893a      	ldrh	r2, [r7, #8]
 8002a5c:	8a7b      	ldrh	r3, [r7, #18]
 8002a5e:	4413      	add	r3, r2
 8002a60:	813b      	strh	r3, [r7, #8]
	  break;
 8002a62:	e009      	b.n	8002a78 <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8002a64:	897a      	ldrh	r2, [r7, #10]
 8002a66:	8a7b      	ldrh	r3, [r7, #18]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	817b      	strh	r3, [r7, #10]
	  break;
 8002a6c:	e004      	b.n	8002a78 <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 8002a6e:	893a      	ldrh	r2, [r7, #8]
 8002a70:	8a7b      	ldrh	r3, [r7, #18]
 8002a72:	1ad3      	subs	r3, r2, r3
 8002a74:	813b      	strh	r3, [r7, #8]
	  break;
 8002a76:	bf00      	nop

#else
      x += delta;
#endif

      sum += delta;    
 8002a78:	8afa      	ldrh	r2, [r7, #22]
 8002a7a:	8a7b      	ldrh	r3, [r7, #18]
 8002a7c:	4413      	add	r3, r2
 8002a7e:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8002a80:	e7b8      	b.n	80029f4 <u8g2_draw_string+0x1c>
      break;
 8002a82:	bf00      	nop
    }
  }
  return sum;
 8002a84:	8afb      	ldrh	r3, [r7, #22]
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3718      	adds	r7, #24
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop

08002a90 <u8g2_DrawStr>:
  }
  return sum;
}

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	60f8      	str	r0, [r7, #12]
 8002a98:	607b      	str	r3, [r7, #4]
 8002a9a:	460b      	mov	r3, r1
 8002a9c:	817b      	strh	r3, [r7, #10]
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	4a06      	ldr	r2, [pc, #24]	@ (8002ac0 <u8g2_DrawStr+0x30>)
 8002aa6:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 8002aa8:	893a      	ldrh	r2, [r7, #8]
 8002aaa:	8979      	ldrh	r1, [r7, #10]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	68f8      	ldr	r0, [r7, #12]
 8002ab0:	f7ff ff92 	bl	80029d8 <u8g2_draw_string>
 8002ab4:	4603      	mov	r3, r0
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3710      	adds	r7, #16
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	0800335b 	.word	0x0800335b

08002ac4 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d05d      	beq.n	8002b90 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f993 2081 	ldrsb.w	r2, [r3, #129]	@ 0x81
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f993 2082 	ldrsb.w	r2, [r3, #130]	@ 0x82
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d04d      	beq.n	8002b92 <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d11c      	bne.n	8002b3a <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f993 208e 	ldrsb.w	r2, [r3, #142]	@ 0x8e
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	f993 3083 	ldrsb.w	r3, [r3, #131]	@ 0x83
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	da05      	bge.n	8002b1c <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f993 2083 	ldrsb.w	r2, [r3, #131]	@ 0x83
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	f993 3084 	ldrsb.w	r3, [r3, #132]	@ 0x84
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	dd32      	ble.n	8002b92 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	f993 2084 	ldrsb.w	r2, [r3, #132]	@ 0x84
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 8002b38:	e02b      	b.n	8002b92 <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	f993 308e 	ldrsb.w	r3, [r3, #142]	@ 0x8e
 8002b40:	461a      	mov	r2, r3
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8002b48:	4619      	mov	r1, r3
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8002b50:	440b      	add	r3, r1
 8002b52:	429a      	cmp	r2, r3
 8002b54:	da0d      	bge.n	8002b72 <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8002b5c:	b2da      	uxtb	r2, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	4413      	add	r3, r2
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	b25a      	sxtb	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	dd07      	ble.n	8002b92 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	f993 2080 	ldrsb.w	r2, [r3, #128]	@ 0x80
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 8002b8e:	e000      	b.n	8002b92 <u8g2_UpdateRefHeight+0xce>
    return;
 8002b90:	bf00      	nop
  }  
}
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  return 0;
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	370c      	adds	r7, #12
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
	...

08002bb4 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4a04      	ldr	r2, [pc, #16]	@ (8002bd0 <u8g2_SetFontPosBaseline+0x1c>)
 8002bc0:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002bc2:	bf00      	nop
 8002bc4:	370c      	adds	r7, #12
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	08002b9d 	.word	0x08002b9d

08002bd4 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002be2:	683a      	ldr	r2, [r7, #0]
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d00b      	beq.n	8002c00 <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	683a      	ldr	r2, [r7, #0]
 8002bec:	659a      	str	r2, [r3, #88]	@ 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	3374      	adds	r3, #116	@ 0x74
 8002bf2:	6839      	ldr	r1, [r7, #0]
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f7ff fa97 	bl	8002128 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	f7ff ff62 	bl	8002ac4 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8002c00:	bf00      	nop
 8002c02:	3708      	adds	r7, #8
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <u8g2_clip_intersection2>:
 will return 0 if there is no intersection and if a > b

 */

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len,
		u8g2_uint_t c, u8g2_uint_t d) {
 8002c08:	b480      	push	{r7}
 8002c0a:	b087      	sub	sp, #28
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	60b9      	str	r1, [r7, #8]
 8002c12:	4611      	mov	r1, r2
 8002c14:	461a      	mov	r2, r3
 8002c16:	460b      	mov	r3, r1
 8002c18:	80fb      	strh	r3, [r7, #6]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	80bb      	strh	r3, [r7, #4]
	u8g2_uint_t a = *ap;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	881b      	ldrh	r3, [r3, #0]
 8002c22:	82fb      	strh	r3, [r7, #22]
	u8g2_uint_t b;
	b = a;
 8002c24:	8afb      	ldrh	r3, [r7, #22]
 8002c26:	82bb      	strh	r3, [r7, #20]
	b += *len;
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	881a      	ldrh	r2, [r3, #0]
 8002c2c:	8abb      	ldrh	r3, [r7, #20]
 8002c2e:	4413      	add	r3, r2
 8002c30:	82bb      	strh	r3, [r7, #20]
	/* be removed completly (be aware about memory curruption for wrong */
	/* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
	/* arguments) */

	/* removing the following if clause completly may lead to memory corruption of a>b */
	if (a > b) {
 8002c32:	8afa      	ldrh	r2, [r7, #22]
 8002c34:	8abb      	ldrh	r3, [r7, #20]
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d90b      	bls.n	8002c52 <u8g2_clip_intersection2+0x4a>
		/* replacing this if with a simple "return 0;" will not handle the case with negative a */
		if (a < d) {
 8002c3a:	8afa      	ldrh	r2, [r7, #22]
 8002c3c:	88bb      	ldrh	r3, [r7, #4]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d205      	bcs.n	8002c4e <u8g2_clip_intersection2+0x46>
			b = d;
 8002c42:	88bb      	ldrh	r3, [r7, #4]
 8002c44:	82bb      	strh	r3, [r7, #20]
			b--;
 8002c46:	8abb      	ldrh	r3, [r7, #20]
 8002c48:	3b01      	subs	r3, #1
 8002c4a:	82bb      	strh	r3, [r7, #20]
 8002c4c:	e001      	b.n	8002c52 <u8g2_clip_intersection2+0x4a>
		} else {
			a = c;
 8002c4e:	88fb      	ldrh	r3, [r7, #6]
 8002c50:	82fb      	strh	r3, [r7, #22]
		}
	}

	/* from now on, the asumption a <= b is ok */

	if (a >= d)
 8002c52:	8afa      	ldrh	r2, [r7, #22]
 8002c54:	88bb      	ldrh	r3, [r7, #4]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d301      	bcc.n	8002c5e <u8g2_clip_intersection2+0x56>
		return 0;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	e01c      	b.n	8002c98 <u8g2_clip_intersection2+0x90>
	if (b <= c)
 8002c5e:	8aba      	ldrh	r2, [r7, #20]
 8002c60:	88fb      	ldrh	r3, [r7, #6]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d801      	bhi.n	8002c6a <u8g2_clip_intersection2+0x62>
		return 0;
 8002c66:	2300      	movs	r3, #0
 8002c68:	e016      	b.n	8002c98 <u8g2_clip_intersection2+0x90>
	if (a < c)
 8002c6a:	8afa      	ldrh	r2, [r7, #22]
 8002c6c:	88fb      	ldrh	r3, [r7, #6]
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d201      	bcs.n	8002c76 <u8g2_clip_intersection2+0x6e>
		a = c;
 8002c72:	88fb      	ldrh	r3, [r7, #6]
 8002c74:	82fb      	strh	r3, [r7, #22]
	if (b > d)
 8002c76:	8aba      	ldrh	r2, [r7, #20]
 8002c78:	88bb      	ldrh	r3, [r7, #4]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d901      	bls.n	8002c82 <u8g2_clip_intersection2+0x7a>
		b = d;
 8002c7e:	88bb      	ldrh	r3, [r7, #4]
 8002c80:	82bb      	strh	r3, [r7, #20]

	*ap = a;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	8afa      	ldrh	r2, [r7, #22]
 8002c86:	801a      	strh	r2, [r3, #0]
	b -= a;
 8002c88:	8aba      	ldrh	r2, [r7, #20]
 8002c8a:	8afb      	ldrh	r3, [r7, #22]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	82bb      	strh	r3, [r7, #20]
	*len = b;
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	8aba      	ldrh	r2, [r7, #20]
 8002c94:	801a      	strh	r2, [r3, #0]
	return 1;
 8002c96:	2301      	movs	r3, #1
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	371c      	adds	r7, #28
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr

08002ca4 <u8g2_draw_hv_line_2dir>:
 This function first adjusts the y position to the local buffer. Then it
 will clip the line and call u8g2_draw_low_level_hv_line()

 */
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y,
		u8g2_uint_t len, uint8_t dir) {
 8002ca4:	b590      	push	{r4, r7, lr}
 8002ca6:	b087      	sub	sp, #28
 8002ca8:	af02      	add	r7, sp, #8
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	4608      	mov	r0, r1
 8002cae:	4611      	mov	r1, r2
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	817b      	strh	r3, [r7, #10]
 8002cb6:	460b      	mov	r3, r1
 8002cb8:	813b      	strh	r3, [r7, #8]
 8002cba:	4613      	mov	r3, r2
 8002cbc:	80fb      	strh	r3, [r7, #6]

	/* clipping happens before the display rotation */

	/* transform to pixel buffer coordinates */
	y -= u8g2->pixel_curr_row;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002cc2:	893a      	ldrh	r2, [r7, #8]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	813b      	strh	r3, [r7, #8]

	u8g2->ll_hvline(u8g2, x, y, len, dir);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8002ccc:	88f8      	ldrh	r0, [r7, #6]
 8002cce:	893a      	ldrh	r2, [r7, #8]
 8002cd0:	8979      	ldrh	r1, [r7, #10]
 8002cd2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002cd6:	9300      	str	r3, [sp, #0]
 8002cd8:	4603      	mov	r3, r0
 8002cda:	68f8      	ldr	r0, [r7, #12]
 8002cdc:	47a0      	blx	r4
}
 8002cde:	bf00      	nop
 8002ce0:	3714      	adds	r7, #20
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd90      	pop	{r4, r7, pc}

08002ce6 <u8g2_DrawHVLine>:
 This function should be called by the user.

 "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
 */
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y,
		u8g2_uint_t len, uint8_t dir) {
 8002ce6:	b590      	push	{r4, r7, lr}
 8002ce8:	b087      	sub	sp, #28
 8002cea:	af02      	add	r7, sp, #8
 8002cec:	60f8      	str	r0, [r7, #12]
 8002cee:	4608      	mov	r0, r1
 8002cf0:	4611      	mov	r1, r2
 8002cf2:	461a      	mov	r2, r3
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	817b      	strh	r3, [r7, #10]
 8002cf8:	460b      	mov	r3, r1
 8002cfa:	813b      	strh	r3, [r7, #8]
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	80fb      	strh	r3, [r7, #6]
	/* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
	/* The callback may rotate the hv line */
	/* after rotation this will call u8g2_draw_hv_line_4dir() */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
	if (u8g2->is_page_clip_window_intersection != 0)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d075      	beq.n	8002df6 <u8g2_DrawHVLine+0x110>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
		if (len != 0) {
 8002d0a:	88fb      	ldrh	r3, [r7, #6]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d072      	beq.n	8002df6 <u8g2_DrawHVLine+0x110>

			/* convert to two directions */
			if (len > 1) {
 8002d10:	88fb      	ldrh	r3, [r7, #6]
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d91a      	bls.n	8002d4c <u8g2_DrawHVLine+0x66>
				if (dir == 2) {
 8002d16:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d1a:	2b02      	cmp	r3, #2
 8002d1c:	d109      	bne.n	8002d32 <u8g2_DrawHVLine+0x4c>
					x -= len;
 8002d1e:	897a      	ldrh	r2, [r7, #10]
 8002d20:	88fb      	ldrh	r3, [r7, #6]
 8002d22:	1ad3      	subs	r3, r2, r3
 8002d24:	b29b      	uxth	r3, r3
 8002d26:	817b      	strh	r3, [r7, #10]
					x++;
 8002d28:	897b      	ldrh	r3, [r7, #10]
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	817b      	strh	r3, [r7, #10]
 8002d30:	e00c      	b.n	8002d4c <u8g2_DrawHVLine+0x66>
				} else if (dir == 3) {
 8002d32:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d36:	2b03      	cmp	r3, #3
 8002d38:	d108      	bne.n	8002d4c <u8g2_DrawHVLine+0x66>
					y -= len;
 8002d3a:	893a      	ldrh	r2, [r7, #8]
 8002d3c:	88fb      	ldrh	r3, [r7, #6]
 8002d3e:	1ad3      	subs	r3, r2, r3
 8002d40:	b29b      	uxth	r3, r3
 8002d42:	813b      	strh	r3, [r7, #8]
					y++;
 8002d44:	893b      	ldrh	r3, [r7, #8]
 8002d46:	3301      	adds	r3, #1
 8002d48:	b29b      	uxth	r3, r3
 8002d4a:	813b      	strh	r3, [r7, #8]
				}
			}
			dir &= 1;
 8002d4c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d50:	f003 0301 	and.w	r3, r3, #1
 8002d54:	f887 3020 	strb.w	r3, [r7, #32]

			/* clip against the user window */
			if (dir == 0) {
 8002d58:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d11a      	bne.n	8002d96 <u8g2_DrawHVLine+0xb0>
				if (y < u8g2->user_y0)
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8002d66:	893b      	ldrh	r3, [r7, #8]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d83b      	bhi.n	8002de4 <u8g2_DrawHVLine+0xfe>
					return;
				if (y >= u8g2->user_y1)
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 8002d72:	893b      	ldrh	r3, [r7, #8]
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d937      	bls.n	8002de8 <u8g2_DrawHVLine+0x102>
					return;
				if (u8g2_clip_intersection2(&x, &len, u8g2->user_x0,
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8002d84:	1db9      	adds	r1, r7, #6
 8002d86:	f107 000a 	add.w	r0, r7, #10
 8002d8a:	f7ff ff3d 	bl	8002c08 <u8g2_clip_intersection2>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d11a      	bne.n	8002dca <u8g2_DrawHVLine+0xe4>
						u8g2->user_x1) == 0)
					return;
 8002d94:	e02f      	b.n	8002df6 <u8g2_DrawHVLine+0x110>
			} else {
				if (x < u8g2->user_x0)
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8002d9c:	897b      	ldrh	r3, [r7, #10]
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d824      	bhi.n	8002dec <u8g2_DrawHVLine+0x106>
					return;
				if (x >= u8g2->user_x1)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8002da8:	897b      	ldrh	r3, [r7, #10]
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d920      	bls.n	8002df0 <u8g2_DrawHVLine+0x10a>
					return;
				if (u8g2_clip_intersection2(&y, &len, u8g2->user_y0,
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 8002dba:	1db9      	adds	r1, r7, #6
 8002dbc:	f107 0008 	add.w	r0, r7, #8
 8002dc0:	f7ff ff22 	bl	8002c08 <u8g2_clip_intersection2>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d014      	beq.n	8002df4 <u8g2_DrawHVLine+0x10e>
						u8g2->user_y1) == 0)
					return;
			}

			u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dce:	689c      	ldr	r4, [r3, #8]
 8002dd0:	8979      	ldrh	r1, [r7, #10]
 8002dd2:	893a      	ldrh	r2, [r7, #8]
 8002dd4:	88f8      	ldrh	r0, [r7, #6]
 8002dd6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002dda:	9300      	str	r3, [sp, #0]
 8002ddc:	4603      	mov	r3, r0
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	47a0      	blx	r4
 8002de2:	e008      	b.n	8002df6 <u8g2_DrawHVLine+0x110>
					return;
 8002de4:	bf00      	nop
 8002de6:	e006      	b.n	8002df6 <u8g2_DrawHVLine+0x110>
					return;
 8002de8:	bf00      	nop
 8002dea:	e004      	b.n	8002df6 <u8g2_DrawHVLine+0x110>
					return;
 8002dec:	bf00      	nop
 8002dee:	e002      	b.n	8002df6 <u8g2_DrawHVLine+0x110>
					return;
 8002df0:	bf00      	nop
 8002df2:	e000      	b.n	8002df6 <u8g2_DrawHVLine+0x110>
					return;
 8002df4:	bf00      	nop
		}
}
 8002df6:	3714      	adds	r7, #20
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd90      	pop	{r4, r7, pc}

08002dfc <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8002dfc:	b490      	push	{r4, r7}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	4604      	mov	r4, r0
 8002e04:	4608      	mov	r0, r1
 8002e06:	4611      	mov	r1, r2
 8002e08:	461a      	mov	r2, r3
 8002e0a:	4623      	mov	r3, r4
 8002e0c:	80fb      	strh	r3, [r7, #6]
 8002e0e:	4603      	mov	r3, r0
 8002e10:	80bb      	strh	r3, [r7, #4]
 8002e12:	460b      	mov	r3, r1
 8002e14:	807b      	strh	r3, [r7, #2]
 8002e16:	4613      	mov	r3, r2
 8002e18:	803b      	strh	r3, [r7, #0]
  if ( v0 < a1 )		// v0 <= a1
 8002e1a:	887a      	ldrh	r2, [r7, #2]
 8002e1c:	88bb      	ldrh	r3, [r7, #4]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d20d      	bcs.n	8002e3e <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 8002e22:	883a      	ldrh	r2, [r7, #0]
 8002e24:	88fb      	ldrh	r3, [r7, #6]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d901      	bls.n	8002e2e <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e014      	b.n	8002e58 <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 8002e2e:	887a      	ldrh	r2, [r7, #2]
 8002e30:	883b      	ldrh	r3, [r7, #0]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d901      	bls.n	8002e3a <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e00e      	b.n	8002e58 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	e00c      	b.n	8002e58 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8002e3e:	883a      	ldrh	r2, [r7, #0]
 8002e40:	88fb      	ldrh	r3, [r7, #6]
 8002e42:	429a      	cmp	r2, r3
 8002e44:	d907      	bls.n	8002e56 <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 8002e46:	887a      	ldrh	r2, [r7, #2]
 8002e48:	883b      	ldrh	r3, [r7, #0]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d901      	bls.n	8002e52 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e002      	b.n	8002e58 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8002e52:	2300      	movs	r3, #0
 8002e54:	e000      	b.n	8002e58 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 8002e56:	2300      	movs	r3, #0
    }
  }
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3708      	adds	r7, #8
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bc90      	pop	{r4, r7}
 8002e60:	4770      	bx	lr

08002e62 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8002e62:	b580      	push	{r7, lr}
 8002e64:	b084      	sub	sp, #16
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	60f8      	str	r0, [r7, #12]
 8002e6a:	4608      	mov	r0, r1
 8002e6c:	4611      	mov	r1, r2
 8002e6e:	461a      	mov	r2, r3
 8002e70:	4603      	mov	r3, r0
 8002e72:	817b      	strh	r3, [r7, #10]
 8002e74:	460b      	mov	r3, r1
 8002e76:	813b      	strh	r3, [r7, #8]
 8002e78:	4613      	mov	r3, r2
 8002e7a:	80fb      	strh	r3, [r7, #6]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f8b3 004c 	ldrh.w	r0, [r3, #76]	@ 0x4c
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	f8b3 104e 	ldrh.w	r1, [r3, #78]	@ 0x4e
 8002e88:	8b3b      	ldrh	r3, [r7, #24]
 8002e8a:	893a      	ldrh	r2, [r7, #8]
 8002e8c:	f7ff ffb6 	bl	8002dfc <u8g2_is_intersection_decision_tree>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d101      	bne.n	8002e9a <u8g2_IsIntersection+0x38>
    return 0; 
 8002e96:	2300      	movs	r3, #0
 8002e98:	e00a      	b.n	8002eb0 <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	f8b3 0048 	ldrh.w	r0, [r3, #72]	@ 0x48
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f8b3 104a 	ldrh.w	r1, [r3, #74]	@ 0x4a
 8002ea6:	88fb      	ldrh	r3, [r7, #6]
 8002ea8:	897a      	ldrh	r2, [r7, #10]
 8002eaa:	f7ff ffa7 	bl	8002dfc <u8g2_is_intersection_decision_tree>
 8002eae:	4603      	mov	r3, r0
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3710      	adds	r7, #16
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}

08002eb8 <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b089      	sub	sp, #36	@ 0x24
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	4608      	mov	r0, r1
 8002ec2:	4611      	mov	r1, r2
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	817b      	strh	r3, [r7, #10]
 8002eca:	460b      	mov	r3, r1
 8002ecc:	813b      	strh	r3, [r7, #8]
 8002ece:	4613      	mov	r3, r2
 8002ed0:	80fb      	strh	r3, [r7, #6]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8002ed2:	893b      	ldrh	r3, [r7, #8]
 8002ed4:	76fb      	strb	r3, [r7, #27]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8002ed6:	7efb      	ldrb	r3, [r7, #27]
 8002ed8:	f003 0307 	and.w	r3, r3, #7
 8002edc:	76fb      	strb	r3, [r7, #27]
  mask = 1;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	763b      	strb	r3, [r7, #24]
  mask <<= bit_pos;
 8002ee2:	7e3a      	ldrb	r2, [r7, #24]
 8002ee4:	7efb      	ldrb	r3, [r7, #27]
 8002ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eea:	763b      	strb	r3, [r7, #24]

  or_mask = 0;
 8002eec:	2300      	movs	r3, #0
 8002eee:	76bb      	strb	r3, [r7, #26]
  xor_mask = 0;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	767b      	strb	r3, [r7, #25]
  if ( u8g2->draw_color <= 1 )
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d801      	bhi.n	8002f02 <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 8002efe:	7e3b      	ldrb	r3, [r7, #24]
 8002f00:	76bb      	strb	r3, [r7, #26]
  if ( u8g2->draw_color != 1 )
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d001      	beq.n	8002f10 <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 8002f0c:	7e3b      	ldrb	r3, [r7, #24]
 8002f0e:	767b      	strb	r3, [r7, #25]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 8002f10:	893b      	ldrh	r3, [r7, #8]
 8002f12:	82fb      	strh	r3, [r7, #22]
  offset &= ~7;
 8002f14:	8afb      	ldrh	r3, [r7, #22]
 8002f16:	f023 0307 	bic.w	r3, r3, #7
 8002f1a:	82fb      	strh	r3, [r7, #22]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	7c1b      	ldrb	r3, [r3, #16]
 8002f22:	461a      	mov	r2, r3
 8002f24:	8afb      	ldrh	r3, [r7, #22]
 8002f26:	fb13 f302 	smulbb	r3, r3, r2
 8002f2a:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f30:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 8002f32:	8afb      	ldrh	r3, [r7, #22]
 8002f34:	69fa      	ldr	r2, [r7, #28]
 8002f36:	4413      	add	r3, r2
 8002f38:	61fb      	str	r3, [r7, #28]
  ptr += x;
 8002f3a:	897b      	ldrh	r3, [r7, #10]
 8002f3c:	69fa      	ldr	r2, [r7, #28]
 8002f3e:	4413      	add	r3, r2
 8002f40:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 8002f42:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d117      	bne.n	8002f7a <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	781a      	ldrb	r2, [r3, #0]
 8002f4e:	7ebb      	ldrb	r3, [r7, #26]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	b2da      	uxtb	r2, r3
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	781a      	ldrb	r2, [r3, #0]
 8002f5c:	7e7b      	ldrb	r3, [r7, #25]
 8002f5e:	4053      	eors	r3, r2
 8002f60:	b2da      	uxtb	r2, r3
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	701a      	strb	r2, [r3, #0]
	ptr++;
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	3301      	adds	r3, #1
 8002f6a:	61fb      	str	r3, [r7, #28]
	len--;
 8002f6c:	88fb      	ldrh	r3, [r7, #6]
 8002f6e:	3b01      	subs	r3, #1
 8002f70:	80fb      	strh	r3, [r7, #6]
      } while( len != 0 );
 8002f72:	88fb      	ldrh	r3, [r7, #6]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d1e8      	bne.n	8002f4a <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 8002f78:	e038      	b.n	8002fec <u8g2_ll_hvline_vertical_top_lsb+0x134>
      *ptr |= or_mask;
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	781a      	ldrb	r2, [r3, #0]
 8002f7e:	7ebb      	ldrb	r3, [r7, #26]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	b2da      	uxtb	r2, r3
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	781a      	ldrb	r2, [r3, #0]
 8002f8c:	7e7b      	ldrb	r3, [r7, #25]
 8002f8e:	4053      	eors	r3, r2
 8002f90:	b2da      	uxtb	r2, r3
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 8002f96:	7efb      	ldrb	r3, [r7, #27]
 8002f98:	3301      	adds	r3, #1
 8002f9a:	76fb      	strb	r3, [r7, #27]
      bit_pos &= 7;
 8002f9c:	7efb      	ldrb	r3, [r7, #27]
 8002f9e:	f003 0307 	and.w	r3, r3, #7
 8002fa2:	76fb      	strb	r3, [r7, #27]
      len--;
 8002fa4:	88fb      	ldrh	r3, [r7, #6]
 8002fa6:	3b01      	subs	r3, #1
 8002fa8:	80fb      	strh	r3, [r7, #6]
      if ( bit_pos == 0 )
 8002faa:	7efb      	ldrb	r3, [r7, #27]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d114      	bne.n	8002fda <u8g2_ll_hvline_vertical_top_lsb+0x122>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	4413      	add	r3, r2
 8002fba:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d801      	bhi.n	8002fca <u8g2_ll_hvline_vertical_top_lsb+0x112>
	  or_mask  = 1;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	76bb      	strb	r3, [r7, #26]
	if ( u8g2->draw_color != 1 )
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d008      	beq.n	8002fe6 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	  xor_mask = 1;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	767b      	strb	r3, [r7, #25]
 8002fd8:	e005      	b.n	8002fe6 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	or_mask <<= 1;
 8002fda:	7ebb      	ldrb	r3, [r7, #26]
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	76bb      	strb	r3, [r7, #26]
	xor_mask <<= 1;
 8002fe0:	7e7b      	ldrb	r3, [r7, #25]
 8002fe2:	005b      	lsls	r3, r3, #1
 8002fe4:	767b      	strb	r3, [r7, #25]
    } while( len != 0 );
 8002fe6:	88fb      	ldrh	r3, [r7, #6]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d1c6      	bne.n	8002f7a <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 8002fec:	bf00      	nop
 8002fee:	3724      	adds	r7, #36	@ 0x24
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr

08002ff8 <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2200      	movs	r2, #0
 8003004:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
  u8g2->clip_y0 = 0;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003016:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003020:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  
  u8g2->cb->update_page_win(u8g2);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	4798      	blx	r3
}
 800302e:	bf00      	nop
 8003030:	3708      	adds	r7, #8
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}

08003036 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 8003036:	b580      	push	{r7, lr}
 8003038:	b084      	sub	sp, #16
 800303a:	af00      	add	r7, sp, #0
 800303c:	60f8      	str	r0, [r7, #12]
 800303e:	60b9      	str	r1, [r7, #8]
 8003040:	603b      	str	r3, [r7, #0]
 8003042:	4613      	mov	r3, r2
 8003044:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	659a      	str	r2, [r3, #88]	@ 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	683a      	ldr	r2, [r7, #0]
 8003050:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  u8g2->tile_buf_ptr = buf;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	68ba      	ldr	r2, [r7, #8]
 8003056:	635a      	str	r2, [r3, #52]	@ 0x34
  u8g2->tile_buf_height = tile_buf_height;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	79fa      	ldrb	r2, [r7, #7]
 800305c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  u8g2->tile_curr_row = 0;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2200      	movs	r2, #0
 8003064:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2200      	movs	r2, #0
 800306c:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
  u8g2->bitmap_transparency = 0;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2200      	movs	r2, #0
 8003074:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  
  u8g2->font_height_mode = 0; /* issue 2046 */
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2200      	movs	r2, #0
 800307c:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
  u8g2->draw_color = 1;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2201      	movs	r2, #1
 8003084:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  u8g2->is_auto_page_clear = 1;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
  
  u8g2->cb = u8g2_cb;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	69ba      	ldr	r2, [r7, #24]
 8003094:	631a      	str	r2, [r3, #48]	@ 0x30
  u8g2->cb->update_dimension(u8g2);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	68f8      	ldr	r0, [r7, #12]
 800309e:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 80030a0:	68f8      	ldr	r0, [r7, #12]
 80030a2:	f7ff ffa9 	bl	8002ff8 <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 80030a6:	68f8      	ldr	r0, [r7, #12]
 80030a8:	f7ff fd84 	bl	8002bb4 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
#endif
}
 80030b4:	bf00      	nop
 80030b6:	3710      	adds	r7, #16
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}

080030bc <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 80030bc:	b480      	push	{r7}
 80030be:	b085      	sub	sp, #20
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80030d0:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80030d2:	89fb      	ldrh	r3, [r7, #14]
 80030d4:	00db      	lsls	r3, r3, #3
 80030d6:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	89fa      	ldrh	r2, [r7, #14]
 80030dc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  
  t = display_info->tile_width;
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	7c1b      	ldrb	r3, [r3, #16]
 80030e2:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 80030e4:	89fb      	ldrh	r3, [r7, #14]
 80030e6:	00db      	lsls	r3, r3, #3
 80030e8:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	89fa      	ldrh	r2, [r7, #14]
 80030ee:	875a      	strh	r2, [r3, #58]	@ 0x3a
  
  t = u8g2->tile_curr_row;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80030f6:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80030f8:	89fb      	ldrh	r3, [r7, #14]
 80030fa:	00db      	lsls	r3, r3, #3
 80030fc:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	89fa      	ldrh	r2, [r7, #14]
 8003102:	87da      	strh	r2, [r3, #62]	@ 0x3e
  
  t = u8g2->tile_buf_height;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800310a:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 800310c:	89fb      	ldrh	r3, [r7, #14]
 800310e:	687a      	ldr	r2, [r7, #4]
 8003110:	f892 2039 	ldrb.w	r2, [r2, #57]	@ 0x39
 8003114:	4413      	add	r3, r2
 8003116:	68ba      	ldr	r2, [r7, #8]
 8003118:	7c52      	ldrb	r2, [r2, #17]
 800311a:	4293      	cmp	r3, r2
 800311c:	dd07      	ble.n	800312e <u8g2_update_dimension_common+0x72>
    t = display_info->tile_height - u8g2->tile_curr_row;
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	7c5b      	ldrb	r3, [r3, #17]
 8003122:	461a      	mov	r2, r3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 800312e:	89fb      	ldrh	r3, [r7, #14]
 8003130:	00db      	lsls	r3, r3, #3
 8003132:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
  u8g2->buf_y1 += t;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 8003150:	89fb      	ldrh	r3, [r7, #14]
 8003152:	4413      	add	r3, r2
 8003154:	b29a      	uxth	r2, r3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	8a9a      	ldrh	r2, [r3, #20]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  u8g2->height = display_info->pixel_height;
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	8ada      	ldrh	r2, [r3, #22]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 8003170:	bf00      	nop
 8003172:	3714      	adds	r7, #20
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr

0800317c <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af02      	add	r7, sp, #8
 8003182:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f8b3 1050 	ldrh.w	r1, [r3, #80]	@ 0x50
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f8b3 0052 	ldrh.w	r0, [r3, #82]	@ 0x52
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800319c:	9300      	str	r3, [sp, #0]
 800319e:	4603      	mov	r3, r0
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	f7ff fe5e 	bl	8002e62 <u8g2_IsIntersection>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d104      	bne.n	80031b6 <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 80031b4:	e03b      	b.n	800322e <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2201      	movs	r2, #1
 80031ba:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d205      	bcs.n	80031da <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d905      	bls.n	80031f6 <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8003202:	429a      	cmp	r2, r3
 8003204:	d205      	bcs.n	8003212 <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800321e:	429a      	cmp	r2, r3
 8003220:	d905      	bls.n	800322e <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
}
 800322e:	bf00      	nop
 8003230:	3708      	adds	r7, #8
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}

08003236 <u8g2_update_dimension_r2>:
  u8g2_apply_clip_window(u8g2);
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}

void u8g2_update_dimension_r2(u8g2_t *u8g2)
{
 8003236:	b580      	push	{r7, lr}
 8003238:	b082      	sub	sp, #8
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f7ff ff3c 	bl	80030bc <u8g2_update_dimension_common>
}
 8003244:	bf00      	nop
 8003246:	3708      	adds	r7, #8
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}

0800324c <u8g2_update_page_win_r2>:

void u8g2_update_page_win_r2(u8g2_t *u8g2)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
  u8g2->user_x1 = u8g2->width;	/* pixel_buf_width replaced with width */
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
  
  /* there are ases where the height is not a multiple of 8. */
  /* in such a case u8g2->buf_y1 might be heigher than u8g2->height */
  u8g2->user_y0 = 0;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2200      	movs	r2, #0
 800326c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  if ( u8g2->height >= u8g2->buf_y1 )
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 800327c:	429a      	cmp	r2, r3
 800327e:	d30a      	bcc.n	8003296 <u8g2_update_page_win_r2+0x4a>
    u8g2->user_y0 = u8g2->height - u8g2->buf_y1;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	b29a      	uxth	r2, r3
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  u8g2->user_y1 = u8g2->height - u8g2->buf_y0;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80032a2:	1ad3      	subs	r3, r2, r3
 80032a4:	b29a      	uxth	r2, r3
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f7ff ff65 	bl	800317c <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 80032b2:	bf00      	nop
 80032b4:	3708      	adds	r7, #8
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}

080032ba <u8g2_draw_l90_r2>:
  
  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
}

void u8g2_draw_l90_r2(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80032ba:	b580      	push	{r7, lr}
 80032bc:	b088      	sub	sp, #32
 80032be:	af02      	add	r7, sp, #8
 80032c0:	60f8      	str	r0, [r7, #12]
 80032c2:	4608      	mov	r0, r1
 80032c4:	4611      	mov	r1, r2
 80032c6:	461a      	mov	r2, r3
 80032c8:	4603      	mov	r3, r0
 80032ca:	817b      	strh	r3, [r7, #10]
 80032cc:	460b      	mov	r3, r1
 80032ce:	813b      	strh	r3, [r7, #8]
 80032d0:	4613      	mov	r3, r2
 80032d2:	80fb      	strh	r3, [r7, #6]
    yy -= len;
    yy++;
  }
  */

  yy = u8g2->height;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80032da:	82bb      	strh	r3, [r7, #20]
  yy -= y;
 80032dc:	8aba      	ldrh	r2, [r7, #20]
 80032de:	893b      	ldrh	r3, [r7, #8]
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	82bb      	strh	r3, [r7, #20]
  
  xx = u8g2->width;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80032ea:	82fb      	strh	r3, [r7, #22]
  xx -= x;
 80032ec:	8afa      	ldrh	r2, [r7, #22]
 80032ee:	897b      	ldrh	r3, [r7, #10]
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	82fb      	strh	r3, [r7, #22]
  
  if ( dir == 0 )
 80032f4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d107      	bne.n	800330c <u8g2_draw_l90_r2+0x52>
  {
    yy--;
 80032fc:	8abb      	ldrh	r3, [r7, #20]
 80032fe:	3b01      	subs	r3, #1
 8003300:	82bb      	strh	r3, [r7, #20]
    xx -= len;
 8003302:	8afa      	ldrh	r2, [r7, #22]
 8003304:	88fb      	ldrh	r3, [r7, #6]
 8003306:	1ad3      	subs	r3, r2, r3
 8003308:	82fb      	strh	r3, [r7, #22]
 800330a:	e00a      	b.n	8003322 <u8g2_draw_l90_r2+0x68>
  }
  else if ( dir == 1 )
 800330c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003310:	2b01      	cmp	r3, #1
 8003312:	d106      	bne.n	8003322 <u8g2_draw_l90_r2+0x68>
  {
    xx--;
 8003314:	8afb      	ldrh	r3, [r7, #22]
 8003316:	3b01      	subs	r3, #1
 8003318:	82fb      	strh	r3, [r7, #22]
    yy -= len;
 800331a:	8aba      	ldrh	r2, [r7, #20]
 800331c:	88fb      	ldrh	r3, [r7, #6]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	82bb      	strh	r3, [r7, #20]
  }

  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
 8003322:	88f8      	ldrh	r0, [r7, #6]
 8003324:	8aba      	ldrh	r2, [r7, #20]
 8003326:	8af9      	ldrh	r1, [r7, #22]
 8003328:	f897 3020 	ldrb.w	r3, [r7, #32]
 800332c:	9300      	str	r3, [sp, #0]
 800332e:	4603      	mov	r3, r0
 8003330:	68f8      	ldr	r0, [r7, #12]
 8003332:	f7ff fcb7 	bl	8002ca4 <u8g2_draw_hv_line_2dir>
}
 8003336:	bf00      	nop
 8003338:	3718      	adds	r7, #24
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}

0800333e <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 800333e:	b480      	push	{r7}
 8003340:	b083      	sub	sp, #12
 8003342:	af00      	add	r7, sp, #0
 8003344:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2200      	movs	r2, #0
 800334a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
}
 800334e:	bf00      	nop
 8003350:	370c      	adds	r7, #12
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr

0800335a <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 800335a:	b480      	push	{r7}
 800335c:	b083      	sub	sp, #12
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
 8003362:	460b      	mov	r3, r1
 8003364:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8003366:	78fb      	ldrb	r3, [r7, #3]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d002      	beq.n	8003372 <u8x8_ascii_next+0x18>
 800336c:	78fb      	ldrb	r3, [r7, #3]
 800336e:	2b0a      	cmp	r3, #10
 8003370:	d102      	bne.n	8003378 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 8003372:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003376:	e001      	b.n	800337c <u8x8_ascii_next+0x22>
  return b;
 8003378:	78fb      	ldrb	r3, [r7, #3]
 800337a:	b29b      	uxth	r3, r3
}
 800337c:	4618      	mov	r0, r3
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr

08003388 <u8x8_byte_SetDC>:
*/

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 8003388:	b590      	push	{r4, r7, lr}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	460b      	mov	r3, r1
 8003392:	70fb      	strb	r3, [r7, #3]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	691c      	ldr	r4, [r3, #16]
 8003398:	78fa      	ldrb	r2, [r7, #3]
 800339a:	2300      	movs	r3, #0
 800339c:	2120      	movs	r1, #32
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	47a0      	blx	r4
 80033a2:	4603      	mov	r3, r0
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd90      	pop	{r4, r7, pc}

080033ac <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 80033ac:	b590      	push	{r4, r7, lr}
 80033ae:	b085      	sub	sp, #20
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	60f8      	str	r0, [r7, #12]
 80033b4:	460b      	mov	r3, r1
 80033b6:	607a      	str	r2, [r7, #4]
 80033b8:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	691c      	ldr	r4, [r3, #16]
 80033be:	7afa      	ldrb	r2, [r7, #11]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2117      	movs	r1, #23
 80033c4:	68f8      	ldr	r0, [r7, #12]
 80033c6:	47a0      	blx	r4
 80033c8:	4603      	mov	r3, r0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3714      	adds	r7, #20
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd90      	pop	{r4, r7, pc}

080033d2 <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 80033d2:	b580      	push	{r7, lr}
 80033d4:	b082      	sub	sp, #8
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]
 80033da:	460b      	mov	r3, r1
 80033dc:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 80033de:	1cfb      	adds	r3, r7, #3
 80033e0:	461a      	mov	r2, r3
 80033e2:	2101      	movs	r1, #1
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	f7ff ffe1 	bl	80033ac <u8x8_byte_SendBytes>
 80033ea:	4603      	mov	r3, r0
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3708      	adds	r7, #8
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 80033f4:	b590      	push	{r4, r7, lr}
 80033f6:	b083      	sub	sp, #12
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	460b      	mov	r3, r1
 80033fe:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	68dc      	ldr	r4, [r3, #12]
 8003404:	78fa      	ldrb	r2, [r7, #3]
 8003406:	2300      	movs	r3, #0
 8003408:	2115      	movs	r1, #21
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	47a0      	blx	r4
 800340e:	4603      	mov	r3, r0
}
 8003410:	4618      	mov	r0, r3
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	bd90      	pop	{r4, r7, pc}

08003418 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 8003418:	b590      	push	{r4, r7, lr}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	460b      	mov	r3, r1
 8003422:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	68dc      	ldr	r4, [r3, #12]
 8003428:	78fa      	ldrb	r2, [r7, #3]
 800342a:	2300      	movs	r3, #0
 800342c:	2116      	movs	r1, #22
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	47a0      	blx	r4
 8003432:	4603      	mov	r3, r0
}
 8003434:	4618      	mov	r0, r3
 8003436:	370c      	adds	r7, #12
 8003438:	46bd      	mov	sp, r7
 800343a:	bd90      	pop	{r4, r7, pc}

0800343c <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 800343c:	b590      	push	{r4, r7, lr}
 800343e:	b085      	sub	sp, #20
 8003440:	af00      	add	r7, sp, #0
 8003442:	60f8      	str	r0, [r7, #12]
 8003444:	460b      	mov	r3, r1
 8003446:	607a      	str	r2, [r7, #4]
 8003448:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	68dc      	ldr	r4, [r3, #12]
 800344e:	7afa      	ldrb	r2, [r7, #11]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2117      	movs	r1, #23
 8003454:	68f8      	ldr	r0, [r7, #12]
 8003456:	47a0      	blx	r4
 8003458:	4603      	mov	r3, r0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3714      	adds	r7, #20
 800345e:	46bd      	mov	sp, r7
 8003460:	bd90      	pop	{r4, r7, pc}

08003462 <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8003462:	b590      	push	{r4, r7, lr}
 8003464:	b083      	sub	sp, #12
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	68dc      	ldr	r4, [r3, #12]
 800346e:	2300      	movs	r3, #0
 8003470:	2200      	movs	r2, #0
 8003472:	2118      	movs	r1, #24
 8003474:	6878      	ldr	r0, [r7, #4]
 8003476:	47a0      	blx	r4
 8003478:	4603      	mov	r3, r0
}
 800347a:	4618      	mov	r0, r3
 800347c:	370c      	adds	r7, #12
 800347e:	46bd      	mov	sp, r7
 8003480:	bd90      	pop	{r4, r7, pc}

08003482 <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8003482:	b590      	push	{r4, r7, lr}
 8003484:	b083      	sub	sp, #12
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	68dc      	ldr	r4, [r3, #12]
 800348e:	2300      	movs	r3, #0
 8003490:	2200      	movs	r2, #0
 8003492:	2119      	movs	r1, #25
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	47a0      	blx	r4
 8003498:	4603      	mov	r3, r0
}
 800349a:	4618      	mov	r0, r3
 800349c:	370c      	adds	r7, #12
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd90      	pop	{r4, r7, pc}

080034a2 <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 80034a2:	b590      	push	{r4, r7, lr}
 80034a4:	b085      	sub	sp, #20
 80034a6:	af00      	add	r7, sp, #0
 80034a8:	6078      	str	r0, [r7, #4]
 80034aa:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	73fb      	strb	r3, [r7, #15]
    data++;
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	3301      	adds	r3, #1
 80034b6:	603b      	str	r3, [r7, #0]
    switch( cmd )
 80034b8:	7bfb      	ldrb	r3, [r7, #15]
 80034ba:	2bfe      	cmp	r3, #254	@ 0xfe
 80034bc:	d031      	beq.n	8003522 <u8x8_cad_SendSequence+0x80>
 80034be:	2bfe      	cmp	r3, #254	@ 0xfe
 80034c0:	dc3d      	bgt.n	800353e <u8x8_cad_SendSequence+0x9c>
 80034c2:	2b19      	cmp	r3, #25
 80034c4:	dc3b      	bgt.n	800353e <u8x8_cad_SendSequence+0x9c>
 80034c6:	2b18      	cmp	r3, #24
 80034c8:	da23      	bge.n	8003512 <u8x8_cad_SendSequence+0x70>
 80034ca:	2b16      	cmp	r3, #22
 80034cc:	dc02      	bgt.n	80034d4 <u8x8_cad_SendSequence+0x32>
 80034ce:	2b15      	cmp	r3, #21
 80034d0:	da03      	bge.n	80034da <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 80034d2:	e034      	b.n	800353e <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 80034d4:	2b17      	cmp	r3, #23
 80034d6:	d00e      	beq.n	80034f6 <u8x8_cad_SendSequence+0x54>
	return;
 80034d8:	e031      	b.n	800353e <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	68dc      	ldr	r4, [r3, #12]
 80034e4:	7bba      	ldrb	r2, [r7, #14]
 80034e6:	7bf9      	ldrb	r1, [r7, #15]
 80034e8:	2300      	movs	r3, #0
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	47a0      	blx	r4
	  data++;
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	3301      	adds	r3, #1
 80034f2:	603b      	str	r3, [r7, #0]
	  break;
 80034f4:	e022      	b.n	800353c <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	781b      	ldrb	r3, [r3, #0]
 80034fa:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 80034fc:	f107 030e 	add.w	r3, r7, #14
 8003500:	461a      	mov	r2, r3
 8003502:	2101      	movs	r1, #1
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	f7ff ff99 	bl	800343c <u8x8_cad_SendData>
	  data++;
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	3301      	adds	r3, #1
 800350e:	603b      	str	r3, [r7, #0]
	  break;
 8003510:	e014      	b.n	800353c <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	68dc      	ldr	r4, [r3, #12]
 8003516:	7bf9      	ldrb	r1, [r7, #15]
 8003518:	2300      	movs	r3, #0
 800351a:	2200      	movs	r2, #0
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	47a0      	blx	r4
	  break;
 8003520:	e00c      	b.n	800353c <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	781b      	ldrb	r3, [r3, #0]
 8003526:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8003528:	7bbb      	ldrb	r3, [r7, #14]
 800352a:	461a      	mov	r2, r3
 800352c:	2129      	movs	r1, #41	@ 0x29
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f000 f9ee 	bl	8003910 <u8x8_gpio_call>
	  data++;
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	3301      	adds	r3, #1
 8003538:	603b      	str	r3, [r7, #0]
	  break;
 800353a:	bf00      	nop
    cmd = *data;
 800353c:	e7b6      	b.n	80034ac <u8x8_cad_SendSequence+0xa>
	return;
 800353e:	bf00      	nop
    }
  }
}
 8003540:	3714      	adds	r7, #20
 8003542:	46bd      	mov	sp, r7
 8003544:	bd90      	pop	{r4, r7, pc}
	...

08003548 <u8x8_cad_001>:
  convert to bytes by using 
    dc = 0 for commands and args and
    dc = 1 for data
*/
uint8_t u8x8_cad_001(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8003548:	b590      	push	{r4, r7, lr}
 800354a:	b085      	sub	sp, #20
 800354c:	af00      	add	r7, sp, #0
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	607b      	str	r3, [r7, #4]
 8003552:	460b      	mov	r3, r1
 8003554:	72fb      	strb	r3, [r7, #11]
 8003556:	4613      	mov	r3, r2
 8003558:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 800355a:	7afb      	ldrb	r3, [r7, #11]
 800355c:	3b14      	subs	r3, #20
 800355e:	2b05      	cmp	r3, #5
 8003560:	d82f      	bhi.n	80035c2 <u8x8_cad_001+0x7a>
 8003562:	a201      	add	r2, pc, #4	@ (adr r2, 8003568 <u8x8_cad_001+0x20>)
 8003564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003568:	080035b1 	.word	0x080035b1
 800356c:	08003581 	.word	0x08003581
 8003570:	08003595 	.word	0x08003595
 8003574:	080035a9 	.word	0x080035a9
 8003578:	080035b1 	.word	0x080035b1
 800357c:	080035b1 	.word	0x080035b1
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 8003580:	2100      	movs	r1, #0
 8003582:	68f8      	ldr	r0, [r7, #12]
 8003584:	f7ff ff00 	bl	8003388 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8003588:	7abb      	ldrb	r3, [r7, #10]
 800358a:	4619      	mov	r1, r3
 800358c:	68f8      	ldr	r0, [r7, #12]
 800358e:	f7ff ff20 	bl	80033d2 <u8x8_byte_SendByte>
      break;
 8003592:	e018      	b.n	80035c6 <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 0);
 8003594:	2100      	movs	r1, #0
 8003596:	68f8      	ldr	r0, [r7, #12]
 8003598:	f7ff fef6 	bl	8003388 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 800359c:	7abb      	ldrb	r3, [r7, #10]
 800359e:	4619      	mov	r1, r3
 80035a0:	68f8      	ldr	r0, [r7, #12]
 80035a2:	f7ff ff16 	bl	80033d2 <u8x8_byte_SendByte>
      break;
 80035a6:	e00e      	b.n	80035c6 <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 80035a8:	2101      	movs	r1, #1
 80035aa:	68f8      	ldr	r0, [r7, #12]
 80035ac:	f7ff feec 	bl	8003388 <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	691c      	ldr	r4, [r3, #16]
 80035b4:	7aba      	ldrb	r2, [r7, #10]
 80035b6:	7af9      	ldrb	r1, [r7, #11]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	68f8      	ldr	r0, [r7, #12]
 80035bc:	47a0      	blx	r4
 80035be:	4603      	mov	r3, r0
 80035c0:	e002      	b.n	80035c8 <u8x8_cad_001+0x80>
    default:
      return 0;
 80035c2:	2300      	movs	r3, #0
 80035c4:	e000      	b.n	80035c8 <u8x8_cad_001+0x80>
  }
  return 1;
 80035c6:	2301      	movs	r3, #1
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3714      	adds	r7, #20
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd90      	pop	{r4, r7, pc}

080035d0 <u8x8_d_st7565_common>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b086      	sub	sp, #24
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	60f8      	str	r0, [r7, #12]
 80035d8:	607b      	str	r3, [r7, #4]
 80035da:	460b      	mov	r3, r1
 80035dc:	72fb      	strb	r3, [r7, #11]
 80035de:	4613      	mov	r3, r2
 80035e0:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 80035e2:	7afb      	ldrb	r3, [r7, #11]
 80035e4:	2b0f      	cmp	r3, #15
 80035e6:	d006      	beq.n	80035f6 <u8x8_d_st7565_common+0x26>
 80035e8:	2b0f      	cmp	r3, #15
 80035ea:	dc71      	bgt.n	80036d0 <u8x8_d_st7565_common+0x100>
 80035ec:	2b0b      	cmp	r3, #11
 80035ee:	d050      	beq.n	8003692 <u8x8_d_st7565_common+0xc2>
 80035f0:	2b0e      	cmp	r3, #14
 80035f2:	d05b      	beq.n	80036ac <u8x8_d_st7565_common+0xdc>
 80035f4:	e06c      	b.n	80036d0 <u8x8_d_st7565_common+0x100>
  {
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 80035f6:	68f8      	ldr	r0, [r7, #12]
 80035f8:	f7ff ff33 	bl	8003462 <u8x8_cad_StartTransfer>
    
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	795b      	ldrb	r3, [r3, #5]
 8003600:	75bb      	strb	r3, [r7, #22]
      x *= 8;
 8003602:	7dbb      	ldrb	r3, [r7, #22]
 8003604:	00db      	lsls	r3, r3, #3
 8003606:	75bb      	strb	r3, [r7, #22]
      x += u8x8->x_offset;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 800360e:	7dbb      	ldrb	r3, [r7, #22]
 8003610:	4413      	add	r3, r2
 8003612:	75bb      	strb	r3, [r7, #22]
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 8003614:	7dbb      	ldrb	r3, [r7, #22]
 8003616:	091b      	lsrs	r3, r3, #4
 8003618:	b2db      	uxtb	r3, r3
 800361a:	f043 0310 	orr.w	r3, r3, #16
 800361e:	b2db      	uxtb	r3, r3
 8003620:	4619      	mov	r1, r3
 8003622:	68f8      	ldr	r0, [r7, #12]
 8003624:	f7ff fee6 	bl	80033f4 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x000 | ((x&15)));
 8003628:	7dbb      	ldrb	r3, [r7, #22]
 800362a:	f003 030f 	and.w	r3, r3, #15
 800362e:	b2db      	uxtb	r3, r3
 8003630:	4619      	mov	r1, r3
 8003632:	68f8      	ldr	r0, [r7, #12]
 8003634:	f7ff fede 	bl	80033f4 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	799b      	ldrb	r3, [r3, #6]
 800363c:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8003640:	b2db      	uxtb	r3, r3
 8003642:	4619      	mov	r1, r3
 8003644:	68f8      	ldr	r0, [r7, #12]
 8003646:	f7ff fed5 	bl	80033f4 <u8x8_cad_SendCmd>
    
      c = ((u8x8_tile_t *)arg_ptr)->cnt;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	791b      	ldrb	r3, [r3, #4]
 800364e:	75fb      	strb	r3, [r7, #23]
      c *= 8;
 8003650:	7dfb      	ldrb	r3, [r7, #23]
 8003652:	00db      	lsls	r3, r3, #3
 8003654:	75fb      	strb	r3, [r7, #23]
      ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	613b      	str	r3, [r7, #16]
      /* 
	The following if condition checks the hardware limits of the st7565 
	controller: It is not allowed to write beyond the display limits.
	This is in fact an issue within flip mode.
      */
      if ( c + x > 132u )
 800365c:	7dfa      	ldrb	r2, [r7, #23]
 800365e:	7dbb      	ldrb	r3, [r7, #22]
 8003660:	4413      	add	r3, r2
 8003662:	2b84      	cmp	r3, #132	@ 0x84
 8003664:	d905      	bls.n	8003672 <u8x8_d_st7565_common+0xa2>
      {
	c = 132u;
 8003666:	2384      	movs	r3, #132	@ 0x84
 8003668:	75fb      	strb	r3, [r7, #23]
	c -= x;
 800366a:	7dfa      	ldrb	r2, [r7, #23]
 800366c:	7dbb      	ldrb	r3, [r7, #22]
 800366e:	1ad3      	subs	r3, r2, r3
 8003670:	75fb      	strb	r3, [r7, #23]
      }
      do
      {
	u8x8_cad_SendData(u8x8, c, ptr);	/* note: SendData can not handle more than 255 bytes */
 8003672:	7dfb      	ldrb	r3, [r7, #23]
 8003674:	693a      	ldr	r2, [r7, #16]
 8003676:	4619      	mov	r1, r3
 8003678:	68f8      	ldr	r0, [r7, #12]
 800367a:	f7ff fedf 	bl	800343c <u8x8_cad_SendData>
	arg_int--;
 800367e:	7abb      	ldrb	r3, [r7, #10]
 8003680:	3b01      	subs	r3, #1
 8003682:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 8003684:	7abb      	ldrb	r3, [r7, #10]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d1f3      	bne.n	8003672 <u8x8_d_st7565_common+0xa2>
      
      u8x8_cad_EndTransfer(u8x8);
 800368a:	68f8      	ldr	r0, [r7, #12]
 800368c:	f7ff fef9 	bl	8003482 <u8x8_cad_EndTransfer>
      break;
 8003690:	e020      	b.n	80036d4 <u8x8_d_st7565_common+0x104>
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_uc1701_dogs102_init_seq);
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 8003692:	7abb      	ldrb	r3, [r7, #10]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d104      	bne.n	80036a2 <u8x8_d_st7565_common+0xd2>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave0_seq);
 8003698:	4911      	ldr	r1, [pc, #68]	@ (80036e0 <u8x8_d_st7565_common+0x110>)
 800369a:	68f8      	ldr	r0, [r7, #12]
 800369c:	f7ff ff01 	bl	80034a2 <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
      break;
 80036a0:	e018      	b.n	80036d4 <u8x8_d_st7565_common+0x104>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
 80036a2:	4910      	ldr	r1, [pc, #64]	@ (80036e4 <u8x8_d_st7565_common+0x114>)
 80036a4:	68f8      	ldr	r0, [r7, #12]
 80036a6:	f7ff fefc 	bl	80034a2 <u8x8_cad_SendSequence>
      break;
 80036aa:	e013      	b.n	80036d4 <u8x8_d_st7565_common+0x104>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 80036ac:	68f8      	ldr	r0, [r7, #12]
 80036ae:	f7ff fed8 	bl	8003462 <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 80036b2:	2181      	movs	r1, #129	@ 0x81
 80036b4:	68f8      	ldr	r0, [r7, #12]
 80036b6:	f7ff fe9d 	bl	80033f4 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int >> 2 );	/* st7565 has range from 0 to 63 */
 80036ba:	7abb      	ldrb	r3, [r7, #10]
 80036bc:	089b      	lsrs	r3, r3, #2
 80036be:	b2db      	uxtb	r3, r3
 80036c0:	4619      	mov	r1, r3
 80036c2:	68f8      	ldr	r0, [r7, #12]
 80036c4:	f7ff fea8 	bl	8003418 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 80036c8:	68f8      	ldr	r0, [r7, #12]
 80036ca:	f7ff feda 	bl	8003482 <u8x8_cad_EndTransfer>
      break;
 80036ce:	e001      	b.n	80036d4 <u8x8_d_st7565_common+0x104>
#endif
    default:
      return 0;
 80036d0:	2300      	movs	r3, #0
 80036d2:	e000      	b.n	80036d6 <u8x8_d_st7565_common+0x106>
  }
  return 1;
 80036d4:	2301      	movs	r3, #1
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3718      	adds	r7, #24
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	0800c7e0 	.word	0x0800c7e0
 80036e4:	0800c7e8 	.word	0x0800c7e8

080036e8 <u8x8_d_st7565_64128n>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_64128n(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	60f8      	str	r0, [r7, #12]
 80036f0:	607b      	str	r3, [r7, #4]
 80036f2:	460b      	mov	r3, r1
 80036f4:	72fb      	strb	r3, [r7, #11]
 80036f6:	4613      	mov	r3, r2
 80036f8:	72bb      	strb	r3, [r7, #10]
  /* call common procedure first and handle messages there */
  if ( u8x8_d_st7565_common(u8x8, msg, arg_int, arg_ptr) == 0 )
 80036fa:	7aba      	ldrb	r2, [r7, #10]
 80036fc:	7af9      	ldrb	r1, [r7, #11]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	68f8      	ldr	r0, [r7, #12]
 8003702:	f7ff ff65 	bl	80035d0 <u8x8_d_st7565_common>
 8003706:	4603      	mov	r3, r0
 8003708:	2b00      	cmp	r3, #0
 800370a:	d131      	bne.n	8003770 <u8x8_d_st7565_64128n+0x88>
  {
    /* msg not handled, then try here */
    switch(msg)
 800370c:	7afb      	ldrb	r3, [r7, #11]
 800370e:	2b0d      	cmp	r3, #13
 8003710:	d013      	beq.n	800373a <u8x8_d_st7565_64128n+0x52>
 8003712:	2b0d      	cmp	r3, #13
 8003714:	dc2a      	bgt.n	800376c <u8x8_d_st7565_64128n+0x84>
 8003716:	2b09      	cmp	r3, #9
 8003718:	d002      	beq.n	8003720 <u8x8_d_st7565_64128n+0x38>
 800371a:	2b0a      	cmp	r3, #10
 800371c:	d005      	beq.n	800372a <u8x8_d_st7565_64128n+0x42>
 800371e:	e025      	b.n	800376c <u8x8_d_st7565_64128n+0x84>
    {
      case U8X8_MSG_DISPLAY_SETUP_MEMORY:
	u8x8_d_helper_display_setup_memory(u8x8, &u8x8_st7565_64128n_display_info);
 8003720:	4916      	ldr	r1, [pc, #88]	@ (800377c <u8x8_d_st7565_64128n+0x94>)
 8003722:	68f8      	ldr	r0, [r7, #12]
 8003724:	f000 f832 	bl	800378c <u8x8_d_helper_display_setup_memory>
	break;
 8003728:	e022      	b.n	8003770 <u8x8_d_st7565_64128n+0x88>
      case U8X8_MSG_DISPLAY_INIT:
	u8x8_d_helper_display_init(u8x8);
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f000 f842 	bl	80037b4 <u8x8_d_helper_display_init>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_64128n_init_seq);
 8003730:	4913      	ldr	r1, [pc, #76]	@ (8003780 <u8x8_d_st7565_64128n+0x98>)
 8003732:	68f8      	ldr	r0, [r7, #12]
 8003734:	f7ff feb5 	bl	80034a2 <u8x8_cad_SendSequence>
	break;
 8003738:	e01a      	b.n	8003770 <u8x8_d_st7565_64128n+0x88>
      case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
	if ( arg_int == 0 )
 800373a:	7abb      	ldrb	r3, [r7, #10]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d10a      	bne.n	8003756 <u8x8_d_st7565_64128n+0x6e>
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip0_seq);
 8003740:	4910      	ldr	r1, [pc, #64]	@ (8003784 <u8x8_d_st7565_64128n+0x9c>)
 8003742:	68f8      	ldr	r0, [r7, #12]
 8003744:	f7ff fead 	bl	80034a2 <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->default_x_offset;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	7c9a      	ldrb	r2, [r3, #18]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	else
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
	}	
	break;
 8003754:	e00c      	b.n	8003770 <u8x8_d_st7565_64128n+0x88>
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
 8003756:	490c      	ldr	r1, [pc, #48]	@ (8003788 <u8x8_d_st7565_64128n+0xa0>)
 8003758:	68f8      	ldr	r0, [r7, #12]
 800375a:	f7ff fea2 	bl	80034a2 <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	7cda      	ldrb	r2, [r3, #19]
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	break;
 800376a:	e001      	b.n	8003770 <u8x8_d_st7565_64128n+0x88>
      default:
	return 0;		/* msg unknown */
 800376c:	2300      	movs	r3, #0
 800376e:	e000      	b.n	8003772 <u8x8_d_st7565_64128n+0x8a>
    }
  }
  return 1;
 8003770:	2301      	movs	r3, #1
}
 8003772:	4618      	mov	r0, r3
 8003774:	3710      	adds	r7, #16
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	0800c820 	.word	0x0800c820
 8003780:	0800c800 	.word	0x0800c800
 8003784:	0800c7f0 	.word	0x0800c7f0
 8003788:	0800c7f8 	.word	0x0800c7f8

0800378c <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
 8003794:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	683a      	ldr	r2, [r7, #0]
 800379a:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	7c9a      	ldrb	r2, [r3, #18]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 80037a8:	bf00      	nop
 80037aa:	370c      	adds	r7, #12
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr

080037b4 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 80037b4:	b590      	push	{r4, r7, lr}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	695c      	ldr	r4, [r3, #20]
 80037c0:	2300      	movs	r3, #0
 80037c2:	2200      	movs	r2, #0
 80037c4:	2128      	movs	r1, #40	@ 0x28
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	68dc      	ldr	r4, [r3, #12]
 80037ce:	2300      	movs	r3, #0
 80037d0:	2200      	movs	r2, #0
 80037d2:	2114      	movs	r1, #20
 80037d4:	6878      	ldr	r0, [r7, #4]
 80037d6:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 80037d8:	2201      	movs	r2, #1
 80037da:	214b      	movs	r1, #75	@ 0x4b
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	f000 f897 	bl	8003910 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	791b      	ldrb	r3, [r3, #4]
 80037e8:	461a      	mov	r2, r3
 80037ea:	2129      	movs	r1, #41	@ 0x29
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f000 f88f 	bl	8003910 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 80037f2:	2200      	movs	r2, #0
 80037f4:	214b      	movs	r1, #75	@ 0x4b
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f000 f88a 	bl	8003910 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	791b      	ldrb	r3, [r3, #4]
 8003802:	461a      	mov	r2, r3
 8003804:	2129      	movs	r1, #41	@ 0x29
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f000 f882 	bl	8003910 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 800380c:	2201      	movs	r2, #1
 800380e:	214b      	movs	r1, #75	@ 0x4b
 8003810:	6878      	ldr	r0, [r7, #4]
 8003812:	f000 f87d 	bl	8003910 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	795b      	ldrb	r3, [r3, #5]
 800381c:	461a      	mov	r2, r3
 800381e:	2129      	movs	r1, #41	@ 0x29
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f000 f875 	bl	8003910 <u8x8_gpio_call>
}    
 8003826:	bf00      	nop
 8003828:	370c      	adds	r7, #12
 800382a:	46bd      	mov	sp, r7
 800382c:	bd90      	pop	{r4, r7, pc}

0800382e <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 800382e:	b590      	push	{r4, r7, lr}
 8003830:	b085      	sub	sp, #20
 8003832:	af00      	add	r7, sp, #0
 8003834:	6078      	str	r0, [r7, #4]
 8003836:	4608      	mov	r0, r1
 8003838:	4611      	mov	r1, r2
 800383a:	461a      	mov	r2, r3
 800383c:	4603      	mov	r3, r0
 800383e:	70fb      	strb	r3, [r7, #3]
 8003840:	460b      	mov	r3, r1
 8003842:	70bb      	strb	r3, [r7, #2]
 8003844:	4613      	mov	r3, r2
 8003846:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 8003848:	78fb      	ldrb	r3, [r7, #3]
 800384a:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 800384c:	78bb      	ldrb	r3, [r7, #2]
 800384e:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 8003850:	787b      	ldrb	r3, [r7, #1]
 8003852:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 8003854:	6a3b      	ldr	r3, [r7, #32]
 8003856:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	689c      	ldr	r4, [r3, #8]
 800385c:	f107 0308 	add.w	r3, r7, #8
 8003860:	2201      	movs	r2, #1
 8003862:	210f      	movs	r1, #15
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	47a0      	blx	r4
 8003868:	4603      	mov	r3, r0
}
 800386a:	4618      	mov	r0, r3
 800386c:	3714      	adds	r7, #20
 800386e:	46bd      	mov	sp, r7
 8003870:	bd90      	pop	{r4, r7, pc}

08003872 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8003872:	b590      	push	{r4, r7, lr}
 8003874:	b083      	sub	sp, #12
 8003876:	af00      	add	r7, sp, #0
 8003878:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	689c      	ldr	r4, [r3, #8]
 800387e:	2300      	movs	r3, #0
 8003880:	2200      	movs	r2, #0
 8003882:	2109      	movs	r1, #9
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	47a0      	blx	r4
}
 8003888:	bf00      	nop
 800388a:	370c      	adds	r7, #12
 800388c:	46bd      	mov	sp, r7
 800388e:	bd90      	pop	{r4, r7, pc}

08003890 <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8003890:	b590      	push	{r4, r7, lr}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	689c      	ldr	r4, [r3, #8]
 800389c:	2300      	movs	r3, #0
 800389e:	2200      	movs	r2, #0
 80038a0:	210a      	movs	r1, #10
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 80038a6:	bf00      	nop
 80038a8:	370c      	adds	r7, #12
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd90      	pop	{r4, r7, pc}

080038ae <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 80038ae:	b590      	push	{r4, r7, lr}
 80038b0:	b083      	sub	sp, #12
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	6078      	str	r0, [r7, #4]
 80038b6:	460b      	mov	r3, r1
 80038b8:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	689c      	ldr	r4, [r3, #8]
 80038be:	78fa      	ldrb	r2, [r7, #3]
 80038c0:	2300      	movs	r3, #0
 80038c2:	210b      	movs	r1, #11
 80038c4:	6878      	ldr	r0, [r7, #4]
 80038c6:	47a0      	blx	r4
}
 80038c8:	bf00      	nop
 80038ca:	370c      	adds	r7, #12
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd90      	pop	{r4, r7, pc}

080038d0 <u8x8_SetContrast>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, mode, NULL);  
}

void u8x8_SetContrast(u8x8_t *u8x8, uint8_t value)
{
 80038d0:	b590      	push	{r4, r7, lr}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	460b      	mov	r3, r1
 80038da:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	689c      	ldr	r4, [r3, #8]
 80038e0:	78fa      	ldrb	r2, [r7, #3]
 80038e2:	2300      	movs	r3, #0
 80038e4:	210e      	movs	r1, #14
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	47a0      	blx	r4
}
 80038ea:	bf00      	nop
 80038ec:	370c      	adds	r7, #12
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd90      	pop	{r4, r7, pc}

080038f2 <u8x8_RefreshDisplay>:

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 80038f2:	b590      	push	{r4, r7, lr}
 80038f4:	b083      	sub	sp, #12
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	689c      	ldr	r4, [r3, #8]
 80038fe:	2300      	movs	r3, #0
 8003900:	2200      	movs	r2, #0
 8003902:	2110      	movs	r1, #16
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	47a0      	blx	r4
}
 8003908:	bf00      	nop
 800390a:	370c      	adds	r7, #12
 800390c:	46bd      	mov	sp, r7
 800390e:	bd90      	pop	{r4, r7, pc}

08003910 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 8003910:	b590      	push	{r4, r7, lr}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
 8003918:	460b      	mov	r3, r1
 800391a:	70fb      	strb	r3, [r7, #3]
 800391c:	4613      	mov	r3, r2
 800391e:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	695c      	ldr	r4, [r3, #20]
 8003924:	78ba      	ldrb	r2, [r7, #2]
 8003926:	78f9      	ldrb	r1, [r7, #3]
 8003928:	2300      	movs	r3, #0
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	47a0      	blx	r4
}
 800392e:	bf00      	nop
 8003930:	370c      	adds	r7, #12
 8003932:	46bd      	mov	sp, r7
 8003934:	bd90      	pop	{r4, r7, pc}

08003936 <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 8003936:	b480      	push	{r7}
 8003938:	b085      	sub	sp, #20
 800393a:	af00      	add	r7, sp, #0
 800393c:	60f8      	str	r0, [r7, #12]
 800393e:	607b      	str	r3, [r7, #4]
 8003940:	460b      	mov	r3, r1
 8003942:	72fb      	strb	r3, [r7, #11]
 8003944:	4613      	mov	r3, r2
 8003946:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 8003948:	2300      	movs	r3, #0
}
 800394a:	4618      	mov	r0, r3
 800394c:	3714      	adds	r7, #20
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
	...

08003958 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a11      	ldr	r2, [pc, #68]	@ (80039b0 <u8x8_SetupDefaults+0x58>)
 800396a:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	4a10      	ldr	r2, [pc, #64]	@ (80039b0 <u8x8_SetupDefaults+0x58>)
 8003970:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a0e      	ldr	r2, [pc, #56]	@ (80039b0 <u8x8_SetupDefaults+0x58>)
 8003976:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	4a0d      	ldr	r2, [pc, #52]	@ (80039b0 <u8x8_SetupDefaults+0x58>)
 800397c:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2200      	movs	r2, #0
 800398a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	22ff      	movs	r2, #255	@ 0xff
 8003998:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	22ff      	movs	r2, #255	@ 0xff
 80039a0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 80039a4:	bf00      	nop
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr
 80039b0:	08003937 	.word	0x08003937

080039b4 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b084      	sub	sp, #16
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	607a      	str	r2, [r7, #4]
 80039c0:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 80039c2:	68f8      	ldr	r0, [r7, #12]
 80039c4:	f7ff ffc8 	bl	8003958 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	68ba      	ldr	r2, [r7, #8]
 80039cc:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	687a      	ldr	r2, [r7, #4]
 80039d2:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	683a      	ldr	r2, [r7, #0]
 80039d8:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	69ba      	ldr	r2, [r7, #24]
 80039de:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f7ff ff46 	bl	8003872 <u8x8_SetupMemory>
}
 80039e6:	bf00      	nop
 80039e8:	3710      	adds	r7, #16
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}

080039ee <Expander_InitPinDirections>:
 * @param hi2c          Pointer to the I2C handle.
 * @param deviceAddress I2C address of the expander.
 * @return HAL_StatusTypeDef HAL_OK if successful, or an error code.
 */
HAL_StatusTypeDef Expander_InitPinDirections(I2C_HandleTypeDef *hi2c, uint8_t deviceAddress)
{
 80039ee:	b580      	push	{r7, lr}
 80039f0:	b088      	sub	sp, #32
 80039f2:	af04      	add	r7, sp, #16
 80039f4:	6078      	str	r0, [r7, #4]
 80039f6:	460b      	mov	r3, r1
 80039f8:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef status;
    uint8_t port0_config = 0;
 80039fa:	2300      	movs	r3, #0
 80039fc:	73bb      	strb	r3, [r7, #14]

    // Build Port 0 configuration mask using the defined direction macros:
    port0_config |= (ALERT_PIN_CELL_01_DIR   == PIN_INPUT) ? ALERT_PIN_CELL_01  : 0;
 80039fe:	7bbb      	ldrb	r3, [r7, #14]
 8003a00:	f043 0301 	orr.w	r3, r3, #1
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_01_DIR  == PIN_INPUT) ? CELL_01_VOLTAGE_01 : 0;
 8003a08:	7bbb      	ldrb	r3, [r7, #14]
 8003a0a:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_02_DIR  == PIN_INPUT) ? CELL_01_VOLTAGE_02 : 0;
 8003a0c:	7bbb      	ldrb	r3, [r7, #14]
 8003a0e:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_03_DIR  == PIN_INPUT) ? CELL_01_VOLTAGE_03 : 0;
 8003a10:	7bbb      	ldrb	r3, [r7, #14]
 8003a12:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_LED_01_DIR      == PIN_INPUT) ? CELL_01_LED_01     : 0;
 8003a14:	7bbb      	ldrb	r3, [r7, #14]
 8003a16:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_03_DIR  == PIN_INPUT) ? CELL_02_VOLTAGE_03 : 0;
 8003a18:	7bbb      	ldrb	r3, [r7, #14]
 8003a1a:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_02_DIR  == PIN_INPUT) ? CELL_02_VOLTAGE_02 : 0;
 8003a1c:	7bbb      	ldrb	r3, [r7, #14]
 8003a1e:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_01_DIR  == PIN_INPUT) ? CELL_02_VOLTAGE_01 : 0;
 8003a20:	7bbb      	ldrb	r3, [r7, #14]
 8003a22:	73bb      	strb	r3, [r7, #14]

    // For Port 1, use the corresponding direction macros if needed.
    // In this example, we build Port 1 configuration mask similarly:
    uint8_t port1_config = 0;
 8003a24:	2300      	movs	r3, #0
 8003a26:	737b      	strb	r3, [r7, #13]
    port1_config |= (ALERT_PIN_CELL_02_DIR   == PIN_INPUT) ? ALERT_PIN_CELL_02  : 0;
 8003a28:	7b7b      	ldrb	r3, [r7, #13]
 8003a2a:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_02_LED_01_DIR      == PIN_INPUT) ? CELL_02_LED_01 	: 0;
 8003a2c:	7b7b      	ldrb	r3, [r7, #13]
 8003a2e:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_LED_01_DIR      == PIN_INPUT) ? CELL_03_LED_01 	: 0;
 8003a30:	7b7b      	ldrb	r3, [r7, #13]
 8003a32:	737b      	strb	r3, [r7, #13]
    port1_config |= (EXPANDER_FAN_CTRL_DIR   == PIN_INPUT) ? EXPANDER_FAN_CTRL 	: 0;
 8003a34:	7b7b      	ldrb	r3, [r7, #13]
 8003a36:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_03_DIR  == PIN_INPUT) ? CELL_03_VOLTAGE_03	: 0;
 8003a38:	7b7b      	ldrb	r3, [r7, #13]
 8003a3a:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_02_DIR  == PIN_INPUT) ? CELL_03_VOLTAGE_02 : 0;
 8003a3c:	7b7b      	ldrb	r3, [r7, #13]
 8003a3e:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_01_DIR  == PIN_INPUT) ? CELL_03_VOLTAGE_01 : 0;
 8003a40:	7b7b      	ldrb	r3, [r7, #13]
 8003a42:	737b      	strb	r3, [r7, #13]
    port1_config |= (ALERT_PIN_CELL_03_DIR   == PIN_INPUT) ? ALERT_PIN_CELL_03 	: 0;
 8003a44:	7b7b      	ldrb	r3, [r7, #13]
 8003a46:	737b      	strb	r3, [r7, #13]

    // Write configuration to Port 0 register.
    status = HAL_I2C_Mem_Write(hi2c,
 8003a48:	78fb      	ldrb	r3, [r7, #3]
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	005b      	lsls	r3, r3, #1
 8003a4e:	b299      	uxth	r1, r3
 8003a50:	2364      	movs	r3, #100	@ 0x64
 8003a52:	9302      	str	r3, [sp, #8]
 8003a54:	2301      	movs	r3, #1
 8003a56:	9301      	str	r3, [sp, #4]
 8003a58:	f107 030e 	add.w	r3, r7, #14
 8003a5c:	9300      	str	r3, [sp, #0]
 8003a5e:	2301      	movs	r3, #1
 8003a60:	2206      	movs	r2, #6
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f004 fd74 	bl	8008550 <HAL_I2C_Mem_Write>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	73fb      	strb	r3, [r7, #15]
                               PCA9535_REG_CONFIG_PORT0,
                               I2C_MEMADD_SIZE_8BIT,
                               &port0_config,
                               1,
                               EXPANDER_I2C_TIMEOUT);
    if (status != HAL_OK)
 8003a6c:	7bfb      	ldrb	r3, [r7, #15]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <Expander_InitPinDirections+0x88>
    {
        return status;
 8003a72:	7bfb      	ldrb	r3, [r7, #15]
 8003a74:	e012      	b.n	8003a9c <Expander_InitPinDirections+0xae>
    }

    // Write configuration to Port 1 register.
    status = HAL_I2C_Mem_Write(hi2c,
 8003a76:	78fb      	ldrb	r3, [r7, #3]
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	005b      	lsls	r3, r3, #1
 8003a7c:	b299      	uxth	r1, r3
 8003a7e:	2364      	movs	r3, #100	@ 0x64
 8003a80:	9302      	str	r3, [sp, #8]
 8003a82:	2301      	movs	r3, #1
 8003a84:	9301      	str	r3, [sp, #4]
 8003a86:	f107 030d 	add.w	r3, r7, #13
 8003a8a:	9300      	str	r3, [sp, #0]
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	2207      	movs	r2, #7
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f004 fd5d 	bl	8008550 <HAL_I2C_Mem_Write>
 8003a96:	4603      	mov	r3, r0
 8003a98:	73fb      	strb	r3, [r7, #15]
                               PCA9535_REG_CONFIG_PORT1,
                               I2C_MEMADD_SIZE_8BIT,
                               &port1_config,
                               1,
                               EXPANDER_I2C_TIMEOUT);
    return status;
 8003a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3710      	adds	r7, #16
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <Expander_SetPinState>:
 */
HAL_StatusTypeDef Expander_SetPinState(I2C_HandleTypeDef *hi2c,
                                       uint8_t deviceAddress,
                                       uint16_t pin,
                                       uint8_t state)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b088      	sub	sp, #32
 8003aa8:	af04      	add	r7, sp, #16
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	4608      	mov	r0, r1
 8003aae:	4611      	mov	r1, r2
 8003ab0:	461a      	mov	r2, r3
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	70fb      	strb	r3, [r7, #3]
 8003ab6:	460b      	mov	r3, r1
 8003ab8:	803b      	strh	r3, [r7, #0]
 8003aba:	4613      	mov	r3, r2
 8003abc:	70bb      	strb	r3, [r7, #2]
    HAL_StatusTypeDef status;
    uint8_t regAddress;
    uint8_t currentOutput;

    // Determine which port the pin belongs to.
    if ((pin & 0xFF00) == 0)
 8003abe:	883b      	ldrh	r3, [r7, #0]
 8003ac0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d142      	bne.n	8003b4e <Expander_SetPinState+0xaa>
    {
        // Pin belongs to Port 0.
        regAddress = PCA9535_REG_OUTPUT_PORT0;
 8003ac8:	2302      	movs	r3, #2
 8003aca:	73fb      	strb	r3, [r7, #15]
        status = HAL_I2C_Mem_Read(hi2c,
 8003acc:	78fb      	ldrb	r3, [r7, #3]
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	005b      	lsls	r3, r3, #1
 8003ad2:	b299      	uxth	r1, r3
 8003ad4:	7bfb      	ldrb	r3, [r7, #15]
 8003ad6:	b29a      	uxth	r2, r3
 8003ad8:	2364      	movs	r3, #100	@ 0x64
 8003ada:	9302      	str	r3, [sp, #8]
 8003adc:	2301      	movs	r3, #1
 8003ade:	9301      	str	r3, [sp, #4]
 8003ae0:	f107 030c 	add.w	r3, r7, #12
 8003ae4:	9300      	str	r3, [sp, #0]
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f004 fe2b 	bl	8008744 <HAL_I2C_Mem_Read>
 8003aee:	4603      	mov	r3, r0
 8003af0:	73bb      	strb	r3, [r7, #14]
                                  regAddress,
                                  I2C_MEMADD_SIZE_8BIT,
                                  &currentOutput,
                                  1,
                                  EXPANDER_I2C_TIMEOUT);
        if (status != HAL_OK) {
 8003af2:	7bbb      	ldrb	r3, [r7, #14]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d001      	beq.n	8003afc <Expander_SetPinState+0x58>
            return status;
 8003af8:	7bbb      	ldrb	r3, [r7, #14]
 8003afa:	e073      	b.n	8003be4 <Expander_SetPinState+0x140>
        }
        if (state == HIGH) {
 8003afc:	78bb      	ldrb	r3, [r7, #2]
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d106      	bne.n	8003b10 <Expander_SetPinState+0x6c>
            currentOutput |= (uint8_t)pin;
 8003b02:	883b      	ldrh	r3, [r7, #0]
 8003b04:	b2da      	uxtb	r2, r3
 8003b06:	7b3b      	ldrb	r3, [r7, #12]
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	733b      	strb	r3, [r7, #12]
 8003b0e:	e009      	b.n	8003b24 <Expander_SetPinState+0x80>
        } else {
            currentOutput &= ~(uint8_t)pin;
 8003b10:	883b      	ldrh	r3, [r7, #0]
 8003b12:	b25b      	sxtb	r3, r3
 8003b14:	43db      	mvns	r3, r3
 8003b16:	b25a      	sxtb	r2, r3
 8003b18:	7b3b      	ldrb	r3, [r7, #12]
 8003b1a:	b25b      	sxtb	r3, r3
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	b25b      	sxtb	r3, r3
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	733b      	strb	r3, [r7, #12]
        }
        status = HAL_I2C_Mem_Write(hi2c,
 8003b24:	78fb      	ldrb	r3, [r7, #3]
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	005b      	lsls	r3, r3, #1
 8003b2a:	b299      	uxth	r1, r3
 8003b2c:	7bfb      	ldrb	r3, [r7, #15]
 8003b2e:	b29a      	uxth	r2, r3
 8003b30:	2364      	movs	r3, #100	@ 0x64
 8003b32:	9302      	str	r3, [sp, #8]
 8003b34:	2301      	movs	r3, #1
 8003b36:	9301      	str	r3, [sp, #4]
 8003b38:	f107 030c 	add.w	r3, r7, #12
 8003b3c:	9300      	str	r3, [sp, #0]
 8003b3e:	2301      	movs	r3, #1
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	f004 fd05 	bl	8008550 <HAL_I2C_Mem_Write>
 8003b46:	4603      	mov	r3, r0
 8003b48:	73bb      	strb	r3, [r7, #14]
                                   regAddress,
                                   I2C_MEMADD_SIZE_8BIT,
                                   &currentOutput,
                                   1,
                                   EXPANDER_I2C_TIMEOUT);
        return status;
 8003b4a:	7bbb      	ldrb	r3, [r7, #14]
 8003b4c:	e04a      	b.n	8003be4 <Expander_SetPinState+0x140>
    }
    else if ((pin & 0x00FF) == 0)
 8003b4e:	883b      	ldrh	r3, [r7, #0]
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d145      	bne.n	8003be2 <Expander_SetPinState+0x13e>
    {
        // Pin belongs to Port 1.
        regAddress = PCA9535_REG_OUTPUT_PORT1;
 8003b56:	2303      	movs	r3, #3
 8003b58:	73fb      	strb	r3, [r7, #15]
        status = HAL_I2C_Mem_Read(hi2c,
 8003b5a:	78fb      	ldrb	r3, [r7, #3]
 8003b5c:	b29b      	uxth	r3, r3
 8003b5e:	005b      	lsls	r3, r3, #1
 8003b60:	b299      	uxth	r1, r3
 8003b62:	7bfb      	ldrb	r3, [r7, #15]
 8003b64:	b29a      	uxth	r2, r3
 8003b66:	2364      	movs	r3, #100	@ 0x64
 8003b68:	9302      	str	r3, [sp, #8]
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	9301      	str	r3, [sp, #4]
 8003b6e:	f107 030c 	add.w	r3, r7, #12
 8003b72:	9300      	str	r3, [sp, #0]
 8003b74:	2301      	movs	r3, #1
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f004 fde4 	bl	8008744 <HAL_I2C_Mem_Read>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	73bb      	strb	r3, [r7, #14]
                                  regAddress,
                                  I2C_MEMADD_SIZE_8BIT,
                                  &currentOutput,
                                  1,
                                  EXPANDER_I2C_TIMEOUT);
        if (status != HAL_OK) {
 8003b80:	7bbb      	ldrb	r3, [r7, #14]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d001      	beq.n	8003b8a <Expander_SetPinState+0xe6>
            return status;
 8003b86:	7bbb      	ldrb	r3, [r7, #14]
 8003b88:	e02c      	b.n	8003be4 <Expander_SetPinState+0x140>
        }
        uint8_t pin_mask = (uint8_t)(pin >> 8);
 8003b8a:	883b      	ldrh	r3, [r7, #0]
 8003b8c:	0a1b      	lsrs	r3, r3, #8
 8003b8e:	b29b      	uxth	r3, r3
 8003b90:	737b      	strb	r3, [r7, #13]
        if (state == HIGH) {
 8003b92:	78bb      	ldrb	r3, [r7, #2]
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d105      	bne.n	8003ba4 <Expander_SetPinState+0x100>
            currentOutput |= pin_mask;
 8003b98:	7b3a      	ldrb	r2, [r7, #12]
 8003b9a:	7b7b      	ldrb	r3, [r7, #13]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	733b      	strb	r3, [r7, #12]
 8003ba2:	e009      	b.n	8003bb8 <Expander_SetPinState+0x114>
        } else {
            currentOutput &= ~pin_mask;
 8003ba4:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8003ba8:	43db      	mvns	r3, r3
 8003baa:	b25a      	sxtb	r2, r3
 8003bac:	7b3b      	ldrb	r3, [r7, #12]
 8003bae:	b25b      	sxtb	r3, r3
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	b25b      	sxtb	r3, r3
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	733b      	strb	r3, [r7, #12]
        }
        status = HAL_I2C_Mem_Write(hi2c,
 8003bb8:	78fb      	ldrb	r3, [r7, #3]
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	005b      	lsls	r3, r3, #1
 8003bbe:	b299      	uxth	r1, r3
 8003bc0:	7bfb      	ldrb	r3, [r7, #15]
 8003bc2:	b29a      	uxth	r2, r3
 8003bc4:	2364      	movs	r3, #100	@ 0x64
 8003bc6:	9302      	str	r3, [sp, #8]
 8003bc8:	2301      	movs	r3, #1
 8003bca:	9301      	str	r3, [sp, #4]
 8003bcc:	f107 030c 	add.w	r3, r7, #12
 8003bd0:	9300      	str	r3, [sp, #0]
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	f004 fcbb 	bl	8008550 <HAL_I2C_Mem_Write>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	73bb      	strb	r3, [r7, #14]
                                   regAddress,
                                   I2C_MEMADD_SIZE_8BIT,
                                   &currentOutput,
                                   1,
                                   EXPANDER_I2C_TIMEOUT);
        return status;
 8003bde:	7bbb      	ldrb	r3, [r7, #14]
 8003be0:	e000      	b.n	8003be4 <Expander_SetPinState+0x140>
    }
    else {
        // Invalid pin mask.
        return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
    }
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3710      	adds	r7, #16
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}

08003bec <Expander_InitAllDevices>:
 *
 * @param hi2c Pointer to the I2C handle.
 * @return HAL_StatusTypeDef HAL_OK if all devices are initialized successfully, or an error code.
 */
HAL_StatusTypeDef Expander_InitAllDevices(I2C_HandleTypeDef *hi2c)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b086      	sub	sp, #24
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;

    // List of expander addresses.
    uint8_t addresses[] = {
 8003bf4:	4b11      	ldr	r3, [pc, #68]	@ (8003c3c <Expander_InitAllDevices+0x50>)
 8003bf6:	60bb      	str	r3, [r7, #8]
        GPIO_EXPANDER_ID_02,
        GPIO_EXPANDER_ID_03,
        GPIO_EXPANDER_ID_04
    };

    size_t count = sizeof(addresses) / sizeof(addresses[0]);
 8003bf8:	2304      	movs	r3, #4
 8003bfa:	613b      	str	r3, [r7, #16]
    for (size_t i = 0; i < count; i++)
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	617b      	str	r3, [r7, #20]
 8003c00:	e012      	b.n	8003c28 <Expander_InitAllDevices+0x3c>
    {
        status = Expander_InitPinDirections(hi2c, addresses[i]);
 8003c02:	f107 0208 	add.w	r2, r7, #8
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	4413      	add	r3, r2
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f7ff feed 	bl	80039ee <Expander_InitPinDirections>
 8003c14:	4603      	mov	r3, r0
 8003c16:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 8003c18:	7bfb      	ldrb	r3, [r7, #15]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d001      	beq.n	8003c22 <Expander_InitAllDevices+0x36>
        {
            return status;
 8003c1e:	7bfb      	ldrb	r3, [r7, #15]
 8003c20:	e007      	b.n	8003c32 <Expander_InitAllDevices+0x46>
    for (size_t i = 0; i < count; i++)
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	3301      	adds	r3, #1
 8003c26:	617b      	str	r3, [r7, #20]
 8003c28:	697a      	ldr	r2, [r7, #20]
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d3e8      	bcc.n	8003c02 <Expander_InitAllDevices+0x16>
        }
    }
    return HAL_OK;
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3718      	adds	r7, #24
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	24232221 	.word	0x24232221

08003c40 <get_cell_control_params>:


// Helper function to get the expander address and MUX control pin definitions for a given cell.
// Each cell has three control pins (S0, S1, S2) that drive your MUX select lines.
static void get_cell_control_params(CellID cell, uint8_t *expander_Address, uint16_t *v_set_pin_01, uint16_t *v_set_pin_02, uint16_t *v_set_pin_03 ,uint16_t *LED_PIN )
{
 8003c40:	b480      	push	{r7}
 8003c42:	b085      	sub	sp, #20
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	60b9      	str	r1, [r7, #8]
 8003c48:	607a      	str	r2, [r7, #4]
 8003c4a:	603b      	str	r3, [r7, #0]
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	73fb      	strb	r3, [r7, #15]
    switch(cell)
 8003c50:	7bfb      	ldrb	r3, [r7, #15]
 8003c52:	2b17      	cmp	r3, #23
 8003c54:	f200 81dc 	bhi.w	8004010 <get_cell_control_params+0x3d0>
 8003c58:	a201      	add	r2, pc, #4	@ (adr r2, 8003c60 <get_cell_control_params+0x20>)
 8003c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c5e:	bf00      	nop
 8003c60:	08003cc1 	.word	0x08003cc1
 8003c64:	08003ce1 	.word	0x08003ce1
 8003c68:	08003d03 	.word	0x08003d03
 8003c6c:	08003d2b 	.word	0x08003d2b
 8003c70:	08003d4b 	.word	0x08003d4b
 8003c74:	08003d6d 	.word	0x08003d6d
 8003c78:	08003d95 	.word	0x08003d95
 8003c7c:	08003db5 	.word	0x08003db5
 8003c80:	08003dd7 	.word	0x08003dd7
 8003c84:	08003dff 	.word	0x08003dff
 8003c88:	08003e1f 	.word	0x08003e1f
 8003c8c:	08003e41 	.word	0x08003e41
 8003c90:	08003e69 	.word	0x08003e69
 8003c94:	08003e89 	.word	0x08003e89
 8003c98:	08003eab 	.word	0x08003eab
 8003c9c:	08003ed3 	.word	0x08003ed3
 8003ca0:	08003ef3 	.word	0x08003ef3
 8003ca4:	08003f15 	.word	0x08003f15
 8003ca8:	08003f3d 	.word	0x08003f3d
 8003cac:	08003f5d 	.word	0x08003f5d
 8003cb0:	08003f7f 	.word	0x08003f7f
 8003cb4:	08003fa7 	.word	0x08003fa7
 8003cb8:	08003fc7 	.word	0x08003fc7
 8003cbc:	08003fe9 	.word	0x08003fe9
    {

    // for the cell 01 to 12
        case CELL_1:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	2221      	movs	r2, #33	@ 0x21
 8003cc4:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2202      	movs	r2, #2
 8003cca:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	2204      	movs	r2, #4
 8003cd0:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	2208      	movs	r2, #8
 8003cd6:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	2210      	movs	r2, #16
 8003cdc:	801a      	strh	r2, [r3, #0]
            break;
 8003cde:	e1a7      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_2:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	2221      	movs	r2, #33	@ 0x21
 8003ce4:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2280      	movs	r2, #128	@ 0x80
 8003cea:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	2240      	movs	r2, #64	@ 0x40
 8003cf0:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003cf2:	69bb      	ldr	r3, [r7, #24]
 8003cf4:	2220      	movs	r2, #32
 8003cf6:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cfe:	801a      	strh	r2, [r3, #0]
            break;
 8003d00:	e196      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_3:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	2221      	movs	r2, #33	@ 0x21
 8003d06:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003d0e:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003d16:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003d18:	69bb      	ldr	r3, [r7, #24]
 8003d1a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003d1e:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d26:	801a      	strh	r2, [r3, #0]
            break;
 8003d28:	e182      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_4:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	2222      	movs	r2, #34	@ 0x22
 8003d2e:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2202      	movs	r2, #2
 8003d34:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	2204      	movs	r2, #4
 8003d3a:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003d3c:	69bb      	ldr	r3, [r7, #24]
 8003d3e:	2208      	movs	r2, #8
 8003d40:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	2210      	movs	r2, #16
 8003d46:	801a      	strh	r2, [r3, #0]
            break;
 8003d48:	e172      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_5:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	2222      	movs	r2, #34	@ 0x22
 8003d4e:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2280      	movs	r2, #128	@ 0x80
 8003d54:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	2240      	movs	r2, #64	@ 0x40
 8003d5a:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003d5c:	69bb      	ldr	r3, [r7, #24]
 8003d5e:	2220      	movs	r2, #32
 8003d60:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d68:	801a      	strh	r2, [r3, #0]
            break;
 8003d6a:	e161      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_6:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	2222      	movs	r2, #34	@ 0x22
 8003d70:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003d78:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003d80:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003d82:	69bb      	ldr	r3, [r7, #24]
 8003d84:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003d88:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d90:	801a      	strh	r2, [r3, #0]
            break;
 8003d92:	e14d      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_7:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	2223      	movs	r2, #35	@ 0x23
 8003d98:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2202      	movs	r2, #2
 8003d9e:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	2204      	movs	r2, #4
 8003da4:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003da6:	69bb      	ldr	r3, [r7, #24]
 8003da8:	2208      	movs	r2, #8
 8003daa:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	2210      	movs	r2, #16
 8003db0:	801a      	strh	r2, [r3, #0]
            break;
 8003db2:	e13d      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_8:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	2223      	movs	r2, #35	@ 0x23
 8003db8:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2280      	movs	r2, #128	@ 0x80
 8003dbe:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	2240      	movs	r2, #64	@ 0x40
 8003dc4:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	2220      	movs	r2, #32
 8003dca:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003dd2:	801a      	strh	r2, [r3, #0]
            break;
 8003dd4:	e12c      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_9:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	2223      	movs	r2, #35	@ 0x23
 8003dda:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003de2:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003dea:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003dec:	69bb      	ldr	r3, [r7, #24]
 8003dee:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003df2:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003dfa:	801a      	strh	r2, [r3, #0]
            break;
 8003dfc:	e118      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_10:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	2224      	movs	r2, #36	@ 0x24
 8003e02:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2202      	movs	r2, #2
 8003e08:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	2204      	movs	r2, #4
 8003e0e:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003e10:	69bb      	ldr	r3, [r7, #24]
 8003e12:	2208      	movs	r2, #8
 8003e14:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	2210      	movs	r2, #16
 8003e1a:	801a      	strh	r2, [r3, #0]
            break;
 8003e1c:	e108      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_11:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	2224      	movs	r2, #36	@ 0x24
 8003e22:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2280      	movs	r2, #128	@ 0x80
 8003e28:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	2240      	movs	r2, #64	@ 0x40
 8003e2e:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003e30:	69bb      	ldr	r3, [r7, #24]
 8003e32:	2220      	movs	r2, #32
 8003e34:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e3c:	801a      	strh	r2, [r3, #0]
            break;
 8003e3e:	e0f7      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_12:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	2224      	movs	r2, #36	@ 0x24
 8003e44:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003e4c:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003e54:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003e56:	69bb      	ldr	r3, [r7, #24]
 8003e58:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003e5c:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e64:	801a      	strh	r2, [r3, #0]
            break;
 8003e66:	e0e3      	b.n	8004030 <get_cell_control_params+0x3f0>

            // for the cell 12 to 24

        case CELL_13:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	2221      	movs	r2, #33	@ 0x21
 8003e6c:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2202      	movs	r2, #2
 8003e72:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	2204      	movs	r2, #4
 8003e78:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003e7a:	69bb      	ldr	r3, [r7, #24]
 8003e7c:	2208      	movs	r2, #8
 8003e7e:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003e80:	69fb      	ldr	r3, [r7, #28]
 8003e82:	2210      	movs	r2, #16
 8003e84:	801a      	strh	r2, [r3, #0]

            break;
 8003e86:	e0d3      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_14:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	2221      	movs	r2, #33	@ 0x21
 8003e8c:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2280      	movs	r2, #128	@ 0x80
 8003e92:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	2240      	movs	r2, #64	@ 0x40
 8003e98:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003e9a:	69bb      	ldr	r3, [r7, #24]
 8003e9c:	2220      	movs	r2, #32
 8003e9e:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ea6:	801a      	strh	r2, [r3, #0]

            break;
 8003ea8:	e0c2      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_15:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	2221      	movs	r2, #33	@ 0x21
 8003eae:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003eb6:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003ebe:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003ec6:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003ec8:	69fb      	ldr	r3, [r7, #28]
 8003eca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ece:	801a      	strh	r2, [r3, #0]
            break;
 8003ed0:	e0ae      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_16:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	2222      	movs	r2, #34	@ 0x22
 8003ed6:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2202      	movs	r2, #2
 8003edc:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	2204      	movs	r2, #4
 8003ee2:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003ee4:	69bb      	ldr	r3, [r7, #24]
 8003ee6:	2208      	movs	r2, #8
 8003ee8:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003eea:	69fb      	ldr	r3, [r7, #28]
 8003eec:	2210      	movs	r2, #16
 8003eee:	801a      	strh	r2, [r3, #0]
            break;
 8003ef0:	e09e      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_17:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	2222      	movs	r2, #34	@ 0x22
 8003ef6:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2280      	movs	r2, #128	@ 0x80
 8003efc:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	2240      	movs	r2, #64	@ 0x40
 8003f02:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003f04:	69bb      	ldr	r3, [r7, #24]
 8003f06:	2220      	movs	r2, #32
 8003f08:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f10:	801a      	strh	r2, [r3, #0]
            break;
 8003f12:	e08d      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_18:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	2222      	movs	r2, #34	@ 0x22
 8003f18:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003f20:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f28:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003f30:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003f32:	69fb      	ldr	r3, [r7, #28]
 8003f34:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003f38:	801a      	strh	r2, [r3, #0]
            break;
 8003f3a:	e079      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_19:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	2223      	movs	r2, #35	@ 0x23
 8003f40:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2202      	movs	r2, #2
 8003f46:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	2204      	movs	r2, #4
 8003f4c:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003f4e:	69bb      	ldr	r3, [r7, #24]
 8003f50:	2208      	movs	r2, #8
 8003f52:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	2210      	movs	r2, #16
 8003f58:	801a      	strh	r2, [r3, #0]
            break;
 8003f5a:	e069      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_20:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	2223      	movs	r2, #35	@ 0x23
 8003f60:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2280      	movs	r2, #128	@ 0x80
 8003f66:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	2240      	movs	r2, #64	@ 0x40
 8003f6c:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	2220      	movs	r2, #32
 8003f72:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f7a:	801a      	strh	r2, [r3, #0]
            break;
 8003f7c:	e058      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_21:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	2223      	movs	r2, #35	@ 0x23
 8003f82:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003f8a:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f92:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003f94:	69bb      	ldr	r3, [r7, #24]
 8003f96:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003f9a:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003fa2:	801a      	strh	r2, [r3, #0]
            break;
 8003fa4:	e044      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_22:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	2224      	movs	r2, #36	@ 0x24
 8003faa:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2202      	movs	r2, #2
 8003fb0:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	2204      	movs	r2, #4
 8003fb6:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003fb8:	69bb      	ldr	r3, [r7, #24]
 8003fba:	2208      	movs	r2, #8
 8003fbc:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003fbe:	69fb      	ldr	r3, [r7, #28]
 8003fc0:	2210      	movs	r2, #16
 8003fc2:	801a      	strh	r2, [r3, #0]
            break;
 8003fc4:	e034      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_23:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	2224      	movs	r2, #36	@ 0x24
 8003fca:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2280      	movs	r2, #128	@ 0x80
 8003fd0:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	2240      	movs	r2, #64	@ 0x40
 8003fd6:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003fd8:	69bb      	ldr	r3, [r7, #24]
 8003fda:	2220      	movs	r2, #32
 8003fdc:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fe4:	801a      	strh	r2, [r3, #0]
            break;
 8003fe6:	e023      	b.n	8004030 <get_cell_control_params+0x3f0>

        case CELL_24:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	2224      	movs	r2, #36	@ 0x24
 8003fec:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003ff4:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003ffc:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004004:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800400c:	801a      	strh	r2, [r3, #0]
            break;
 800400e:	e00f      	b.n	8004030 <get_cell_control_params+0x3f0>



        default:
            // Default to CELL_1 if an invalid cell is specified
            *expander_Address = GPIO_EXPANDER_ID_01;
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	2221      	movs	r2, #33	@ 0x21
 8004014:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2202      	movs	r2, #2
 800401a:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	2204      	movs	r2, #4
 8004020:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8004022:	69bb      	ldr	r3, [r7, #24]
 8004024:	2208      	movs	r2, #8
 8004026:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	2210      	movs	r2, #16
 800402c:	801a      	strh	r2, [r3, #0]
            break;
 800402e:	bf00      	nop
    }
}
 8004030:	bf00      	nop
 8004032:	3714      	adds	r7, #20
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr

0800403c <Set_Output_Voltage>:

// Function to set the output voltage for a given cell by selecting the appropriate MUX channel.
// Example usage: Set_Output_Voltage(&hi2c2, CELL_1, 2.5f);
void Set_Output_Voltage( CellID cell, float voltage)
{
 800403c:	b590      	push	{r4, r7, lr}
 800403e:	b08b      	sub	sp, #44	@ 0x2c
 8004040:	af02      	add	r7, sp, #8
 8004042:	4603      	mov	r3, r0
 8004044:	ed87 0a00 	vstr	s0, [r7]
 8004048:	71fb      	strb	r3, [r7, #7]

    // Get the correct I2C handle based on cell ID
    I2C_HandleTypeDef *target_i2c;
    if (cell <= 11) {
 800404a:	79fb      	ldrb	r3, [r7, #7]
 800404c:	2b0b      	cmp	r3, #11
 800404e:	d802      	bhi.n	8004056 <Set_Output_Voltage+0x1a>
        target_i2c = &hi2c2;
 8004050:	4b2e      	ldr	r3, [pc, #184]	@ (800410c <Set_Output_Voltage+0xd0>)
 8004052:	61fb      	str	r3, [r7, #28]
 8004054:	e001      	b.n	800405a <Set_Output_Voltage+0x1e>
    } else {
        target_i2c = &hi2c3;
 8004056:	4b2e      	ldr	r3, [pc, #184]	@ (8004110 <Set_Output_Voltage+0xd4>)
 8004058:	61fb      	str	r3, [r7, #28]
    }

    // Look up the MUX channel for the desired voltage.
    uint8_t mux_channel = 0xFF;
 800405a:	23ff      	movs	r3, #255	@ 0xff
 800405c:	76fb      	strb	r3, [r7, #27]
    for (int i = 0; i < 8; i++) {
 800405e:	2300      	movs	r3, #0
 8004060:	617b      	str	r3, [r7, #20]
 8004062:	e016      	b.n	8004092 <Set_Output_Voltage+0x56>
        if (default_map[i].voltage == voltage) {
 8004064:	4a2b      	ldr	r2, [pc, #172]	@ (8004114 <Set_Output_Voltage+0xd8>)
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	00db      	lsls	r3, r3, #3
 800406a:	4413      	add	r3, r2
 800406c:	edd3 7a00 	vldr	s15, [r3]
 8004070:	ed97 7a00 	vldr	s14, [r7]
 8004074:	eeb4 7a67 	vcmp.f32	s14, s15
 8004078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800407c:	d106      	bne.n	800408c <Set_Output_Voltage+0x50>
            mux_channel = default_map[i].mux_channel;
 800407e:	4a25      	ldr	r2, [pc, #148]	@ (8004114 <Set_Output_Voltage+0xd8>)
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	00db      	lsls	r3, r3, #3
 8004084:	4413      	add	r3, r2
 8004086:	791b      	ldrb	r3, [r3, #4]
 8004088:	76fb      	strb	r3, [r7, #27]
            break;
 800408a:	e005      	b.n	8004098 <Set_Output_Voltage+0x5c>
    for (int i = 0; i < 8; i++) {
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	3301      	adds	r3, #1
 8004090:	617b      	str	r3, [r7, #20]
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	2b07      	cmp	r3, #7
 8004096:	dde5      	ble.n	8004064 <Set_Output_Voltage+0x28>
        }
    }
    if (mux_channel == 0xFF) return; // Voltage not found
 8004098:	7efb      	ldrb	r3, [r7, #27]
 800409a:	2bff      	cmp	r3, #255	@ 0xff
 800409c:	d032      	beq.n	8004104 <Set_Output_Voltage+0xc8>

    // Convert mux_channel into its 3 select bits.This is use for the Analog mux switch
    uint8_t ANG_MUX_PIN_A = (mux_channel >> 0) & 0x01;
 800409e:	7efb      	ldrb	r3, [r7, #27]
 80040a0:	f003 0301 	and.w	r3, r3, #1
 80040a4:	74fb      	strb	r3, [r7, #19]
    uint8_t ANG_MUX_PIN_B = (mux_channel >> 1) & 0x01;
 80040a6:	7efb      	ldrb	r3, [r7, #27]
 80040a8:	085b      	lsrs	r3, r3, #1
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	f003 0301 	and.w	r3, r3, #1
 80040b0:	74bb      	strb	r3, [r7, #18]
    uint8_t ANG_MUX_PIN_C = (mux_channel >> 2) & 0x01;
 80040b2:	7efb      	ldrb	r3, [r7, #27]
 80040b4:	089b      	lsrs	r3, r3, #2
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	f003 0301 	and.w	r3, r3, #1
 80040bc:	747b      	strb	r3, [r7, #17]

    // Get the expander address and control pins for this cell.
    uint8_t expander_Address;
    uint16_t v_set_pin_01, v_set_pin_02, v_set_pin_03, LED_PIN ;
    get_cell_control_params(cell, &expander_Address, &v_set_pin_01, &v_set_pin_02, &v_set_pin_03 ,&LED_PIN);
 80040be:	f107 040c 	add.w	r4, r7, #12
 80040c2:	f107 020e 	add.w	r2, r7, #14
 80040c6:	f107 0110 	add.w	r1, r7, #16
 80040ca:	79f8      	ldrb	r0, [r7, #7]
 80040cc:	f107 0308 	add.w	r3, r7, #8
 80040d0:	9301      	str	r3, [sp, #4]
 80040d2:	f107 030a 	add.w	r3, r7, #10
 80040d6:	9300      	str	r3, [sp, #0]
 80040d8:	4623      	mov	r3, r4
 80040da:	f7ff fdb1 	bl	8003c40 <get_cell_control_params>

    // Set the multiplexer select lines accordingly.
    Expander_SetPinState(target_i2c, expander_Address, v_set_pin_01, ANG_MUX_PIN_A);
 80040de:	7c39      	ldrb	r1, [r7, #16]
 80040e0:	89fa      	ldrh	r2, [r7, #14]
 80040e2:	7cfb      	ldrb	r3, [r7, #19]
 80040e4:	69f8      	ldr	r0, [r7, #28]
 80040e6:	f7ff fcdd 	bl	8003aa4 <Expander_SetPinState>
    Expander_SetPinState(target_i2c, expander_Address, v_set_pin_02, ANG_MUX_PIN_B);
 80040ea:	7c39      	ldrb	r1, [r7, #16]
 80040ec:	89ba      	ldrh	r2, [r7, #12]
 80040ee:	7cbb      	ldrb	r3, [r7, #18]
 80040f0:	69f8      	ldr	r0, [r7, #28]
 80040f2:	f7ff fcd7 	bl	8003aa4 <Expander_SetPinState>
    Expander_SetPinState(target_i2c, expander_Address, v_set_pin_03, ANG_MUX_PIN_C);
 80040f6:	7c39      	ldrb	r1, [r7, #16]
 80040f8:	897a      	ldrh	r2, [r7, #10]
 80040fa:	7c7b      	ldrb	r3, [r7, #17]
 80040fc:	69f8      	ldr	r0, [r7, #28]
 80040fe:	f7ff fcd1 	bl	8003aa4 <Expander_SetPinState>
 8004102:	e000      	b.n	8004106 <Set_Output_Voltage+0xca>
    if (mux_channel == 0xFF) return; // Voltage not found
 8004104:	bf00      	nop
}
 8004106:	3724      	adds	r7, #36	@ 0x24
 8004108:	46bd      	mov	sp, r7
 800410a:	bd90      	pop	{r4, r7, pc}
 800410c:	20001324 	.word	0x20001324
 8004110:	20001378 	.word	0x20001378
 8004114:	20000568 	.word	0x20000568

08004118 <Set_LED_status>:

void Set_LED_status ( CellID cell, uint8_t LED_state)

{
 8004118:	b590      	push	{r4, r7, lr}
 800411a:	b089      	sub	sp, #36	@ 0x24
 800411c:	af02      	add	r7, sp, #8
 800411e:	4603      	mov	r3, r0
 8004120:	460a      	mov	r2, r1
 8004122:	71fb      	strb	r3, [r7, #7]
 8004124:	4613      	mov	r3, r2
 8004126:	71bb      	strb	r3, [r7, #6]

    // Get the correct I2C handle based on cell ID
    I2C_HandleTypeDef *target_i2c;
    if (cell <= 11) {
 8004128:	79fb      	ldrb	r3, [r7, #7]
 800412a:	2b0b      	cmp	r3, #11
 800412c:	d802      	bhi.n	8004134 <Set_LED_status+0x1c>
        target_i2c = &hi2c2;
 800412e:	4b0f      	ldr	r3, [pc, #60]	@ (800416c <Set_LED_status+0x54>)
 8004130:	617b      	str	r3, [r7, #20]
 8004132:	e001      	b.n	8004138 <Set_LED_status+0x20>
    } else {
        target_i2c = &hi2c3;
 8004134:	4b0e      	ldr	r3, [pc, #56]	@ (8004170 <Set_LED_status+0x58>)
 8004136:	617b      	str	r3, [r7, #20]

    // Get the expander address and control pins for this cell.
    uint8_t expander_Address;
    uint16_t v_set_pin_01, v_set_pin_02, v_set_pin_03, LED_PIN;

    get_cell_control_params(cell, &expander_Address, &v_set_pin_01, &v_set_pin_02, &v_set_pin_03 ,&LED_PIN);
 8004138:	f107 040e 	add.w	r4, r7, #14
 800413c:	f107 0210 	add.w	r2, r7, #16
 8004140:	f107 0113 	add.w	r1, r7, #19
 8004144:	79f8      	ldrb	r0, [r7, #7]
 8004146:	f107 030a 	add.w	r3, r7, #10
 800414a:	9301      	str	r3, [sp, #4]
 800414c:	f107 030c 	add.w	r3, r7, #12
 8004150:	9300      	str	r3, [sp, #0]
 8004152:	4623      	mov	r3, r4
 8004154:	f7ff fd74 	bl	8003c40 <get_cell_control_params>

    // Set the multiplexer select lines accordingly.
    Expander_SetPinState(target_i2c, expander_Address, LED_PIN, LED_state);
 8004158:	7cf9      	ldrb	r1, [r7, #19]
 800415a:	897a      	ldrh	r2, [r7, #10]
 800415c:	79bb      	ldrb	r3, [r7, #6]
 800415e:	6978      	ldr	r0, [r7, #20]
 8004160:	f7ff fca0 	bl	8003aa4 <Expander_SetPinState>

}
 8004164:	bf00      	nop
 8004166:	371c      	adds	r7, #28
 8004168:	46bd      	mov	sp, r7
 800416a:	bd90      	pop	{r4, r7, pc}
 800416c:	20001324 	.word	0x20001324
 8004170:	20001378 	.word	0x20001378

08004174 <INA229_writeReg>:
/*
 *  ======== INA229_writeReg ========
 * Write register
 */
void INA229_writeReg(INA229_Handle sensor, uint8_t regAddr, uint16_t value)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b086      	sub	sp, #24
 8004178:	af02      	add	r7, sp, #8
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	460b      	mov	r3, r1
 800417e:	70fb      	strb	r3, [r7, #3]
 8004180:	4613      	mov	r3, r2
 8004182:	803b      	strh	r3, [r7, #0]
    uint8_t txBuf[3] = {0}; //All writable registers are 2 bytes
 8004184:	f107 030c 	add.w	r3, r7, #12
 8004188:	2100      	movs	r1, #0
 800418a:	460a      	mov	r2, r1
 800418c:	801a      	strh	r2, [r3, #0]
 800418e:	460a      	mov	r2, r1
 8004190:	709a      	strb	r2, [r3, #2]
    uint8_t rxBuf[3] = {0};
 8004192:	f107 0308 	add.w	r3, r7, #8
 8004196:	2100      	movs	r1, #0
 8004198:	460a      	mov	r2, r1
 800419a:	801a      	strh	r2, [r3, #0]
 800419c:	460a      	mov	r2, r1
 800419e:	709a      	strb	r2, [r3, #2]

    txBuf[0] = regAddr << 2; //Address + write bit (ending in 0)
 80041a0:	78fb      	ldrb	r3, [r7, #3]
 80041a2:	009b      	lsls	r3, r3, #2
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	733b      	strb	r3, [r7, #12]
    txBuf[1] = MSB(value);
 80041a8:	883b      	ldrh	r3, [r7, #0]
 80041aa:	0a1b      	lsrs	r3, r3, #8
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	737b      	strb	r3, [r7, #13]
    txBuf[2] = LSB(value);
 80041b2:	883b      	ldrh	r3, [r7, #0]
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	73bb      	strb	r3, [r7, #14]
    mcu_spiTransfer(sensor->busId, sensor->devCS, 3, txBuf, rxBuf);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	7f18      	ldrb	r0, [r3, #28]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	7f59      	ldrb	r1, [r3, #29]
 80041c0:	f107 020c 	add.w	r2, r7, #12
 80041c4:	f107 0308 	add.w	r3, r7, #8
 80041c8:	9300      	str	r3, [sp, #0]
 80041ca:	4613      	mov	r3, r2
 80041cc:	2203      	movs	r2, #3
 80041ce:	f000 f931 	bl	8004434 <mcu_spiTransfer>

    //check for change in ADCRANGE 
    if(regAddr == INA229_config_register)
 80041d2:	78fb      	ldrb	r3, [r7, #3]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d105      	bne.n	80041e4 <INA229_writeReg+0x70>
    {
        sensor->adcrange = value & INA229_config_register_adcrange_4096mV;
 80041d8:	883b      	ldrh	r3, [r7, #0]
 80041da:	f003 0310 	and.w	r3, r3, #16
 80041de:	b29a      	uxth	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	82da      	strh	r2, [r3, #22]
    }
}
 80041e4:	bf00      	nop
 80041e6:	3710      	adds	r7, #16
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}

080041ec <INA229_config>:
/*
 *  ======== INA229_config ========
 * Configure device with current settings.
 */
void INA229_config(INA229_Handle sensor)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
    //Initialize the bus containing this sensor
    mcu_spiInit(sensor->busId);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	7f1b      	ldrb	r3, [r3, #28]
 80041f8:	4618      	mov	r0, r3
 80041fa:	f000 f90f 	bl	800441c <mcu_spiInit>

    //Write sensor Configuration Registers
    INA229_writeReg(sensor, INA229_config_register, sensor->configRegister);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	881b      	ldrh	r3, [r3, #0]
 8004202:	461a      	mov	r2, r3
 8004204:	2100      	movs	r1, #0
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f7ff ffb4 	bl	8004174 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_adc_config_register, sensor->adcConfigRegister);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	885b      	ldrh	r3, [r3, #2]
 8004210:	461a      	mov	r2, r3
 8004212:	2101      	movs	r1, #1
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f7ff ffad 	bl	8004174 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_shunt_cal_register, sensor->shuntCalRegister);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	889b      	ldrh	r3, [r3, #4]
 800421e:	461a      	mov	r2, r3
 8004220:	2102      	movs	r1, #2
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f7ff ffa6 	bl	8004174 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_shunt_tempco_register, sensor->shuntTempcoRegister);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	88db      	ldrh	r3, [r3, #6]
 800422c:	461a      	mov	r2, r3
 800422e:	2103      	movs	r1, #3
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f7ff ff9f 	bl	8004174 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_diag_alrt_register, sensor->diagAlrtRegister);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	891b      	ldrh	r3, [r3, #8]
 800423a:	461a      	mov	r2, r3
 800423c:	210b      	movs	r1, #11
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f7ff ff98 	bl	8004174 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_sovl_register, sensor->sovlRegister);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	895b      	ldrh	r3, [r3, #10]
 8004248:	461a      	mov	r2, r3
 800424a:	210c      	movs	r1, #12
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f7ff ff91 	bl	8004174 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_suvl_register, sensor->suvlRegister);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	899b      	ldrh	r3, [r3, #12]
 8004256:	461a      	mov	r2, r3
 8004258:	210d      	movs	r1, #13
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f7ff ff8a 	bl	8004174 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_bovl_register, sensor->bovlRegister);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	89db      	ldrh	r3, [r3, #14]
 8004264:	461a      	mov	r2, r3
 8004266:	210e      	movs	r1, #14
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	f7ff ff83 	bl	8004174 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_buvl_register, sensor->buvlRegister);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	8a1b      	ldrh	r3, [r3, #16]
 8004272:	461a      	mov	r2, r3
 8004274:	210f      	movs	r1, #15
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f7ff ff7c 	bl	8004174 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_temp_limit_register, sensor->tempLimitRegister);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	8a5b      	ldrh	r3, [r3, #18]
 8004280:	461a      	mov	r2, r3
 8004282:	2110      	movs	r1, #16
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f7ff ff75 	bl	8004174 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_pwr_limit_register, sensor->pwrLimitRegister);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	8a9b      	ldrh	r3, [r3, #20]
 800428e:	461a      	mov	r2, r3
 8004290:	2111      	movs	r1, #17
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f7ff ff6e 	bl	8004174 <INA229_writeReg>

}
 8004298:	bf00      	nop
 800429a:	3708      	adds	r7, #8
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}

080042a0 <INA229_readReg>:
/*
 *  ======== INA229_readReg ========
 *  Read register
 */
uint64_t INA229_readReg(INA229_Handle sensor, uint8_t regAddr)
{
 80042a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80042a4:	b08b      	sub	sp, #44	@ 0x2c
 80042a6:	af02      	add	r7, sp, #8
 80042a8:	6078      	str	r0, [r7, #4]
 80042aa:	460b      	mov	r3, r1
 80042ac:	70fb      	strb	r3, [r7, #3]
    uint64_t value;
    int i;
    
    uint8_t txBuf[1] = {0};
 80042ae:	2300      	movs	r3, #0
 80042b0:	743b      	strb	r3, [r7, #16]
    uint8_t rxBuf[6] = {0}; //max buffer size
 80042b2:	f107 0308 	add.w	r3, r7, #8
 80042b6:	2200      	movs	r2, #0
 80042b8:	601a      	str	r2, [r3, #0]
 80042ba:	809a      	strh	r2, [r3, #4]

    txBuf[0] = (regAddr << 2 ) | 0x01; //Address + read bit (ending in 1)
 80042bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042c0:	009b      	lsls	r3, r3, #2
 80042c2:	b25b      	sxtb	r3, r3
 80042c4:	f043 0301 	orr.w	r3, r3, #1
 80042c8:	b25b      	sxtb	r3, r3
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	743b      	strb	r3, [r7, #16]

    //Read register
    mcu_spiTransfer(sensor->busId, sensor->devCS, INA229_regSize[regAddr]+1, txBuf, rxBuf);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	7f18      	ldrb	r0, [r3, #28]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	7f59      	ldrb	r1, [r3, #29]
 80042d6:	78fb      	ldrb	r3, [r7, #3]
 80042d8:	4a1f      	ldr	r2, [pc, #124]	@ (8004358 <INA229_readReg+0xb8>)
 80042da:	5cd3      	ldrb	r3, [r2, r3]
 80042dc:	3301      	adds	r3, #1
 80042de:	b2da      	uxtb	r2, r3
 80042e0:	f107 0610 	add.w	r6, r7, #16
 80042e4:	f107 0308 	add.w	r3, r7, #8
 80042e8:	9300      	str	r3, [sp, #0]
 80042ea:	4633      	mov	r3, r6
 80042ec:	f000 f8a2 	bl	8004434 <mcu_spiTransfer>

    //Combine bytes
    value = 0; // initialize to 0, toss rxBuf[0];
 80042f0:	f04f 0200 	mov.w	r2, #0
 80042f4:	f04f 0300 	mov.w	r3, #0
 80042f8:	e9c7 2306 	strd	r2, r3, [r7, #24]

    for(i = 1; i < INA229_regSize[regAddr]+1; i++)
 80042fc:	2301      	movs	r3, #1
 80042fe:	617b      	str	r3, [r7, #20]
 8004300:	e01b      	b.n	800433a <INA229_readReg+0x9a>
    {
        value = (value << 8) | rxBuf[i];
 8004302:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004306:	f04f 0200 	mov.w	r2, #0
 800430a:	f04f 0300 	mov.w	r3, #0
 800430e:	020b      	lsls	r3, r1, #8
 8004310:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004314:	0202      	lsls	r2, r0, #8
 8004316:	f107 0008 	add.w	r0, r7, #8
 800431a:	6979      	ldr	r1, [r7, #20]
 800431c:	4401      	add	r1, r0
 800431e:	7809      	ldrb	r1, [r1, #0]
 8004320:	b2c9      	uxtb	r1, r1
 8004322:	2000      	movs	r0, #0
 8004324:	460c      	mov	r4, r1
 8004326:	4605      	mov	r5, r0
 8004328:	ea42 0804 	orr.w	r8, r2, r4
 800432c:	ea43 0905 	orr.w	r9, r3, r5
 8004330:	e9c7 8906 	strd	r8, r9, [r7, #24]
    for(i = 1; i < INA229_regSize[regAddr]+1; i++)
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	3301      	adds	r3, #1
 8004338:	617b      	str	r3, [r7, #20]
 800433a:	78fb      	ldrb	r3, [r7, #3]
 800433c:	4a06      	ldr	r2, [pc, #24]	@ (8004358 <INA229_readReg+0xb8>)
 800433e:	5cd3      	ldrb	r3, [r2, r3]
 8004340:	461a      	mov	r2, r3
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	4293      	cmp	r3, r2
 8004346:	dddc      	ble.n	8004302 <INA229_readReg+0x62>
    }

    return value;
 8004348:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 800434c:	4610      	mov	r0, r2
 800434e:	4619      	mov	r1, r3
 8004350:	3724      	adds	r7, #36	@ 0x24
 8004352:	46bd      	mov	sp, r7
 8004354:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004358:	0800c838 	.word	0x0800c838
 800435c:	00000000 	.word	0x00000000

08004360 <INA229_getVBUS_V>:
/*
 *  ======== INA229_getVBUS_V ========
 *  Get VBUS value (V)
 */
float INA229_getVBUS_V(INA229_Handle sensor)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b086      	sub	sp, #24
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
    uint64_t value = INA229_readReg(sensor, INA229_vbus_register);
 8004368:	2105      	movs	r1, #5
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f7ff ff98 	bl	80042a0 <INA229_readReg>
 8004370:	e9c7 0102 	strd	r0, r1, [r7, #8]
    float data;

    //Remove reserved bits
    value = value >> 4;
 8004374:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004378:	f04f 0200 	mov.w	r2, #0
 800437c:	f04f 0300 	mov.w	r3, #0
 8004380:	0902      	lsrs	r2, r0, #4
 8004382:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 8004386:	090b      	lsrs	r3, r1, #4
 8004388:	e9c7 2302 	strd	r2, r3, [r7, #8]

    //Convert for 2's compliment and signed value (though always positive)
    if(value > 0x7FFFF)
 800438c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004390:	f5b2 2f00 	cmp.w	r2, #524288	@ 0x80000
 8004394:	f173 0300 	sbcs.w	r3, r3, #0
 8004398:	d30c      	bcc.n	80043b4 <INA229_getVBUS_V+0x54>
    {
        data = (float)value - 0x100000; //left for redundancy and error checking, should never get used
 800439a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800439e:	f7fc fc35 	bl	8000c0c <__aeabi_ul2f>
 80043a2:	ee07 0a10 	vmov	s14, r0
 80043a6:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 8004418 <INA229_getVBUS_V+0xb8>
 80043aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80043ae:	edc7 7a05 	vstr	s15, [r7, #20]
 80043b2:	e005      	b.n	80043c0 <INA229_getVBUS_V+0x60>
    }
    else
    {
        data = (float)value;
 80043b4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80043b8:	f7fc fc28 	bl	8000c0c <__aeabi_ul2f>
 80043bc:	4603      	mov	r3, r0
 80043be:	617b      	str	r3, [r7, #20]
    }

    //Convert to V
    data = (data * 195.3125) / 1000000;
 80043c0:	6978      	ldr	r0, [r7, #20]
 80043c2:	f7fc f879 	bl	80004b8 <__aeabi_f2d>
 80043c6:	a310      	add	r3, pc, #64	@ (adr r3, 8004408 <INA229_getVBUS_V+0xa8>)
 80043c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043cc:	f7fc f8cc 	bl	8000568 <__aeabi_dmul>
 80043d0:	4602      	mov	r2, r0
 80043d2:	460b      	mov	r3, r1
 80043d4:	4610      	mov	r0, r2
 80043d6:	4619      	mov	r1, r3
 80043d8:	a30d      	add	r3, pc, #52	@ (adr r3, 8004410 <INA229_getVBUS_V+0xb0>)
 80043da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043de:	f7fc f9ed 	bl	80007bc <__aeabi_ddiv>
 80043e2:	4602      	mov	r2, r0
 80043e4:	460b      	mov	r3, r1
 80043e6:	4610      	mov	r0, r2
 80043e8:	4619      	mov	r1, r3
 80043ea:	f7fc faf7 	bl	80009dc <__aeabi_d2f>
 80043ee:	4603      	mov	r3, r0
 80043f0:	617b      	str	r3, [r7, #20]

    return data;
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	ee07 3a90 	vmov	s15, r3
}
 80043f8:	eeb0 0a67 	vmov.f32	s0, s15
 80043fc:	3718      	adds	r7, #24
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}
 8004402:	bf00      	nop
 8004404:	f3af 8000 	nop.w
 8004408:	00000000 	.word	0x00000000
 800440c:	40686a00 	.word	0x40686a00
 8004410:	00000000 	.word	0x00000000
 8004414:	412e8480 	.word	0x412e8480
 8004418:	49800000 	.word	0x49800000

0800441c <mcu_spiInit>:



/********* MCU SPECIFIC SPI CODE STARTS HERE **********/
void mcu_spiInit(uint8_t busId)
{
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
 8004422:	4603      	mov	r3, r0
 8004424:	71fb      	strb	r3, [r7, #7]
    /* Add MCU specific init necessary for I2C to be used */




}
 8004426:	bf00      	nop
 8004428:	370c      	adds	r7, #12
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr
	...

08004434 <mcu_spiTransfer>:

uint8_t mcu_spiTransfer(uint8_t busId, uint8_t csGPIOId, uint8_t count, uint8_t* txBuf, uint8_t* rxBuf)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b086      	sub	sp, #24
 8004438:	af02      	add	r7, sp, #8
 800443a:	603b      	str	r3, [r7, #0]
 800443c:	4603      	mov	r3, r0
 800443e:	71fb      	strb	r3, [r7, #7]
 8004440:	460b      	mov	r3, r1
 8004442:	71bb      	strb	r3, [r7, #6]
 8004444:	4613      	mov	r3, r2
 8004446:	717b      	strb	r3, [r7, #5]
    /*
     *  Add MCU specific SPI read/write code here.
     */

    SPI_HandleTypeDef *hspi = NULL; // Declare local SPI handle variable
 8004448:	2300      	movs	r3, #0
 800444a:	60fb      	str	r3, [r7, #12]

    // Select the SPI handle based on the busId value
    if(busId == 0)
 800444c:	79fb      	ldrb	r3, [r7, #7]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d102      	bne.n	8004458 <mcu_spiTransfer+0x24>
    {
        hspi = &hspi1;  // Map busId 0 to SPI1
 8004452:	4b0f      	ldr	r3, [pc, #60]	@ (8004490 <mcu_spiTransfer+0x5c>)
 8004454:	60fb      	str	r3, [r7, #12]
 8004456:	e007      	b.n	8004468 <mcu_spiTransfer+0x34>
    }
    else if(busId == 1)
 8004458:	79fb      	ldrb	r3, [r7, #7]
 800445a:	2b01      	cmp	r3, #1
 800445c:	d102      	bne.n	8004464 <mcu_spiTransfer+0x30>
    {
        hspi = &hspi2;  // Map busId 1 to SPI2
 800445e:	4b0d      	ldr	r3, [pc, #52]	@ (8004494 <mcu_spiTransfer+0x60>)
 8004460:	60fb      	str	r3, [r7, #12]
 8004462:	e001      	b.n	8004468 <mcu_spiTransfer+0x34>
    }
    else
    {
        // Invalid bus id, return error
        return 1;
 8004464:	2301      	movs	r3, #1
 8004466:	e00f      	b.n	8004488 <mcu_spiTransfer+0x54>
    }
//    HAL_SPI_TransmitReceive(hspi, txBuf, rxBuf, count, HAL_MAX_DELAY);
    // Perform the SPI transfer using the selected SPI handle
    if (HAL_SPI_TransmitReceive(hspi, txBuf, rxBuf, count, HAL_MAX_DELAY) != HAL_OK)
 8004468:	797b      	ldrb	r3, [r7, #5]
 800446a:	b29b      	uxth	r3, r3
 800446c:	f04f 32ff 	mov.w	r2, #4294967295
 8004470:	9200      	str	r2, [sp, #0]
 8004472:	69ba      	ldr	r2, [r7, #24]
 8004474:	6839      	ldr	r1, [r7, #0]
 8004476:	68f8      	ldr	r0, [r7, #12]
 8004478:	f005 ff04 	bl	800a284 <HAL_SPI_TransmitReceive>
 800447c:	4603      	mov	r3, r0
 800447e:	2b00      	cmp	r3, #0
 8004480:	d001      	beq.n	8004486 <mcu_spiTransfer+0x52>
    {
        return 1; // SPI transaction failed
 8004482:	2301      	movs	r3, #1
 8004484:	e000      	b.n	8004488 <mcu_spiTransfer+0x54>
    }
    return 0; // Transaction successful
 8004486:	2300      	movs	r3, #0
}
 8004488:	4618      	mov	r0, r3
 800448a:	3710      	adds	r7, #16
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}
 8004490:	200013cc 	.word	0x200013cc
 8004494:	20001424 	.word	0x20001424

08004498 <LTC6811_init_reg_limits>:

/* Initialize the Register limits */
void LTC6811_init_reg_limits(uint8_t total_ic, //The number of ICs in the system
        cell_asic *ic  //A two dimensional array where data will be written
        )
{
 8004498:	b480      	push	{r7}
 800449a:	b085      	sub	sp, #20
 800449c:	af00      	add	r7, sp, #0
 800449e:	4603      	mov	r3, r0
 80044a0:	6039      	str	r1, [r7, #0]
 80044a2:	71fb      	strb	r3, [r7, #7]
    uint8_t cic;
    for (cic = 0; cic < total_ic; cic++)
 80044a4:	2300      	movs	r3, #0
 80044a6:	73fb      	strb	r3, [r7, #15]
 80044a8:	e044      	b.n	8004534 <LTC6811_init_reg_limits+0x9c>
    {
        ic[cic].ic_reg.cell_channels = 12;
 80044aa:	7bfa      	ldrb	r2, [r7, #15]
 80044ac:	4613      	mov	r3, r2
 80044ae:	019b      	lsls	r3, r3, #6
 80044b0:	4413      	add	r3, r2
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	461a      	mov	r2, r3
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	4413      	add	r3, r2
 80044ba:	220c      	movs	r2, #12
 80044bc:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
        ic[cic].ic_reg.stat_channels = 4;
 80044c0:	7bfa      	ldrb	r2, [r7, #15]
 80044c2:	4613      	mov	r3, r2
 80044c4:	019b      	lsls	r3, r3, #6
 80044c6:	4413      	add	r3, r2
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	461a      	mov	r2, r3
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	4413      	add	r3, r2
 80044d0:	2204      	movs	r2, #4
 80044d2:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
        ic[cic].ic_reg.aux_channels = 6;
 80044d6:	7bfa      	ldrb	r2, [r7, #15]
 80044d8:	4613      	mov	r3, r2
 80044da:	019b      	lsls	r3, r3, #6
 80044dc:	4413      	add	r3, r2
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	461a      	mov	r2, r3
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	4413      	add	r3, r2
 80044e6:	2206      	movs	r2, #6
 80044e8:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
        ic[cic].ic_reg.num_cv_reg = 4;
 80044ec:	7bfa      	ldrb	r2, [r7, #15]
 80044ee:	4613      	mov	r3, r2
 80044f0:	019b      	lsls	r3, r3, #6
 80044f2:	4413      	add	r3, r2
 80044f4:	009b      	lsls	r3, r3, #2
 80044f6:	461a      	mov	r2, r3
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	4413      	add	r3, r2
 80044fc:	2204      	movs	r2, #4
 80044fe:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7
        ic[cic].ic_reg.num_gpio_reg = 2;
 8004502:	7bfa      	ldrb	r2, [r7, #15]
 8004504:	4613      	mov	r3, r2
 8004506:	019b      	lsls	r3, r3, #6
 8004508:	4413      	add	r3, r2
 800450a:	009b      	lsls	r3, r3, #2
 800450c:	461a      	mov	r2, r3
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	4413      	add	r3, r2
 8004512:	2202      	movs	r2, #2
 8004514:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
        ic[cic].ic_reg.num_stat_reg = 3;
 8004518:	7bfa      	ldrb	r2, [r7, #15]
 800451a:	4613      	mov	r3, r2
 800451c:	019b      	lsls	r3, r3, #6
 800451e:	4413      	add	r3, r2
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	461a      	mov	r2, r3
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	4413      	add	r3, r2
 8004528:	2203      	movs	r2, #3
 800452a:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
    for (cic = 0; cic < total_ic; cic++)
 800452e:	7bfb      	ldrb	r3, [r7, #15]
 8004530:	3301      	adds	r3, #1
 8004532:	73fb      	strb	r3, [r7, #15]
 8004534:	7bfa      	ldrb	r2, [r7, #15]
 8004536:	79fb      	ldrb	r3, [r7, #7]
 8004538:	429a      	cmp	r2, r3
 800453a:	d3b6      	bcc.n	80044aa <LTC6811_init_reg_limits+0x12>
    }
}
 800453c:	bf00      	nop
 800453e:	bf00      	nop
 8004540:	3714      	adds	r7, #20
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr

0800454a <LTC6811_wrcfg>:
 order so the last device's configuration is written first.
 */
void LTC6811_wrcfg(uint8_t total_ic, //The number of ICs being written to
        cell_asic *ic //A two dimensional array of the configuration data that will be written
        )
{
 800454a:	b580      	push	{r7, lr}
 800454c:	b082      	sub	sp, #8
 800454e:	af00      	add	r7, sp, #0
 8004550:	4603      	mov	r3, r0
 8004552:	6039      	str	r1, [r7, #0]
 8004554:	71fb      	strb	r3, [r7, #7]
    LTC681x_wrcfg(total_ic, ic);
 8004556:	79fb      	ldrb	r3, [r7, #7]
 8004558:	6839      	ldr	r1, [r7, #0]
 800455a:	4618      	mov	r0, r3
 800455c:	f000 f976 	bl	800484c <LTC681x_wrcfg>
}
 8004560:	bf00      	nop
 8004562:	3708      	adds	r7, #8
 8004564:	46bd      	mov	sp, r7
 8004566:	bd80      	pop	{r7, pc}

08004568 <LTC6811_adcv>:
/* Starts cell voltage conversion */
void LTC6811_adcv(uint8_t MD, //ADC Mode
        uint8_t DCP, //Discharge Permit
        uint8_t CH //Cell Channels to be measured
        )
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b082      	sub	sp, #8
 800456c:	af00      	add	r7, sp, #0
 800456e:	4603      	mov	r3, r0
 8004570:	71fb      	strb	r3, [r7, #7]
 8004572:	460b      	mov	r3, r1
 8004574:	71bb      	strb	r3, [r7, #6]
 8004576:	4613      	mov	r3, r2
 8004578:	717b      	strb	r3, [r7, #5]
    LTC681x_adcv(MD, DCP, CH);
 800457a:	797a      	ldrb	r2, [r7, #5]
 800457c:	79b9      	ldrb	r1, [r7, #6]
 800457e:	79fb      	ldrb	r3, [r7, #7]
 8004580:	4618      	mov	r0, r3
 8004582:	f000 f9e1 	bl	8004948 <LTC681x_adcv>
}
 8004586:	bf00      	nop
 8004588:	3708      	adds	r7, #8
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}

0800458e <LTC6811_rdcv>:
 */
uint8_t LTC6811_rdcv(uint8_t reg, // Controls which cell voltage register is read back.
        uint8_t total_ic, // The number of ICs in the system
        cell_asic *ic // Array of the parsed cell codes
        )
{
 800458e:	b580      	push	{r7, lr}
 8004590:	b084      	sub	sp, #16
 8004592:	af00      	add	r7, sp, #0
 8004594:	4603      	mov	r3, r0
 8004596:	603a      	str	r2, [r7, #0]
 8004598:	71fb      	strb	r3, [r7, #7]
 800459a:	460b      	mov	r3, r1
 800459c:	71bb      	strb	r3, [r7, #6]
    int8_t pec_error = 0;
 800459e:	2300      	movs	r3, #0
 80045a0:	73fb      	strb	r3, [r7, #15]
    pec_error = LTC681x_rdcv(reg, total_ic, ic);
 80045a2:	79b9      	ldrb	r1, [r7, #6]
 80045a4:	79fb      	ldrb	r3, [r7, #7]
 80045a6:	683a      	ldr	r2, [r7, #0]
 80045a8:	4618      	mov	r0, r3
 80045aa:	f000 f9f8 	bl	800499e <LTC681x_rdcv>
 80045ae:	4603      	mov	r3, r0
 80045b0:	73fb      	strb	r3, [r7, #15]
    return (pec_error);
 80045b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3710      	adds	r7, #16
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}

080045bc <LTC6811_pollAdc>:
    return (LTC681x_pladc());
}

//This function will block operation until the ADC has finished it's conversion */
uint32_t LTC6811_pollAdc()
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	af00      	add	r7, sp, #0
    return (LTC681x_pollAdc());
 80045c0:	f000 fb70 	bl	8004ca4 <LTC681x_pollAdc>
 80045c4:	4603      	mov	r3, r0
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	bd80      	pop	{r7, pc}

080045ca <LTC6811_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC6811_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that will store the data
        )
{
 80045ca:	b580      	push	{r7, lr}
 80045cc:	b082      	sub	sp, #8
 80045ce:	af00      	add	r7, sp, #0
 80045d0:	4603      	mov	r3, r0
 80045d2:	6039      	str	r1, [r7, #0]
 80045d4:	71fb      	strb	r3, [r7, #7]
    LTC681x_reset_crc_count(total_ic, ic);
 80045d6:	79fb      	ldrb	r3, [r7, #7]
 80045d8:	6839      	ldr	r1, [r7, #0]
 80045da:	4618      	mov	r0, r3
 80045dc:	f000 fd8a 	bl	80050f4 <LTC681x_reset_crc_count>
}
 80045e0:	bf00      	nop
 80045e2:	3708      	adds	r7, #8
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <LTC6811_init_cfg>:

/* Helper function to initialize CFG variables.*/
void LTC6811_init_cfg(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that will store the data
        )
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b082      	sub	sp, #8
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	4603      	mov	r3, r0
 80045f0:	6039      	str	r1, [r7, #0]
 80045f2:	71fb      	strb	r3, [r7, #7]
    LTC681x_init_cfg(total_ic, ic);
 80045f4:	79fb      	ldrb	r3, [r7, #7]
 80045f6:	6839      	ldr	r1, [r7, #0]
 80045f8:	4618      	mov	r0, r3
 80045fa:	f000 fded 	bl	80051d8 <LTC681x_init_cfg>
}
 80045fe:	bf00      	nop
 8004600:	3708      	adds	r7, #8
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}

08004606 <LTC6811_set_cfgr>:
        bool dcc[12], // The DCC bit
        bool dcto[4], // The Dcto bit
        uint16_t uv, // The UV bit
        uint16_t ov // The OV bit
        )
{
 8004606:	b580      	push	{r7, lr}
 8004608:	b088      	sub	sp, #32
 800460a:	af06      	add	r7, sp, #24
 800460c:	6039      	str	r1, [r7, #0]
 800460e:	4611      	mov	r1, r2
 8004610:	461a      	mov	r2, r3
 8004612:	4603      	mov	r3, r0
 8004614:	71fb      	strb	r3, [r7, #7]
 8004616:	460b      	mov	r3, r1
 8004618:	71bb      	strb	r3, [r7, #6]
 800461a:	4613      	mov	r3, r2
 800461c:	717b      	strb	r3, [r7, #5]
    LTC681x_set_cfgr(nIC, ic, refon, adcopt, gpio, dcc, dcto, uv, ov);
 800461e:	7979      	ldrb	r1, [r7, #5]
 8004620:	79ba      	ldrb	r2, [r7, #6]
 8004622:	79f8      	ldrb	r0, [r7, #7]
 8004624:	8c3b      	ldrh	r3, [r7, #32]
 8004626:	9304      	str	r3, [sp, #16]
 8004628:	8bbb      	ldrh	r3, [r7, #28]
 800462a:	9303      	str	r3, [sp, #12]
 800462c:	69bb      	ldr	r3, [r7, #24]
 800462e:	9302      	str	r3, [sp, #8]
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	9301      	str	r3, [sp, #4]
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	9300      	str	r3, [sp, #0]
 8004638:	460b      	mov	r3, r1
 800463a:	6839      	ldr	r1, [r7, #0]
 800463c:	f000 fe02 	bl	8005244 <LTC681x_set_cfgr>
}
 8004640:	bf00      	nop
 8004642:	3708      	adds	r7, #8
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}

08004648 <wakeup_sleep>:
 * @param parameters   :  Total number of BMS ICs
 * @return Value       :  none
 */

void wakeup_sleep(uint8_t total_ic) //Number of ICs in the system
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b084      	sub	sp, #16
 800464c:	af00      	add	r7, sp, #0
 800464e:	4603      	mov	r3, r0
 8004650:	71fb      	strb	r3, [r7, #7]
    int i;
    for (i = 0; i < total_ic; i++)
 8004652:	2300      	movs	r3, #0
 8004654:	60fb      	str	r3, [r7, #12]
 8004656:	e00c      	b.n	8004672 <wakeup_sleep+0x2a>
    {
        cs_low();
 8004658:	f001 f892 	bl	8005780 <cs_low>
        delay_time_us(160);
 800465c:	20a0      	movs	r0, #160	@ 0xa0
 800465e:	f001 f8b7 	bl	80057d0 <delay_time_us>
//       HAL_Delay(2500); // Guarantees the LTC681x will be in standby
        cs_high();
 8004662:	f001 f8a1 	bl	80057a8 <cs_high>
        delay_time_us(18);
 8004666:	2012      	movs	r0, #18
 8004668:	f001 f8b2 	bl	80057d0 <delay_time_us>
    for (i = 0; i < total_ic; i++)
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	3301      	adds	r3, #1
 8004670:	60fb      	str	r3, [r7, #12]
 8004672:	79fb      	ldrb	r3, [r7, #7]
 8004674:	68fa      	ldr	r2, [r7, #12]
 8004676:	429a      	cmp	r2, r3
 8004678:	dbee      	blt.n	8004658 <wakeup_sleep+0x10>
//        HAL_Delay(2500);
    }
}
 800467a:	bf00      	nop
 800467c:	bf00      	nop
 800467e:	3710      	adds	r7, #16
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}

08004684 <cmd_68>:
 * @brief Description  :  Generic function to write 68xx commands. Function calculates PEC for tx_cmd data.
 * @param parameters   :  transmit commands
 * @return Value       :  none
 */
void cmd_68(uint8_t tx_cmd[2]) //The command to be transmitted
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
    uint8_t cmd[4];
    uint16_t cmd_pec;

    cmd[0] = tx_cmd[0];
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	781b      	ldrb	r3, [r3, #0]
 8004690:	723b      	strb	r3, [r7, #8]
    cmd[1] = tx_cmd[1];
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	785b      	ldrb	r3, [r3, #1]
 8004696:	727b      	strb	r3, [r7, #9]
    cmd_pec = pec15_calc(2, cmd);
 8004698:	f107 0308 	add.w	r3, r7, #8
 800469c:	4619      	mov	r1, r3
 800469e:	2002      	movs	r0, #2
 80046a0:	f000 f8a2 	bl	80047e8 <pec15_calc>
 80046a4:	4603      	mov	r3, r0
 80046a6:	81fb      	strh	r3, [r7, #14]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 80046a8:	89fb      	ldrh	r3, [r7, #14]
 80046aa:	0a1b      	lsrs	r3, r3, #8
 80046ac:	b29b      	uxth	r3, r3
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	72bb      	strb	r3, [r7, #10]
    cmd[3] = (uint8_t) (cmd_pec);
 80046b2:	89fb      	ldrh	r3, [r7, #14]
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	72fb      	strb	r3, [r7, #11]

    cs_low();
 80046b8:	f001 f862 	bl	8005780 <cs_low>
    spi_write_array(4, cmd);
 80046bc:	f107 0308 	add.w	r3, r7, #8
 80046c0:	4619      	mov	r1, r3
 80046c2:	2004      	movs	r0, #4
 80046c4:	f001 f8a0 	bl	8005808 <spi_write_array>
    cs_high();
 80046c8:	f001 f86e 	bl	80057a8 <cs_high>
}
 80046cc:	bf00      	nop
 80046ce:	3710      	adds	r7, #16
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <write_68>:
 */
void write_68(uint8_t total_ic, //Number of ICs to be written to
        uint8_t tx_cmd[2], //The command to be transmitted
        uint8_t data[] // Payload Data
        )
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b088      	sub	sp, #32
 80046d8:	af00      	add	r7, sp, #0
 80046da:	4603      	mov	r3, r0
 80046dc:	60b9      	str	r1, [r7, #8]
 80046de:	607a      	str	r2, [r7, #4]
 80046e0:	73fb      	strb	r3, [r7, #15]
    const uint8_t BYTES_IN_REG = 6;
 80046e2:	2306      	movs	r3, #6
 80046e4:	773b      	strb	r3, [r7, #28]
    const uint8_t CMD_LEN = 4 + (8 * total_ic);
 80046e6:	7bfb      	ldrb	r3, [r7, #15]
 80046e8:	00db      	lsls	r3, r3, #3
 80046ea:	b2db      	uxtb	r3, r3
 80046ec:	3304      	adds	r3, #4
 80046ee:	76fb      	strb	r3, [r7, #27]
    uint16_t data_pec;
    uint16_t cmd_pec;
    uint8_t cmd_index;
    uint8_t *cmd;

    cmd = (uint8_t *) malloc(CMD_LEN * sizeof(uint8_t));
 80046f0:	7efb      	ldrb	r3, [r7, #27]
 80046f2:	4618      	mov	r0, r3
 80046f4:	f007 f8aa 	bl	800b84c <malloc>
 80046f8:	4603      	mov	r3, r0
 80046fa:	617b      	str	r3, [r7, #20]
    cmd[0] = tx_cmd[0];
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	781a      	ldrb	r2, [r3, #0]
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	701a      	strb	r2, [r3, #0]
    cmd[1] = tx_cmd[1];
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	3301      	adds	r3, #1
 8004708:	68ba      	ldr	r2, [r7, #8]
 800470a:	7852      	ldrb	r2, [r2, #1]
 800470c:	701a      	strb	r2, [r3, #0]
    cmd_pec = pec15_calc(2, cmd);
 800470e:	6979      	ldr	r1, [r7, #20]
 8004710:	2002      	movs	r0, #2
 8004712:	f000 f869 	bl	80047e8 <pec15_calc>
 8004716:	4603      	mov	r3, r0
 8004718:	827b      	strh	r3, [r7, #18]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 800471a:	8a7b      	ldrh	r3, [r7, #18]
 800471c:	0a1b      	lsrs	r3, r3, #8
 800471e:	b29a      	uxth	r2, r3
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	3302      	adds	r3, #2
 8004724:	b2d2      	uxtb	r2, r2
 8004726:	701a      	strb	r2, [r3, #0]
    cmd[3] = (uint8_t) (cmd_pec);
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	3303      	adds	r3, #3
 800472c:	8a7a      	ldrh	r2, [r7, #18]
 800472e:	b2d2      	uxtb	r2, r2
 8004730:	701a      	strb	r2, [r3, #0]

    cmd_index = 4;
 8004732:	2304      	movs	r3, #4
 8004734:	77fb      	strb	r3, [r7, #31]
    uint8_t current_ic;
    uint8_t current_byte;
    for (current_ic = total_ic; current_ic > 0; current_ic--) // Executes for each LTC681x, this loops starts with the last IC on the stack.
 8004736:	7bfb      	ldrb	r3, [r7, #15]
 8004738:	77bb      	strb	r3, [r7, #30]
 800473a:	e042      	b.n	80047c2 <write_68+0xee>
    { //The first configuration written is received by the last IC in the daisy chain
        for (current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 800473c:	2300      	movs	r3, #0
 800473e:	777b      	strb	r3, [r7, #29]
 8004740:	e016      	b.n	8004770 <write_68+0x9c>
        {
            cmd[cmd_index] = data[((current_ic - 1) * 6) + current_byte];
 8004742:	7fbb      	ldrb	r3, [r7, #30]
 8004744:	1e5a      	subs	r2, r3, #1
 8004746:	4613      	mov	r3, r2
 8004748:	005b      	lsls	r3, r3, #1
 800474a:	4413      	add	r3, r2
 800474c:	005b      	lsls	r3, r3, #1
 800474e:	461a      	mov	r2, r3
 8004750:	7f7b      	ldrb	r3, [r7, #29]
 8004752:	4413      	add	r3, r2
 8004754:	461a      	mov	r2, r3
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	441a      	add	r2, r3
 800475a:	7ffb      	ldrb	r3, [r7, #31]
 800475c:	6979      	ldr	r1, [r7, #20]
 800475e:	440b      	add	r3, r1
 8004760:	7812      	ldrb	r2, [r2, #0]
 8004762:	701a      	strb	r2, [r3, #0]
            cmd_index = cmd_index + 1;
 8004764:	7ffb      	ldrb	r3, [r7, #31]
 8004766:	3301      	adds	r3, #1
 8004768:	77fb      	strb	r3, [r7, #31]
        for (current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 800476a:	7f7b      	ldrb	r3, [r7, #29]
 800476c:	3301      	adds	r3, #1
 800476e:	777b      	strb	r3, [r7, #29]
 8004770:	7f7a      	ldrb	r2, [r7, #29]
 8004772:	7f3b      	ldrb	r3, [r7, #28]
 8004774:	429a      	cmp	r2, r3
 8004776:	d3e4      	bcc.n	8004742 <write_68+0x6e>
        }

        data_pec = (uint16_t) pec15_calc(BYTES_IN_REG,
                                         &data[(current_ic - 1) * 6]); // Calculating the PEC for each ICs configuration register data
 8004778:	7fbb      	ldrb	r3, [r7, #30]
 800477a:	1e5a      	subs	r2, r3, #1
 800477c:	4613      	mov	r3, r2
 800477e:	005b      	lsls	r3, r3, #1
 8004780:	4413      	add	r3, r2
 8004782:	005b      	lsls	r3, r3, #1
 8004784:	461a      	mov	r2, r3
        data_pec = (uint16_t) pec15_calc(BYTES_IN_REG,
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	441a      	add	r2, r3
 800478a:	7f3b      	ldrb	r3, [r7, #28]
 800478c:	4611      	mov	r1, r2
 800478e:	4618      	mov	r0, r3
 8004790:	f000 f82a 	bl	80047e8 <pec15_calc>
 8004794:	4603      	mov	r3, r0
 8004796:	823b      	strh	r3, [r7, #16]
        cmd[cmd_index] = (uint8_t) (data_pec >> 8);
 8004798:	8a3b      	ldrh	r3, [r7, #16]
 800479a:	0a1b      	lsrs	r3, r3, #8
 800479c:	b299      	uxth	r1, r3
 800479e:	7ffb      	ldrb	r3, [r7, #31]
 80047a0:	697a      	ldr	r2, [r7, #20]
 80047a2:	4413      	add	r3, r2
 80047a4:	b2ca      	uxtb	r2, r1
 80047a6:	701a      	strb	r2, [r3, #0]
        cmd[cmd_index + 1] = (uint8_t) data_pec;
 80047a8:	7ffb      	ldrb	r3, [r7, #31]
 80047aa:	3301      	adds	r3, #1
 80047ac:	697a      	ldr	r2, [r7, #20]
 80047ae:	4413      	add	r3, r2
 80047b0:	8a3a      	ldrh	r2, [r7, #16]
 80047b2:	b2d2      	uxtb	r2, r2
 80047b4:	701a      	strb	r2, [r3, #0]
        cmd_index = cmd_index + 2;
 80047b6:	7ffb      	ldrb	r3, [r7, #31]
 80047b8:	3302      	adds	r3, #2
 80047ba:	77fb      	strb	r3, [r7, #31]
    for (current_ic = total_ic; current_ic > 0; current_ic--) // Executes for each LTC681x, this loops starts with the last IC on the stack.
 80047bc:	7fbb      	ldrb	r3, [r7, #30]
 80047be:	3b01      	subs	r3, #1
 80047c0:	77bb      	strb	r3, [r7, #30]
 80047c2:	7fbb      	ldrb	r3, [r7, #30]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d1b9      	bne.n	800473c <write_68+0x68>
    }

    cs_low();
 80047c8:	f000 ffda 	bl	8005780 <cs_low>
    spi_write_array(CMD_LEN, cmd);
 80047cc:	7efb      	ldrb	r3, [r7, #27]
 80047ce:	6979      	ldr	r1, [r7, #20]
 80047d0:	4618      	mov	r0, r3
 80047d2:	f001 f819 	bl	8005808 <spi_write_array>
    cs_high();
 80047d6:	f000 ffe7 	bl	80057a8 <cs_high>

    free(cmd);
 80047da:	6978      	ldr	r0, [r7, #20]
 80047dc:	f007 f83e 	bl	800b85c <free>
}
 80047e0:	bf00      	nop
 80047e2:	3720      	adds	r7, #32
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}

080047e8 <pec15_calc>:
 */
/* Calculates  and returns the CRC15 */
uint16_t pec15_calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
        uint8_t *data //Array of data that will be used to calculate  a PEC
        )
{
 80047e8:	b480      	push	{r7}
 80047ea:	b085      	sub	sp, #20
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	4603      	mov	r3, r0
 80047f0:	6039      	str	r1, [r7, #0]
 80047f2:	71fb      	strb	r3, [r7, #7]
    uint16_t remainder, addr;
    remainder = 16; //initialize the PEC
 80047f4:	2310      	movs	r3, #16
 80047f6:	81fb      	strh	r3, [r7, #14]
    uint8_t i;

    for (i = 0; i < len; i++) // loops for each byte in data array
 80047f8:	2300      	movs	r3, #0
 80047fa:	737b      	strb	r3, [r7, #13]
 80047fc:	e017      	b.n	800482e <pec15_calc+0x46>
    {
        addr = ((remainder >> 7) ^ data[i]) & 0xff; //calculate PEC table address
 80047fe:	89fb      	ldrh	r3, [r7, #14]
 8004800:	09db      	lsrs	r3, r3, #7
 8004802:	b29b      	uxth	r3, r3
 8004804:	7b7a      	ldrb	r2, [r7, #13]
 8004806:	6839      	ldr	r1, [r7, #0]
 8004808:	440a      	add	r2, r1
 800480a:	7812      	ldrb	r2, [r2, #0]
 800480c:	4053      	eors	r3, r2
 800480e:	b29b      	uxth	r3, r3
 8004810:	b2db      	uxtb	r3, r3
 8004812:	817b      	strh	r3, [r7, #10]
        remainder = (remainder << 8) ^ crc15Table[addr];
 8004814:	89fb      	ldrh	r3, [r7, #14]
 8004816:	021b      	lsls	r3, r3, #8
 8004818:	b29a      	uxth	r2, r3
 800481a:	897b      	ldrh	r3, [r7, #10]
 800481c:	490a      	ldr	r1, [pc, #40]	@ (8004848 <pec15_calc+0x60>)
 800481e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004822:	b29b      	uxth	r3, r3
 8004824:	4053      	eors	r3, r2
 8004826:	81fb      	strh	r3, [r7, #14]
    for (i = 0; i < len; i++) // loops for each byte in data array
 8004828:	7b7b      	ldrb	r3, [r7, #13]
 800482a:	3301      	adds	r3, #1
 800482c:	737b      	strb	r3, [r7, #13]
 800482e:	7b7a      	ldrb	r2, [r7, #13]
 8004830:	79fb      	ldrb	r3, [r7, #7]
 8004832:	429a      	cmp	r2, r3
 8004834:	d3e3      	bcc.n	80047fe <pec15_calc+0x16>
    }
    return (remainder * 2); //The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 8004836:	89fb      	ldrh	r3, [r7, #14]
 8004838:	005b      	lsls	r3, r3, #1
 800483a:	b29b      	uxth	r3, r3
}
 800483c:	4618      	mov	r0, r3
 800483e:	3714      	adds	r7, #20
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr
 8004848:	0800c8e0 	.word	0x0800c8e0

0800484c <LTC681x_wrcfg>:

/* Write the LTC681x CFGRA */
void LTC681x_wrcfg(uint8_t total_ic, //The number of ICs being written to
        cell_asic ic[] // A two dimensional array of the configuration data that will be written
        )
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b0c4      	sub	sp, #272	@ 0x110
 8004850:	af00      	add	r7, sp, #0
 8004852:	4602      	mov	r2, r0
 8004854:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004858:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800485c:	6019      	str	r1, [r3, #0]
 800485e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004862:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8004866:	701a      	strb	r2, [r3, #0]
    uint8_t cmd[2] = { 0x00, 0x01 };
 8004868:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800486c:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
    uint8_t write_buffer[256];
    uint8_t write_count = 0;
 8004870:	2300      	movs	r3, #0
 8004872:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
    uint8_t c_ic = 0;
 8004876:	2300      	movs	r3, #0
 8004878:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
    uint8_t current_ic;
    uint8_t data;

    for (current_ic = 0; current_ic < total_ic; current_ic++)
 800487c:	2300      	movs	r3, #0
 800487e:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 8004882:	e047      	b.n	8004914 <LTC681x_wrcfg+0xc8>
    {
        if (ic->isospi_reverse == false)
 8004884:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004888:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 8004892:	2b00      	cmp	r3, #0
 8004894:	d104      	bne.n	80048a0 <LTC681x_wrcfg+0x54>
        {
            c_ic = current_ic;
 8004896:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 800489a:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
 800489e:	e00b      	b.n	80048b8 <LTC681x_wrcfg+0x6c>
        }
        else
        {
            c_ic = total_ic - current_ic - 1;
 80048a0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80048a4:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80048a8:	781a      	ldrb	r2, [r3, #0]
 80048aa:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 80048ae:	1ad3      	subs	r3, r2, r3
 80048b0:	b2db      	uxtb	r3, r3
 80048b2:	3b01      	subs	r3, #1
 80048b4:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
        }

        for (data = 0; data < 6; data++)
 80048b8:	2300      	movs	r3, #0
 80048ba:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
 80048be:	e020      	b.n	8004902 <LTC681x_wrcfg+0xb6>
        {
            write_buffer[write_count] = ic[c_ic].config.tx_data[data];
 80048c0:	f897 210e 	ldrb.w	r2, [r7, #270]	@ 0x10e
 80048c4:	4613      	mov	r3, r2
 80048c6:	019b      	lsls	r3, r3, #6
 80048c8:	4413      	add	r3, r2
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	461a      	mov	r2, r3
 80048ce:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80048d2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	1899      	adds	r1, r3, r2
 80048da:	f897 210c 	ldrb.w	r2, [r7, #268]	@ 0x10c
 80048de:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80048e2:	5c89      	ldrb	r1, [r1, r2]
 80048e4:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80048e8:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 80048ec:	54d1      	strb	r1, [r2, r3]
            write_count++;
 80048ee:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80048f2:	3301      	adds	r3, #1
 80048f4:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
        for (data = 0; data < 6; data++)
 80048f8:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 80048fc:	3301      	adds	r3, #1
 80048fe:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
 8004902:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 8004906:	2b05      	cmp	r3, #5
 8004908:	d9da      	bls.n	80048c0 <LTC681x_wrcfg+0x74>
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 800490a:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 800490e:	3301      	adds	r3, #1
 8004910:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 8004914:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004918:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800491c:	f897 210d 	ldrb.w	r2, [r7, #269]	@ 0x10d
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	429a      	cmp	r2, r3
 8004924:	d3ae      	bcc.n	8004884 <LTC681x_wrcfg+0x38>
        }
    }
    write_68(total_ic, cmd, write_buffer);
 8004926:	f107 0208 	add.w	r2, r7, #8
 800492a:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 800492e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004932:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8004936:	781b      	ldrb	r3, [r3, #0]
 8004938:	4618      	mov	r0, r3
 800493a:	f7ff fecb 	bl	80046d4 <write_68>
}
 800493e:	bf00      	nop
 8004940:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}

08004948 <LTC681x_adcv>:
/* Starts ADC conversion for cell voltage */
void LTC681x_adcv(uint8_t MD, //ADC Mode
        uint8_t DCP, //Discharge Permit
        uint8_t CH //Cell Channels to be measured
        )
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b084      	sub	sp, #16
 800494c:	af00      	add	r7, sp, #0
 800494e:	4603      	mov	r3, r0
 8004950:	71fb      	strb	r3, [r7, #7]
 8004952:	460b      	mov	r3, r1
 8004954:	71bb      	strb	r3, [r7, #6]
 8004956:	4613      	mov	r3, r2
 8004958:	717b      	strb	r3, [r7, #5]
    uint8_t cmd[2];
    uint8_t md_bits;

    md_bits = (MD & 0x02) >> 1;
 800495a:	79fb      	ldrb	r3, [r7, #7]
 800495c:	105b      	asrs	r3, r3, #1
 800495e:	b2db      	uxtb	r3, r3
 8004960:	f003 0301 	and.w	r3, r3, #1
 8004964:	73fb      	strb	r3, [r7, #15]
    cmd[0] = md_bits + 0x02;
 8004966:	7bfb      	ldrb	r3, [r7, #15]
 8004968:	3302      	adds	r3, #2
 800496a:	b2db      	uxtb	r3, r3
 800496c:	733b      	strb	r3, [r7, #12]
    md_bits = (MD & 0x01) << 7;
 800496e:	79fb      	ldrb	r3, [r7, #7]
 8004970:	01db      	lsls	r3, r3, #7
 8004972:	73fb      	strb	r3, [r7, #15]
    cmd[1] = md_bits + 0x60 + (DCP << 4) + CH;
 8004974:	79bb      	ldrb	r3, [r7, #6]
 8004976:	011b      	lsls	r3, r3, #4
 8004978:	b2da      	uxtb	r2, r3
 800497a:	7bfb      	ldrb	r3, [r7, #15]
 800497c:	4413      	add	r3, r2
 800497e:	b2da      	uxtb	r2, r3
 8004980:	797b      	ldrb	r3, [r7, #5]
 8004982:	4413      	add	r3, r2
 8004984:	b2db      	uxtb	r3, r3
 8004986:	3360      	adds	r3, #96	@ 0x60
 8004988:	b2db      	uxtb	r3, r3
 800498a:	737b      	strb	r3, [r7, #13]

    cmd_68(cmd);
 800498c:	f107 030c 	add.w	r3, r7, #12
 8004990:	4618      	mov	r0, r3
 8004992:	f7ff fe77 	bl	8004684 <cmd_68>
}
 8004996:	bf00      	nop
 8004998:	3710      	adds	r7, #16
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}

0800499e <LTC681x_rdcv>:
 */
uint8_t LTC681x_rdcv(uint8_t reg, // Controls which cell voltage register is read back.
        uint8_t total_ic, // The number of ICs in the system
        cell_asic *ic // Array of the parsed cell codes
        )
{
 800499e:	b5b0      	push	{r4, r5, r7, lr}
 80049a0:	b088      	sub	sp, #32
 80049a2:	af02      	add	r7, sp, #8
 80049a4:	4603      	mov	r3, r0
 80049a6:	603a      	str	r2, [r7, #0]
 80049a8:	71fb      	strb	r3, [r7, #7]
 80049aa:	460b      	mov	r3, r1
 80049ac:	71bb      	strb	r3, [r7, #6]
    int8_t pec_error = 0;
 80049ae:	2300      	movs	r3, #0
 80049b0:	75fb      	strb	r3, [r7, #23]
    uint8_t *cell_data;
    uint8_t c_ic = 0;
 80049b2:	2300      	movs	r3, #0
 80049b4:	75bb      	strb	r3, [r7, #22]
    uint8_t cell_reg;
    int current_ic;
    cell_data = (uint8_t *) malloc((NUM_RX_BYT * total_ic) * sizeof(uint8_t));
 80049b6:	79bb      	ldrb	r3, [r7, #6]
 80049b8:	00db      	lsls	r3, r3, #3
 80049ba:	4618      	mov	r0, r3
 80049bc:	f006 ff46 	bl	800b84c <malloc>
 80049c0:	4603      	mov	r3, r0
 80049c2:	60fb      	str	r3, [r7, #12]

    if (reg == 0)
 80049c4:	79fb      	ldrb	r3, [r7, #7]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d14c      	bne.n	8004a64 <LTC681x_rdcv+0xc6>
    {
        for (cell_reg = 1; cell_reg < ic[0].ic_reg.num_cv_reg + 1; cell_reg++) //Executes once for each of the LTC681x cell voltage registers
 80049ca:	2301      	movs	r3, #1
 80049cc:	757b      	strb	r3, [r7, #21]
 80049ce:	e042      	b.n	8004a56 <LTC681x_rdcv+0xb8>
        {
            LTC681x_rdcv_reg(cell_reg, total_ic, cell_data);
 80049d0:	79b9      	ldrb	r1, [r7, #6]
 80049d2:	7d7b      	ldrb	r3, [r7, #21]
 80049d4:	68fa      	ldr	r2, [r7, #12]
 80049d6:	4618      	mov	r0, r3
 80049d8:	f000 f897 	bl	8004b0a <LTC681x_rdcv_reg>
            for (current_ic = 0; current_ic < total_ic; current_ic++)
 80049dc:	2300      	movs	r3, #0
 80049de:	613b      	str	r3, [r7, #16]
 80049e0:	e032      	b.n	8004a48 <LTC681x_rdcv+0xaa>
            {
                if (ic->isospi_reverse == false)
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d102      	bne.n	80049f2 <LTC681x_rdcv+0x54>
                {
                    c_ic = current_ic;
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	75bb      	strb	r3, [r7, #22]
 80049f0:	e006      	b.n	8004a00 <LTC681x_rdcv+0x62>
                }
                else
                {
                    c_ic = total_ic - current_ic - 1;
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	79ba      	ldrb	r2, [r7, #6]
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	b2db      	uxtb	r3, r3
 80049fc:	3b01      	subs	r3, #1
 80049fe:	75bb      	strb	r3, [r7, #22]
                }
                pec_error = pec_error + parse_cells(current_ic, cell_reg, cell_data,
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	b2d8      	uxtb	r0, r3
                                                    &ic[c_ic].cells.c_codes[0],
 8004a04:	7dba      	ldrb	r2, [r7, #22]
 8004a06:	4613      	mov	r3, r2
 8004a08:	019b      	lsls	r3, r3, #6
 8004a0a:	4413      	add	r3, r2
 8004a0c:	009b      	lsls	r3, r3, #2
 8004a0e:	461a      	mov	r2, r3
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	4413      	add	r3, r2
                pec_error = pec_error + parse_cells(current_ic, cell_reg, cell_data,
 8004a14:	f103 041e 	add.w	r4, r3, #30
                                                    &ic[c_ic].cells.pec_match[0]);;
 8004a18:	7dba      	ldrb	r2, [r7, #22]
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	019b      	lsls	r3, r3, #6
 8004a1e:	4413      	add	r3, r2
 8004a20:	009b      	lsls	r3, r3, #2
 8004a22:	461a      	mov	r2, r3
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	4413      	add	r3, r2
                pec_error = pec_error + parse_cells(current_ic, cell_reg, cell_data,
 8004a28:	3342      	adds	r3, #66	@ 0x42
 8004a2a:	7d79      	ldrb	r1, [r7, #21]
 8004a2c:	9300      	str	r3, [sp, #0]
 8004a2e:	4623      	mov	r3, r4
 8004a30:	68fa      	ldr	r2, [r7, #12]
 8004a32:	f000 f8c5 	bl	8004bc0 <parse_cells>
 8004a36:	4603      	mov	r3, r0
 8004a38:	b2da      	uxtb	r2, r3
 8004a3a:	7dfb      	ldrb	r3, [r7, #23]
 8004a3c:	4413      	add	r3, r2
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	75fb      	strb	r3, [r7, #23]
            for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	3301      	adds	r3, #1
 8004a46:	613b      	str	r3, [r7, #16]
 8004a48:	79bb      	ldrb	r3, [r7, #6]
 8004a4a:	693a      	ldr	r2, [r7, #16]
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	dbc8      	blt.n	80049e2 <LTC681x_rdcv+0x44>
        for (cell_reg = 1; cell_reg < ic[0].ic_reg.num_cv_reg + 1; cell_reg++) //Executes once for each of the LTC681x cell voltage registers
 8004a50:	7d7b      	ldrb	r3, [r7, #21]
 8004a52:	3301      	adds	r3, #1
 8004a54:	757b      	strb	r3, [r7, #21]
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 8004a5c:	7d7a      	ldrb	r2, [r7, #21]
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d9b6      	bls.n	80049d0 <LTC681x_rdcv+0x32>
 8004a62:	e044      	b.n	8004aee <LTC681x_rdcv+0x150>
        }
    }

    else
    {
        LTC681x_rdcv_reg(reg, total_ic, cell_data);
 8004a64:	79b9      	ldrb	r1, [r7, #6]
 8004a66:	79fb      	ldrb	r3, [r7, #7]
 8004a68:	68fa      	ldr	r2, [r7, #12]
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f000 f84d 	bl	8004b0a <LTC681x_rdcv_reg>

        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004a70:	2300      	movs	r3, #0
 8004a72:	613b      	str	r3, [r7, #16]
 8004a74:	e037      	b.n	8004ae6 <LTC681x_rdcv+0x148>
        {
            if (ic->isospi_reverse == false)
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d102      	bne.n	8004a86 <LTC681x_rdcv+0xe8>
            {
                c_ic = current_ic;
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	75bb      	strb	r3, [r7, #22]
 8004a84:	e006      	b.n	8004a94 <LTC681x_rdcv+0xf6>
            }
            else
            {
                c_ic = total_ic - current_ic - 1;
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	79ba      	ldrb	r2, [r7, #6]
 8004a8c:	1ad3      	subs	r3, r2, r3
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	3b01      	subs	r3, #1
 8004a92:	75bb      	strb	r3, [r7, #22]
            }
            pec_error = pec_error
                    + parse_cells(current_ic, reg, &cell_data[8 * c_ic],
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	b2d8      	uxtb	r0, r3
 8004a98:	7dbb      	ldrb	r3, [r7, #22]
 8004a9a:	00db      	lsls	r3, r3, #3
 8004a9c:	461a      	mov	r2, r3
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	189c      	adds	r4, r3, r2
                                  &ic[c_ic].cells.c_codes[0],
 8004aa2:	7dba      	ldrb	r2, [r7, #22]
 8004aa4:	4613      	mov	r3, r2
 8004aa6:	019b      	lsls	r3, r3, #6
 8004aa8:	4413      	add	r3, r2
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	461a      	mov	r2, r3
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	4413      	add	r3, r2
                    + parse_cells(current_ic, reg, &cell_data[8 * c_ic],
 8004ab2:	f103 051e 	add.w	r5, r3, #30
                                  &ic[c_ic].cells.pec_match[0]);;
 8004ab6:	7dba      	ldrb	r2, [r7, #22]
 8004ab8:	4613      	mov	r3, r2
 8004aba:	019b      	lsls	r3, r3, #6
 8004abc:	4413      	add	r3, r2
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	461a      	mov	r2, r3
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	4413      	add	r3, r2
                    + parse_cells(current_ic, reg, &cell_data[8 * c_ic],
 8004ac6:	3342      	adds	r3, #66	@ 0x42
 8004ac8:	79f9      	ldrb	r1, [r7, #7]
 8004aca:	9300      	str	r3, [sp, #0]
 8004acc:	462b      	mov	r3, r5
 8004ace:	4622      	mov	r2, r4
 8004ad0:	f000 f876 	bl	8004bc0 <parse_cells>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	b2da      	uxtb	r2, r3
 8004ad8:	7dfb      	ldrb	r3, [r7, #23]
 8004ada:	4413      	add	r3, r2
 8004adc:	b2db      	uxtb	r3, r3
            pec_error = pec_error
 8004ade:	75fb      	strb	r3, [r7, #23]
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	3301      	adds	r3, #1
 8004ae4:	613b      	str	r3, [r7, #16]
 8004ae6:	79bb      	ldrb	r3, [r7, #6]
 8004ae8:	693a      	ldr	r2, [r7, #16]
 8004aea:	429a      	cmp	r2, r3
 8004aec:	dbc3      	blt.n	8004a76 <LTC681x_rdcv+0xd8>
        }
    }
    LTC681x_check_pec(total_ic, CELL, ic);
 8004aee:	79bb      	ldrb	r3, [r7, #6]
 8004af0:	683a      	ldr	r2, [r7, #0]
 8004af2:	2101      	movs	r1, #1
 8004af4:	4618      	mov	r0, r3
 8004af6:	f000 f917 	bl	8004d28 <LTC681x_check_pec>
    free(cell_data);
 8004afa:	68f8      	ldr	r0, [r7, #12]
 8004afc:	f006 feae 	bl	800b85c <free>

    return (pec_error);
 8004b00:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3718      	adds	r7, #24
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bdb0      	pop	{r4, r5, r7, pc}

08004b0a <LTC681x_rdcv_reg>:
/* Writes the command and reads the raw cell voltage register data */
void LTC681x_rdcv_reg(uint8_t reg, //Determines which cell voltage register is read back
        uint8_t total_ic, //the number of ICs in the
        uint8_t *data //An array of the unparsed cell codes
        )
{
 8004b0a:	b580      	push	{r7, lr}
 8004b0c:	b084      	sub	sp, #16
 8004b0e:	af00      	add	r7, sp, #0
 8004b10:	4603      	mov	r3, r0
 8004b12:	603a      	str	r2, [r7, #0]
 8004b14:	71fb      	strb	r3, [r7, #7]
 8004b16:	460b      	mov	r3, r1
 8004b18:	71bb      	strb	r3, [r7, #6]
    const uint8_t REG_LEN = 8; //Number of bytes in each ICs register + 2 bytes for the PEC
 8004b1a:	2308      	movs	r3, #8
 8004b1c:	73fb      	strb	r3, [r7, #15]
    uint8_t cmd[4];
    uint16_t cmd_pec;

    if (reg == 1)     //1: RDCVA
 8004b1e:	79fb      	ldrb	r3, [r7, #7]
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d104      	bne.n	8004b2e <LTC681x_rdcv_reg+0x24>
    {
        cmd[1] = 0x04;
 8004b24:	2304      	movs	r3, #4
 8004b26:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	723b      	strb	r3, [r7, #8]
 8004b2c:	e026      	b.n	8004b7c <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 2) //2: RDCVB
 8004b2e:	79fb      	ldrb	r3, [r7, #7]
 8004b30:	2b02      	cmp	r3, #2
 8004b32:	d104      	bne.n	8004b3e <LTC681x_rdcv_reg+0x34>
    {
        cmd[1] = 0x06;
 8004b34:	2306      	movs	r3, #6
 8004b36:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	723b      	strb	r3, [r7, #8]
 8004b3c:	e01e      	b.n	8004b7c <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 3) //3: RDCVC
 8004b3e:	79fb      	ldrb	r3, [r7, #7]
 8004b40:	2b03      	cmp	r3, #3
 8004b42:	d104      	bne.n	8004b4e <LTC681x_rdcv_reg+0x44>
    {
        cmd[1] = 0x08;
 8004b44:	2308      	movs	r3, #8
 8004b46:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	723b      	strb	r3, [r7, #8]
 8004b4c:	e016      	b.n	8004b7c <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 4) //4: RDCVD
 8004b4e:	79fb      	ldrb	r3, [r7, #7]
 8004b50:	2b04      	cmp	r3, #4
 8004b52:	d104      	bne.n	8004b5e <LTC681x_rdcv_reg+0x54>
    {
        cmd[1] = 0x0A;
 8004b54:	230a      	movs	r3, #10
 8004b56:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	723b      	strb	r3, [r7, #8]
 8004b5c:	e00e      	b.n	8004b7c <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 5) //4: RDCVE
 8004b5e:	79fb      	ldrb	r3, [r7, #7]
 8004b60:	2b05      	cmp	r3, #5
 8004b62:	d104      	bne.n	8004b6e <LTC681x_rdcv_reg+0x64>
    {
        cmd[1] = 0x09;
 8004b64:	2309      	movs	r3, #9
 8004b66:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	723b      	strb	r3, [r7, #8]
 8004b6c:	e006      	b.n	8004b7c <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 6) //4: RDCVF
 8004b6e:	79fb      	ldrb	r3, [r7, #7]
 8004b70:	2b06      	cmp	r3, #6
 8004b72:	d103      	bne.n	8004b7c <LTC681x_rdcv_reg+0x72>
    {
        cmd[1] = 0x0B;
 8004b74:	230b      	movs	r3, #11
 8004b76:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	723b      	strb	r3, [r7, #8]
    }

    cmd_pec = pec15_calc(2, cmd);
 8004b7c:	f107 0308 	add.w	r3, r7, #8
 8004b80:	4619      	mov	r1, r3
 8004b82:	2002      	movs	r0, #2
 8004b84:	f7ff fe30 	bl	80047e8 <pec15_calc>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	81bb      	strh	r3, [r7, #12]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 8004b8c:	89bb      	ldrh	r3, [r7, #12]
 8004b8e:	0a1b      	lsrs	r3, r3, #8
 8004b90:	b29b      	uxth	r3, r3
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	72bb      	strb	r3, [r7, #10]
    cmd[3] = (uint8_t) (cmd_pec);
 8004b96:	89bb      	ldrh	r3, [r7, #12]
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	72fb      	strb	r3, [r7, #11]

    cs_low();
 8004b9c:	f000 fdf0 	bl	8005780 <cs_low>
    spi_write_read(cmd, 4, data, (REG_LEN * total_ic));
 8004ba0:	7bfb      	ldrb	r3, [r7, #15]
 8004ba2:	79ba      	ldrb	r2, [r7, #6]
 8004ba4:	fb02 f303 	mul.w	r3, r2, r3
 8004ba8:	f107 0008 	add.w	r0, r7, #8
 8004bac:	683a      	ldr	r2, [r7, #0]
 8004bae:	2104      	movs	r1, #4
 8004bb0:	f000 fe4e 	bl	8005850 <spi_write_read>
    cs_high();
 8004bb4:	f000 fdf8 	bl	80057a8 <cs_high>
}
 8004bb8:	bf00      	nop
 8004bba:	3710      	adds	r7, #16
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <parse_cells>:
        uint8_t cell_reg,  // Type of register
        uint8_t cell_data[], // Unparsed data
        uint16_t *cell_codes, // Parsed data
        uint8_t *ic_pec // PEC error
        )
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b088      	sub	sp, #32
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	60ba      	str	r2, [r7, #8]
 8004bc8:	607b      	str	r3, [r7, #4]
 8004bca:	4603      	mov	r3, r0
 8004bcc:	73fb      	strb	r3, [r7, #15]
 8004bce:	460b      	mov	r3, r1
 8004bd0:	73bb      	strb	r3, [r7, #14]
    const uint8_t BYT_IN_REG = 6;
 8004bd2:	2306      	movs	r3, #6
 8004bd4:	773b      	strb	r3, [r7, #28]
    const uint8_t CELL_IN_REG = 3;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	76fb      	strb	r3, [r7, #27]
    int8_t pec_error = 0;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	77fb      	strb	r3, [r7, #31]
    uint16_t parsed_cell;
    uint16_t received_pec;
    uint16_t data_pec;
    uint8_t data_counter = current_ic * NUM_RX_BYT; //data counter
 8004bde:	7bfb      	ldrb	r3, [r7, #15]
 8004be0:	00db      	lsls	r3, r3, #3
 8004be2:	77bb      	strb	r3, [r7, #30]
    uint8_t current_cell;

    for (current_cell = 0; current_cell < CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 8004be4:	2300      	movs	r3, #0
 8004be6:	777b      	strb	r3, [r7, #29]
 8004be8:	e01f      	b.n	8004c2a <parse_cells+0x6a>
    {                      // loops once for each of the 3 codes in the register

        parsed_cell = cell_data[data_counter]
 8004bea:	7fbb      	ldrb	r3, [r7, #30]
 8004bec:	68ba      	ldr	r2, [r7, #8]
 8004bee:	4413      	add	r3, r2
 8004bf0:	781b      	ldrb	r3, [r3, #0]
 8004bf2:	4619      	mov	r1, r3
                + (cell_data[data_counter + 1] << 8); //Each code is received as two bytes and is combined to
 8004bf4:	7fbb      	ldrb	r3, [r7, #30]
 8004bf6:	3301      	adds	r3, #1
 8004bf8:	68ba      	ldr	r2, [r7, #8]
 8004bfa:	4413      	add	r3, r2
 8004bfc:	781b      	ldrb	r3, [r3, #0]
 8004bfe:	021b      	lsls	r3, r3, #8
 8004c00:	b29b      	uxth	r3, r3
        parsed_cell = cell_data[data_counter]
 8004c02:	440b      	add	r3, r1
 8004c04:	82bb      	strh	r3, [r7, #20]
                                                      // create the parsed code
        cell_codes[current_cell + ((cell_reg - 1) * CELL_IN_REG)] = parsed_cell;
 8004c06:	7f7a      	ldrb	r2, [r7, #29]
 8004c08:	7bbb      	ldrb	r3, [r7, #14]
 8004c0a:	3b01      	subs	r3, #1
 8004c0c:	7ef9      	ldrb	r1, [r7, #27]
 8004c0e:	fb01 f303 	mul.w	r3, r1, r3
 8004c12:	4413      	add	r3, r2
 8004c14:	005b      	lsls	r3, r3, #1
 8004c16:	687a      	ldr	r2, [r7, #4]
 8004c18:	4413      	add	r3, r2
 8004c1a:	8aba      	ldrh	r2, [r7, #20]
 8004c1c:	801a      	strh	r2, [r3, #0]

        data_counter = data_counter + 2; //Because the codes are two bytes, the data counter
 8004c1e:	7fbb      	ldrb	r3, [r7, #30]
 8004c20:	3302      	adds	r3, #2
 8004c22:	77bb      	strb	r3, [r7, #30]
    for (current_cell = 0; current_cell < CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 8004c24:	7f7b      	ldrb	r3, [r7, #29]
 8004c26:	3301      	adds	r3, #1
 8004c28:	777b      	strb	r3, [r7, #29]
 8004c2a:	7f7a      	ldrb	r2, [r7, #29]
 8004c2c:	7efb      	ldrb	r3, [r7, #27]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d3db      	bcc.n	8004bea <parse_cells+0x2a>
                                         //must increment by two for each parsed code
    }

    received_pec = (cell_data[data_counter] << 8) | cell_data[data_counter + 1]; //The received PEC for the current_ic is transmitted as the 7th and 8th
 8004c32:	7fbb      	ldrb	r3, [r7, #30]
 8004c34:	68ba      	ldr	r2, [r7, #8]
 8004c36:	4413      	add	r3, r2
 8004c38:	781b      	ldrb	r3, [r3, #0]
 8004c3a:	b21b      	sxth	r3, r3
 8004c3c:	021b      	lsls	r3, r3, #8
 8004c3e:	b21a      	sxth	r2, r3
 8004c40:	7fbb      	ldrb	r3, [r7, #30]
 8004c42:	3301      	adds	r3, #1
 8004c44:	68b9      	ldr	r1, [r7, #8]
 8004c46:	440b      	add	r3, r1
 8004c48:	781b      	ldrb	r3, [r3, #0]
 8004c4a:	b21b      	sxth	r3, r3
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	b21b      	sxth	r3, r3
 8004c50:	833b      	strh	r3, [r7, #24]
                                                                                 //after the 6 cell voltage data bytes
    data_pec = pec15_calc(BYT_IN_REG, &cell_data[(current_ic) * NUM_RX_BYT]);
 8004c52:	7bfb      	ldrb	r3, [r7, #15]
 8004c54:	00db      	lsls	r3, r3, #3
 8004c56:	461a      	mov	r2, r3
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	441a      	add	r2, r3
 8004c5c:	7f3b      	ldrb	r3, [r7, #28]
 8004c5e:	4611      	mov	r1, r2
 8004c60:	4618      	mov	r0, r3
 8004c62:	f7ff fdc1 	bl	80047e8 <pec15_calc>
 8004c66:	4603      	mov	r3, r0
 8004c68:	82fb      	strh	r3, [r7, #22]

    if (received_pec != data_pec)
 8004c6a:	8b3a      	ldrh	r2, [r7, #24]
 8004c6c:	8afb      	ldrh	r3, [r7, #22]
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d008      	beq.n	8004c84 <parse_cells+0xc4>
    {
        pec_error = 1; //The pec_error variable is simply set negative if any PEC errors
 8004c72:	2301      	movs	r3, #1
 8004c74:	77fb      	strb	r3, [r7, #31]
        ic_pec[cell_reg - 1] = 1;
 8004c76:	7bbb      	ldrb	r3, [r7, #14]
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c7c:	4413      	add	r3, r2
 8004c7e:	2201      	movs	r2, #1
 8004c80:	701a      	strb	r2, [r3, #0]
 8004c82:	e005      	b.n	8004c90 <parse_cells+0xd0>
    }
    else
    {
        ic_pec[cell_reg - 1] = 0;
 8004c84:	7bbb      	ldrb	r3, [r7, #14]
 8004c86:	3b01      	subs	r3, #1
 8004c88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c8a:	4413      	add	r3, r2
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	701a      	strb	r2, [r3, #0]
    }
    data_counter = data_counter + 2;
 8004c90:	7fbb      	ldrb	r3, [r7, #30]
 8004c92:	3302      	adds	r3, #2
 8004c94:	77bb      	strb	r3, [r7, #30]

    return (pec_error);
 8004c96:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3720      	adds	r7, #32
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
	...

08004ca4 <LTC681x_pollAdc>:
    return (adc_state);
}

/* This function will block operation until the ADC has finished it's conversion */
uint32_t LTC681x_pollAdc()
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
    uint32_t counter = 0;
 8004caa:	2300      	movs	r3, #0
 8004cac:	60fb      	str	r3, [r7, #12]
    uint8_t finished = 0;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	72fb      	strb	r3, [r7, #11]
    uint8_t current_time = 0;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	72bb      	strb	r3, [r7, #10]
    uint8_t cmd[4];
    uint16_t cmd_pec;

    cmd[0] = 0x07;
 8004cb6:	2307      	movs	r3, #7
 8004cb8:	713b      	strb	r3, [r7, #4]
    cmd[1] = 0x14;
 8004cba:	2314      	movs	r3, #20
 8004cbc:	717b      	strb	r3, [r7, #5]
    cmd_pec = pec15_calc(2, cmd);
 8004cbe:	1d3b      	adds	r3, r7, #4
 8004cc0:	4619      	mov	r1, r3
 8004cc2:	2002      	movs	r0, #2
 8004cc4:	f7ff fd90 	bl	80047e8 <pec15_calc>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	813b      	strh	r3, [r7, #8]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 8004ccc:	893b      	ldrh	r3, [r7, #8]
 8004cce:	0a1b      	lsrs	r3, r3, #8
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	b2db      	uxtb	r3, r3
 8004cd4:	71bb      	strb	r3, [r7, #6]
    cmd[3] = (uint8_t) (cmd_pec);
 8004cd6:	893b      	ldrh	r3, [r7, #8]
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	71fb      	strb	r3, [r7, #7]

    cs_low();
 8004cdc:	f000 fd50 	bl	8005780 <cs_low>
    spi_write_array(4, cmd);
 8004ce0:	1d3b      	adds	r3, r7, #4
 8004ce2:	4619      	mov	r1, r3
 8004ce4:	2004      	movs	r0, #4
 8004ce6:	f000 fd8f 	bl	8005808 <spi_write_array>
    while ((counter < 400000) && (finished == 0))
 8004cea:	e00d      	b.n	8004d08 <LTC681x_pollAdc+0x64>
    {
        current_time = spi_read_byte(0xFF);
 8004cec:	20ff      	movs	r0, #255	@ 0xff
 8004cee:	f000 fdeb 	bl	80058c8 <spi_read_byte>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	72bb      	strb	r3, [r7, #10]
        if (current_time > 0)
 8004cf6:	7abb      	ldrb	r3, [r7, #10]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d002      	beq.n	8004d02 <LTC681x_pollAdc+0x5e>
        {
            finished = 1;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	72fb      	strb	r3, [r7, #11]
 8004d00:	e002      	b.n	8004d08 <LTC681x_pollAdc+0x64>

        }
        else
        {
            counter = counter + 10;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	330a      	adds	r3, #10
 8004d06:	60fb      	str	r3, [r7, #12]
    while ((counter < 400000) && (finished == 0))
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	4a06      	ldr	r2, [pc, #24]	@ (8004d24 <LTC681x_pollAdc+0x80>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d802      	bhi.n	8004d16 <LTC681x_pollAdc+0x72>
 8004d10:	7afb      	ldrb	r3, [r7, #11]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d0ea      	beq.n	8004cec <LTC681x_pollAdc+0x48>
        }
    }
    cs_high();
 8004d16:	f000 fd47 	bl	80057a8 <cs_high>

    return ((uint32_t)current_time);
 8004d1a:	7abb      	ldrb	r3, [r7, #10]
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3710      	adds	r7, #16
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}
 8004d24:	00061a7f 	.word	0x00061a7f

08004d28 <LTC681x_check_pec>:
/* Helper function that increments PEC counters */
void LTC681x_check_pec(uint8_t total_ic, //Number of ICs in the system
        uint8_t reg, //Type of Register
        cell_asic *ic //A two dimensional array that stores the data
        )
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b085      	sub	sp, #20
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	4603      	mov	r3, r0
 8004d30:	603a      	str	r2, [r7, #0]
 8004d32:	71fb      	strb	r3, [r7, #7]
 8004d34:	460b      	mov	r3, r1
 8004d36:	71bb      	strb	r3, [r7, #6]
    int current_ic;
    int i;
    switch (reg)
 8004d38:	79bb      	ldrb	r3, [r7, #6]
 8004d3a:	2b04      	cmp	r3, #4
 8004d3c:	f200 81d3 	bhi.w	80050e6 <LTC681x_check_pec+0x3be>
 8004d40:	a201      	add	r2, pc, #4	@ (adr r2, 8004d48 <LTC681x_check_pec+0x20>)
 8004d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d46:	bf00      	nop
 8004d48:	08004d5d 	.word	0x08004d5d
 8004d4c:	08004e89 	.word	0x08004e89
 8004d50:	08004f53 	.word	0x08004f53
 8004d54:	0800501d 	.word	0x0800501d
 8004d58:	08004df3 	.word	0x08004df3
    {
    case CFGR:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	60fb      	str	r3, [r7, #12]
 8004d60:	e042      	b.n	8004de8 <LTC681x_check_pec+0xc0>
        {
            ic[current_ic].crc_count.pec_count =
                    ic[current_ic].crc_count.pec_count
 8004d62:	68fa      	ldr	r2, [r7, #12]
 8004d64:	4613      	mov	r3, r2
 8004d66:	019b      	lsls	r3, r3, #6
 8004d68:	4413      	add	r3, r2
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	461a      	mov	r2, r3
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	4413      	add	r3, r2
 8004d72:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                            + ic[current_ic].config.rx_pec_match;
 8004d76:	68fa      	ldr	r2, [r7, #12]
 8004d78:	4613      	mov	r3, r2
 8004d7a:	019b      	lsls	r3, r3, #6
 8004d7c:	4413      	add	r3, r2
 8004d7e:	009b      	lsls	r3, r3, #2
 8004d80:	461a      	mov	r2, r3
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	4413      	add	r3, r2
 8004d86:	7b9b      	ldrb	r3, [r3, #14]
 8004d88:	4618      	mov	r0, r3
            ic[current_ic].crc_count.pec_count =
 8004d8a:	68fa      	ldr	r2, [r7, #12]
 8004d8c:	4613      	mov	r3, r2
 8004d8e:	019b      	lsls	r3, r3, #6
 8004d90:	4413      	add	r3, r2
 8004d92:	009b      	lsls	r3, r3, #2
 8004d94:	461a      	mov	r2, r3
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	4413      	add	r3, r2
                            + ic[current_ic].config.rx_pec_match;
 8004d9a:	180a      	adds	r2, r1, r0
 8004d9c:	b292      	uxth	r2, r2
            ic[current_ic].crc_count.pec_count =
 8004d9e:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
            ic[current_ic].crc_count.cfgr_pec =
                    ic[current_ic].crc_count.cfgr_pec
 8004da2:	68fa      	ldr	r2, [r7, #12]
 8004da4:	4613      	mov	r3, r2
 8004da6:	019b      	lsls	r3, r3, #6
 8004da8:	4413      	add	r3, r2
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	461a      	mov	r2, r3
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	4413      	add	r3, r2
 8004db2:	f8b3 10c8 	ldrh.w	r1, [r3, #200]	@ 0xc8
                            + ic[current_ic].config.rx_pec_match;
 8004db6:	68fa      	ldr	r2, [r7, #12]
 8004db8:	4613      	mov	r3, r2
 8004dba:	019b      	lsls	r3, r3, #6
 8004dbc:	4413      	add	r3, r2
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	4413      	add	r3, r2
 8004dc6:	7b9b      	ldrb	r3, [r3, #14]
 8004dc8:	4618      	mov	r0, r3
            ic[current_ic].crc_count.cfgr_pec =
 8004dca:	68fa      	ldr	r2, [r7, #12]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	019b      	lsls	r3, r3, #6
 8004dd0:	4413      	add	r3, r2
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	4413      	add	r3, r2
                            + ic[current_ic].config.rx_pec_match;
 8004dda:	180a      	adds	r2, r1, r0
 8004ddc:	b292      	uxth	r2, r2
            ic[current_ic].crc_count.cfgr_pec =
 8004dde:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	3301      	adds	r3, #1
 8004de6:	60fb      	str	r3, [r7, #12]
 8004de8:	79fb      	ldrb	r3, [r7, #7]
 8004dea:	68fa      	ldr	r2, [r7, #12]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	dbb8      	blt.n	8004d62 <LTC681x_check_pec+0x3a>
        }
        break;
 8004df0:	e17a      	b.n	80050e8 <LTC681x_check_pec+0x3c0>

    case CFGRB:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004df2:	2300      	movs	r3, #0
 8004df4:	60fb      	str	r3, [r7, #12]
 8004df6:	e042      	b.n	8004e7e <LTC681x_check_pec+0x156>
        {
            ic[current_ic].crc_count.pec_count =
                    ic[current_ic].crc_count.pec_count
 8004df8:	68fa      	ldr	r2, [r7, #12]
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	019b      	lsls	r3, r3, #6
 8004dfe:	4413      	add	r3, r2
 8004e00:	009b      	lsls	r3, r3, #2
 8004e02:	461a      	mov	r2, r3
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	4413      	add	r3, r2
 8004e08:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                            + ic[current_ic].configb.rx_pec_match;
 8004e0c:	68fa      	ldr	r2, [r7, #12]
 8004e0e:	4613      	mov	r3, r2
 8004e10:	019b      	lsls	r3, r3, #6
 8004e12:	4413      	add	r3, r2
 8004e14:	009b      	lsls	r3, r3, #2
 8004e16:	461a      	mov	r2, r3
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	4413      	add	r3, r2
 8004e1c:	7f5b      	ldrb	r3, [r3, #29]
 8004e1e:	4618      	mov	r0, r3
            ic[current_ic].crc_count.pec_count =
 8004e20:	68fa      	ldr	r2, [r7, #12]
 8004e22:	4613      	mov	r3, r2
 8004e24:	019b      	lsls	r3, r3, #6
 8004e26:	4413      	add	r3, r2
 8004e28:	009b      	lsls	r3, r3, #2
 8004e2a:	461a      	mov	r2, r3
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	4413      	add	r3, r2
                            + ic[current_ic].configb.rx_pec_match;
 8004e30:	180a      	adds	r2, r1, r0
 8004e32:	b292      	uxth	r2, r2
            ic[current_ic].crc_count.pec_count =
 8004e34:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
            ic[current_ic].crc_count.cfgr_pec =
                    ic[current_ic].crc_count.cfgr_pec
 8004e38:	68fa      	ldr	r2, [r7, #12]
 8004e3a:	4613      	mov	r3, r2
 8004e3c:	019b      	lsls	r3, r3, #6
 8004e3e:	4413      	add	r3, r2
 8004e40:	009b      	lsls	r3, r3, #2
 8004e42:	461a      	mov	r2, r3
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	4413      	add	r3, r2
 8004e48:	f8b3 10c8 	ldrh.w	r1, [r3, #200]	@ 0xc8
                            + ic[current_ic].configb.rx_pec_match;
 8004e4c:	68fa      	ldr	r2, [r7, #12]
 8004e4e:	4613      	mov	r3, r2
 8004e50:	019b      	lsls	r3, r3, #6
 8004e52:	4413      	add	r3, r2
 8004e54:	009b      	lsls	r3, r3, #2
 8004e56:	461a      	mov	r2, r3
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	4413      	add	r3, r2
 8004e5c:	7f5b      	ldrb	r3, [r3, #29]
 8004e5e:	4618      	mov	r0, r3
            ic[current_ic].crc_count.cfgr_pec =
 8004e60:	68fa      	ldr	r2, [r7, #12]
 8004e62:	4613      	mov	r3, r2
 8004e64:	019b      	lsls	r3, r3, #6
 8004e66:	4413      	add	r3, r2
 8004e68:	009b      	lsls	r3, r3, #2
 8004e6a:	461a      	mov	r2, r3
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	4413      	add	r3, r2
                            + ic[current_ic].configb.rx_pec_match;
 8004e70:	180a      	adds	r2, r1, r0
 8004e72:	b292      	uxth	r2, r2
            ic[current_ic].crc_count.cfgr_pec =
 8004e74:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	3301      	adds	r3, #1
 8004e7c:	60fb      	str	r3, [r7, #12]
 8004e7e:	79fb      	ldrb	r3, [r7, #7]
 8004e80:	68fa      	ldr	r2, [r7, #12]
 8004e82:	429a      	cmp	r2, r3
 8004e84:	dbb8      	blt.n	8004df8 <LTC681x_check_pec+0xd0>
        }
        break;
 8004e86:	e12f      	b.n	80050e8 <LTC681x_check_pec+0x3c0>
    case CELL:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004e88:	2300      	movs	r3, #0
 8004e8a:	60fb      	str	r3, [r7, #12]
 8004e8c:	e05c      	b.n	8004f48 <LTC681x_check_pec+0x220>
        {
            for (i = 0; i < ic[0].ic_reg.num_cv_reg; i++)
 8004e8e:	2300      	movs	r3, #0
 8004e90:	60bb      	str	r3, [r7, #8]
 8004e92:	e04f      	b.n	8004f34 <LTC681x_check_pec+0x20c>
            {
                ic[current_ic].crc_count.pec_count =
                        ic[current_ic].crc_count.pec_count
 8004e94:	68fa      	ldr	r2, [r7, #12]
 8004e96:	4613      	mov	r3, r2
 8004e98:	019b      	lsls	r3, r3, #6
 8004e9a:	4413      	add	r3, r2
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	461a      	mov	r2, r3
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	4413      	add	r3, r2
 8004ea4:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                                + ic[current_ic].cells.pec_match[i];
 8004ea8:	68fa      	ldr	r2, [r7, #12]
 8004eaa:	4613      	mov	r3, r2
 8004eac:	019b      	lsls	r3, r3, #6
 8004eae:	4413      	add	r3, r2
 8004eb0:	009b      	lsls	r3, r3, #2
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	441a      	add	r2, r3
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	4413      	add	r3, r2
 8004ebc:	3342      	adds	r3, #66	@ 0x42
 8004ebe:	781b      	ldrb	r3, [r3, #0]
 8004ec0:	4618      	mov	r0, r3
                ic[current_ic].crc_count.pec_count =
 8004ec2:	68fa      	ldr	r2, [r7, #12]
 8004ec4:	4613      	mov	r3, r2
 8004ec6:	019b      	lsls	r3, r3, #6
 8004ec8:	4413      	add	r3, r2
 8004eca:	009b      	lsls	r3, r3, #2
 8004ecc:	461a      	mov	r2, r3
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	4413      	add	r3, r2
                                + ic[current_ic].cells.pec_match[i];
 8004ed2:	180a      	adds	r2, r1, r0
 8004ed4:	b292      	uxth	r2, r2
                ic[current_ic].crc_count.pec_count =
 8004ed6:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
                ic[current_ic].crc_count.cell_pec[i] =
                        ic[current_ic].crc_count.cell_pec[i]
 8004eda:	68fa      	ldr	r2, [r7, #12]
 8004edc:	4613      	mov	r3, r2
 8004ede:	019b      	lsls	r3, r3, #6
 8004ee0:	4413      	add	r3, r2
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	461a      	mov	r2, r3
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	441a      	add	r2, r3
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	3360      	adds	r3, #96	@ 0x60
 8004eee:	005b      	lsls	r3, r3, #1
 8004ef0:	4413      	add	r3, r2
 8004ef2:	8959      	ldrh	r1, [r3, #10]
                                + ic[current_ic].cells.pec_match[i];
 8004ef4:	68fa      	ldr	r2, [r7, #12]
 8004ef6:	4613      	mov	r3, r2
 8004ef8:	019b      	lsls	r3, r3, #6
 8004efa:	4413      	add	r3, r2
 8004efc:	009b      	lsls	r3, r3, #2
 8004efe:	461a      	mov	r2, r3
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	441a      	add	r2, r3
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	4413      	add	r3, r2
 8004f08:	3342      	adds	r3, #66	@ 0x42
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	4618      	mov	r0, r3
                ic[current_ic].crc_count.cell_pec[i] =
 8004f0e:	68fa      	ldr	r2, [r7, #12]
 8004f10:	4613      	mov	r3, r2
 8004f12:	019b      	lsls	r3, r3, #6
 8004f14:	4413      	add	r3, r2
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	461a      	mov	r2, r3
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	441a      	add	r2, r3
                                + ic[current_ic].cells.pec_match[i];
 8004f1e:	180b      	adds	r3, r1, r0
 8004f20:	b299      	uxth	r1, r3
                ic[current_ic].crc_count.cell_pec[i] =
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	3360      	adds	r3, #96	@ 0x60
 8004f26:	005b      	lsls	r3, r3, #1
 8004f28:	4413      	add	r3, r2
 8004f2a:	460a      	mov	r2, r1
 8004f2c:	815a      	strh	r2, [r3, #10]
            for (i = 0; i < ic[0].ic_reg.num_cv_reg; i++)
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	3301      	adds	r3, #1
 8004f32:	60bb      	str	r3, [r7, #8]
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	dba8      	blt.n	8004e94 <LTC681x_check_pec+0x16c>
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	3301      	adds	r3, #1
 8004f46:	60fb      	str	r3, [r7, #12]
 8004f48:	79fb      	ldrb	r3, [r7, #7]
 8004f4a:	68fa      	ldr	r2, [r7, #12]
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	db9e      	blt.n	8004e8e <LTC681x_check_pec+0x166>
            }
        }
        break;
 8004f50:	e0ca      	b.n	80050e8 <LTC681x_check_pec+0x3c0>
    case AUX:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004f52:	2300      	movs	r3, #0
 8004f54:	60fb      	str	r3, [r7, #12]
 8004f56:	e05c      	b.n	8005012 <LTC681x_check_pec+0x2ea>
        {
            for (i = 0; i < ic[0].ic_reg.num_gpio_reg; i++)
 8004f58:	2300      	movs	r3, #0
 8004f5a:	60bb      	str	r3, [r7, #8]
 8004f5c:	e04f      	b.n	8004ffe <LTC681x_check_pec+0x2d6>
            {
                ic[current_ic].crc_count.pec_count =
                        ic[current_ic].crc_count.pec_count
 8004f5e:	68fa      	ldr	r2, [r7, #12]
 8004f60:	4613      	mov	r3, r2
 8004f62:	019b      	lsls	r3, r3, #6
 8004f64:	4413      	add	r3, r2
 8004f66:	009b      	lsls	r3, r3, #2
 8004f68:	461a      	mov	r2, r3
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	4413      	add	r3, r2
 8004f6e:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                                + (ic[current_ic].aux.pec_match[i]);
 8004f72:	68fa      	ldr	r2, [r7, #12]
 8004f74:	4613      	mov	r3, r2
 8004f76:	019b      	lsls	r3, r3, #6
 8004f78:	4413      	add	r3, r2
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	441a      	add	r2, r3
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	4413      	add	r3, r2
 8004f86:	3360      	adds	r3, #96	@ 0x60
 8004f88:	781b      	ldrb	r3, [r3, #0]
 8004f8a:	4618      	mov	r0, r3
                ic[current_ic].crc_count.pec_count =
 8004f8c:	68fa      	ldr	r2, [r7, #12]
 8004f8e:	4613      	mov	r3, r2
 8004f90:	019b      	lsls	r3, r3, #6
 8004f92:	4413      	add	r3, r2
 8004f94:	009b      	lsls	r3, r3, #2
 8004f96:	461a      	mov	r2, r3
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	4413      	add	r3, r2
                                + (ic[current_ic].aux.pec_match[i]);
 8004f9c:	180a      	adds	r2, r1, r0
 8004f9e:	b292      	uxth	r2, r2
                ic[current_ic].crc_count.pec_count =
 8004fa0:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
                ic[current_ic].crc_count.aux_pec[i] =
                        ic[current_ic].crc_count.aux_pec[i]
 8004fa4:	68fa      	ldr	r2, [r7, #12]
 8004fa6:	4613      	mov	r3, r2
 8004fa8:	019b      	lsls	r3, r3, #6
 8004faa:	4413      	add	r3, r2
 8004fac:	009b      	lsls	r3, r3, #2
 8004fae:	461a      	mov	r2, r3
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	441a      	add	r2, r3
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	3368      	adds	r3, #104	@ 0x68
 8004fb8:	005b      	lsls	r3, r3, #1
 8004fba:	4413      	add	r3, r2
 8004fbc:	88d9      	ldrh	r1, [r3, #6]
                                + (ic[current_ic].aux.pec_match[i]);
 8004fbe:	68fa      	ldr	r2, [r7, #12]
 8004fc0:	4613      	mov	r3, r2
 8004fc2:	019b      	lsls	r3, r3, #6
 8004fc4:	4413      	add	r3, r2
 8004fc6:	009b      	lsls	r3, r3, #2
 8004fc8:	461a      	mov	r2, r3
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	441a      	add	r2, r3
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	4413      	add	r3, r2
 8004fd2:	3360      	adds	r3, #96	@ 0x60
 8004fd4:	781b      	ldrb	r3, [r3, #0]
 8004fd6:	4618      	mov	r0, r3
                ic[current_ic].crc_count.aux_pec[i] =
 8004fd8:	68fa      	ldr	r2, [r7, #12]
 8004fda:	4613      	mov	r3, r2
 8004fdc:	019b      	lsls	r3, r3, #6
 8004fde:	4413      	add	r3, r2
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	441a      	add	r2, r3
                                + (ic[current_ic].aux.pec_match[i]);
 8004fe8:	180b      	adds	r3, r1, r0
 8004fea:	b299      	uxth	r1, r3
                ic[current_ic].crc_count.aux_pec[i] =
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	3368      	adds	r3, #104	@ 0x68
 8004ff0:	005b      	lsls	r3, r3, #1
 8004ff2:	4413      	add	r3, r2
 8004ff4:	460a      	mov	r2, r1
 8004ff6:	80da      	strh	r2, [r3, #6]
            for (i = 0; i < ic[0].ic_reg.num_gpio_reg; i++)
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	60bb      	str	r3, [r7, #8]
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8005004:	461a      	mov	r2, r3
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	4293      	cmp	r3, r2
 800500a:	dba8      	blt.n	8004f5e <LTC681x_check_pec+0x236>
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	3301      	adds	r3, #1
 8005010:	60fb      	str	r3, [r7, #12]
 8005012:	79fb      	ldrb	r3, [r7, #7]
 8005014:	68fa      	ldr	r2, [r7, #12]
 8005016:	429a      	cmp	r2, r3
 8005018:	db9e      	blt.n	8004f58 <LTC681x_check_pec+0x230>
            }
        }

        break;
 800501a:	e065      	b.n	80050e8 <LTC681x_check_pec+0x3c0>
    case STAT:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 800501c:	2300      	movs	r3, #0
 800501e:	60fb      	str	r3, [r7, #12]
 8005020:	e05c      	b.n	80050dc <LTC681x_check_pec+0x3b4>
        {

            for (i = 0; i < ic[0].ic_reg.num_stat_reg - 1; i++)
 8005022:	2300      	movs	r3, #0
 8005024:	60bb      	str	r3, [r7, #8]
 8005026:	e04f      	b.n	80050c8 <LTC681x_check_pec+0x3a0>
            {
                ic[current_ic].crc_count.pec_count =
                        ic[current_ic].crc_count.pec_count
 8005028:	68fa      	ldr	r2, [r7, #12]
 800502a:	4613      	mov	r3, r2
 800502c:	019b      	lsls	r3, r3, #6
 800502e:	4413      	add	r3, r2
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	461a      	mov	r2, r3
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	4413      	add	r3, r2
 8005038:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                                + ic[current_ic].stat.pec_match[i];
 800503c:	68fa      	ldr	r2, [r7, #12]
 800503e:	4613      	mov	r3, r2
 8005040:	019b      	lsls	r3, r3, #6
 8005042:	4413      	add	r3, r2
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	461a      	mov	r2, r3
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	441a      	add	r2, r3
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	4413      	add	r3, r2
 8005050:	3371      	adds	r3, #113	@ 0x71
 8005052:	781b      	ldrb	r3, [r3, #0]
 8005054:	4618      	mov	r0, r3
                ic[current_ic].crc_count.pec_count =
 8005056:	68fa      	ldr	r2, [r7, #12]
 8005058:	4613      	mov	r3, r2
 800505a:	019b      	lsls	r3, r3, #6
 800505c:	4413      	add	r3, r2
 800505e:	009b      	lsls	r3, r3, #2
 8005060:	461a      	mov	r2, r3
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	4413      	add	r3, r2
                                + ic[current_ic].stat.pec_match[i];
 8005066:	180a      	adds	r2, r1, r0
 8005068:	b292      	uxth	r2, r2
                ic[current_ic].crc_count.pec_count =
 800506a:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
                ic[current_ic].crc_count.stat_pec[i] =
                        ic[current_ic].crc_count.stat_pec[i]
 800506e:	68fa      	ldr	r2, [r7, #12]
 8005070:	4613      	mov	r3, r2
 8005072:	019b      	lsls	r3, r3, #6
 8005074:	4413      	add	r3, r2
 8005076:	009b      	lsls	r3, r3, #2
 8005078:	461a      	mov	r2, r3
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	441a      	add	r2, r3
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	336c      	adds	r3, #108	@ 0x6c
 8005082:	005b      	lsls	r3, r3, #1
 8005084:	4413      	add	r3, r2
 8005086:	88d9      	ldrh	r1, [r3, #6]
                                + ic[current_ic].stat.pec_match[i];
 8005088:	68fa      	ldr	r2, [r7, #12]
 800508a:	4613      	mov	r3, r2
 800508c:	019b      	lsls	r3, r3, #6
 800508e:	4413      	add	r3, r2
 8005090:	009b      	lsls	r3, r3, #2
 8005092:	461a      	mov	r2, r3
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	441a      	add	r2, r3
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	4413      	add	r3, r2
 800509c:	3371      	adds	r3, #113	@ 0x71
 800509e:	781b      	ldrb	r3, [r3, #0]
 80050a0:	4618      	mov	r0, r3
                ic[current_ic].crc_count.stat_pec[i] =
 80050a2:	68fa      	ldr	r2, [r7, #12]
 80050a4:	4613      	mov	r3, r2
 80050a6:	019b      	lsls	r3, r3, #6
 80050a8:	4413      	add	r3, r2
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	461a      	mov	r2, r3
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	441a      	add	r2, r3
                                + ic[current_ic].stat.pec_match[i];
 80050b2:	180b      	adds	r3, r1, r0
 80050b4:	b299      	uxth	r1, r3
                ic[current_ic].crc_count.stat_pec[i] =
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	336c      	adds	r3, #108	@ 0x6c
 80050ba:	005b      	lsls	r3, r3, #1
 80050bc:	4413      	add	r3, r2
 80050be:	460a      	mov	r2, r1
 80050c0:	80da      	strh	r2, [r3, #6]
            for (i = 0; i < ic[0].ic_reg.num_stat_reg - 1; i++)
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	3301      	adds	r3, #1
 80050c6:	60bb      	str	r3, [r7, #8]
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	f893 30e9 	ldrb.w	r3, [r3, #233]	@ 0xe9
 80050ce:	3b01      	subs	r3, #1
 80050d0:	68ba      	ldr	r2, [r7, #8]
 80050d2:	429a      	cmp	r2, r3
 80050d4:	dba8      	blt.n	8005028 <LTC681x_check_pec+0x300>
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	3301      	adds	r3, #1
 80050da:	60fb      	str	r3, [r7, #12]
 80050dc:	79fb      	ldrb	r3, [r7, #7]
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	429a      	cmp	r2, r3
 80050e2:	db9e      	blt.n	8005022 <LTC681x_check_pec+0x2fa>
            }
        }
        break;
 80050e4:	e000      	b.n	80050e8 <LTC681x_check_pec+0x3c0>
    default:
        break;
 80050e6:	bf00      	nop
    }
}
 80050e8:	bf00      	nop
 80050ea:	3714      	adds	r7, #20
 80050ec:	46bd      	mov	sp, r7
 80050ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f2:	4770      	bx	lr

080050f4 <LTC681x_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC681x_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that stores the data
        )
{
 80050f4:	b480      	push	{r7}
 80050f6:	b085      	sub	sp, #20
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	4603      	mov	r3, r0
 80050fc:	6039      	str	r1, [r7, #0]
 80050fe:	71fb      	strb	r3, [r7, #7]
    int i, current_ic;
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8005100:	2300      	movs	r3, #0
 8005102:	60bb      	str	r3, [r7, #8]
 8005104:	e05d      	b.n	80051c2 <LTC681x_reset_crc_count+0xce>
    {
        ic[current_ic].crc_count.pec_count = 0;
 8005106:	68ba      	ldr	r2, [r7, #8]
 8005108:	4613      	mov	r3, r2
 800510a:	019b      	lsls	r3, r3, #6
 800510c:	4413      	add	r3, r2
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	461a      	mov	r2, r3
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	4413      	add	r3, r2
 8005116:	2200      	movs	r2, #0
 8005118:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
        ic[current_ic].crc_count.cfgr_pec = 0;
 800511c:	68ba      	ldr	r2, [r7, #8]
 800511e:	4613      	mov	r3, r2
 8005120:	019b      	lsls	r3, r3, #6
 8005122:	4413      	add	r3, r2
 8005124:	009b      	lsls	r3, r3, #2
 8005126:	461a      	mov	r2, r3
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	4413      	add	r3, r2
 800512c:	2200      	movs	r2, #0
 800512e:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
        for (i = 0; i < 6; i++)
 8005132:	2300      	movs	r3, #0
 8005134:	60fb      	str	r3, [r7, #12]
 8005136:	e010      	b.n	800515a <LTC681x_reset_crc_count+0x66>
        {
            ic[current_ic].crc_count.cell_pec[i] = 0;
 8005138:	68ba      	ldr	r2, [r7, #8]
 800513a:	4613      	mov	r3, r2
 800513c:	019b      	lsls	r3, r3, #6
 800513e:	4413      	add	r3, r2
 8005140:	009b      	lsls	r3, r3, #2
 8005142:	461a      	mov	r2, r3
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	441a      	add	r2, r3
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	3360      	adds	r3, #96	@ 0x60
 800514c:	005b      	lsls	r3, r3, #1
 800514e:	4413      	add	r3, r2
 8005150:	2200      	movs	r2, #0
 8005152:	815a      	strh	r2, [r3, #10]
        for (i = 0; i < 6; i++)
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	3301      	adds	r3, #1
 8005158:	60fb      	str	r3, [r7, #12]
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2b05      	cmp	r3, #5
 800515e:	ddeb      	ble.n	8005138 <LTC681x_reset_crc_count+0x44>
        }
        for (i = 0; i < 4; i++)
 8005160:	2300      	movs	r3, #0
 8005162:	60fb      	str	r3, [r7, #12]
 8005164:	e010      	b.n	8005188 <LTC681x_reset_crc_count+0x94>
        {
            ic[current_ic].crc_count.aux_pec[i] = 0;
 8005166:	68ba      	ldr	r2, [r7, #8]
 8005168:	4613      	mov	r3, r2
 800516a:	019b      	lsls	r3, r3, #6
 800516c:	4413      	add	r3, r2
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	461a      	mov	r2, r3
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	441a      	add	r2, r3
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	3368      	adds	r3, #104	@ 0x68
 800517a:	005b      	lsls	r3, r3, #1
 800517c:	4413      	add	r3, r2
 800517e:	2200      	movs	r2, #0
 8005180:	80da      	strh	r2, [r3, #6]
        for (i = 0; i < 4; i++)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	3301      	adds	r3, #1
 8005186:	60fb      	str	r3, [r7, #12]
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2b03      	cmp	r3, #3
 800518c:	ddeb      	ble.n	8005166 <LTC681x_reset_crc_count+0x72>
        }
        for (i = 0; i < 2; i++)
 800518e:	2300      	movs	r3, #0
 8005190:	60fb      	str	r3, [r7, #12]
 8005192:	e010      	b.n	80051b6 <LTC681x_reset_crc_count+0xc2>
        {
            ic[current_ic].crc_count.stat_pec[i] = 0;
 8005194:	68ba      	ldr	r2, [r7, #8]
 8005196:	4613      	mov	r3, r2
 8005198:	019b      	lsls	r3, r3, #6
 800519a:	4413      	add	r3, r2
 800519c:	009b      	lsls	r3, r3, #2
 800519e:	461a      	mov	r2, r3
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	441a      	add	r2, r3
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	336c      	adds	r3, #108	@ 0x6c
 80051a8:	005b      	lsls	r3, r3, #1
 80051aa:	4413      	add	r3, r2
 80051ac:	2200      	movs	r2, #0
 80051ae:	80da      	strh	r2, [r3, #6]
        for (i = 0; i < 2; i++)
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	3301      	adds	r3, #1
 80051b4:	60fb      	str	r3, [r7, #12]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	ddeb      	ble.n	8005194 <LTC681x_reset_crc_count+0xa0>
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	3301      	adds	r3, #1
 80051c0:	60bb      	str	r3, [r7, #8]
 80051c2:	79fb      	ldrb	r3, [r7, #7]
 80051c4:	68ba      	ldr	r2, [r7, #8]
 80051c6:	429a      	cmp	r2, r3
 80051c8:	db9d      	blt.n	8005106 <LTC681x_reset_crc_count+0x12>
        }
    }
}
 80051ca:	bf00      	nop
 80051cc:	bf00      	nop
 80051ce:	3714      	adds	r7, #20
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr

080051d8 <LTC681x_init_cfg>:

/* Helper function to initialize CFG variables */
void LTC681x_init_cfg(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that stores the data
        )
{
 80051d8:	b480      	push	{r7}
 80051da:	b085      	sub	sp, #20
 80051dc:	af00      	add	r7, sp, #0
 80051de:	4603      	mov	r3, r0
 80051e0:	6039      	str	r1, [r7, #0]
 80051e2:	71fb      	strb	r3, [r7, #7]
    uint8_t current_ic, j;
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 80051e4:	2300      	movs	r3, #0
 80051e6:	73fb      	strb	r3, [r7, #15]
 80051e8:	e021      	b.n	800522e <LTC681x_init_cfg+0x56>
    {
        for (j = 0; j < 6; j++)
 80051ea:	2300      	movs	r3, #0
 80051ec:	73bb      	strb	r3, [r7, #14]
 80051ee:	e00d      	b.n	800520c <LTC681x_init_cfg+0x34>
        {
            ic[current_ic].config.tx_data[j] = 0;
 80051f0:	7bfa      	ldrb	r2, [r7, #15]
 80051f2:	4613      	mov	r3, r2
 80051f4:	019b      	lsls	r3, r3, #6
 80051f6:	4413      	add	r3, r2
 80051f8:	009b      	lsls	r3, r3, #2
 80051fa:	461a      	mov	r2, r3
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	441a      	add	r2, r3
 8005200:	7bbb      	ldrb	r3, [r7, #14]
 8005202:	2100      	movs	r1, #0
 8005204:	54d1      	strb	r1, [r2, r3]
        for (j = 0; j < 6; j++)
 8005206:	7bbb      	ldrb	r3, [r7, #14]
 8005208:	3301      	adds	r3, #1
 800520a:	73bb      	strb	r3, [r7, #14]
 800520c:	7bbb      	ldrb	r3, [r7, #14]
 800520e:	2b05      	cmp	r3, #5
 8005210:	d9ee      	bls.n	80051f0 <LTC681x_init_cfg+0x18>
        }
        ic[current_ic].isospi_reverse = 0;
 8005212:	7bfa      	ldrb	r2, [r7, #15]
 8005214:	4613      	mov	r3, r2
 8005216:	019b      	lsls	r3, r3, #6
 8005218:	4413      	add	r3, r2
 800521a:	009b      	lsls	r3, r3, #2
 800521c:	461a      	mov	r2, r3
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	4413      	add	r3, r2
 8005222:	2200      	movs	r2, #0
 8005224:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8005228:	7bfb      	ldrb	r3, [r7, #15]
 800522a:	3301      	adds	r3, #1
 800522c:	73fb      	strb	r3, [r7, #15]
 800522e:	7bfa      	ldrb	r2, [r7, #15]
 8005230:	79fb      	ldrb	r3, [r7, #7]
 8005232:	429a      	cmp	r2, r3
 8005234:	d3d9      	bcc.n	80051ea <LTC681x_init_cfg+0x12>
    }
}
 8005236:	bf00      	nop
 8005238:	bf00      	nop
 800523a:	3714      	adds	r7, #20
 800523c:	46bd      	mov	sp, r7
 800523e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005242:	4770      	bx	lr

08005244 <LTC681x_set_cfgr>:
        bool dcc[12], // The DCC bits
        bool dcto[4], // The Dcto bits
        uint16_t uv, // The UV value
        uint16_t ov // The OV value
        )
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b082      	sub	sp, #8
 8005248:	af00      	add	r7, sp, #0
 800524a:	6039      	str	r1, [r7, #0]
 800524c:	4611      	mov	r1, r2
 800524e:	461a      	mov	r2, r3
 8005250:	4603      	mov	r3, r0
 8005252:	71fb      	strb	r3, [r7, #7]
 8005254:	460b      	mov	r3, r1
 8005256:	71bb      	strb	r3, [r7, #6]
 8005258:	4613      	mov	r3, r2
 800525a:	717b      	strb	r3, [r7, #5]
    LTC681x_set_cfgr_refon(nIC, ic, refon);
 800525c:	79ba      	ldrb	r2, [r7, #6]
 800525e:	79fb      	ldrb	r3, [r7, #7]
 8005260:	6839      	ldr	r1, [r7, #0]
 8005262:	4618      	mov	r0, r3
 8005264:	f000 f828 	bl	80052b8 <LTC681x_set_cfgr_refon>
    LTC681x_set_cfgr_adcopt(nIC, ic, adcopt);
 8005268:	797a      	ldrb	r2, [r7, #5]
 800526a:	79fb      	ldrb	r3, [r7, #7]
 800526c:	6839      	ldr	r1, [r7, #0]
 800526e:	4618      	mov	r0, r3
 8005270:	f000 f85e 	bl	8005330 <LTC681x_set_cfgr_adcopt>
    LTC681x_set_cfgr_gpio(nIC, ic, gpio);
 8005274:	79fb      	ldrb	r3, [r7, #7]
 8005276:	693a      	ldr	r2, [r7, #16]
 8005278:	6839      	ldr	r1, [r7, #0]
 800527a:	4618      	mov	r0, r3
 800527c:	f000 f894 	bl	80053a8 <LTC681x_set_cfgr_gpio>
    LTC681x_set_cfgr_dis(nIC, ic, dcc);
 8005280:	79fb      	ldrb	r3, [r7, #7]
 8005282:	697a      	ldr	r2, [r7, #20]
 8005284:	6839      	ldr	r1, [r7, #0]
 8005286:	4618      	mov	r0, r3
 8005288:	f000 f8e6 	bl	8005458 <LTC681x_set_cfgr_dis>
    LTC681x_set_cfgr_dcto(nIC, ic, dcto);
 800528c:	79fb      	ldrb	r3, [r7, #7]
 800528e:	69ba      	ldr	r2, [r7, #24]
 8005290:	6839      	ldr	r1, [r7, #0]
 8005292:	4618      	mov	r0, r3
 8005294:	f000 f97f 	bl	8005596 <LTC681x_set_cfgr_dcto>
    LTC681x_set_cfgr_uv(nIC, ic, uv);
 8005298:	8bba      	ldrh	r2, [r7, #28]
 800529a:	79fb      	ldrb	r3, [r7, #7]
 800529c:	6839      	ldr	r1, [r7, #0]
 800529e:	4618      	mov	r0, r3
 80052a0:	f000 f9d1 	bl	8005646 <LTC681x_set_cfgr_uv>
    LTC681x_set_cfgr_ov(nIC, ic, ov);
 80052a4:	8c3a      	ldrh	r2, [r7, #32]
 80052a6:	79fb      	ldrb	r3, [r7, #7]
 80052a8:	6839      	ldr	r1, [r7, #0]
 80052aa:	4618      	mov	r0, r3
 80052ac:	f000 fa1b 	bl	80056e6 <LTC681x_set_cfgr_ov>
}
 80052b0:	bf00      	nop
 80052b2:	3708      	adds	r7, #8
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bd80      	pop	{r7, pc}

080052b8 <LTC681x_set_cfgr_refon>:

/* Helper function to set the REFON bit */
void LTC681x_set_cfgr_refon(uint8_t nIC, cell_asic *ic, bool refon)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b083      	sub	sp, #12
 80052bc:	af00      	add	r7, sp, #0
 80052be:	4603      	mov	r3, r0
 80052c0:	6039      	str	r1, [r7, #0]
 80052c2:	71fb      	strb	r3, [r7, #7]
 80052c4:	4613      	mov	r3, r2
 80052c6:	71bb      	strb	r3, [r7, #6]
    if (refon)
 80052c8:	79bb      	ldrb	r3, [r7, #6]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d015      	beq.n	80052fa <LTC681x_set_cfgr_refon+0x42>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] | 0x04;
 80052ce:	79fa      	ldrb	r2, [r7, #7]
 80052d0:	4613      	mov	r3, r2
 80052d2:	019b      	lsls	r3, r3, #6
 80052d4:	4413      	add	r3, r2
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	461a      	mov	r2, r3
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	4413      	add	r3, r2
 80052de:	7819      	ldrb	r1, [r3, #0]
 80052e0:	79fa      	ldrb	r2, [r7, #7]
 80052e2:	4613      	mov	r3, r2
 80052e4:	019b      	lsls	r3, r3, #6
 80052e6:	4413      	add	r3, r2
 80052e8:	009b      	lsls	r3, r3, #2
 80052ea:	461a      	mov	r2, r3
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	4413      	add	r3, r2
 80052f0:	f041 0204 	orr.w	r2, r1, #4
 80052f4:	b2d2      	uxtb	r2, r2
 80052f6:	701a      	strb	r2, [r3, #0]
    else
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFB;
}
 80052f8:	e014      	b.n	8005324 <LTC681x_set_cfgr_refon+0x6c>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFB;
 80052fa:	79fa      	ldrb	r2, [r7, #7]
 80052fc:	4613      	mov	r3, r2
 80052fe:	019b      	lsls	r3, r3, #6
 8005300:	4413      	add	r3, r2
 8005302:	009b      	lsls	r3, r3, #2
 8005304:	461a      	mov	r2, r3
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	4413      	add	r3, r2
 800530a:	7819      	ldrb	r1, [r3, #0]
 800530c:	79fa      	ldrb	r2, [r7, #7]
 800530e:	4613      	mov	r3, r2
 8005310:	019b      	lsls	r3, r3, #6
 8005312:	4413      	add	r3, r2
 8005314:	009b      	lsls	r3, r3, #2
 8005316:	461a      	mov	r2, r3
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	4413      	add	r3, r2
 800531c:	f021 0204 	bic.w	r2, r1, #4
 8005320:	b2d2      	uxtb	r2, r2
 8005322:	701a      	strb	r2, [r3, #0]
}
 8005324:	bf00      	nop
 8005326:	370c      	adds	r7, #12
 8005328:	46bd      	mov	sp, r7
 800532a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532e:	4770      	bx	lr

08005330 <LTC681x_set_cfgr_adcopt>:

/* Helper function to set the ADCOPT bit */
void LTC681x_set_cfgr_adcopt(uint8_t nIC, cell_asic *ic, bool adcopt)
{
 8005330:	b480      	push	{r7}
 8005332:	b083      	sub	sp, #12
 8005334:	af00      	add	r7, sp, #0
 8005336:	4603      	mov	r3, r0
 8005338:	6039      	str	r1, [r7, #0]
 800533a:	71fb      	strb	r3, [r7, #7]
 800533c:	4613      	mov	r3, r2
 800533e:	71bb      	strb	r3, [r7, #6]
    if (adcopt)
 8005340:	79bb      	ldrb	r3, [r7, #6]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d015      	beq.n	8005372 <LTC681x_set_cfgr_adcopt+0x42>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] | 0x01;
 8005346:	79fa      	ldrb	r2, [r7, #7]
 8005348:	4613      	mov	r3, r2
 800534a:	019b      	lsls	r3, r3, #6
 800534c:	4413      	add	r3, r2
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	461a      	mov	r2, r3
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	4413      	add	r3, r2
 8005356:	7819      	ldrb	r1, [r3, #0]
 8005358:	79fa      	ldrb	r2, [r7, #7]
 800535a:	4613      	mov	r3, r2
 800535c:	019b      	lsls	r3, r3, #6
 800535e:	4413      	add	r3, r2
 8005360:	009b      	lsls	r3, r3, #2
 8005362:	461a      	mov	r2, r3
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	4413      	add	r3, r2
 8005368:	f041 0201 	orr.w	r2, r1, #1
 800536c:	b2d2      	uxtb	r2, r2
 800536e:	701a      	strb	r2, [r3, #0]
    else
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFE;
}
 8005370:	e014      	b.n	800539c <LTC681x_set_cfgr_adcopt+0x6c>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFE;
 8005372:	79fa      	ldrb	r2, [r7, #7]
 8005374:	4613      	mov	r3, r2
 8005376:	019b      	lsls	r3, r3, #6
 8005378:	4413      	add	r3, r2
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	461a      	mov	r2, r3
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	4413      	add	r3, r2
 8005382:	7819      	ldrb	r1, [r3, #0]
 8005384:	79fa      	ldrb	r2, [r7, #7]
 8005386:	4613      	mov	r3, r2
 8005388:	019b      	lsls	r3, r3, #6
 800538a:	4413      	add	r3, r2
 800538c:	009b      	lsls	r3, r3, #2
 800538e:	461a      	mov	r2, r3
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	4413      	add	r3, r2
 8005394:	f021 0201 	bic.w	r2, r1, #1
 8005398:	b2d2      	uxtb	r2, r2
 800539a:	701a      	strb	r2, [r3, #0]
}
 800539c:	bf00      	nop
 800539e:	370c      	adds	r7, #12
 80053a0:	46bd      	mov	sp, r7
 80053a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a6:	4770      	bx	lr

080053a8 <LTC681x_set_cfgr_gpio>:

/* Helper function to set GPIO bits */
void LTC681x_set_cfgr_gpio(uint8_t nIC, cell_asic *ic, bool gpio[5])
{
 80053a8:	b480      	push	{r7}
 80053aa:	b087      	sub	sp, #28
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	4603      	mov	r3, r0
 80053b0:	60b9      	str	r1, [r7, #8]
 80053b2:	607a      	str	r2, [r7, #4]
 80053b4:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 5; i++)
 80053b6:	2300      	movs	r3, #0
 80053b8:	617b      	str	r3, [r7, #20]
 80053ba:	e043      	b.n	8005444 <LTC681x_set_cfgr_gpio+0x9c>
    {
        if (gpio[i])
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	687a      	ldr	r2, [r7, #4]
 80053c0:	4413      	add	r3, r2
 80053c2:	781b      	ldrb	r3, [r3, #0]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d01c      	beq.n	8005402 <LTC681x_set_cfgr_gpio+0x5a>
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 80053c8:	7bfa      	ldrb	r2, [r7, #15]
 80053ca:	4613      	mov	r3, r2
 80053cc:	019b      	lsls	r3, r3, #6
 80053ce:	4413      	add	r3, r2
 80053d0:	009b      	lsls	r3, r3, #2
 80053d2:	461a      	mov	r2, r3
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	4413      	add	r3, r2
 80053d8:	781b      	ldrb	r3, [r3, #0]
 80053da:	b25a      	sxtb	r2, r3
                    | (0x01 << (i + 3));
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	3303      	adds	r3, #3
 80053e0:	2101      	movs	r1, #1
 80053e2:	fa01 f303 	lsl.w	r3, r1, r3
 80053e6:	b25b      	sxtb	r3, r3
 80053e8:	4313      	orrs	r3, r2
 80053ea:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 80053ec:	7bfa      	ldrb	r2, [r7, #15]
 80053ee:	4613      	mov	r3, r2
 80053f0:	019b      	lsls	r3, r3, #6
 80053f2:	4413      	add	r3, r2
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	461a      	mov	r2, r3
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	4413      	add	r3, r2
                    | (0x01 << (i + 3));
 80053fc:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 80053fe:	701a      	strb	r2, [r3, #0]
 8005400:	e01d      	b.n	800543e <LTC681x_set_cfgr_gpio+0x96>
        else
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 8005402:	7bfa      	ldrb	r2, [r7, #15]
 8005404:	4613      	mov	r3, r2
 8005406:	019b      	lsls	r3, r3, #6
 8005408:	4413      	add	r3, r2
 800540a:	009b      	lsls	r3, r3, #2
 800540c:	461a      	mov	r2, r3
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	4413      	add	r3, r2
 8005412:	781b      	ldrb	r3, [r3, #0]
 8005414:	b25a      	sxtb	r2, r3
                    & (~(0x01 << (i + 3)));
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	3303      	adds	r3, #3
 800541a:	2101      	movs	r1, #1
 800541c:	fa01 f303 	lsl.w	r3, r1, r3
 8005420:	b25b      	sxtb	r3, r3
 8005422:	43db      	mvns	r3, r3
 8005424:	b25b      	sxtb	r3, r3
 8005426:	4013      	ands	r3, r2
 8005428:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 800542a:	7bfa      	ldrb	r2, [r7, #15]
 800542c:	4613      	mov	r3, r2
 800542e:	019b      	lsls	r3, r3, #6
 8005430:	4413      	add	r3, r2
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	461a      	mov	r2, r3
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	4413      	add	r3, r2
                    & (~(0x01 << (i + 3)));
 800543a:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 800543c:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 5; i++)
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	3301      	adds	r3, #1
 8005442:	617b      	str	r3, [r7, #20]
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	2b04      	cmp	r3, #4
 8005448:	ddb8      	ble.n	80053bc <LTC681x_set_cfgr_gpio+0x14>
    }
}
 800544a:	bf00      	nop
 800544c:	bf00      	nop
 800544e:	371c      	adds	r7, #28
 8005450:	46bd      	mov	sp, r7
 8005452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005456:	4770      	bx	lr

08005458 <LTC681x_set_cfgr_dis>:

/* Helper function to control discharge */
void LTC681x_set_cfgr_dis(uint8_t nIC, cell_asic *ic, bool dcc[12])
{
 8005458:	b480      	push	{r7}
 800545a:	b087      	sub	sp, #28
 800545c:	af00      	add	r7, sp, #0
 800545e:	4603      	mov	r3, r0
 8005460:	60b9      	str	r1, [r7, #8]
 8005462:	607a      	str	r2, [r7, #4]
 8005464:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 8; i++)
 8005466:	2300      	movs	r3, #0
 8005468:	617b      	str	r3, [r7, #20]
 800546a:	e041      	b.n	80054f0 <LTC681x_set_cfgr_dis+0x98>
    {
        if (dcc[i])
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	687a      	ldr	r2, [r7, #4]
 8005470:	4413      	add	r3, r2
 8005472:	781b      	ldrb	r3, [r3, #0]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d01b      	beq.n	80054b0 <LTC681x_set_cfgr_dis+0x58>
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4] | (0x01 << i);
 8005478:	7bfa      	ldrb	r2, [r7, #15]
 800547a:	4613      	mov	r3, r2
 800547c:	019b      	lsls	r3, r3, #6
 800547e:	4413      	add	r3, r2
 8005480:	009b      	lsls	r3, r3, #2
 8005482:	461a      	mov	r2, r3
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	4413      	add	r3, r2
 8005488:	791b      	ldrb	r3, [r3, #4]
 800548a:	b25a      	sxtb	r2, r3
 800548c:	2101      	movs	r1, #1
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	fa01 f303 	lsl.w	r3, r1, r3
 8005494:	b25b      	sxtb	r3, r3
 8005496:	4313      	orrs	r3, r2
 8005498:	b259      	sxtb	r1, r3
 800549a:	7bfa      	ldrb	r2, [r7, #15]
 800549c:	4613      	mov	r3, r2
 800549e:	019b      	lsls	r3, r3, #6
 80054a0:	4413      	add	r3, r2
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	461a      	mov	r2, r3
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	4413      	add	r3, r2
 80054aa:	b2ca      	uxtb	r2, r1
 80054ac:	711a      	strb	r2, [r3, #4]
 80054ae:	e01c      	b.n	80054ea <LTC681x_set_cfgr_dis+0x92>
        else
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 80054b0:	7bfa      	ldrb	r2, [r7, #15]
 80054b2:	4613      	mov	r3, r2
 80054b4:	019b      	lsls	r3, r3, #6
 80054b6:	4413      	add	r3, r2
 80054b8:	009b      	lsls	r3, r3, #2
 80054ba:	461a      	mov	r2, r3
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	4413      	add	r3, r2
 80054c0:	791b      	ldrb	r3, [r3, #4]
 80054c2:	b25a      	sxtb	r2, r3
                    & (~(0x01 << i));
 80054c4:	2101      	movs	r1, #1
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	fa01 f303 	lsl.w	r3, r1, r3
 80054cc:	b25b      	sxtb	r3, r3
 80054ce:	43db      	mvns	r3, r3
 80054d0:	b25b      	sxtb	r3, r3
 80054d2:	4013      	ands	r3, r2
 80054d4:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 80054d6:	7bfa      	ldrb	r2, [r7, #15]
 80054d8:	4613      	mov	r3, r2
 80054da:	019b      	lsls	r3, r3, #6
 80054dc:	4413      	add	r3, r2
 80054de:	009b      	lsls	r3, r3, #2
 80054e0:	461a      	mov	r2, r3
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	4413      	add	r3, r2
                    & (~(0x01 << i));
 80054e6:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 80054e8:	711a      	strb	r2, [r3, #4]
    for (i = 0; i < 8; i++)
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	3301      	adds	r3, #1
 80054ee:	617b      	str	r3, [r7, #20]
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	2b07      	cmp	r3, #7
 80054f4:	ddba      	ble.n	800546c <LTC681x_set_cfgr_dis+0x14>
    }
    for (i = 0; i < 4; i++)
 80054f6:	2300      	movs	r3, #0
 80054f8:	617b      	str	r3, [r7, #20]
 80054fa:	e042      	b.n	8005582 <LTC681x_set_cfgr_dis+0x12a>
    {
        if (dcc[i + 8])
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	3308      	adds	r3, #8
 8005500:	687a      	ldr	r2, [r7, #4]
 8005502:	4413      	add	r3, r2
 8005504:	781b      	ldrb	r3, [r3, #0]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d01b      	beq.n	8005542 <LTC681x_set_cfgr_dis+0xea>
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5] | (0x01 << i);
 800550a:	7bfa      	ldrb	r2, [r7, #15]
 800550c:	4613      	mov	r3, r2
 800550e:	019b      	lsls	r3, r3, #6
 8005510:	4413      	add	r3, r2
 8005512:	009b      	lsls	r3, r3, #2
 8005514:	461a      	mov	r2, r3
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	4413      	add	r3, r2
 800551a:	795b      	ldrb	r3, [r3, #5]
 800551c:	b25a      	sxtb	r2, r3
 800551e:	2101      	movs	r1, #1
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	fa01 f303 	lsl.w	r3, r1, r3
 8005526:	b25b      	sxtb	r3, r3
 8005528:	4313      	orrs	r3, r2
 800552a:	b259      	sxtb	r1, r3
 800552c:	7bfa      	ldrb	r2, [r7, #15]
 800552e:	4613      	mov	r3, r2
 8005530:	019b      	lsls	r3, r3, #6
 8005532:	4413      	add	r3, r2
 8005534:	009b      	lsls	r3, r3, #2
 8005536:	461a      	mov	r2, r3
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	4413      	add	r3, r2
 800553c:	b2ca      	uxtb	r2, r1
 800553e:	715a      	strb	r2, [r3, #5]
 8005540:	e01c      	b.n	800557c <LTC681x_set_cfgr_dis+0x124>
        else
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8005542:	7bfa      	ldrb	r2, [r7, #15]
 8005544:	4613      	mov	r3, r2
 8005546:	019b      	lsls	r3, r3, #6
 8005548:	4413      	add	r3, r2
 800554a:	009b      	lsls	r3, r3, #2
 800554c:	461a      	mov	r2, r3
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	4413      	add	r3, r2
 8005552:	795b      	ldrb	r3, [r3, #5]
 8005554:	b25a      	sxtb	r2, r3
                    & (~(0x01 << i));
 8005556:	2101      	movs	r1, #1
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	fa01 f303 	lsl.w	r3, r1, r3
 800555e:	b25b      	sxtb	r3, r3
 8005560:	43db      	mvns	r3, r3
 8005562:	b25b      	sxtb	r3, r3
 8005564:	4013      	ands	r3, r2
 8005566:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8005568:	7bfa      	ldrb	r2, [r7, #15]
 800556a:	4613      	mov	r3, r2
 800556c:	019b      	lsls	r3, r3, #6
 800556e:	4413      	add	r3, r2
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	461a      	mov	r2, r3
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	4413      	add	r3, r2
                    & (~(0x01 << i));
 8005578:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 800557a:	715a      	strb	r2, [r3, #5]
    for (i = 0; i < 4; i++)
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	3301      	adds	r3, #1
 8005580:	617b      	str	r3, [r7, #20]
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	2b03      	cmp	r3, #3
 8005586:	ddb9      	ble.n	80054fc <LTC681x_set_cfgr_dis+0xa4>
    }
}
 8005588:	bf00      	nop
 800558a:	bf00      	nop
 800558c:	371c      	adds	r7, #28
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr

08005596 <LTC681x_set_cfgr_dcto>:

/* Helper function to control discharge time value */
void LTC681x_set_cfgr_dcto(uint8_t nIC, cell_asic *ic, bool dcto[4])
{
 8005596:	b480      	push	{r7}
 8005598:	b087      	sub	sp, #28
 800559a:	af00      	add	r7, sp, #0
 800559c:	4603      	mov	r3, r0
 800559e:	60b9      	str	r1, [r7, #8]
 80055a0:	607a      	str	r2, [r7, #4]
 80055a2:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 4; i++)
 80055a4:	2300      	movs	r3, #0
 80055a6:	617b      	str	r3, [r7, #20]
 80055a8:	e043      	b.n	8005632 <LTC681x_set_cfgr_dcto+0x9c>
    {
        if (dcto[i])
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	4413      	add	r3, r2
 80055b0:	781b      	ldrb	r3, [r3, #0]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d01c      	beq.n	80055f0 <LTC681x_set_cfgr_dcto+0x5a>
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80055b6:	7bfa      	ldrb	r2, [r7, #15]
 80055b8:	4613      	mov	r3, r2
 80055ba:	019b      	lsls	r3, r3, #6
 80055bc:	4413      	add	r3, r2
 80055be:	009b      	lsls	r3, r3, #2
 80055c0:	461a      	mov	r2, r3
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	4413      	add	r3, r2
 80055c6:	795b      	ldrb	r3, [r3, #5]
 80055c8:	b25a      	sxtb	r2, r3
                    | (0x01 << (i + 4));
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	3304      	adds	r3, #4
 80055ce:	2101      	movs	r1, #1
 80055d0:	fa01 f303 	lsl.w	r3, r1, r3
 80055d4:	b25b      	sxtb	r3, r3
 80055d6:	4313      	orrs	r3, r2
 80055d8:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80055da:	7bfa      	ldrb	r2, [r7, #15]
 80055dc:	4613      	mov	r3, r2
 80055de:	019b      	lsls	r3, r3, #6
 80055e0:	4413      	add	r3, r2
 80055e2:	009b      	lsls	r3, r3, #2
 80055e4:	461a      	mov	r2, r3
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	4413      	add	r3, r2
                    | (0x01 << (i + 4));
 80055ea:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80055ec:	715a      	strb	r2, [r3, #5]
 80055ee:	e01d      	b.n	800562c <LTC681x_set_cfgr_dcto+0x96>
        else
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80055f0:	7bfa      	ldrb	r2, [r7, #15]
 80055f2:	4613      	mov	r3, r2
 80055f4:	019b      	lsls	r3, r3, #6
 80055f6:	4413      	add	r3, r2
 80055f8:	009b      	lsls	r3, r3, #2
 80055fa:	461a      	mov	r2, r3
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	4413      	add	r3, r2
 8005600:	795b      	ldrb	r3, [r3, #5]
 8005602:	b25a      	sxtb	r2, r3
                    & (~(0x01 << (i + 4)));
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	3304      	adds	r3, #4
 8005608:	2101      	movs	r1, #1
 800560a:	fa01 f303 	lsl.w	r3, r1, r3
 800560e:	b25b      	sxtb	r3, r3
 8005610:	43db      	mvns	r3, r3
 8005612:	b25b      	sxtb	r3, r3
 8005614:	4013      	ands	r3, r2
 8005616:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8005618:	7bfa      	ldrb	r2, [r7, #15]
 800561a:	4613      	mov	r3, r2
 800561c:	019b      	lsls	r3, r3, #6
 800561e:	4413      	add	r3, r2
 8005620:	009b      	lsls	r3, r3, #2
 8005622:	461a      	mov	r2, r3
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	4413      	add	r3, r2
                    & (~(0x01 << (i + 4)));
 8005628:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 800562a:	715a      	strb	r2, [r3, #5]
    for (i = 0; i < 4; i++)
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	3301      	adds	r3, #1
 8005630:	617b      	str	r3, [r7, #20]
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	2b03      	cmp	r3, #3
 8005636:	ddb8      	ble.n	80055aa <LTC681x_set_cfgr_dcto+0x14>
    }
}
 8005638:	bf00      	nop
 800563a:	bf00      	nop
 800563c:	371c      	adds	r7, #28
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr

08005646 <LTC681x_set_cfgr_uv>:

/* Helper Function to set UV value in CFG register */
void LTC681x_set_cfgr_uv(uint8_t nIC, cell_asic *ic, uint16_t uv)
{
 8005646:	b480      	push	{r7}
 8005648:	b085      	sub	sp, #20
 800564a:	af00      	add	r7, sp, #0
 800564c:	4603      	mov	r3, r0
 800564e:	6039      	str	r1, [r7, #0]
 8005650:	71fb      	strb	r3, [r7, #7]
 8005652:	4613      	mov	r3, r2
 8005654:	80bb      	strh	r3, [r7, #4]
    uint16_t tmp = (uv / 16) - 1;
 8005656:	88bb      	ldrh	r3, [r7, #4]
 8005658:	091b      	lsrs	r3, r3, #4
 800565a:	b29b      	uxth	r3, r3
 800565c:	3b01      	subs	r3, #1
 800565e:	81fb      	strh	r3, [r7, #14]
    ic[nIC].config.tx_data[1] = 0x00FF & tmp;
 8005660:	79fa      	ldrb	r2, [r7, #7]
 8005662:	4613      	mov	r3, r2
 8005664:	019b      	lsls	r3, r3, #6
 8005666:	4413      	add	r3, r2
 8005668:	009b      	lsls	r3, r3, #2
 800566a:	461a      	mov	r2, r3
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	4413      	add	r3, r2
 8005670:	89fa      	ldrh	r2, [r7, #14]
 8005672:	b2d2      	uxtb	r2, r2
 8005674:	705a      	strb	r2, [r3, #1]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2] & 0xF0;
 8005676:	79fa      	ldrb	r2, [r7, #7]
 8005678:	4613      	mov	r3, r2
 800567a:	019b      	lsls	r3, r3, #6
 800567c:	4413      	add	r3, r2
 800567e:	009b      	lsls	r3, r3, #2
 8005680:	461a      	mov	r2, r3
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	4413      	add	r3, r2
 8005686:	7899      	ldrb	r1, [r3, #2]
 8005688:	79fa      	ldrb	r2, [r7, #7]
 800568a:	4613      	mov	r3, r2
 800568c:	019b      	lsls	r3, r3, #6
 800568e:	4413      	add	r3, r2
 8005690:	009b      	lsls	r3, r3, #2
 8005692:	461a      	mov	r2, r3
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	4413      	add	r3, r2
 8005698:	f021 020f 	bic.w	r2, r1, #15
 800569c:	b2d2      	uxtb	r2, r2
 800569e:	709a      	strb	r2, [r3, #2]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 80056a0:	79fa      	ldrb	r2, [r7, #7]
 80056a2:	4613      	mov	r3, r2
 80056a4:	019b      	lsls	r3, r3, #6
 80056a6:	4413      	add	r3, r2
 80056a8:	009b      	lsls	r3, r3, #2
 80056aa:	461a      	mov	r2, r3
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	4413      	add	r3, r2
 80056b0:	789b      	ldrb	r3, [r3, #2]
 80056b2:	b25a      	sxtb	r2, r3
            | ((0x0F00 & tmp) >> 8);
 80056b4:	89fb      	ldrh	r3, [r7, #14]
 80056b6:	0a1b      	lsrs	r3, r3, #8
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	b25b      	sxtb	r3, r3
 80056bc:	f003 030f 	and.w	r3, r3, #15
 80056c0:	b25b      	sxtb	r3, r3
 80056c2:	4313      	orrs	r3, r2
 80056c4:	b259      	sxtb	r1, r3
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 80056c6:	79fa      	ldrb	r2, [r7, #7]
 80056c8:	4613      	mov	r3, r2
 80056ca:	019b      	lsls	r3, r3, #6
 80056cc:	4413      	add	r3, r2
 80056ce:	009b      	lsls	r3, r3, #2
 80056d0:	461a      	mov	r2, r3
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	4413      	add	r3, r2
            | ((0x0F00 & tmp) >> 8);
 80056d6:	b2ca      	uxtb	r2, r1
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 80056d8:	709a      	strb	r2, [r3, #2]
}
 80056da:	bf00      	nop
 80056dc:	3714      	adds	r7, #20
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr

080056e6 <LTC681x_set_cfgr_ov>:

/* Helper function to set OV value in CFG register */
void LTC681x_set_cfgr_ov(uint8_t nIC, cell_asic *ic, uint16_t ov)
{
 80056e6:	b480      	push	{r7}
 80056e8:	b085      	sub	sp, #20
 80056ea:	af00      	add	r7, sp, #0
 80056ec:	4603      	mov	r3, r0
 80056ee:	6039      	str	r1, [r7, #0]
 80056f0:	71fb      	strb	r3, [r7, #7]
 80056f2:	4613      	mov	r3, r2
 80056f4:	80bb      	strh	r3, [r7, #4]
    uint16_t tmp = (ov / 16);
 80056f6:	88bb      	ldrh	r3, [r7, #4]
 80056f8:	091b      	lsrs	r3, r3, #4
 80056fa:	81fb      	strh	r3, [r7, #14]
    ic[nIC].config.tx_data[3] = 0x00FF & (tmp >> 4);
 80056fc:	89fb      	ldrh	r3, [r7, #14]
 80056fe:	091b      	lsrs	r3, r3, #4
 8005700:	b299      	uxth	r1, r3
 8005702:	79fa      	ldrb	r2, [r7, #7]
 8005704:	4613      	mov	r3, r2
 8005706:	019b      	lsls	r3, r3, #6
 8005708:	4413      	add	r3, r2
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	461a      	mov	r2, r3
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	4413      	add	r3, r2
 8005712:	b2ca      	uxtb	r2, r1
 8005714:	70da      	strb	r2, [r3, #3]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2] & 0x0F;
 8005716:	79fa      	ldrb	r2, [r7, #7]
 8005718:	4613      	mov	r3, r2
 800571a:	019b      	lsls	r3, r3, #6
 800571c:	4413      	add	r3, r2
 800571e:	009b      	lsls	r3, r3, #2
 8005720:	461a      	mov	r2, r3
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	4413      	add	r3, r2
 8005726:	7899      	ldrb	r1, [r3, #2]
 8005728:	79fa      	ldrb	r2, [r7, #7]
 800572a:	4613      	mov	r3, r2
 800572c:	019b      	lsls	r3, r3, #6
 800572e:	4413      	add	r3, r2
 8005730:	009b      	lsls	r3, r3, #2
 8005732:	461a      	mov	r2, r3
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	4413      	add	r3, r2
 8005738:	f001 020f 	and.w	r2, r1, #15
 800573c:	b2d2      	uxtb	r2, r2
 800573e:	709a      	strb	r2, [r3, #2]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8005740:	79fa      	ldrb	r2, [r7, #7]
 8005742:	4613      	mov	r3, r2
 8005744:	019b      	lsls	r3, r3, #6
 8005746:	4413      	add	r3, r2
 8005748:	009b      	lsls	r3, r3, #2
 800574a:	461a      	mov	r2, r3
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	4413      	add	r3, r2
 8005750:	789b      	ldrb	r3, [r3, #2]
 8005752:	b25a      	sxtb	r2, r3
            | ((0x000F & tmp) << 4);
 8005754:	89fb      	ldrh	r3, [r7, #14]
 8005756:	b25b      	sxtb	r3, r3
 8005758:	011b      	lsls	r3, r3, #4
 800575a:	b25b      	sxtb	r3, r3
 800575c:	4313      	orrs	r3, r2
 800575e:	b259      	sxtb	r1, r3
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8005760:	79fa      	ldrb	r2, [r7, #7]
 8005762:	4613      	mov	r3, r2
 8005764:	019b      	lsls	r3, r3, #6
 8005766:	4413      	add	r3, r2
 8005768:	009b      	lsls	r3, r3, #2
 800576a:	461a      	mov	r2, r3
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	4413      	add	r3, r2
            | ((0x000F & tmp) << 4);
 8005770:	b2ca      	uxtb	r2, r1
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8005772:	709a      	strb	r2, [r3, #2]
}
 8005774:	bf00      	nop
 8005776:	3714      	adds	r7, #20
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr

08005780 <cs_low>:
		4, 4, 4, 3, 3, 3, 2, 2, 2, 1, 1, 1, 0, 0, 0, -1, -1, -1, -2, -2, -2, -3,
		-3, -3, -4, -4, -4, -5, -5, -5, -5, -6, -6, -6, -7, -7, -7, -8, -8, -8,
		-9, -9, -9, -10, -10, -10, -10, -11, -11, -11, -12, -12, -12, -13, -13,
		-13, -13, -14, -14, -14, -15, -15, -15, -16, -16, -16, -16, -25 };

void cs_low() {
 8005780:	b580      	push	{r7, lr}
 8005782:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8005784:	2200      	movs	r2, #0
 8005786:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800578a:	4805      	ldr	r0, [pc, #20]	@ (80057a0 <cs_low+0x20>)
 800578c:	f002 fd50 	bl	8008230 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);// Enable Pack, /CS asserted
 8005790:	2201      	movs	r2, #1
 8005792:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005796:	4803      	ldr	r0, [pc, #12]	@ (80057a4 <cs_low+0x24>)
 8005798:	f002 fd4a 	bl	8008230 <HAL_GPIO_WritePin>


}
 800579c:	bf00      	nop
 800579e:	bd80      	pop	{r7, pc}
 80057a0:	40020400 	.word	0x40020400
 80057a4:	40020c00 	.word	0x40020c00

080057a8 <cs_high>:

void cs_high() {
 80057a8:	b580      	push	{r7, lr}
 80057aa:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 80057ac:	2201      	movs	r2, #1
 80057ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80057b2:	4805      	ldr	r0, [pc, #20]	@ (80057c8 <cs_high+0x20>)
 80057b4:	f002 fd3c 	bl	8008230 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);// Disable Pack, /CS deasserted
 80057b8:	2201      	movs	r2, #1
 80057ba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80057be:	4803      	ldr	r0, [pc, #12]	@ (80057cc <cs_high+0x24>)
 80057c0:	f002 fd36 	bl	8008230 <HAL_GPIO_WritePin>


}
 80057c4:	bf00      	nop
 80057c6:	bd80      	pop	{r7, pc}
 80057c8:	40020400 	.word	0x40020400
 80057cc:	40020c00 	.word	0x40020c00

080057d0 <delay_time_us>:

void delay_time_us(uint32_t time_delay_val) {
 80057d0:	b480      	push	{r7}
 80057d2:	b085      	sub	sp, #20
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
	uint32_t time_delay_count;
	uint32_t time_delay_val_temp = time_delay_val * 9;
 80057d8:	687a      	ldr	r2, [r7, #4]
 80057da:	4613      	mov	r3, r2
 80057dc:	00db      	lsls	r3, r3, #3
 80057de:	4413      	add	r3, r2
 80057e0:	60bb      	str	r3, [r7, #8]
	for (time_delay_count = 0; time_delay_count < time_delay_val_temp;
 80057e2:	2300      	movs	r3, #0
 80057e4:	60fb      	str	r3, [r7, #12]
 80057e6:	e003      	b.n	80057f0 <delay_time_us+0x20>
			time_delay_count++) {
		__NOP();
 80057e8:	bf00      	nop
			time_delay_count++) {
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	3301      	adds	r3, #1
 80057ee:	60fb      	str	r3, [r7, #12]
	for (time_delay_count = 0; time_delay_count < time_delay_val_temp;
 80057f0:	68fa      	ldr	r2, [r7, #12]
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	429a      	cmp	r2, r3
 80057f6:	d3f7      	bcc.n	80057e8 <delay_time_us+0x18>
	}
}
 80057f8:	bf00      	nop
 80057fa:	bf00      	nop
 80057fc:	3714      	adds	r7, #20
 80057fe:	46bd      	mov	sp, r7
 8005800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005804:	4770      	bx	lr
	...

08005808 <spi_write_array>:
 * @param parameters   :  Data length, data to transmit
 */

void spi_write_array(uint8_t len, // Option: Number of bytes to be written on the SPI port
		uint8_t data[] //Array of bytes to be written on the SPI port
		) {
 8005808:	b580      	push	{r7, lr}
 800580a:	b084      	sub	sp, #16
 800580c:	af00      	add	r7, sp, #0
 800580e:	4603      	mov	r3, r0
 8005810:	6039      	str	r1, [r7, #0]
 8005812:	71fb      	strb	r3, [r7, #7]
	uint8_t len_t;
	for (len_t = 0; len_t < len; len_t++) {
 8005814:	2300      	movs	r3, #0
 8005816:	73fb      	strb	r3, [r7, #15]
 8005818:	e00f      	b.n	800583a <spi_write_array+0x32>
		if (HAL_SPI_Transmit(&hspi4, &data[len_t], 1, 20) != HAL_OK) {
 800581a:	7bfb      	ldrb	r3, [r7, #15]
 800581c:	683a      	ldr	r2, [r7, #0]
 800581e:	18d1      	adds	r1, r2, r3
 8005820:	2314      	movs	r3, #20
 8005822:	2201      	movs	r2, #1
 8005824:	4809      	ldr	r0, [pc, #36]	@ (800584c <spi_write_array+0x44>)
 8005826:	f004 fad0 	bl	8009dca <HAL_SPI_Transmit>
 800582a:	4603      	mov	r3, r0
 800582c:	2b00      	cmp	r3, #0
 800582e:	d001      	beq.n	8005834 <spi_write_array+0x2c>
			/* Transfer error in transmission process */
			Error_Handler();
 8005830:	f001 f959 	bl	8006ae6 <Error_Handler>
	for (len_t = 0; len_t < len; len_t++) {
 8005834:	7bfb      	ldrb	r3, [r7, #15]
 8005836:	3301      	adds	r3, #1
 8005838:	73fb      	strb	r3, [r7, #15]
 800583a:	7bfa      	ldrb	r2, [r7, #15]
 800583c:	79fb      	ldrb	r3, [r7, #7]
 800583e:	429a      	cmp	r2, r3
 8005840:	d3eb      	bcc.n	800581a <spi_write_array+0x12>
		}
	}

}
 8005842:	bf00      	nop
 8005844:	bf00      	nop
 8005846:	3710      	adds	r7, #16
 8005848:	46bd      	mov	sp, r7
 800584a:	bd80      	pop	{r7, pc}
 800584c:	200014d4 	.word	0x200014d4

08005850 <spi_write_read>:

void spi_write_read(uint8_t tx_Data[], //array of data to be written on SPI port
		uint8_t tx_len, //length of the tx data array
		uint8_t *rx_data, //Input: array that will store the data read by the SPI port
		uint8_t rx_len //Option: number of bytes to be read from the SPI port
		) {
 8005850:	b580      	push	{r7, lr}
 8005852:	b084      	sub	sp, #16
 8005854:	af00      	add	r7, sp, #0
 8005856:	60f8      	str	r0, [r7, #12]
 8005858:	607a      	str	r2, [r7, #4]
 800585a:	461a      	mov	r2, r3
 800585c:	460b      	mov	r3, r1
 800585e:	72fb      	strb	r3, [r7, #11]
 8005860:	4613      	mov	r3, r2
 8005862:	72bb      	strb	r3, [r7, #10]
	status_spi_out = HAL_SPI_Transmit(&hspi4, tx_Data, tx_len, 20);
 8005864:	7afb      	ldrb	r3, [r7, #11]
 8005866:	b29a      	uxth	r2, r3
 8005868:	2314      	movs	r3, #20
 800586a:	68f9      	ldr	r1, [r7, #12]
 800586c:	4812      	ldr	r0, [pc, #72]	@ (80058b8 <spi_write_read+0x68>)
 800586e:	f004 faac 	bl	8009dca <HAL_SPI_Transmit>
 8005872:	4603      	mov	r3, r0
 8005874:	461a      	mov	r2, r3
 8005876:	4b11      	ldr	r3, [pc, #68]	@ (80058bc <spi_write_read+0x6c>)
 8005878:	701a      	strb	r2, [r3, #0]
	rx_len_local = rx_len;
 800587a:	4a11      	ldr	r2, [pc, #68]	@ (80058c0 <spi_write_read+0x70>)
 800587c:	7abb      	ldrb	r3, [r7, #10]
 800587e:	7013      	strb	r3, [r2, #0]
	if (status_spi_out != HAL_OK) {
 8005880:	4b0e      	ldr	r3, [pc, #56]	@ (80058bc <spi_write_read+0x6c>)
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d001      	beq.n	800588c <spi_write_read+0x3c>

		Error_Handler();
 8005888:	f001 f92d 	bl	8006ae6 <Error_Handler>
	}
	status_spi_in = HAL_SPI_Receive(&hspi4, rx_data, rx_len, 20);
 800588c:	7abb      	ldrb	r3, [r7, #10]
 800588e:	b29a      	uxth	r2, r3
 8005890:	2314      	movs	r3, #20
 8005892:	6879      	ldr	r1, [r7, #4]
 8005894:	4808      	ldr	r0, [pc, #32]	@ (80058b8 <spi_write_read+0x68>)
 8005896:	f004 fbdc 	bl	800a052 <HAL_SPI_Receive>
 800589a:	4603      	mov	r3, r0
 800589c:	461a      	mov	r2, r3
 800589e:	4b09      	ldr	r3, [pc, #36]	@ (80058c4 <spi_write_read+0x74>)
 80058a0:	701a      	strb	r2, [r3, #0]
	if (status_spi_in != HAL_OK) {
 80058a2:	4b08      	ldr	r3, [pc, #32]	@ (80058c4 <spi_write_read+0x74>)
 80058a4:	781b      	ldrb	r3, [r3, #0]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d001      	beq.n	80058ae <spi_write_read+0x5e>

		Error_Handler();
 80058aa:	f001 f91c 	bl	8006ae6 <Error_Handler>
	}

}
 80058ae:	bf00      	nop
 80058b0:	3710      	adds	r7, #16
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	200014d4 	.word	0x200014d4
 80058bc:	20001215 	.word	0x20001215
 80058c0:	20001214 	.word	0x20001214
 80058c4:	20001216 	.word	0x20001216

080058c8 <spi_read_byte>:
 * @brief Description  :  Read just 1 byte using the SPI port
 * @param parameters   :  TX data array, TX data length, RX data pointer, number of bytes to be read from the SPI port
 * @return Value       :  return the data RX buffer
 */

uint8_t spi_read_byte(uint8_t tx_dat) {
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b086      	sub	sp, #24
 80058cc:	af02      	add	r7, sp, #8
 80058ce:	4603      	mov	r3, r0
 80058d0:	71fb      	strb	r3, [r7, #7]
	uint8_t data;
	if (HAL_SPI_TransmitReceive(&hspi4, &tx_dat, &data, 1, 20) != HAL_OK) {
 80058d2:	f107 020f 	add.w	r2, r7, #15
 80058d6:	1df9      	adds	r1, r7, #7
 80058d8:	2314      	movs	r3, #20
 80058da:	9300      	str	r3, [sp, #0]
 80058dc:	2301      	movs	r3, #1
 80058de:	4806      	ldr	r0, [pc, #24]	@ (80058f8 <spi_read_byte+0x30>)
 80058e0:	f004 fcd0 	bl	800a284 <HAL_SPI_TransmitReceive>
 80058e4:	4603      	mov	r3, r0
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d001      	beq.n	80058ee <spi_read_byte+0x26>
		Error_Handler();
 80058ea:	f001 f8fc 	bl	8006ae6 <Error_Handler>
	}
	return (data);
 80058ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	3710      	adds	r7, #16
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}
 80058f8:	200014d4 	.word	0x200014d4

080058fc <cell_voltage_read>:
        temperature_val_tb = TemperatureDataTable[temp_val_tp];
    }
    return temperature_val_tb;
}

int8_t cell_voltage_read(void) {
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b082      	sub	sp, #8
 8005900:	af00      	add	r7, sp, #0
	int8_t error = 0;
 8005902:	2300      	movs	r3, #0
 8005904:	717b      	strb	r3, [r7, #5]
	wakeup_sleep(TOTAL_IC);
 8005906:	2002      	movs	r0, #2
 8005908:	f7fe fe9e 	bl	8004648 <wakeup_sleep>
	LTC6811_adcv(ADC_CONVERSION_MODE, ADC_DCP, CELL_CH_TO_CONVERT);
 800590c:	2302      	movs	r3, #2
 800590e:	2100      	movs	r1, #0
 8005910:	2200      	movs	r2, #0
 8005912:	4618      	mov	r0, r3
 8005914:	f7fe fe28 	bl	8004568 <LTC6811_adcv>
	 LTC6811_pollAdc();
 8005918:	f7fe fe50 	bl	80045bc <LTC6811_pollAdc>
	wakeup_sleep(TOTAL_IC);
 800591c:	2002      	movs	r0, #2
 800591e:	f7fe fe93 	bl	8004648 <wakeup_sleep>
	error = LTC6811_rdcv(SEL_ALL_REG, TOTAL_IC, BMS_IC);
 8005922:	2300      	movs	r3, #0
 8005924:	4a19      	ldr	r2, [pc, #100]	@ (800598c <cell_voltage_read+0x90>)
 8005926:	2102      	movs	r1, #2
 8005928:	4618      	mov	r0, r3
 800592a:	f7fe fe30 	bl	800458e <LTC6811_rdcv>
 800592e:	4603      	mov	r3, r0
 8005930:	717b      	strb	r3, [r7, #5]
//	check_error(error);
	uint8_t i_1, current_ic_1;
	if (error == -1) {
 8005932:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8005936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800593a:	d121      	bne.n	8005980 <cell_voltage_read+0x84>
		for (current_ic_1 = 0; current_ic_1 < TOTAL_IC; current_ic_1++) {
 800593c:	2300      	movs	r3, #0
 800593e:	71bb      	strb	r3, [r7, #6]
 8005940:	e01b      	b.n	800597a <cell_voltage_read+0x7e>
			for (i_1 = 0; i_1 < BMS_IC[0].ic_reg.cell_channels; i_1++) {
 8005942:	2300      	movs	r3, #0
 8005944:	71fb      	strb	r3, [r7, #7]
 8005946:	e00f      	b.n	8005968 <cell_voltage_read+0x6c>
				BMS_IC[current_ic_1].cells.c_codes[i_1] = 0;
 8005948:	79ba      	ldrb	r2, [r7, #6]
 800594a:	79f9      	ldrb	r1, [r7, #7]
 800594c:	480f      	ldr	r0, [pc, #60]	@ (800598c <cell_voltage_read+0x90>)
 800594e:	4613      	mov	r3, r2
 8005950:	019b      	lsls	r3, r3, #6
 8005952:	4413      	add	r3, r2
 8005954:	005b      	lsls	r3, r3, #1
 8005956:	440b      	add	r3, r1
 8005958:	330c      	adds	r3, #12
 800595a:	005b      	lsls	r3, r3, #1
 800595c:	4403      	add	r3, r0
 800595e:	2200      	movs	r2, #0
 8005960:	80da      	strh	r2, [r3, #6]
			for (i_1 = 0; i_1 < BMS_IC[0].ic_reg.cell_channels; i_1++) {
 8005962:	79fb      	ldrb	r3, [r7, #7]
 8005964:	3301      	adds	r3, #1
 8005966:	71fb      	strb	r3, [r7, #7]
 8005968:	4b08      	ldr	r3, [pc, #32]	@ (800598c <cell_voltage_read+0x90>)
 800596a:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 800596e:	79fa      	ldrb	r2, [r7, #7]
 8005970:	429a      	cmp	r2, r3
 8005972:	d3e9      	bcc.n	8005948 <cell_voltage_read+0x4c>
		for (current_ic_1 = 0; current_ic_1 < TOTAL_IC; current_ic_1++) {
 8005974:	79bb      	ldrb	r3, [r7, #6]
 8005976:	3301      	adds	r3, #1
 8005978:	71bb      	strb	r3, [r7, #6]
 800597a:	79bb      	ldrb	r3, [r7, #6]
 800597c:	2b01      	cmp	r3, #1
 800597e:	d9e0      	bls.n	8005942 <cell_voltage_read+0x46>
			}
		}
	}
	//cell_data_print(error, conv_time);
	return error;
 8005980:	f997 3005 	ldrsb.w	r3, [r7, #5]
}
 8005984:	4618      	mov	r0, r3
 8005986:	3708      	adds	r7, #8
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}
 800598c:	20000ffc 	.word	0x20000ffc

08005990 <RTC_Init>:
static int BCD2DEC(uint8_t val) {
    return (int)((val / 16 * 10) + (val % 16));
}

void RTC_Init(void)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b086      	sub	sp, #24
 8005994:	af04      	add	r7, sp, #16
    uint8_t ctrl;

    // Step 1: Clear oscillator start bit first
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 8005996:	f04f 33ff 	mov.w	r3, #4294967295
 800599a:	9302      	str	r3, [sp, #8]
 800599c:	2301      	movs	r3, #1
 800599e:	9301      	str	r3, [sp, #4]
 80059a0:	1dfb      	adds	r3, r7, #7
 80059a2:	9300      	str	r3, [sp, #0]
 80059a4:	2301      	movs	r3, #1
 80059a6:	2200      	movs	r2, #0
 80059a8:	21df      	movs	r1, #223	@ 0xdf
 80059aa:	4848      	ldr	r0, [pc, #288]	@ (8005acc <RTC_Init+0x13c>)
 80059ac:	f002 feca 	bl	8008744 <HAL_I2C_Mem_Read>
    ctrl &= ~MCP7940N_ST;
 80059b0:	79fb      	ldrb	r3, [r7, #7]
 80059b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059b6:	b2db      	uxtb	r3, r3
 80059b8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 80059ba:	f04f 33ff 	mov.w	r3, #4294967295
 80059be:	9302      	str	r3, [sp, #8]
 80059c0:	2301      	movs	r3, #1
 80059c2:	9301      	str	r3, [sp, #4]
 80059c4:	1dfb      	adds	r3, r7, #7
 80059c6:	9300      	str	r3, [sp, #0]
 80059c8:	2301      	movs	r3, #1
 80059ca:	2200      	movs	r2, #0
 80059cc:	21df      	movs	r1, #223	@ 0xdf
 80059ce:	483f      	ldr	r0, [pc, #252]	@ (8005acc <RTC_Init+0x13c>)
 80059d0:	f002 fdbe 	bl	8008550 <HAL_I2C_Mem_Write>
    HAL_Delay(10);  // Wait for oscillator to stop
 80059d4:	200a      	movs	r0, #10
 80059d6:	f001 fd83 	bl	80074e0 <HAL_Delay>

    // Step 2: Enable battery backup
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 80059da:	f04f 33ff 	mov.w	r3, #4294967295
 80059de:	9302      	str	r3, [sp, #8]
 80059e0:	2301      	movs	r3, #1
 80059e2:	9301      	str	r3, [sp, #4]
 80059e4:	1dfb      	adds	r3, r7, #7
 80059e6:	9300      	str	r3, [sp, #0]
 80059e8:	2301      	movs	r3, #1
 80059ea:	2203      	movs	r2, #3
 80059ec:	21df      	movs	r1, #223	@ 0xdf
 80059ee:	4837      	ldr	r0, [pc, #220]	@ (8005acc <RTC_Init+0x13c>)
 80059f0:	f002 fea8 	bl	8008744 <HAL_I2C_Mem_Read>
    ctrl |= MCP7940N_VBATEN;
 80059f4:	79fb      	ldrb	r3, [r7, #7]
 80059f6:	f043 0308 	orr.w	r3, r3, #8
 80059fa:	b2db      	uxtb	r3, r3
 80059fc:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 80059fe:	f04f 33ff 	mov.w	r3, #4294967295
 8005a02:	9302      	str	r3, [sp, #8]
 8005a04:	2301      	movs	r3, #1
 8005a06:	9301      	str	r3, [sp, #4]
 8005a08:	1dfb      	adds	r3, r7, #7
 8005a0a:	9300      	str	r3, [sp, #0]
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	2203      	movs	r2, #3
 8005a10:	21df      	movs	r1, #223	@ 0xdf
 8005a12:	482e      	ldr	r0, [pc, #184]	@ (8005acc <RTC_Init+0x13c>)
 8005a14:	f002 fd9c 	bl	8008550 <HAL_I2C_Mem_Write>

    // Step 3: Start oscillator
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 8005a18:	f04f 33ff 	mov.w	r3, #4294967295
 8005a1c:	9302      	str	r3, [sp, #8]
 8005a1e:	2301      	movs	r3, #1
 8005a20:	9301      	str	r3, [sp, #4]
 8005a22:	1dfb      	adds	r3, r7, #7
 8005a24:	9300      	str	r3, [sp, #0]
 8005a26:	2301      	movs	r3, #1
 8005a28:	2200      	movs	r2, #0
 8005a2a:	21df      	movs	r1, #223	@ 0xdf
 8005a2c:	4827      	ldr	r0, [pc, #156]	@ (8005acc <RTC_Init+0x13c>)
 8005a2e:	f002 fe89 	bl	8008744 <HAL_I2C_Mem_Read>
    ctrl |= MCP7940N_ST;
 8005a32:	79fb      	ldrb	r3, [r7, #7]
 8005a34:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005a38:	b2db      	uxtb	r3, r3
 8005a3a:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 8005a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8005a40:	9302      	str	r3, [sp, #8]
 8005a42:	2301      	movs	r3, #1
 8005a44:	9301      	str	r3, [sp, #4]
 8005a46:	1dfb      	adds	r3, r7, #7
 8005a48:	9300      	str	r3, [sp, #0]
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	21df      	movs	r1, #223	@ 0xdf
 8005a50:	481e      	ldr	r0, [pc, #120]	@ (8005acc <RTC_Init+0x13c>)
 8005a52:	f002 fd7d 	bl	8008550 <HAL_I2C_Mem_Write>

    // Step 4: Wait for oscillator to start running
    do {
        HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 8005a56:	f04f 33ff 	mov.w	r3, #4294967295
 8005a5a:	9302      	str	r3, [sp, #8]
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	9301      	str	r3, [sp, #4]
 8005a60:	1dfb      	adds	r3, r7, #7
 8005a62:	9300      	str	r3, [sp, #0]
 8005a64:	2301      	movs	r3, #1
 8005a66:	2203      	movs	r2, #3
 8005a68:	21df      	movs	r1, #223	@ 0xdf
 8005a6a:	4818      	ldr	r0, [pc, #96]	@ (8005acc <RTC_Init+0x13c>)
 8005a6c:	f002 fe6a 	bl	8008744 <HAL_I2C_Mem_Read>
    } while(!(ctrl & MCP7940N_OSCON));
 8005a70:	79fb      	ldrb	r3, [r7, #7]
 8005a72:	f003 0320 	and.w	r3, r3, #32
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d0ed      	beq.n	8005a56 <RTC_Init+0xc6>

    // Step 5: Clear power fail flag if set
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 8005a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a7e:	9302      	str	r3, [sp, #8]
 8005a80:	2301      	movs	r3, #1
 8005a82:	9301      	str	r3, [sp, #4]
 8005a84:	1dfb      	adds	r3, r7, #7
 8005a86:	9300      	str	r3, [sp, #0]
 8005a88:	2301      	movs	r3, #1
 8005a8a:	2203      	movs	r2, #3
 8005a8c:	21df      	movs	r1, #223	@ 0xdf
 8005a8e:	480f      	ldr	r0, [pc, #60]	@ (8005acc <RTC_Init+0x13c>)
 8005a90:	f002 fe58 	bl	8008744 <HAL_I2C_Mem_Read>
    if(ctrl & MCP7940N_PWRFAIL) {
 8005a94:	79fb      	ldrb	r3, [r7, #7]
 8005a96:	f003 0310 	and.w	r3, r3, #16
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d011      	beq.n	8005ac2 <RTC_Init+0x132>
        ctrl &= ~MCP7940N_PWRFAIL;
 8005a9e:	79fb      	ldrb	r3, [r7, #7]
 8005aa0:	f023 0310 	bic.w	r3, r3, #16
 8005aa4:	b2db      	uxtb	r3, r3
 8005aa6:	71fb      	strb	r3, [r7, #7]
        HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 8005aa8:	f04f 33ff 	mov.w	r3, #4294967295
 8005aac:	9302      	str	r3, [sp, #8]
 8005aae:	2301      	movs	r3, #1
 8005ab0:	9301      	str	r3, [sp, #4]
 8005ab2:	1dfb      	adds	r3, r7, #7
 8005ab4:	9300      	str	r3, [sp, #0]
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	2203      	movs	r2, #3
 8005aba:	21df      	movs	r1, #223	@ 0xdf
 8005abc:	4803      	ldr	r0, [pc, #12]	@ (8005acc <RTC_Init+0x13c>)
 8005abe:	f002 fd47 	bl	8008550 <HAL_I2C_Mem_Write>
    }
}
 8005ac2:	bf00      	nop
 8005ac4:	3708      	adds	r7, #8
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}
 8005aca:	bf00      	nop
 8005acc:	200012d0 	.word	0x200012d0

08005ad0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005ad0:	b590      	push	{r4, r7, lr}
 8005ad2:	b08f      	sub	sp, #60	@ 0x3c
 8005ad4:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005ad6:	f001 fc91 	bl	80073fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005ada:	f000 f929 	bl	8005d30 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005ade:	f000 fc3d 	bl	800635c <MX_GPIO_Init>
  MX_SPI1_Init();
 8005ae2:	f000 fabb 	bl	800605c <MX_SPI1_Init>
  MX_SPI2_Init();
 8005ae6:	f000 faef 	bl	80060c8 <MX_SPI2_Init>
  MX_I2C2_Init();
 8005aea:	f000 fa37 	bl	8005f5c <MX_I2C2_Init>
  MX_I2C3_Init();
 8005aee:	f000 fa75 	bl	8005fdc <MX_I2C3_Init>
  MX_SPI3_Init();
 8005af2:	f000 fb1f 	bl	8006134 <MX_SPI3_Init>
  MX_SPI4_Init();
 8005af6:	f000 fb53 	bl	80061a0 <MX_SPI4_Init>
  MX_CAN1_Init();
 8005afa:	f000 f985 	bl	8005e08 <MX_CAN1_Init>
  MX_CAN2_Init();
 8005afe:	f000 f9b9 	bl	8005e74 <MX_CAN2_Init>
  MX_I2C1_Init();
 8005b02:	f000 f9eb 	bl	8005edc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8005b06:	f000 fb81 	bl	800620c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8005b0a:	f000 fba9 	bl	8006260 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8005b0e:	f000 fbd1 	bl	80062b4 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8005b12:	f000 fbf9 	bl	8006308 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 8005b16:	f005 fdd3 	bl	800b6c0 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  RTC_Init();
 8005b1a:	f7ff ff39 	bl	8005990 <RTC_Init>
  LED_Init();		/* Reset all LEDs */
 8005b1e:	f7fb fa51 	bl	8000fc4 <LED_Init>

  init_ina229_devices();
 8005b22:	f000 fe75 	bl	8006810 <init_ina229_devices>

  for (int i = 0; i < NUM_INA229; i++)
 8005b26:	2300      	movs	r3, #0
 8005b28:	61fb      	str	r3, [r7, #28]
 8005b2a:	e00c      	b.n	8005b46 <main+0x76>
  { INA229_config(ina229_devices[i]); HAL_Delay(10); }
 8005b2c:	4a73      	ldr	r2, [pc, #460]	@ (8005cfc <main+0x22c>)
 8005b2e:	69fb      	ldr	r3, [r7, #28]
 8005b30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b34:	4618      	mov	r0, r3
 8005b36:	f7fe fb59 	bl	80041ec <INA229_config>
 8005b3a:	200a      	movs	r0, #10
 8005b3c:	f001 fcd0 	bl	80074e0 <HAL_Delay>
  for (int i = 0; i < NUM_INA229; i++)
 8005b40:	69fb      	ldr	r3, [r7, #28]
 8005b42:	3301      	adds	r3, #1
 8005b44:	61fb      	str	r3, [r7, #28]
 8005b46:	69fb      	ldr	r3, [r7, #28]
 8005b48:	2b19      	cmp	r3, #25
 8005b4a:	ddef      	ble.n	8005b2c <main+0x5c>



  mcu_spiInit(0);
 8005b4c:	2000      	movs	r0, #0
 8005b4e:	f7fe fc65 	bl	800441c <mcu_spiInit>
  HAL_Delay(10);
 8005b52:	200a      	movs	r0, #10
 8005b54:	f001 fcc4 	bl	80074e0 <HAL_Delay>

  //init ltc ics

  //--------------------------------------------------------------//

	LTC6811_init_cfg(TOTAL_IC, BMS_IC);
 8005b58:	4969      	ldr	r1, [pc, #420]	@ (8005d00 <main+0x230>)
 8005b5a:	2002      	movs	r0, #2
 8005b5c:	f7fe fd44 	bl	80045e8 <LTC6811_init_cfg>
	uint8_t main_current_ic;
	for (main_current_ic = 0; main_current_ic < TOTAL_IC; main_current_ic++) {
 8005b60:	2300      	movs	r3, #0
 8005b62:	76fb      	strb	r3, [r7, #27]
 8005b64:	e018      	b.n	8005b98 <main+0xc8>
		LTC6811_set_cfgr(main_current_ic, BMS_IC, REF_ON, ADCOPT, GPIOBITS_A,
 8005b66:	4b67      	ldr	r3, [pc, #412]	@ (8005d04 <main+0x234>)
 8005b68:	7819      	ldrb	r1, [r3, #0]
 8005b6a:	4b67      	ldr	r3, [pc, #412]	@ (8005d08 <main+0x238>)
 8005b6c:	781c      	ldrb	r4, [r3, #0]
 8005b6e:	4b67      	ldr	r3, [pc, #412]	@ (8005d0c <main+0x23c>)
 8005b70:	881b      	ldrh	r3, [r3, #0]
 8005b72:	4a67      	ldr	r2, [pc, #412]	@ (8005d10 <main+0x240>)
 8005b74:	8812      	ldrh	r2, [r2, #0]
 8005b76:	7ef8      	ldrb	r0, [r7, #27]
 8005b78:	9204      	str	r2, [sp, #16]
 8005b7a:	9303      	str	r3, [sp, #12]
 8005b7c:	4b65      	ldr	r3, [pc, #404]	@ (8005d14 <main+0x244>)
 8005b7e:	9302      	str	r3, [sp, #8]
 8005b80:	4b65      	ldr	r3, [pc, #404]	@ (8005d18 <main+0x248>)
 8005b82:	9301      	str	r3, [sp, #4]
 8005b84:	4b65      	ldr	r3, [pc, #404]	@ (8005d1c <main+0x24c>)
 8005b86:	9300      	str	r3, [sp, #0]
 8005b88:	4623      	mov	r3, r4
 8005b8a:	460a      	mov	r2, r1
 8005b8c:	495c      	ldr	r1, [pc, #368]	@ (8005d00 <main+0x230>)
 8005b8e:	f7fe fd3a 	bl	8004606 <LTC6811_set_cfgr>
	for (main_current_ic = 0; main_current_ic < TOTAL_IC; main_current_ic++) {
 8005b92:	7efb      	ldrb	r3, [r7, #27]
 8005b94:	3301      	adds	r3, #1
 8005b96:	76fb      	strb	r3, [r7, #27]
 8005b98:	7efb      	ldrb	r3, [r7, #27]
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d9e3      	bls.n	8005b66 <main+0x96>
				DCCBITS_A, DCTOBITS, UV, OV);
	}
	LTC6811_wrcfg(TOTAL_IC, BMS_IC);
 8005b9e:	4958      	ldr	r1, [pc, #352]	@ (8005d00 <main+0x230>)
 8005ba0:	2002      	movs	r0, #2
 8005ba2:	f7fe fcd2 	bl	800454a <LTC6811_wrcfg>
	LTC6811_reset_crc_count(TOTAL_IC, BMS_IC);
 8005ba6:	4956      	ldr	r1, [pc, #344]	@ (8005d00 <main+0x230>)
 8005ba8:	2002      	movs	r0, #2
 8005baa:	f7fe fd0e 	bl	80045ca <LTC6811_reset_crc_count>
	LTC6811_init_reg_limits(TOTAL_IC, BMS_IC);
 8005bae:	4954      	ldr	r1, [pc, #336]	@ (8005d00 <main+0x230>)
 8005bb0:	2002      	movs	r0, #2
 8005bb2:	f7fe fc71 	bl	8004498 <LTC6811_init_reg_limits>

  //--------------------------------------------------------------//

  /* Initialize the display module */
  Display_Init();
 8005bb6:	f7fc f839 	bl	8001c2c <Display_Init>

  /* Display the main title page */
  Display_MainTitlePage();
 8005bba:	f7fc f85f 	bl	8001c7c <Display_MainTitlePage>

  /* Initialize the expander at address 0x20 by configuring all its pins as outputs */
  Expander_InitAllDevices(&hi2c2);
 8005bbe:	4858      	ldr	r0, [pc, #352]	@ (8005d20 <main+0x250>)
 8005bc0:	f7fe f814 	bl	8003bec <Expander_InitAllDevices>
  Expander_InitAllDevices(&hi2c3);
 8005bc4:	4857      	ldr	r0, [pc, #348]	@ (8005d24 <main+0x254>)
 8005bc6:	f7fe f811 	bl	8003bec <Expander_InitAllDevices>

    /* USER CODE BEGIN 3 */



		  cell12_Temp_01_Set(resistance[0]);
 8005bca:	4b57      	ldr	r3, [pc, #348]	@ (8005d28 <main+0x258>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	ee07 3a90 	vmov	s15, r3
 8005bd2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005bd6:	eeb0 0a67 	vmov.f32	s0, s15
 8005bda:	f7fb fb27 	bl	800122c <cell12_Temp_01_Set>
		  cell12_Temp_02_Set(resistance[1]);
 8005bde:	4b52      	ldr	r3, [pc, #328]	@ (8005d28 <main+0x258>)
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	ee07 3a90 	vmov	s15, r3
 8005be6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005bea:	eeb0 0a67 	vmov.f32	s0, s15
 8005bee:	f7fb fbd3 	bl	8001398 <cell12_Temp_02_Set>
		  cell12_Temp_03_Set(resistance[2]);
 8005bf2:	4b4d      	ldr	r3, [pc, #308]	@ (8005d28 <main+0x258>)
 8005bf4:	689b      	ldr	r3, [r3, #8]
 8005bf6:	ee07 3a90 	vmov	s15, r3
 8005bfa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005bfe:	eeb0 0a67 	vmov.f32	s0, s15
 8005c02:	f7fb fc89 	bl	8001518 <cell12_Temp_03_Set>
		  cell11_Temp_01_Set(resistance[3]);
 8005c06:	4b48      	ldr	r3, [pc, #288]	@ (8005d28 <main+0x258>)
 8005c08:	68db      	ldr	r3, [r3, #12]
 8005c0a:	ee07 3a90 	vmov	s15, r3
 8005c0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c12:	eeb0 0a67 	vmov.f32	s0, s15
 8005c16:	f7fb fd35 	bl	8001684 <cell11_Temp_01_Set>
		  cell11_Temp_02_Set(resistance[4]);
 8005c1a:	4b43      	ldr	r3, [pc, #268]	@ (8005d28 <main+0x258>)
 8005c1c:	691b      	ldr	r3, [r3, #16]
 8005c1e:	ee07 3a90 	vmov	s15, r3
 8005c22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c26:	eeb0 0a67 	vmov.f32	s0, s15
 8005c2a:	f7fb fdeb 	bl	8001804 <cell11_Temp_02_Set>
		  cell11_Temp_03_Set(resistance[4]);
 8005c2e:	4b3e      	ldr	r3, [pc, #248]	@ (8005d28 <main+0x258>)
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	ee07 3a90 	vmov	s15, r3
 8005c36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c3a:	eeb0 0a67 	vmov.f32	s0, s15
 8005c3e:	f7fb fea1 	bl	8001984 <cell11_Temp_03_Set>
//
//		  HAL_Delay(1000);
//
//		  Set_Output_Voltage(CELL_24, 2.0f);

	        Voltage_Sequence_Automatic();
 8005c42:	f000 fe9d 	bl	8006980 <Voltage_Sequence_Automatic>

	        // Process battery tests
	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8005c46:	2300      	movs	r3, #0
 8005c48:	617b      	str	r3, [r7, #20]
 8005c4a:	e008      	b.n	8005c5e <main+0x18e>
	        	Set_LED_status(cell, ON);
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	2100      	movs	r1, #0
 8005c52:	4618      	mov	r0, r3
 8005c54:	f7fe fa60 	bl	8004118 <Set_LED_status>
	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8005c58:	697b      	ldr	r3, [r7, #20]
 8005c5a:	3301      	adds	r3, #1
 8005c5c:	617b      	str	r3, [r7, #20]
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	2b17      	cmp	r3, #23
 8005c62:	ddf3      	ble.n	8005c4c <main+0x17c>
	        }

	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8005c64:	2300      	movs	r3, #0
 8005c66:	613b      	str	r3, [r7, #16]
 8005c68:	e008      	b.n	8005c7c <main+0x1ac>
	        	Set_LED_status(cell, OFF);
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	b2db      	uxtb	r3, r3
 8005c6e:	2101      	movs	r1, #1
 8005c70:	4618      	mov	r0, r3
 8005c72:	f7fe fa51 	bl	8004118 <Set_LED_status>
	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	3301      	adds	r3, #1
 8005c7a:	613b      	str	r3, [r7, #16]
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	2b17      	cmp	r3, #23
 8005c80:	ddf3      	ble.n	8005c6a <main+0x19a>
	        }
	        HAL_Delay(1000);
 8005c82:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005c86:	f001 fc2b 	bl	80074e0 <HAL_Delay>

	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	60fb      	str	r3, [r7, #12]
 8005c8e:	e009      	b.n	8005ca4 <main+0x1d4>
	        	Set_Output_Voltage(cell, 4.2);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	b2db      	uxtb	r3, r3
 8005c94:	ed9f 0a25 	vldr	s0, [pc, #148]	@ 8005d2c <main+0x25c>
 8005c98:	4618      	mov	r0, r3
 8005c9a:	f7fe f9cf 	bl	800403c <Set_Output_Voltage>
	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	3301      	adds	r3, #1
 8005ca2:	60fb      	str	r3, [r7, #12]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	2b17      	cmp	r3, #23
 8005ca8:	ddf2      	ble.n	8005c90 <main+0x1c0>
	        }


	        HAL_Delay(1000);
 8005caa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005cae:	f001 fc17 	bl	80074e0 <HAL_Delay>

	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	60bb      	str	r3, [r7, #8]
 8005cb6:	e009      	b.n	8005ccc <main+0x1fc>
	        	Set_Output_Voltage(cell, 2.0);
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	f7fe f9bb 	bl	800403c <Set_Output_Voltage>
	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	3301      	adds	r3, #1
 8005cca:	60bb      	str	r3, [r7, #8]
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	2b17      	cmp	r3, #23
 8005cd0:	ddf2      	ble.n	8005cb8 <main+0x1e8>
	        }
	        HAL_Delay(1000);
 8005cd2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005cd6:	f001 fc03 	bl	80074e0 <HAL_Delay>

	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8005cda:	2300      	movs	r3, #0
 8005cdc:	607b      	str	r3, [r7, #4]
 8005cde:	e008      	b.n	8005cf2 <main+0x222>
	        	Set_LED_status(cell, ON);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	2100      	movs	r1, #0
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f7fe fa16 	bl	8004118 <Set_LED_status>
	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	3301      	adds	r3, #1
 8005cf0:	607b      	str	r3, [r7, #4]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2b17      	cmp	r3, #23
 8005cf6:	ddf3      	ble.n	8005ce0 <main+0x210>
		  cell12_Temp_01_Set(resistance[0]);
 8005cf8:	e767      	b.n	8005bca <main+0xfa>
 8005cfa:	bf00      	nop
 8005cfc:	20001218 	.word	0x20001218
 8005d00:	20000ffc 	.word	0x20000ffc
 8005d04:	20000900 	.word	0x20000900
 8005d08:	20001204 	.word	0x20001204
 8005d0c:	2000090a 	.word	0x2000090a
 8005d10:	2000090c 	.word	0x2000090c
 8005d14:	20000910 	.word	0x20000910
 8005d18:	20001208 	.word	0x20001208
 8005d1c:	20000904 	.word	0x20000904
 8005d20:	20001324 	.word	0x20001324
 8005d24:	20001378 	.word	0x20001378
 8005d28:	200008e8 	.word	0x200008e8
 8005d2c:	40866666 	.word	0x40866666

08005d30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b094      	sub	sp, #80	@ 0x50
 8005d34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005d36:	f107 0320 	add.w	r3, r7, #32
 8005d3a:	2230      	movs	r2, #48	@ 0x30
 8005d3c:	2100      	movs	r1, #0
 8005d3e:	4618      	mov	r0, r3
 8005d40:	f005 fe42 	bl	800b9c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005d44:	f107 030c 	add.w	r3, r7, #12
 8005d48:	2200      	movs	r2, #0
 8005d4a:	601a      	str	r2, [r3, #0]
 8005d4c:	605a      	str	r2, [r3, #4]
 8005d4e:	609a      	str	r2, [r3, #8]
 8005d50:	60da      	str	r2, [r3, #12]
 8005d52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005d54:	2300      	movs	r3, #0
 8005d56:	60bb      	str	r3, [r7, #8]
 8005d58:	4b29      	ldr	r3, [pc, #164]	@ (8005e00 <SystemClock_Config+0xd0>)
 8005d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d5c:	4a28      	ldr	r2, [pc, #160]	@ (8005e00 <SystemClock_Config+0xd0>)
 8005d5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d62:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d64:	4b26      	ldr	r3, [pc, #152]	@ (8005e00 <SystemClock_Config+0xd0>)
 8005d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d6c:	60bb      	str	r3, [r7, #8]
 8005d6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8005d70:	2300      	movs	r3, #0
 8005d72:	607b      	str	r3, [r7, #4]
 8005d74:	4b23      	ldr	r3, [pc, #140]	@ (8005e04 <SystemClock_Config+0xd4>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8005d7c:	4a21      	ldr	r2, [pc, #132]	@ (8005e04 <SystemClock_Config+0xd4>)
 8005d7e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005d82:	6013      	str	r3, [r2, #0]
 8005d84:	4b1f      	ldr	r3, [pc, #124]	@ (8005e04 <SystemClock_Config+0xd4>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005d8c:	607b      	str	r3, [r7, #4]
 8005d8e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005d90:	2302      	movs	r3, #2
 8005d92:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005d94:	2301      	movs	r3, #1
 8005d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005d98:	2310      	movs	r3, #16
 8005d9a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005d9c:	2302      	movs	r3, #2
 8005d9e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005da0:	2300      	movs	r3, #0
 8005da2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8005da4:	230f      	movs	r3, #15
 8005da6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8005da8:	2390      	movs	r3, #144	@ 0x90
 8005daa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005dac:	2302      	movs	r3, #2
 8005dae:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8005db0:	2305      	movs	r3, #5
 8005db2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005db4:	f107 0320 	add.w	r3, r7, #32
 8005db8:	4618      	mov	r0, r3
 8005dba:	f003 fb25 	bl	8009408 <HAL_RCC_OscConfig>
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d001      	beq.n	8005dc8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8005dc4:	f000 fe8f 	bl	8006ae6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005dc8:	230f      	movs	r3, #15
 8005dca:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005dcc:	2302      	movs	r3, #2
 8005dce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005dd4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8005dd8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005dda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005dde:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005de0:	f107 030c 	add.w	r3, r7, #12
 8005de4:	2102      	movs	r1, #2
 8005de6:	4618      	mov	r0, r3
 8005de8:	f003 fd86 	bl	80098f8 <HAL_RCC_ClockConfig>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d001      	beq.n	8005df6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8005df2:	f000 fe78 	bl	8006ae6 <Error_Handler>
  }
}
 8005df6:	bf00      	nop
 8005df8:	3750      	adds	r7, #80	@ 0x50
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}
 8005dfe:	bf00      	nop
 8005e00:	40023800 	.word	0x40023800
 8005e04:	40007000 	.word	0x40007000

08005e08 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8005e0c:	4b17      	ldr	r3, [pc, #92]	@ (8005e6c <MX_CAN1_Init+0x64>)
 8005e0e:	4a18      	ldr	r2, [pc, #96]	@ (8005e70 <MX_CAN1_Init+0x68>)
 8005e10:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 10;
 8005e12:	4b16      	ldr	r3, [pc, #88]	@ (8005e6c <MX_CAN1_Init+0x64>)
 8005e14:	220a      	movs	r2, #10
 8005e16:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8005e18:	4b14      	ldr	r3, [pc, #80]	@ (8005e6c <MX_CAN1_Init+0x64>)
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8005e1e:	4b13      	ldr	r3, [pc, #76]	@ (8005e6c <MX_CAN1_Init+0x64>)
 8005e20:	2200      	movs	r2, #0
 8005e22:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8005e24:	4b11      	ldr	r3, [pc, #68]	@ (8005e6c <MX_CAN1_Init+0x64>)
 8005e26:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8005e2a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 8005e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8005e6c <MX_CAN1_Init+0x64>)
 8005e2e:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8005e32:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8005e34:	4b0d      	ldr	r3, [pc, #52]	@ (8005e6c <MX_CAN1_Init+0x64>)
 8005e36:	2200      	movs	r2, #0
 8005e38:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8005e3a:	4b0c      	ldr	r3, [pc, #48]	@ (8005e6c <MX_CAN1_Init+0x64>)
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8005e40:	4b0a      	ldr	r3, [pc, #40]	@ (8005e6c <MX_CAN1_Init+0x64>)
 8005e42:	2200      	movs	r2, #0
 8005e44:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8005e46:	4b09      	ldr	r3, [pc, #36]	@ (8005e6c <MX_CAN1_Init+0x64>)
 8005e48:	2200      	movs	r2, #0
 8005e4a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8005e4c:	4b07      	ldr	r3, [pc, #28]	@ (8005e6c <MX_CAN1_Init+0x64>)
 8005e4e:	2200      	movs	r2, #0
 8005e50:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8005e52:	4b06      	ldr	r3, [pc, #24]	@ (8005e6c <MX_CAN1_Init+0x64>)
 8005e54:	2200      	movs	r2, #0
 8005e56:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8005e58:	4804      	ldr	r0, [pc, #16]	@ (8005e6c <MX_CAN1_Init+0x64>)
 8005e5a:	f001 fb65 	bl	8007528 <HAL_CAN_Init>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d001      	beq.n	8005e68 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8005e64:	f000 fe3f 	bl	8006ae6 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8005e68:	bf00      	nop
 8005e6a:	bd80      	pop	{r7, pc}
 8005e6c:	20001280 	.word	0x20001280
 8005e70:	40006400 	.word	0x40006400

08005e74 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8005e78:	4b16      	ldr	r3, [pc, #88]	@ (8005ed4 <MX_CAN2_Init+0x60>)
 8005e7a:	4a17      	ldr	r2, [pc, #92]	@ (8005ed8 <MX_CAN2_Init+0x64>)
 8005e7c:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 8005e7e:	4b15      	ldr	r3, [pc, #84]	@ (8005ed4 <MX_CAN2_Init+0x60>)
 8005e80:	2210      	movs	r2, #16
 8005e82:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8005e84:	4b13      	ldr	r3, [pc, #76]	@ (8005ed4 <MX_CAN2_Init+0x60>)
 8005e86:	2200      	movs	r2, #0
 8005e88:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8005e8a:	4b12      	ldr	r3, [pc, #72]	@ (8005ed4 <MX_CAN2_Init+0x60>)
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8005e90:	4b10      	ldr	r3, [pc, #64]	@ (8005ed4 <MX_CAN2_Init+0x60>)
 8005e92:	2200      	movs	r2, #0
 8005e94:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8005e96:	4b0f      	ldr	r3, [pc, #60]	@ (8005ed4 <MX_CAN2_Init+0x60>)
 8005e98:	2200      	movs	r2, #0
 8005e9a:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8005e9c:	4b0d      	ldr	r3, [pc, #52]	@ (8005ed4 <MX_CAN2_Init+0x60>)
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8005ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8005ed4 <MX_CAN2_Init+0x60>)
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8005ea8:	4b0a      	ldr	r3, [pc, #40]	@ (8005ed4 <MX_CAN2_Init+0x60>)
 8005eaa:	2200      	movs	r2, #0
 8005eac:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8005eae:	4b09      	ldr	r3, [pc, #36]	@ (8005ed4 <MX_CAN2_Init+0x60>)
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8005eb4:	4b07      	ldr	r3, [pc, #28]	@ (8005ed4 <MX_CAN2_Init+0x60>)
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8005eba:	4b06      	ldr	r3, [pc, #24]	@ (8005ed4 <MX_CAN2_Init+0x60>)
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8005ec0:	4804      	ldr	r0, [pc, #16]	@ (8005ed4 <MX_CAN2_Init+0x60>)
 8005ec2:	f001 fb31 	bl	8007528 <HAL_CAN_Init>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d001      	beq.n	8005ed0 <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 8005ecc:	f000 fe0b 	bl	8006ae6 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8005ed0:	bf00      	nop
 8005ed2:	bd80      	pop	{r7, pc}
 8005ed4:	200012a8 	.word	0x200012a8
 8005ed8:	40006800 	.word	0x40006800

08005edc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005ee0:	4b1b      	ldr	r3, [pc, #108]	@ (8005f50 <MX_I2C1_Init+0x74>)
 8005ee2:	4a1c      	ldr	r2, [pc, #112]	@ (8005f54 <MX_I2C1_Init+0x78>)
 8005ee4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8005ee6:	4b1a      	ldr	r3, [pc, #104]	@ (8005f50 <MX_I2C1_Init+0x74>)
 8005ee8:	4a1b      	ldr	r2, [pc, #108]	@ (8005f58 <MX_I2C1_Init+0x7c>)
 8005eea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005eec:	4b18      	ldr	r3, [pc, #96]	@ (8005f50 <MX_I2C1_Init+0x74>)
 8005eee:	2200      	movs	r2, #0
 8005ef0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8005ef2:	4b17      	ldr	r3, [pc, #92]	@ (8005f50 <MX_I2C1_Init+0x74>)
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005ef8:	4b15      	ldr	r3, [pc, #84]	@ (8005f50 <MX_I2C1_Init+0x74>)
 8005efa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005efe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005f00:	4b13      	ldr	r3, [pc, #76]	@ (8005f50 <MX_I2C1_Init+0x74>)
 8005f02:	2200      	movs	r2, #0
 8005f04:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8005f06:	4b12      	ldr	r3, [pc, #72]	@ (8005f50 <MX_I2C1_Init+0x74>)
 8005f08:	2200      	movs	r2, #0
 8005f0a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005f0c:	4b10      	ldr	r3, [pc, #64]	@ (8005f50 <MX_I2C1_Init+0x74>)
 8005f0e:	2200      	movs	r2, #0
 8005f10:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005f12:	4b0f      	ldr	r3, [pc, #60]	@ (8005f50 <MX_I2C1_Init+0x74>)
 8005f14:	2200      	movs	r2, #0
 8005f16:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005f18:	480d      	ldr	r0, [pc, #52]	@ (8005f50 <MX_I2C1_Init+0x74>)
 8005f1a:	f002 f9d5 	bl	80082c8 <HAL_I2C_Init>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d001      	beq.n	8005f28 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8005f24:	f000 fddf 	bl	8006ae6 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005f28:	2100      	movs	r1, #0
 8005f2a:	4809      	ldr	r0, [pc, #36]	@ (8005f50 <MX_I2C1_Init+0x74>)
 8005f2c:	f003 f9f0 	bl	8009310 <HAL_I2CEx_ConfigAnalogFilter>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d001      	beq.n	8005f3a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8005f36:	f000 fdd6 	bl	8006ae6 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8005f3a:	2100      	movs	r1, #0
 8005f3c:	4804      	ldr	r0, [pc, #16]	@ (8005f50 <MX_I2C1_Init+0x74>)
 8005f3e:	f003 fa23 	bl	8009388 <HAL_I2CEx_ConfigDigitalFilter>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d001      	beq.n	8005f4c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8005f48:	f000 fdcd 	bl	8006ae6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8005f4c:	bf00      	nop
 8005f4e:	bd80      	pop	{r7, pc}
 8005f50:	200012d0 	.word	0x200012d0
 8005f54:	40005400 	.word	0x40005400
 8005f58:	000186a0 	.word	0x000186a0

08005f5c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8005f60:	4b1b      	ldr	r3, [pc, #108]	@ (8005fd0 <MX_I2C2_Init+0x74>)
 8005f62:	4a1c      	ldr	r2, [pc, #112]	@ (8005fd4 <MX_I2C2_Init+0x78>)
 8005f64:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8005f66:	4b1a      	ldr	r3, [pc, #104]	@ (8005fd0 <MX_I2C2_Init+0x74>)
 8005f68:	4a1b      	ldr	r2, [pc, #108]	@ (8005fd8 <MX_I2C2_Init+0x7c>)
 8005f6a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005f6c:	4b18      	ldr	r3, [pc, #96]	@ (8005fd0 <MX_I2C2_Init+0x74>)
 8005f6e:	2200      	movs	r2, #0
 8005f70:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8005f72:	4b17      	ldr	r3, [pc, #92]	@ (8005fd0 <MX_I2C2_Init+0x74>)
 8005f74:	2200      	movs	r2, #0
 8005f76:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005f78:	4b15      	ldr	r3, [pc, #84]	@ (8005fd0 <MX_I2C2_Init+0x74>)
 8005f7a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005f7e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005f80:	4b13      	ldr	r3, [pc, #76]	@ (8005fd0 <MX_I2C2_Init+0x74>)
 8005f82:	2200      	movs	r2, #0
 8005f84:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8005f86:	4b12      	ldr	r3, [pc, #72]	@ (8005fd0 <MX_I2C2_Init+0x74>)
 8005f88:	2200      	movs	r2, #0
 8005f8a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005f8c:	4b10      	ldr	r3, [pc, #64]	@ (8005fd0 <MX_I2C2_Init+0x74>)
 8005f8e:	2200      	movs	r2, #0
 8005f90:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005f92:	4b0f      	ldr	r3, [pc, #60]	@ (8005fd0 <MX_I2C2_Init+0x74>)
 8005f94:	2200      	movs	r2, #0
 8005f96:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8005f98:	480d      	ldr	r0, [pc, #52]	@ (8005fd0 <MX_I2C2_Init+0x74>)
 8005f9a:	f002 f995 	bl	80082c8 <HAL_I2C_Init>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d001      	beq.n	8005fa8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8005fa4:	f000 fd9f 	bl	8006ae6 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005fa8:	2100      	movs	r1, #0
 8005faa:	4809      	ldr	r0, [pc, #36]	@ (8005fd0 <MX_I2C2_Init+0x74>)
 8005fac:	f003 f9b0 	bl	8009310 <HAL_I2CEx_ConfigAnalogFilter>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d001      	beq.n	8005fba <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8005fb6:	f000 fd96 	bl	8006ae6 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8005fba:	2100      	movs	r1, #0
 8005fbc:	4804      	ldr	r0, [pc, #16]	@ (8005fd0 <MX_I2C2_Init+0x74>)
 8005fbe:	f003 f9e3 	bl	8009388 <HAL_I2CEx_ConfigDigitalFilter>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d001      	beq.n	8005fcc <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8005fc8:	f000 fd8d 	bl	8006ae6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8005fcc:	bf00      	nop
 8005fce:	bd80      	pop	{r7, pc}
 8005fd0:	20001324 	.word	0x20001324
 8005fd4:	40005800 	.word	0x40005800
 8005fd8:	00061a80 	.word	0x00061a80

08005fdc <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8005fe0:	4b1b      	ldr	r3, [pc, #108]	@ (8006050 <MX_I2C3_Init+0x74>)
 8005fe2:	4a1c      	ldr	r2, [pc, #112]	@ (8006054 <MX_I2C3_Init+0x78>)
 8005fe4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8005fe6:	4b1a      	ldr	r3, [pc, #104]	@ (8006050 <MX_I2C3_Init+0x74>)
 8005fe8:	4a1b      	ldr	r2, [pc, #108]	@ (8006058 <MX_I2C3_Init+0x7c>)
 8005fea:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005fec:	4b18      	ldr	r3, [pc, #96]	@ (8006050 <MX_I2C3_Init+0x74>)
 8005fee:	2200      	movs	r2, #0
 8005ff0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8005ff2:	4b17      	ldr	r3, [pc, #92]	@ (8006050 <MX_I2C3_Init+0x74>)
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005ff8:	4b15      	ldr	r3, [pc, #84]	@ (8006050 <MX_I2C3_Init+0x74>)
 8005ffa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005ffe:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006000:	4b13      	ldr	r3, [pc, #76]	@ (8006050 <MX_I2C3_Init+0x74>)
 8006002:	2200      	movs	r2, #0
 8006004:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8006006:	4b12      	ldr	r3, [pc, #72]	@ (8006050 <MX_I2C3_Init+0x74>)
 8006008:	2200      	movs	r2, #0
 800600a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800600c:	4b10      	ldr	r3, [pc, #64]	@ (8006050 <MX_I2C3_Init+0x74>)
 800600e:	2200      	movs	r2, #0
 8006010:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006012:	4b0f      	ldr	r3, [pc, #60]	@ (8006050 <MX_I2C3_Init+0x74>)
 8006014:	2200      	movs	r2, #0
 8006016:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8006018:	480d      	ldr	r0, [pc, #52]	@ (8006050 <MX_I2C3_Init+0x74>)
 800601a:	f002 f955 	bl	80082c8 <HAL_I2C_Init>
 800601e:	4603      	mov	r3, r0
 8006020:	2b00      	cmp	r3, #0
 8006022:	d001      	beq.n	8006028 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8006024:	f000 fd5f 	bl	8006ae6 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006028:	2100      	movs	r1, #0
 800602a:	4809      	ldr	r0, [pc, #36]	@ (8006050 <MX_I2C3_Init+0x74>)
 800602c:	f003 f970 	bl	8009310 <HAL_I2CEx_ConfigAnalogFilter>
 8006030:	4603      	mov	r3, r0
 8006032:	2b00      	cmp	r3, #0
 8006034:	d001      	beq.n	800603a <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8006036:	f000 fd56 	bl	8006ae6 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800603a:	2100      	movs	r1, #0
 800603c:	4804      	ldr	r0, [pc, #16]	@ (8006050 <MX_I2C3_Init+0x74>)
 800603e:	f003 f9a3 	bl	8009388 <HAL_I2CEx_ConfigDigitalFilter>
 8006042:	4603      	mov	r3, r0
 8006044:	2b00      	cmp	r3, #0
 8006046:	d001      	beq.n	800604c <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8006048:	f000 fd4d 	bl	8006ae6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800604c:	bf00      	nop
 800604e:	bd80      	pop	{r7, pc}
 8006050:	20001378 	.word	0x20001378
 8006054:	40005c00 	.word	0x40005c00
 8006058:	00061a80 	.word	0x00061a80

0800605c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8006060:	4b17      	ldr	r3, [pc, #92]	@ (80060c0 <MX_SPI1_Init+0x64>)
 8006062:	4a18      	ldr	r2, [pc, #96]	@ (80060c4 <MX_SPI1_Init+0x68>)
 8006064:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8006066:	4b16      	ldr	r3, [pc, #88]	@ (80060c0 <MX_SPI1_Init+0x64>)
 8006068:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800606c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800606e:	4b14      	ldr	r3, [pc, #80]	@ (80060c0 <MX_SPI1_Init+0x64>)
 8006070:	2200      	movs	r2, #0
 8006072:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8006074:	4b12      	ldr	r3, [pc, #72]	@ (80060c0 <MX_SPI1_Init+0x64>)
 8006076:	2200      	movs	r2, #0
 8006078:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800607a:	4b11      	ldr	r3, [pc, #68]	@ (80060c0 <MX_SPI1_Init+0x64>)
 800607c:	2200      	movs	r2, #0
 800607e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8006080:	4b0f      	ldr	r3, [pc, #60]	@ (80060c0 <MX_SPI1_Init+0x64>)
 8006082:	2201      	movs	r2, #1
 8006084:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8006086:	4b0e      	ldr	r3, [pc, #56]	@ (80060c0 <MX_SPI1_Init+0x64>)
 8006088:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800608c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800608e:	4b0c      	ldr	r3, [pc, #48]	@ (80060c0 <MX_SPI1_Init+0x64>)
 8006090:	2228      	movs	r2, #40	@ 0x28
 8006092:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006094:	4b0a      	ldr	r3, [pc, #40]	@ (80060c0 <MX_SPI1_Init+0x64>)
 8006096:	2200      	movs	r2, #0
 8006098:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800609a:	4b09      	ldr	r3, [pc, #36]	@ (80060c0 <MX_SPI1_Init+0x64>)
 800609c:	2200      	movs	r2, #0
 800609e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80060a0:	4b07      	ldr	r3, [pc, #28]	@ (80060c0 <MX_SPI1_Init+0x64>)
 80060a2:	2200      	movs	r2, #0
 80060a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80060a6:	4b06      	ldr	r3, [pc, #24]	@ (80060c0 <MX_SPI1_Init+0x64>)
 80060a8:	220a      	movs	r2, #10
 80060aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80060ac:	4804      	ldr	r0, [pc, #16]	@ (80060c0 <MX_SPI1_Init+0x64>)
 80060ae:	f003 fe03 	bl	8009cb8 <HAL_SPI_Init>
 80060b2:	4603      	mov	r3, r0
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d001      	beq.n	80060bc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80060b8:	f000 fd15 	bl	8006ae6 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80060bc:	bf00      	nop
 80060be:	bd80      	pop	{r7, pc}
 80060c0:	200013cc 	.word	0x200013cc
 80060c4:	40013000 	.word	0x40013000

080060c8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80060cc:	4b17      	ldr	r3, [pc, #92]	@ (800612c <MX_SPI2_Init+0x64>)
 80060ce:	4a18      	ldr	r2, [pc, #96]	@ (8006130 <MX_SPI2_Init+0x68>)
 80060d0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80060d2:	4b16      	ldr	r3, [pc, #88]	@ (800612c <MX_SPI2_Init+0x64>)
 80060d4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80060d8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80060da:	4b14      	ldr	r3, [pc, #80]	@ (800612c <MX_SPI2_Init+0x64>)
 80060dc:	2200      	movs	r2, #0
 80060de:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80060e0:	4b12      	ldr	r3, [pc, #72]	@ (800612c <MX_SPI2_Init+0x64>)
 80060e2:	2200      	movs	r2, #0
 80060e4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80060e6:	4b11      	ldr	r3, [pc, #68]	@ (800612c <MX_SPI2_Init+0x64>)
 80060e8:	2200      	movs	r2, #0
 80060ea:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80060ec:	4b0f      	ldr	r3, [pc, #60]	@ (800612c <MX_SPI2_Init+0x64>)
 80060ee:	2201      	movs	r2, #1
 80060f0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80060f2:	4b0e      	ldr	r3, [pc, #56]	@ (800612c <MX_SPI2_Init+0x64>)
 80060f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80060f8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80060fa:	4b0c      	ldr	r3, [pc, #48]	@ (800612c <MX_SPI2_Init+0x64>)
 80060fc:	2218      	movs	r2, #24
 80060fe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006100:	4b0a      	ldr	r3, [pc, #40]	@ (800612c <MX_SPI2_Init+0x64>)
 8006102:	2200      	movs	r2, #0
 8006104:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006106:	4b09      	ldr	r3, [pc, #36]	@ (800612c <MX_SPI2_Init+0x64>)
 8006108:	2200      	movs	r2, #0
 800610a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800610c:	4b07      	ldr	r3, [pc, #28]	@ (800612c <MX_SPI2_Init+0x64>)
 800610e:	2200      	movs	r2, #0
 8006110:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8006112:	4b06      	ldr	r3, [pc, #24]	@ (800612c <MX_SPI2_Init+0x64>)
 8006114:	220a      	movs	r2, #10
 8006116:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006118:	4804      	ldr	r0, [pc, #16]	@ (800612c <MX_SPI2_Init+0x64>)
 800611a:	f003 fdcd 	bl	8009cb8 <HAL_SPI_Init>
 800611e:	4603      	mov	r3, r0
 8006120:	2b00      	cmp	r3, #0
 8006122:	d001      	beq.n	8006128 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8006124:	f000 fcdf 	bl	8006ae6 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006128:	bf00      	nop
 800612a:	bd80      	pop	{r7, pc}
 800612c:	20001424 	.word	0x20001424
 8006130:	40003800 	.word	0x40003800

08006134 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8006138:	4b17      	ldr	r3, [pc, #92]	@ (8006198 <MX_SPI3_Init+0x64>)
 800613a:	4a18      	ldr	r2, [pc, #96]	@ (800619c <MX_SPI3_Init+0x68>)
 800613c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800613e:	4b16      	ldr	r3, [pc, #88]	@ (8006198 <MX_SPI3_Init+0x64>)
 8006140:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8006144:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8006146:	4b14      	ldr	r3, [pc, #80]	@ (8006198 <MX_SPI3_Init+0x64>)
 8006148:	2200      	movs	r2, #0
 800614a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800614c:	4b12      	ldr	r3, [pc, #72]	@ (8006198 <MX_SPI3_Init+0x64>)
 800614e:	2200      	movs	r2, #0
 8006150:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006152:	4b11      	ldr	r3, [pc, #68]	@ (8006198 <MX_SPI3_Init+0x64>)
 8006154:	2200      	movs	r2, #0
 8006156:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006158:	4b0f      	ldr	r3, [pc, #60]	@ (8006198 <MX_SPI3_Init+0x64>)
 800615a:	2200      	movs	r2, #0
 800615c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800615e:	4b0e      	ldr	r3, [pc, #56]	@ (8006198 <MX_SPI3_Init+0x64>)
 8006160:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006164:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8006166:	4b0c      	ldr	r3, [pc, #48]	@ (8006198 <MX_SPI3_Init+0x64>)
 8006168:	2220      	movs	r2, #32
 800616a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800616c:	4b0a      	ldr	r3, [pc, #40]	@ (8006198 <MX_SPI3_Init+0x64>)
 800616e:	2200      	movs	r2, #0
 8006170:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8006172:	4b09      	ldr	r3, [pc, #36]	@ (8006198 <MX_SPI3_Init+0x64>)
 8006174:	2200      	movs	r2, #0
 8006176:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006178:	4b07      	ldr	r3, [pc, #28]	@ (8006198 <MX_SPI3_Init+0x64>)
 800617a:	2200      	movs	r2, #0
 800617c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 800617e:	4b06      	ldr	r3, [pc, #24]	@ (8006198 <MX_SPI3_Init+0x64>)
 8006180:	220a      	movs	r2, #10
 8006182:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8006184:	4804      	ldr	r0, [pc, #16]	@ (8006198 <MX_SPI3_Init+0x64>)
 8006186:	f003 fd97 	bl	8009cb8 <HAL_SPI_Init>
 800618a:	4603      	mov	r3, r0
 800618c:	2b00      	cmp	r3, #0
 800618e:	d001      	beq.n	8006194 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8006190:	f000 fca9 	bl	8006ae6 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8006194:	bf00      	nop
 8006196:	bd80      	pop	{r7, pc}
 8006198:	2000147c 	.word	0x2000147c
 800619c:	40003c00 	.word	0x40003c00

080061a0 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 80061a4:	4b17      	ldr	r3, [pc, #92]	@ (8006204 <MX_SPI4_Init+0x64>)
 80061a6:	4a18      	ldr	r2, [pc, #96]	@ (8006208 <MX_SPI4_Init+0x68>)
 80061a8:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80061aa:	4b16      	ldr	r3, [pc, #88]	@ (8006204 <MX_SPI4_Init+0x64>)
 80061ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80061b0:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80061b2:	4b14      	ldr	r3, [pc, #80]	@ (8006204 <MX_SPI4_Init+0x64>)
 80061b4:	2200      	movs	r2, #0
 80061b6:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 80061b8:	4b12      	ldr	r3, [pc, #72]	@ (8006204 <MX_SPI4_Init+0x64>)
 80061ba:	2200      	movs	r2, #0
 80061bc:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 80061be:	4b11      	ldr	r3, [pc, #68]	@ (8006204 <MX_SPI4_Init+0x64>)
 80061c0:	2200      	movs	r2, #0
 80061c2:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 80061c4:	4b0f      	ldr	r3, [pc, #60]	@ (8006204 <MX_SPI4_Init+0x64>)
 80061c6:	2200      	movs	r2, #0
 80061c8:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 80061ca:	4b0e      	ldr	r3, [pc, #56]	@ (8006204 <MX_SPI4_Init+0x64>)
 80061cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80061d0:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80061d2:	4b0c      	ldr	r3, [pc, #48]	@ (8006204 <MX_SPI4_Init+0x64>)
 80061d4:	2230      	movs	r2, #48	@ 0x30
 80061d6:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80061d8:	4b0a      	ldr	r3, [pc, #40]	@ (8006204 <MX_SPI4_Init+0x64>)
 80061da:	2200      	movs	r2, #0
 80061dc:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80061de:	4b09      	ldr	r3, [pc, #36]	@ (8006204 <MX_SPI4_Init+0x64>)
 80061e0:	2200      	movs	r2, #0
 80061e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061e4:	4b07      	ldr	r3, [pc, #28]	@ (8006204 <MX_SPI4_Init+0x64>)
 80061e6:	2200      	movs	r2, #0
 80061e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 10;
 80061ea:	4b06      	ldr	r3, [pc, #24]	@ (8006204 <MX_SPI4_Init+0x64>)
 80061ec:	220a      	movs	r2, #10
 80061ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80061f0:	4804      	ldr	r0, [pc, #16]	@ (8006204 <MX_SPI4_Init+0x64>)
 80061f2:	f003 fd61 	bl	8009cb8 <HAL_SPI_Init>
 80061f6:	4603      	mov	r3, r0
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d001      	beq.n	8006200 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 80061fc:	f000 fc73 	bl	8006ae6 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8006200:	bf00      	nop
 8006202:	bd80      	pop	{r7, pc}
 8006204:	200014d4 	.word	0x200014d4
 8006208:	40013400 	.word	0x40013400

0800620c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8006210:	4b11      	ldr	r3, [pc, #68]	@ (8006258 <MX_USART1_UART_Init+0x4c>)
 8006212:	4a12      	ldr	r2, [pc, #72]	@ (800625c <MX_USART1_UART_Init+0x50>)
 8006214:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8006216:	4b10      	ldr	r3, [pc, #64]	@ (8006258 <MX_USART1_UART_Init+0x4c>)
 8006218:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800621c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800621e:	4b0e      	ldr	r3, [pc, #56]	@ (8006258 <MX_USART1_UART_Init+0x4c>)
 8006220:	2200      	movs	r2, #0
 8006222:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006224:	4b0c      	ldr	r3, [pc, #48]	@ (8006258 <MX_USART1_UART_Init+0x4c>)
 8006226:	2200      	movs	r2, #0
 8006228:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800622a:	4b0b      	ldr	r3, [pc, #44]	@ (8006258 <MX_USART1_UART_Init+0x4c>)
 800622c:	2200      	movs	r2, #0
 800622e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006230:	4b09      	ldr	r3, [pc, #36]	@ (8006258 <MX_USART1_UART_Init+0x4c>)
 8006232:	220c      	movs	r2, #12
 8006234:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006236:	4b08      	ldr	r3, [pc, #32]	@ (8006258 <MX_USART1_UART_Init+0x4c>)
 8006238:	2200      	movs	r2, #0
 800623a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800623c:	4b06      	ldr	r3, [pc, #24]	@ (8006258 <MX_USART1_UART_Init+0x4c>)
 800623e:	2200      	movs	r2, #0
 8006240:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006242:	4805      	ldr	r0, [pc, #20]	@ (8006258 <MX_USART1_UART_Init+0x4c>)
 8006244:	f004 fb0a 	bl	800a85c <HAL_UART_Init>
 8006248:	4603      	mov	r3, r0
 800624a:	2b00      	cmp	r3, #0
 800624c:	d001      	beq.n	8006252 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800624e:	f000 fc4a 	bl	8006ae6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8006252:	bf00      	nop
 8006254:	bd80      	pop	{r7, pc}
 8006256:	bf00      	nop
 8006258:	2000152c 	.word	0x2000152c
 800625c:	40011000 	.word	0x40011000

08006260 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006264:	4b11      	ldr	r3, [pc, #68]	@ (80062ac <MX_USART2_UART_Init+0x4c>)
 8006266:	4a12      	ldr	r2, [pc, #72]	@ (80062b0 <MX_USART2_UART_Init+0x50>)
 8006268:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800626a:	4b10      	ldr	r3, [pc, #64]	@ (80062ac <MX_USART2_UART_Init+0x4c>)
 800626c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8006270:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006272:	4b0e      	ldr	r3, [pc, #56]	@ (80062ac <MX_USART2_UART_Init+0x4c>)
 8006274:	2200      	movs	r2, #0
 8006276:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006278:	4b0c      	ldr	r3, [pc, #48]	@ (80062ac <MX_USART2_UART_Init+0x4c>)
 800627a:	2200      	movs	r2, #0
 800627c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800627e:	4b0b      	ldr	r3, [pc, #44]	@ (80062ac <MX_USART2_UART_Init+0x4c>)
 8006280:	2200      	movs	r2, #0
 8006282:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006284:	4b09      	ldr	r3, [pc, #36]	@ (80062ac <MX_USART2_UART_Init+0x4c>)
 8006286:	220c      	movs	r2, #12
 8006288:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800628a:	4b08      	ldr	r3, [pc, #32]	@ (80062ac <MX_USART2_UART_Init+0x4c>)
 800628c:	2200      	movs	r2, #0
 800628e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006290:	4b06      	ldr	r3, [pc, #24]	@ (80062ac <MX_USART2_UART_Init+0x4c>)
 8006292:	2200      	movs	r2, #0
 8006294:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006296:	4805      	ldr	r0, [pc, #20]	@ (80062ac <MX_USART2_UART_Init+0x4c>)
 8006298:	f004 fae0 	bl	800a85c <HAL_UART_Init>
 800629c:	4603      	mov	r3, r0
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d001      	beq.n	80062a6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80062a2:	f000 fc20 	bl	8006ae6 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80062a6:	bf00      	nop
 80062a8:	bd80      	pop	{r7, pc}
 80062aa:	bf00      	nop
 80062ac:	20001574 	.word	0x20001574
 80062b0:	40004400 	.word	0x40004400

080062b4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80062b8:	4b11      	ldr	r3, [pc, #68]	@ (8006300 <MX_USART3_UART_Init+0x4c>)
 80062ba:	4a12      	ldr	r2, [pc, #72]	@ (8006304 <MX_USART3_UART_Init+0x50>)
 80062bc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80062be:	4b10      	ldr	r3, [pc, #64]	@ (8006300 <MX_USART3_UART_Init+0x4c>)
 80062c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80062c4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80062c6:	4b0e      	ldr	r3, [pc, #56]	@ (8006300 <MX_USART3_UART_Init+0x4c>)
 80062c8:	2200      	movs	r2, #0
 80062ca:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80062cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006300 <MX_USART3_UART_Init+0x4c>)
 80062ce:	2200      	movs	r2, #0
 80062d0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80062d2:	4b0b      	ldr	r3, [pc, #44]	@ (8006300 <MX_USART3_UART_Init+0x4c>)
 80062d4:	2200      	movs	r2, #0
 80062d6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80062d8:	4b09      	ldr	r3, [pc, #36]	@ (8006300 <MX_USART3_UART_Init+0x4c>)
 80062da:	220c      	movs	r2, #12
 80062dc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80062de:	4b08      	ldr	r3, [pc, #32]	@ (8006300 <MX_USART3_UART_Init+0x4c>)
 80062e0:	2200      	movs	r2, #0
 80062e2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80062e4:	4b06      	ldr	r3, [pc, #24]	@ (8006300 <MX_USART3_UART_Init+0x4c>)
 80062e6:	2200      	movs	r2, #0
 80062e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80062ea:	4805      	ldr	r0, [pc, #20]	@ (8006300 <MX_USART3_UART_Init+0x4c>)
 80062ec:	f004 fab6 	bl	800a85c <HAL_UART_Init>
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d001      	beq.n	80062fa <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80062f6:	f000 fbf6 	bl	8006ae6 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80062fa:	bf00      	nop
 80062fc:	bd80      	pop	{r7, pc}
 80062fe:	bf00      	nop
 8006300:	200015bc 	.word	0x200015bc
 8006304:	40004800 	.word	0x40004800

08006308 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800630c:	4b11      	ldr	r3, [pc, #68]	@ (8006354 <MX_USART6_UART_Init+0x4c>)
 800630e:	4a12      	ldr	r2, [pc, #72]	@ (8006358 <MX_USART6_UART_Init+0x50>)
 8006310:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8006312:	4b10      	ldr	r3, [pc, #64]	@ (8006354 <MX_USART6_UART_Init+0x4c>)
 8006314:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8006318:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800631a:	4b0e      	ldr	r3, [pc, #56]	@ (8006354 <MX_USART6_UART_Init+0x4c>)
 800631c:	2200      	movs	r2, #0
 800631e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8006320:	4b0c      	ldr	r3, [pc, #48]	@ (8006354 <MX_USART6_UART_Init+0x4c>)
 8006322:	2200      	movs	r2, #0
 8006324:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8006326:	4b0b      	ldr	r3, [pc, #44]	@ (8006354 <MX_USART6_UART_Init+0x4c>)
 8006328:	2200      	movs	r2, #0
 800632a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800632c:	4b09      	ldr	r3, [pc, #36]	@ (8006354 <MX_USART6_UART_Init+0x4c>)
 800632e:	220c      	movs	r2, #12
 8006330:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006332:	4b08      	ldr	r3, [pc, #32]	@ (8006354 <MX_USART6_UART_Init+0x4c>)
 8006334:	2200      	movs	r2, #0
 8006336:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8006338:	4b06      	ldr	r3, [pc, #24]	@ (8006354 <MX_USART6_UART_Init+0x4c>)
 800633a:	2200      	movs	r2, #0
 800633c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800633e:	4805      	ldr	r0, [pc, #20]	@ (8006354 <MX_USART6_UART_Init+0x4c>)
 8006340:	f004 fa8c 	bl	800a85c <HAL_UART_Init>
 8006344:	4603      	mov	r3, r0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d001      	beq.n	800634e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800634a:	f000 fbcc 	bl	8006ae6 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800634e:	bf00      	nop
 8006350:	bd80      	pop	{r7, pc}
 8006352:	bf00      	nop
 8006354:	20001604 	.word	0x20001604
 8006358:	40011400 	.word	0x40011400

0800635c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b08e      	sub	sp, #56	@ 0x38
 8006360:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006362:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006366:	2200      	movs	r2, #0
 8006368:	601a      	str	r2, [r3, #0]
 800636a:	605a      	str	r2, [r3, #4]
 800636c:	609a      	str	r2, [r3, #8]
 800636e:	60da      	str	r2, [r3, #12]
 8006370:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006372:	2300      	movs	r3, #0
 8006374:	623b      	str	r3, [r7, #32]
 8006376:	4bb6      	ldr	r3, [pc, #728]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 8006378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800637a:	4ab5      	ldr	r2, [pc, #724]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 800637c:	f043 0310 	orr.w	r3, r3, #16
 8006380:	6313      	str	r3, [r2, #48]	@ 0x30
 8006382:	4bb3      	ldr	r3, [pc, #716]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 8006384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006386:	f003 0310 	and.w	r3, r3, #16
 800638a:	623b      	str	r3, [r7, #32]
 800638c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800638e:	2300      	movs	r3, #0
 8006390:	61fb      	str	r3, [r7, #28]
 8006392:	4baf      	ldr	r3, [pc, #700]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 8006394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006396:	4aae      	ldr	r2, [pc, #696]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 8006398:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800639c:	6313      	str	r3, [r2, #48]	@ 0x30
 800639e:	4bac      	ldr	r3, [pc, #688]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 80063a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063a6:	61fb      	str	r3, [r7, #28]
 80063a8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80063aa:	2300      	movs	r3, #0
 80063ac:	61bb      	str	r3, [r7, #24]
 80063ae:	4ba8      	ldr	r3, [pc, #672]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 80063b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063b2:	4aa7      	ldr	r2, [pc, #668]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 80063b4:	f043 0304 	orr.w	r3, r3, #4
 80063b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80063ba:	4ba5      	ldr	r3, [pc, #660]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 80063bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063be:	f003 0304 	and.w	r3, r3, #4
 80063c2:	61bb      	str	r3, [r7, #24]
 80063c4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80063c6:	2300      	movs	r3, #0
 80063c8:	617b      	str	r3, [r7, #20]
 80063ca:	4ba1      	ldr	r3, [pc, #644]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 80063cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063ce:	4aa0      	ldr	r2, [pc, #640]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 80063d0:	f043 0320 	orr.w	r3, r3, #32
 80063d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80063d6:	4b9e      	ldr	r3, [pc, #632]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 80063d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063da:	f003 0320 	and.w	r3, r3, #32
 80063de:	617b      	str	r3, [r7, #20]
 80063e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80063e2:	2300      	movs	r3, #0
 80063e4:	613b      	str	r3, [r7, #16]
 80063e6:	4b9a      	ldr	r3, [pc, #616]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 80063e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063ea:	4a99      	ldr	r2, [pc, #612]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 80063ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80063f2:	4b97      	ldr	r3, [pc, #604]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 80063f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063fa:	613b      	str	r3, [r7, #16]
 80063fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80063fe:	2300      	movs	r3, #0
 8006400:	60fb      	str	r3, [r7, #12]
 8006402:	4b93      	ldr	r3, [pc, #588]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 8006404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006406:	4a92      	ldr	r2, [pc, #584]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 8006408:	f043 0301 	orr.w	r3, r3, #1
 800640c:	6313      	str	r3, [r2, #48]	@ 0x30
 800640e:	4b90      	ldr	r3, [pc, #576]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 8006410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006412:	f003 0301 	and.w	r3, r3, #1
 8006416:	60fb      	str	r3, [r7, #12]
 8006418:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800641a:	2300      	movs	r3, #0
 800641c:	60bb      	str	r3, [r7, #8]
 800641e:	4b8c      	ldr	r3, [pc, #560]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 8006420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006422:	4a8b      	ldr	r2, [pc, #556]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 8006424:	f043 0302 	orr.w	r3, r3, #2
 8006428:	6313      	str	r3, [r2, #48]	@ 0x30
 800642a:	4b89      	ldr	r3, [pc, #548]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 800642c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800642e:	f003 0302 	and.w	r3, r3, #2
 8006432:	60bb      	str	r3, [r7, #8]
 8006434:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8006436:	2300      	movs	r3, #0
 8006438:	607b      	str	r3, [r7, #4]
 800643a:	4b85      	ldr	r3, [pc, #532]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 800643c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800643e:	4a84      	ldr	r2, [pc, #528]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 8006440:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006444:	6313      	str	r3, [r2, #48]	@ 0x30
 8006446:	4b82      	ldr	r3, [pc, #520]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 8006448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800644a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800644e:	607b      	str	r3, [r7, #4]
 8006450:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006452:	2300      	movs	r3, #0
 8006454:	603b      	str	r3, [r7, #0]
 8006456:	4b7e      	ldr	r3, [pc, #504]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 8006458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800645a:	4a7d      	ldr	r2, [pc, #500]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 800645c:	f043 0308 	orr.w	r3, r3, #8
 8006460:	6313      	str	r3, [r2, #48]	@ 0x30
 8006462:	4b7b      	ldr	r3, [pc, #492]	@ (8006650 <MX_GPIO_Init+0x2f4>)
 8006464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006466:	f003 0308 	and.w	r3, r3, #8
 800646a:	603b      	str	r3, [r7, #0]
 800646c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin|CELL12_CS_02_Pin|CELL12_CS_03_Pin|CELL12_CS_04_Pin
 800646e:	2201      	movs	r2, #1
 8006470:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 8006474:	4877      	ldr	r0, [pc, #476]	@ (8006654 <MX_GPIO_Init+0x2f8>)
 8006476:	f001 fedb 	bl	8008230 <HAL_GPIO_WritePin>
                          |CELL12_CS_05_Pin|CELL11_CS_10_Pin|CELL11_CS_11_Pin|CELL11_CS_12_Pin
                          |CSU_11_CELLS_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, CELL12_CS_06_Pin|CELL12_CS_08_Pin|CELL12_CS_09_Pin|CELL12_CS_10_Pin, GPIO_PIN_SET);
 800647a:	2201      	movs	r2, #1
 800647c:	f44f 6170 	mov.w	r1, #3840	@ 0xf00
 8006480:	4875      	ldr	r0, [pc, #468]	@ (8006658 <MX_GPIO_Init+0x2fc>)
 8006482:	f001 fed5 	bl	8008230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CELL12_CS_07_Pin|CELL12_TEMP_02_LED_Pin|CELL12_TEMP_01_CS_Pin|SPI3_CS_03_Pin
 8006486:	2201      	movs	r2, #1
 8006488:	f242 0133 	movw	r1, #8243	@ 0x2033
 800648c:	4873      	ldr	r0, [pc, #460]	@ (800665c <MX_GPIO_Init+0x300>)
 800648e:	f001 fecf 	bl	8008230 <HAL_GPIO_WritePin>
                          |SPI3_CS_02_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, CELL12_CS_11_Pin|CELL12_CS_12_Pin|CSU_12_CELLS_Pin|CELL12_TEMP_03_CS_Pin
 8006492:	2201      	movs	r2, #1
 8006494:	f64f 5147 	movw	r1, #64839	@ 0xfd47
 8006498:	4871      	ldr	r0, [pc, #452]	@ (8006660 <MX_GPIO_Init+0x304>)
 800649a:	f001 fec9 	bl	8008230 <HAL_GPIO_WritePin>
                          |CELL12_TEMP_03_LED_Pin|CELL12_TEMP_02_CS_Pin|CELL11_CS_03_Pin|CELL11_CS_04_Pin
                          |CELL11_CS_05_Pin|CELL11_CS_06_Pin|CELL11_CS_07_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_02_Pin|GPIO_03_Pin|GPIO_04_Pin|GPIO_05_Pin
 800649e:	2200      	movs	r2, #0
 80064a0:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80064a4:	486e      	ldr	r0, [pc, #440]	@ (8006660 <MX_GPIO_Init+0x304>)
 80064a6:	f001 fec3 	bl	8008230 <HAL_GPIO_WritePin>
                          |GPIO_06_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CELL12_TEMP_01_LED_GPIO_Port, CELL12_TEMP_01_LED_Pin, GPIO_PIN_SET);
 80064aa:	2201      	movs	r2, #1
 80064ac:	2101      	movs	r1, #1
 80064ae:	486d      	ldr	r0, [pc, #436]	@ (8006664 <MX_GPIO_Init+0x308>)
 80064b0:	f001 febe 	bl	8008230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USART2_ENABLE_GPIO_Port, USART2_ENABLE_Pin, GPIO_PIN_RESET);
 80064b4:	2200      	movs	r2, #0
 80064b6:	2102      	movs	r1, #2
 80064b8:	486a      	ldr	r0, [pc, #424]	@ (8006664 <MX_GPIO_Init+0x308>)
 80064ba:	f001 feb9 	bl	8008230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, GPIO_14_Pin|GPIO_07_Pin|LED_01_Pin|LED_02_Pin, GPIO_PIN_RESET);
 80064be:	2200      	movs	r2, #0
 80064c0:	f24c 010c 	movw	r1, #49164	@ 0xc00c
 80064c4:	4868      	ldr	r0, [pc, #416]	@ (8006668 <MX_GPIO_Init+0x30c>)
 80064c6:	f001 feb3 	bl	8008230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CELL11_CS_01_Pin|CELL11_CS_02_Pin|CELL11_TEMP_03_CS_Pin|CS_Pin, GPIO_PIN_SET);
 80064ca:	2201      	movs	r2, #1
 80064cc:	f648 0103 	movw	r1, #34819	@ 0x8803
 80064d0:	4866      	ldr	r0, [pc, #408]	@ (800666c <MX_GPIO_Init+0x310>)
 80064d2:	f001 fead 	bl	8008230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, CELL11_CS_08_Pin|CELL11_CS_09_Pin, GPIO_PIN_SET);
 80064d6:	2201      	movs	r2, #1
 80064d8:	2103      	movs	r1, #3
 80064da:	4865      	ldr	r0, [pc, #404]	@ (8006670 <MX_GPIO_Init+0x314>)
 80064dc:	f001 fea8 	bl	8008230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_09_Pin|GPIO_10_Pin|LED_06_Pin|LED_05_Pin, GPIO_PIN_RESET);
 80064e0:	2200      	movs	r2, #0
 80064e2:	f648 0103 	movw	r1, #34819	@ 0x8803
 80064e6:	485b      	ldr	r0, [pc, #364]	@ (8006654 <MX_GPIO_Init+0x2f8>)
 80064e8:	f001 fea2 	bl	8008230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_11_Pin|GPIO_12_Pin|LED_03_Pin|LED_07_Pin
 80064ec:	2200      	movs	r2, #0
 80064ee:	f244 4138 	movw	r1, #17464	@ 0x4438
 80064f2:	485e      	ldr	r0, [pc, #376]	@ (800666c <MX_GPIO_Init+0x310>)
 80064f4:	f001 fe9c 	bl	8008230 <HAL_GPIO_WritePin>
                          |USART1_ENABLE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin|CELL11_TEMP_02_CS_Pin|CELL11_TEMP_02_LED_Pin|CELL11_TEMP_01_CS_Pin
 80064f8:	2201      	movs	r2, #1
 80064fa:	f44f 51f2 	mov.w	r1, #7744	@ 0x1e40
 80064fe:	485a      	ldr	r0, [pc, #360]	@ (8006668 <MX_GPIO_Init+0x30c>)
 8006500:	f001 fe96 	bl	8008230 <HAL_GPIO_WritePin>
                          |CELL11_TEMP_01_LED_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);
 8006504:	2201      	movs	r2, #1
 8006506:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800650a:	485a      	ldr	r0, [pc, #360]	@ (8006674 <MX_GPIO_Init+0x318>)
 800650c:	f001 fe90 	bl	8008230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USART3_ENABLE_Pin|DISPLAY_CS_Pin|SPI5_CS_02_Pin, GPIO_PIN_RESET);
 8006510:	2200      	movs	r2, #0
 8006512:	f640 010c 	movw	r1, #2060	@ 0x80c
 8006516:	4857      	ldr	r0, [pc, #348]	@ (8006674 <MX_GPIO_Init+0x318>)
 8006518:	f001 fe8a 	bl	8008230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, DISPLAY_IO_1_Pin|DISPLAY_IO_2_Pin|BACKLIGHT_1_Pin|BACKLIGHT_2_Pin
 800651c:	2200      	movs	r2, #0
 800651e:	f24e 013c 	movw	r1, #57404	@ 0xe03c
 8006522:	4853      	ldr	r0, [pc, #332]	@ (8006670 <MX_GPIO_Init+0x314>)
 8006524:	f001 fe84 	bl	8008230 <HAL_GPIO_WritePin>
                          |LED_09_Pin|LED_04_Pin|LED_08_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USART6_ENABLE_GPIO_Port, USART6_ENABLE_Pin, GPIO_PIN_RESET);
 8006528:	2200      	movs	r2, #0
 800652a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800652e:	484b      	ldr	r0, [pc, #300]	@ (800665c <MX_GPIO_Init+0x300>)
 8006530:	f001 fe7e 	bl	8008230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, LED_DC_Y_Pin|LED_DC_G_Pin|LED_PC_Y_Pin|LED_PC_G_Pin, GPIO_PIN_RESET);
 8006534:	2200      	movs	r2, #0
 8006536:	21f0      	movs	r1, #240	@ 0xf0
 8006538:	4847      	ldr	r0, [pc, #284]	@ (8006658 <MX_GPIO_Init+0x2fc>)
 800653a:	f001 fe79 	bl	8008230 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CELL12_CS_01_Pin CELL12_CS_02_Pin CELL12_CS_03_Pin CELL12_CS_04_Pin
                           CELL12_CS_05_Pin CELL11_CS_10_Pin CELL11_CS_11_Pin CELL11_CS_12_Pin
                           CSU_11_CELLS_Pin GPIO_09_Pin GPIO_10_Pin LED_06_Pin
                           LED_05_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_01_Pin|CELL12_CS_02_Pin|CELL12_CS_03_Pin|CELL12_CS_04_Pin
 800653e:	f648 73ff 	movw	r3, #36863	@ 0x8fff
 8006542:	627b      	str	r3, [r7, #36]	@ 0x24
                          |CELL12_CS_05_Pin|CELL11_CS_10_Pin|CELL11_CS_11_Pin|CELL11_CS_12_Pin
                          |CSU_11_CELLS_Pin|GPIO_09_Pin|GPIO_10_Pin|LED_06_Pin
                          |LED_05_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006544:	2301      	movs	r3, #1
 8006546:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006548:	2300      	movs	r3, #0
 800654a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800654c:	2300      	movs	r3, #0
 800654e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006550:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006554:	4619      	mov	r1, r3
 8006556:	483f      	ldr	r0, [pc, #252]	@ (8006654 <MX_GPIO_Init+0x2f8>)
 8006558:	f001 fcbe 	bl	8007ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_06_Pin CELL12_CS_08_Pin CELL12_CS_09_Pin CELL12_CS_10_Pin
                           LED_DC_Y_Pin LED_DC_G_Pin LED_PC_Y_Pin LED_PC_G_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_06_Pin|CELL12_CS_08_Pin|CELL12_CS_09_Pin|CELL12_CS_10_Pin
 800655c:	f44f 637f 	mov.w	r3, #4080	@ 0xff0
 8006560:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LED_DC_Y_Pin|LED_DC_G_Pin|LED_PC_Y_Pin|LED_PC_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006562:	2301      	movs	r3, #1
 8006564:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006566:	2300      	movs	r3, #0
 8006568:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800656a:	2300      	movs	r3, #0
 800656c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800656e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006572:	4619      	mov	r1, r3
 8006574:	4838      	ldr	r0, [pc, #224]	@ (8006658 <MX_GPIO_Init+0x2fc>)
 8006576:	f001 fcaf 	bl	8007ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_07_Pin SPI3_CS_03_Pin SPI3_CS_02_Pin USART6_ENABLE_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_07_Pin|SPI3_CS_03_Pin|SPI3_CS_02_Pin|USART6_ENABLE_Pin;
 800657a:	f242 1330 	movw	r3, #8496	@ 0x2130
 800657e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006580:	2301      	movs	r3, #1
 8006582:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006584:	2300      	movs	r3, #0
 8006586:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006588:	2300      	movs	r3, #0
 800658a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800658c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006590:	4619      	mov	r1, r3
 8006592:	4832      	ldr	r0, [pc, #200]	@ (800665c <MX_GPIO_Init+0x300>)
 8006594:	f001 fca0 	bl	8007ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_11_Pin CELL12_CS_12_Pin GPIO_02_Pin GPIO_03_Pin
                           GPIO_04_Pin GPIO_05_Pin GPIO_06_Pin CELL11_CS_03_Pin
                           CELL11_CS_04_Pin CELL11_CS_05_Pin CELL11_CS_06_Pin CELL11_CS_07_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_11_Pin|CELL12_CS_12_Pin|GPIO_02_Pin|GPIO_03_Pin
 8006598:	f64f 23bb 	movw	r3, #64187	@ 0xfabb
 800659c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_04_Pin|GPIO_05_Pin|GPIO_06_Pin|CELL11_CS_03_Pin
                          |CELL11_CS_04_Pin|CELL11_CS_05_Pin|CELL11_CS_06_Pin|CELL11_CS_07_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800659e:	2301      	movs	r3, #1
 80065a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065a2:	2300      	movs	r3, #0
 80065a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80065a6:	2300      	movs	r3, #0
 80065a8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80065aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80065ae:	4619      	mov	r1, r3
 80065b0:	482b      	ldr	r0, [pc, #172]	@ (8006660 <MX_GPIO_Init+0x304>)
 80065b2:	f001 fc91 	bl	8007ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CSU_12_CELLS_Pin */
  GPIO_InitStruct.Pin = CSU_12_CELLS_Pin;
 80065b6:	2304      	movs	r3, #4
 80065b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80065ba:	2301      	movs	r3, #1
 80065bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065be:	2300      	movs	r3, #0
 80065c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80065c2:	2302      	movs	r3, #2
 80065c4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CSU_12_CELLS_GPIO_Port, &GPIO_InitStruct);
 80065c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80065ca:	4619      	mov	r1, r3
 80065cc:	4824      	ldr	r0, [pc, #144]	@ (8006660 <MX_GPIO_Init+0x304>)
 80065ce:	f001 fc83 	bl	8007ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_TEMP_03_CS_Pin CELL12_TEMP_02_CS_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_03_CS_Pin|CELL12_TEMP_02_CS_Pin;
 80065d2:	f44f 6388 	mov.w	r3, #1088	@ 0x440
 80065d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80065d8:	2301      	movs	r3, #1
 80065da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80065dc:	2301      	movs	r3, #1
 80065de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80065e0:	2303      	movs	r3, #3
 80065e2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80065e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80065e8:	4619      	mov	r1, r3
 80065ea:	481d      	ldr	r0, [pc, #116]	@ (8006660 <MX_GPIO_Init+0x304>)
 80065ec:	f001 fc74 	bl	8007ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_03_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_03_LED_Pin;
 80065f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80065f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80065f6:	2301      	movs	r3, #1
 80065f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80065fa:	2302      	movs	r3, #2
 80065fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80065fe:	2303      	movs	r3, #3
 8006600:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_03_LED_GPIO_Port, &GPIO_InitStruct);
 8006602:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006606:	4619      	mov	r1, r3
 8006608:	4815      	ldr	r0, [pc, #84]	@ (8006660 <MX_GPIO_Init+0x304>)
 800660a:	f001 fc65 	bl	8007ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_02_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_02_LED_Pin;
 800660e:	2301      	movs	r3, #1
 8006610:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006612:	2301      	movs	r3, #1
 8006614:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006616:	2302      	movs	r3, #2
 8006618:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800661a:	2303      	movs	r3, #3
 800661c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_02_LED_GPIO_Port, &GPIO_InitStruct);
 800661e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006622:	4619      	mov	r1, r3
 8006624:	480d      	ldr	r0, [pc, #52]	@ (800665c <MX_GPIO_Init+0x300>)
 8006626:	f001 fc57 	bl	8007ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_01_CS_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_01_CS_Pin;
 800662a:	2302      	movs	r3, #2
 800662c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800662e:	2301      	movs	r3, #1
 8006630:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006632:	2301      	movs	r3, #1
 8006634:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006636:	2303      	movs	r3, #3
 8006638:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_01_CS_GPIO_Port, &GPIO_InitStruct);
 800663a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800663e:	4619      	mov	r1, r3
 8006640:	4806      	ldr	r0, [pc, #24]	@ (800665c <MX_GPIO_Init+0x300>)
 8006642:	f001 fc49 	bl	8007ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_01_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_01_LED_Pin;
 8006646:	2301      	movs	r3, #1
 8006648:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800664a:	2301      	movs	r3, #1
 800664c:	e014      	b.n	8006678 <MX_GPIO_Init+0x31c>
 800664e:	bf00      	nop
 8006650:	40023800 	.word	0x40023800
 8006654:	40021000 	.word	0x40021000
 8006658:	40022000 	.word	0x40022000
 800665c:	40020800 	.word	0x40020800
 8006660:	40021400 	.word	0x40021400
 8006664:	40020000 	.word	0x40020000
 8006668:	40021c00 	.word	0x40021c00
 800666c:	40020400 	.word	0x40020400
 8006670:	40021800 	.word	0x40021800
 8006674:	40020c00 	.word	0x40020c00
 8006678:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800667a:	2302      	movs	r3, #2
 800667c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800667e:	2303      	movs	r3, #3
 8006680:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_01_LED_GPIO_Port, &GPIO_InitStruct);
 8006682:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006686:	4619      	mov	r1, r3
 8006688:	485c      	ldr	r0, [pc, #368]	@ (80067fc <MX_GPIO_Init+0x4a0>)
 800668a:	f001 fc25 	bl	8007ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USART2_ENABLE_Pin */
  GPIO_InitStruct.Pin = USART2_ENABLE_Pin;
 800668e:	2302      	movs	r3, #2
 8006690:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006692:	2301      	movs	r3, #1
 8006694:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006696:	2300      	movs	r3, #0
 8006698:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800669a:	2302      	movs	r3, #2
 800669c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USART2_ENABLE_GPIO_Port, &GPIO_InitStruct);
 800669e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80066a2:	4619      	mov	r1, r3
 80066a4:	4855      	ldr	r0, [pc, #340]	@ (80067fc <MX_GPIO_Init+0x4a0>)
 80066a6:	f001 fc17 	bl	8007ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_14_Pin GPIO_07_Pin LED_01_Pin LED_02_Pin */
  GPIO_InitStruct.Pin = GPIO_14_Pin|GPIO_07_Pin|LED_01_Pin|LED_02_Pin;
 80066aa:	f24c 030c 	movw	r3, #49164	@ 0xc00c
 80066ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80066b0:	2301      	movs	r3, #1
 80066b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066b4:	2300      	movs	r3, #0
 80066b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80066b8:	2300      	movs	r3, #0
 80066ba:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80066bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80066c0:	4619      	mov	r1, r3
 80066c2:	484f      	ldr	r0, [pc, #316]	@ (8006800 <MX_GPIO_Init+0x4a4>)
 80066c4:	f001 fc08 	bl	8007ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_CS_01_Pin CELL11_CS_02_Pin GPIO_11_Pin GPIO_12_Pin
                           CS_Pin LED_03_Pin LED_07_Pin USART1_ENABLE_Pin */
  GPIO_InitStruct.Pin = CELL11_CS_01_Pin|CELL11_CS_02_Pin|GPIO_11_Pin|GPIO_12_Pin
 80066c8:	f24c 433b 	movw	r3, #50235	@ 0xc43b
 80066cc:	627b      	str	r3, [r7, #36]	@ 0x24
                          |CS_Pin|LED_03_Pin|LED_07_Pin|USART1_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80066ce:	2301      	movs	r3, #1
 80066d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066d2:	2300      	movs	r3, #0
 80066d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80066d6:	2300      	movs	r3, #0
 80066d8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80066da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80066de:	4619      	mov	r1, r3
 80066e0:	4848      	ldr	r0, [pc, #288]	@ (8006804 <MX_GPIO_Init+0x4a8>)
 80066e2:	f001 fbf9 	bl	8007ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_CS_08_Pin CELL11_CS_09_Pin DISPLAY_IO_1_Pin DISPLAY_IO_2_Pin
                           BACKLIGHT_1_Pin BACKLIGHT_2_Pin LED_09_Pin LED_04_Pin
                           LED_08_Pin */
  GPIO_InitStruct.Pin = CELL11_CS_08_Pin|CELL11_CS_09_Pin|DISPLAY_IO_1_Pin|DISPLAY_IO_2_Pin
 80066e6:	f24e 033f 	movw	r3, #57407	@ 0xe03f
 80066ea:	627b      	str	r3, [r7, #36]	@ 0x24
                          |BACKLIGHT_1_Pin|BACKLIGHT_2_Pin|LED_09_Pin|LED_04_Pin
                          |LED_08_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80066ec:	2301      	movs	r3, #1
 80066ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066f0:	2300      	movs	r3, #0
 80066f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80066f4:	2300      	movs	r3, #0
 80066f6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80066f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80066fc:	4619      	mov	r1, r3
 80066fe:	4842      	ldr	r0, [pc, #264]	@ (8006808 <MX_GPIO_Init+0x4ac>)
 8006700:	f001 fbea 	bl	8007ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL11_TEMP_03_CS_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_03_CS_Pin;
 8006704:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006708:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800670a:	2301      	movs	r3, #1
 800670c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800670e:	2301      	movs	r3, #1
 8006710:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006712:	2303      	movs	r3, #3
 8006714:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL11_TEMP_03_CS_GPIO_Port, &GPIO_InitStruct);
 8006716:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800671a:	4619      	mov	r1, r3
 800671c:	4839      	ldr	r0, [pc, #228]	@ (8006804 <MX_GPIO_Init+0x4a8>)
 800671e:	f001 fbdb 	bl	8007ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_TEMP_03_LED_Pin CELL11_TEMP_02_LED_Pin CELL11_TEMP_01_LED_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_03_LED_Pin|CELL11_TEMP_02_LED_Pin|CELL11_TEMP_01_LED_Pin;
 8006722:	f44f 53a2 	mov.w	r3, #5184	@ 0x1440
 8006726:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006728:	2301      	movs	r3, #1
 800672a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800672c:	2302      	movs	r3, #2
 800672e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006730:	2303      	movs	r3, #3
 8006732:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8006734:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006738:	4619      	mov	r1, r3
 800673a:	4831      	ldr	r0, [pc, #196]	@ (8006800 <MX_GPIO_Init+0x4a4>)
 800673c:	f001 fbcc 	bl	8007ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_TEMP_02_CS_Pin CELL11_TEMP_01_CS_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_02_CS_Pin|CELL11_TEMP_01_CS_Pin;
 8006740:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8006744:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006746:	2301      	movs	r3, #1
 8006748:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800674a:	2301      	movs	r3, #1
 800674c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800674e:	2303      	movs	r3, #3
 8006750:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8006752:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006756:	4619      	mov	r1, r3
 8006758:	4829      	ldr	r0, [pc, #164]	@ (8006800 <MX_GPIO_Init+0x4a4>)
 800675a:	f001 fbbd 	bl	8007ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS1_Pin USART3_ENABLE_Pin DISPLAY_CS_Pin SPI5_CS_02_Pin */
  GPIO_InitStruct.Pin = CS1_Pin|USART3_ENABLE_Pin|DISPLAY_CS_Pin|SPI5_CS_02_Pin;
 800675e:	f640 430c 	movw	r3, #3084	@ 0xc0c
 8006762:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006764:	2301      	movs	r3, #1
 8006766:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006768:	2300      	movs	r3, #0
 800676a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800676c:	2300      	movs	r3, #0
 800676e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006770:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006774:	4619      	mov	r1, r3
 8006776:	4825      	ldr	r0, [pc, #148]	@ (800680c <MX_GPIO_Init+0x4b0>)
 8006778:	f001 fbae 	bl	8007ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PUSH_BUTTON_01_Pin PUSH_BUTTON_02_Pin PUSH_BUTTON_03_Pin PUSH_BUTTON_04_Pin */
  GPIO_InitStruct.Pin = PUSH_BUTTON_01_Pin|PUSH_BUTTON_02_Pin|PUSH_BUTTON_03_Pin|PUSH_BUTTON_04_Pin;
 800677c:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8006780:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006782:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8006786:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006788:	2300      	movs	r3, #0
 800678a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800678c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006790:	4619      	mov	r1, r3
 8006792:	481e      	ldr	r0, [pc, #120]	@ (800680c <MX_GPIO_Init+0x4b0>)
 8006794:	f001 fba0 	bl	8007ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CD_Pin */
  GPIO_InitStruct.Pin = CD_Pin;
 8006798:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800679c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800679e:	2300      	movs	r3, #0
 80067a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80067a2:	2301      	movs	r3, #1
 80067a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CD_GPIO_Port, &GPIO_InitStruct);
 80067a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80067aa:	4619      	mov	r1, r3
 80067ac:	4814      	ldr	r0, [pc, #80]	@ (8006800 <MX_GPIO_Init+0x4a4>)
 80067ae:	f001 fb93 	bl	8007ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIP_SWITCH_01_Pin DIP_SWITCH_02_Pin DIP_SWITCH_03_Pin DIP_SWITCH_04_Pin */
  GPIO_InitStruct.Pin = DIP_SWITCH_01_Pin|DIP_SWITCH_02_Pin|DIP_SWITCH_03_Pin|DIP_SWITCH_04_Pin;
 80067b2:	23f0      	movs	r3, #240	@ 0xf0
 80067b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80067b6:	2300      	movs	r3, #0
 80067b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067ba:	2300      	movs	r3, #0
 80067bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80067be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80067c2:	4619      	mov	r1, r3
 80067c4:	4811      	ldr	r0, [pc, #68]	@ (800680c <MX_GPIO_Init+0x4b0>)
 80067c6:	f001 fb87 	bl	8007ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIP_SWITCH_MODE_01_Pin DIP_SWITCH_MODE_02_Pin DIP_SWITCH_MODE_03_Pin DIP_SWITCH_MODE_04_Pin */
  GPIO_InitStruct.Pin = DIP_SWITCH_MODE_01_Pin|DIP_SWITCH_MODE_02_Pin|DIP_SWITCH_MODE_03_Pin|DIP_SWITCH_MODE_04_Pin;
 80067ca:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 80067ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80067d0:	2300      	movs	r3, #0
 80067d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067d4:	2300      	movs	r3, #0
 80067d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80067d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80067dc:	4619      	mov	r1, r3
 80067de:	480a      	ldr	r0, [pc, #40]	@ (8006808 <MX_GPIO_Init+0x4ac>)
 80067e0:	f001 fb7a 	bl	8007ed8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80067e4:	2200      	movs	r2, #0
 80067e6:	2100      	movs	r1, #0
 80067e8:	2028      	movs	r0, #40	@ 0x28
 80067ea:	f001 faac 	bl	8007d46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80067ee:	2028      	movs	r0, #40	@ 0x28
 80067f0:	f001 fac5 	bl	8007d7e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80067f4:	bf00      	nop
 80067f6:	3738      	adds	r7, #56	@ 0x38
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bd80      	pop	{r7, pc}
 80067fc:	40020000 	.word	0x40020000
 8006800:	40021c00 	.word	0x40021c00
 8006804:	40020400 	.word	0x40020400
 8006808:	40021800 	.word	0x40021800
 800680c:	40020c00 	.word	0x40020c00

08006810 <init_ina229_devices>:

/* USER CODE BEGIN 4 */

void init_ina229_devices(void) {
 8006810:	b480      	push	{r7}
 8006812:	af00      	add	r7, sp, #0
    ina229_devices[0] = INA229_0;
 8006814:	4b36      	ldr	r3, [pc, #216]	@ (80068f0 <init_ina229_devices+0xe0>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a36      	ldr	r2, [pc, #216]	@ (80068f4 <init_ina229_devices+0xe4>)
 800681a:	6013      	str	r3, [r2, #0]
    ina229_devices[1] = INA229_1;
 800681c:	4b36      	ldr	r3, [pc, #216]	@ (80068f8 <init_ina229_devices+0xe8>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a34      	ldr	r2, [pc, #208]	@ (80068f4 <init_ina229_devices+0xe4>)
 8006822:	6053      	str	r3, [r2, #4]
    ina229_devices[2] = INA229_2;
 8006824:	4b35      	ldr	r3, [pc, #212]	@ (80068fc <init_ina229_devices+0xec>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a32      	ldr	r2, [pc, #200]	@ (80068f4 <init_ina229_devices+0xe4>)
 800682a:	6093      	str	r3, [r2, #8]
    ina229_devices[3] = INA229_3;
 800682c:	4b34      	ldr	r3, [pc, #208]	@ (8006900 <init_ina229_devices+0xf0>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	4a30      	ldr	r2, [pc, #192]	@ (80068f4 <init_ina229_devices+0xe4>)
 8006832:	60d3      	str	r3, [r2, #12]
    ina229_devices[4] = INA229_4;
 8006834:	4b33      	ldr	r3, [pc, #204]	@ (8006904 <init_ina229_devices+0xf4>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a2e      	ldr	r2, [pc, #184]	@ (80068f4 <init_ina229_devices+0xe4>)
 800683a:	6113      	str	r3, [r2, #16]
    ina229_devices[5] = INA229_5;
 800683c:	4b32      	ldr	r3, [pc, #200]	@ (8006908 <init_ina229_devices+0xf8>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a2c      	ldr	r2, [pc, #176]	@ (80068f4 <init_ina229_devices+0xe4>)
 8006842:	6153      	str	r3, [r2, #20]
    ina229_devices[6] = INA229_6;
 8006844:	4b31      	ldr	r3, [pc, #196]	@ (800690c <init_ina229_devices+0xfc>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a2a      	ldr	r2, [pc, #168]	@ (80068f4 <init_ina229_devices+0xe4>)
 800684a:	6193      	str	r3, [r2, #24]
    ina229_devices[7] = INA229_7;
 800684c:	4b30      	ldr	r3, [pc, #192]	@ (8006910 <init_ina229_devices+0x100>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a28      	ldr	r2, [pc, #160]	@ (80068f4 <init_ina229_devices+0xe4>)
 8006852:	61d3      	str	r3, [r2, #28]
    ina229_devices[8] = INA229_8;
 8006854:	4b2f      	ldr	r3, [pc, #188]	@ (8006914 <init_ina229_devices+0x104>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a26      	ldr	r2, [pc, #152]	@ (80068f4 <init_ina229_devices+0xe4>)
 800685a:	6213      	str	r3, [r2, #32]
    ina229_devices[9] = INA229_9;
 800685c:	4b2e      	ldr	r3, [pc, #184]	@ (8006918 <init_ina229_devices+0x108>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a24      	ldr	r2, [pc, #144]	@ (80068f4 <init_ina229_devices+0xe4>)
 8006862:	6253      	str	r3, [r2, #36]	@ 0x24
    ina229_devices[10] = INA229_10;
 8006864:	4b2d      	ldr	r3, [pc, #180]	@ (800691c <init_ina229_devices+0x10c>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	4a22      	ldr	r2, [pc, #136]	@ (80068f4 <init_ina229_devices+0xe4>)
 800686a:	6293      	str	r3, [r2, #40]	@ 0x28
    ina229_devices[11] = INA229_11;
 800686c:	4b2c      	ldr	r3, [pc, #176]	@ (8006920 <init_ina229_devices+0x110>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a20      	ldr	r2, [pc, #128]	@ (80068f4 <init_ina229_devices+0xe4>)
 8006872:	62d3      	str	r3, [r2, #44]	@ 0x2c
    ina229_devices[12] = INA229_12;
 8006874:	4b2b      	ldr	r3, [pc, #172]	@ (8006924 <init_ina229_devices+0x114>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a1e      	ldr	r2, [pc, #120]	@ (80068f4 <init_ina229_devices+0xe4>)
 800687a:	6313      	str	r3, [r2, #48]	@ 0x30
    ina229_devices[13] = INA229_13;
 800687c:	4b2a      	ldr	r3, [pc, #168]	@ (8006928 <init_ina229_devices+0x118>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a1c      	ldr	r2, [pc, #112]	@ (80068f4 <init_ina229_devices+0xe4>)
 8006882:	6353      	str	r3, [r2, #52]	@ 0x34
    ina229_devices[14] = INA229_14;
 8006884:	4b29      	ldr	r3, [pc, #164]	@ (800692c <init_ina229_devices+0x11c>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a1a      	ldr	r2, [pc, #104]	@ (80068f4 <init_ina229_devices+0xe4>)
 800688a:	6393      	str	r3, [r2, #56]	@ 0x38
    ina229_devices[15] = INA229_15;
 800688c:	4b28      	ldr	r3, [pc, #160]	@ (8006930 <init_ina229_devices+0x120>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4a18      	ldr	r2, [pc, #96]	@ (80068f4 <init_ina229_devices+0xe4>)
 8006892:	63d3      	str	r3, [r2, #60]	@ 0x3c
    ina229_devices[16] = INA229_16;
 8006894:	4b27      	ldr	r3, [pc, #156]	@ (8006934 <init_ina229_devices+0x124>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a16      	ldr	r2, [pc, #88]	@ (80068f4 <init_ina229_devices+0xe4>)
 800689a:	6413      	str	r3, [r2, #64]	@ 0x40
    ina229_devices[17] = INA229_17;
 800689c:	4b26      	ldr	r3, [pc, #152]	@ (8006938 <init_ina229_devices+0x128>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a14      	ldr	r2, [pc, #80]	@ (80068f4 <init_ina229_devices+0xe4>)
 80068a2:	6453      	str	r3, [r2, #68]	@ 0x44
    ina229_devices[18] = INA229_18;
 80068a4:	4b25      	ldr	r3, [pc, #148]	@ (800693c <init_ina229_devices+0x12c>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a12      	ldr	r2, [pc, #72]	@ (80068f4 <init_ina229_devices+0xe4>)
 80068aa:	6493      	str	r3, [r2, #72]	@ 0x48
    ina229_devices[19] = INA229_19;
 80068ac:	4b24      	ldr	r3, [pc, #144]	@ (8006940 <init_ina229_devices+0x130>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a10      	ldr	r2, [pc, #64]	@ (80068f4 <init_ina229_devices+0xe4>)
 80068b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
    ina229_devices[20] = INA229_20;
 80068b4:	4b23      	ldr	r3, [pc, #140]	@ (8006944 <init_ina229_devices+0x134>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	4a0e      	ldr	r2, [pc, #56]	@ (80068f4 <init_ina229_devices+0xe4>)
 80068ba:	6513      	str	r3, [r2, #80]	@ 0x50
    ina229_devices[21] = INA229_21;
 80068bc:	4b22      	ldr	r3, [pc, #136]	@ (8006948 <init_ina229_devices+0x138>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a0c      	ldr	r2, [pc, #48]	@ (80068f4 <init_ina229_devices+0xe4>)
 80068c2:	6553      	str	r3, [r2, #84]	@ 0x54
    ina229_devices[22] = INA229_22;
 80068c4:	4b21      	ldr	r3, [pc, #132]	@ (800694c <init_ina229_devices+0x13c>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4a0a      	ldr	r2, [pc, #40]	@ (80068f4 <init_ina229_devices+0xe4>)
 80068ca:	6593      	str	r3, [r2, #88]	@ 0x58
    ina229_devices[23] = INA229_23;
 80068cc:	4b20      	ldr	r3, [pc, #128]	@ (8006950 <init_ina229_devices+0x140>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a08      	ldr	r2, [pc, #32]	@ (80068f4 <init_ina229_devices+0xe4>)
 80068d2:	65d3      	str	r3, [r2, #92]	@ 0x5c
    ina229_devices[24] = INA229_24;
 80068d4:	4b1f      	ldr	r3, [pc, #124]	@ (8006954 <init_ina229_devices+0x144>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a06      	ldr	r2, [pc, #24]	@ (80068f4 <init_ina229_devices+0xe4>)
 80068da:	6613      	str	r3, [r2, #96]	@ 0x60
    ina229_devices[25] = INA229_25;
 80068dc:	4b1e      	ldr	r3, [pc, #120]	@ (8006958 <init_ina229_devices+0x148>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a04      	ldr	r2, [pc, #16]	@ (80068f4 <init_ina229_devices+0xe4>)
 80068e2:	6653      	str	r3, [r2, #100]	@ 0x64
}
 80068e4:	bf00      	nop
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr
 80068ee:	bf00      	nop
 80068f0:	0800c878 	.word	0x0800c878
 80068f4:	20001218 	.word	0x20001218
 80068f8:	0800c87c 	.word	0x0800c87c
 80068fc:	0800c880 	.word	0x0800c880
 8006900:	0800c884 	.word	0x0800c884
 8006904:	0800c888 	.word	0x0800c888
 8006908:	0800c88c 	.word	0x0800c88c
 800690c:	0800c890 	.word	0x0800c890
 8006910:	0800c894 	.word	0x0800c894
 8006914:	0800c898 	.word	0x0800c898
 8006918:	0800c89c 	.word	0x0800c89c
 800691c:	0800c8a0 	.word	0x0800c8a0
 8006920:	0800c8a4 	.word	0x0800c8a4
 8006924:	0800c8a8 	.word	0x0800c8a8
 8006928:	0800c8ac 	.word	0x0800c8ac
 800692c:	0800c8b0 	.word	0x0800c8b0
 8006930:	0800c8b4 	.word	0x0800c8b4
 8006934:	0800c8b8 	.word	0x0800c8b8
 8006938:	0800c8bc 	.word	0x0800c8bc
 800693c:	0800c8c0 	.word	0x0800c8c0
 8006940:	0800c8c4 	.word	0x0800c8c4
 8006944:	0800c8c8 	.word	0x0800c8c8
 8006948:	0800c8cc 	.word	0x0800c8cc
 800694c:	0800c8d0 	.word	0x0800c8d0
 8006950:	0800c8d4 	.word	0x0800c8d4
 8006954:	0800c8d8 	.word	0x0800c8d8
 8006958:	0800c8dc 	.word	0x0800c8dc

0800695c <get_ina_handle>:

};


// Helper function to get INA handle from index
static INA229_Handle get_ina_handle(uint8_t index) {
 800695c:	b480      	push	{r7}
 800695e:	b083      	sub	sp, #12
 8006960:	af00      	add	r7, sp, #0
 8006962:	4603      	mov	r3, r0
 8006964:	71fb      	strb	r3, [r7, #7]
    return INA229_0 + index;  // Assuming INA handles are sequential
 8006966:	4b05      	ldr	r3, [pc, #20]	@ (800697c <get_ina_handle+0x20>)
 8006968:	681a      	ldr	r2, [r3, #0]
 800696a:	79fb      	ldrb	r3, [r7, #7]
 800696c:	015b      	lsls	r3, r3, #5
 800696e:	4413      	add	r3, r2
}
 8006970:	4618      	mov	r0, r3
 8006972:	370c      	adds	r7, #12
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr
 800697c:	0800c878 	.word	0x0800c878

08006980 <Voltage_Sequence_Automatic>:

void Voltage_Sequence_Automatic(void)
{
 8006980:	b5b0      	push	{r4, r5, r7, lr}
 8006982:	b08c      	sub	sp, #48	@ 0x30
 8006984:	af00      	add	r7, sp, #0

    const float test_voltages[] = {2.0f, 2.5f, 2.8f, 3.3f, 3.4f, 3.6f, 4.0f, 4.2f};
 8006986:	4b20      	ldr	r3, [pc, #128]	@ (8006a08 <Voltage_Sequence_Automatic+0x88>)
 8006988:	463c      	mov	r4, r7
 800698a:	461d      	mov	r5, r3
 800698c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800698e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006990:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8006994:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    const int num_voltages = sizeof(test_voltages) / sizeof(test_voltages[0]);
 8006998:	2308      	movs	r3, #8
 800699a:	627b      	str	r3, [r7, #36]	@ 0x24
    const int num_cells = sizeof(cell_configs) / sizeof(cell_configs[0]);
 800699c:	231a      	movs	r3, #26
 800699e:	623b      	str	r3, [r7, #32]

    for(int v = 0; v < num_voltages; v++) {
 80069a0:	2300      	movs	r3, #0
 80069a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069a4:	e027      	b.n	80069f6 <Voltage_Sequence_Automatic+0x76>
        for(int c = 0; c < num_cells; c++) {
 80069a6:	2300      	movs	r3, #0
 80069a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069aa:	e01a      	b.n	80069e2 <Voltage_Sequence_Automatic+0x62>
        	Set_voltage_and_measure(&cell_configs[c], test_voltages[v]);
 80069ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80069ae:	4613      	mov	r3, r2
 80069b0:	005b      	lsls	r3, r3, #1
 80069b2:	4413      	add	r3, r2
 80069b4:	009b      	lsls	r3, r3, #2
 80069b6:	4a15      	ldr	r2, [pc, #84]	@ (8006a0c <Voltage_Sequence_Automatic+0x8c>)
 80069b8:	441a      	add	r2, r3
 80069ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069bc:	009b      	lsls	r3, r3, #2
 80069be:	3330      	adds	r3, #48	@ 0x30
 80069c0:	443b      	add	r3, r7
 80069c2:	3b30      	subs	r3, #48	@ 0x30
 80069c4:	edd3 7a00 	vldr	s15, [r3]
 80069c8:	eeb0 0a67 	vmov.f32	s0, s15
 80069cc:	4610      	mov	r0, r2
 80069ce:	f000 f81f 	bl	8006a10 <Set_voltage_and_measure>

        	cell_voltage_read();
 80069d2:	f7fe ff93 	bl	80058fc <cell_voltage_read>

            HAL_Delay(10);  // Delay between cells
 80069d6:	200a      	movs	r0, #10
 80069d8:	f000 fd82 	bl	80074e0 <HAL_Delay>
        for(int c = 0; c < num_cells; c++) {
 80069dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069de:	3301      	adds	r3, #1
 80069e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80069e4:	6a3b      	ldr	r3, [r7, #32]
 80069e6:	429a      	cmp	r2, r3
 80069e8:	dbe0      	blt.n	80069ac <Voltage_Sequence_Automatic+0x2c>
        }
        HAL_Delay(10);  // Delay between voltage levels
 80069ea:	200a      	movs	r0, #10
 80069ec:	f000 fd78 	bl	80074e0 <HAL_Delay>
    for(int v = 0; v < num_voltages; v++) {
 80069f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069f2:	3301      	adds	r3, #1
 80069f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069fa:	429a      	cmp	r2, r3
 80069fc:	dbd3      	blt.n	80069a6 <Voltage_Sequence_Automatic+0x26>





}
 80069fe:	bf00      	nop
 8006a00:	bf00      	nop
 8006a02:	3730      	adds	r7, #48	@ 0x30
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bdb0      	pop	{r4, r5, r7, pc}
 8006a08:	0800bb54 	.word	0x0800bb54
 8006a0c:	0800cce0 	.word	0x0800cce0

08006a10 <Set_voltage_and_measure>:

void Set_voltage_and_measure(const Cell_Config* cell, float voltage)

{
 8006a10:	b590      	push	{r4, r7, lr}
 8006a12:	b085      	sub	sp, #20
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
 8006a18:	ed87 0a00 	vstr	s0, [r7]
    // Get the actual handles from the configuration
    INA229_Handle ina = get_ina_handle(cell->ina_index);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	785b      	ldrb	r3, [r3, #1]
 8006a20:	4618      	mov	r0, r3
 8006a22:	f7ff ff9b 	bl	800695c <get_ina_handle>
 8006a26:	60f8      	str	r0, [r7, #12]

    // Only set voltage and control LED for cells 0-11 (skip CSU cells 12 and 13) COZ this is for the slave board reading
    if (cell->cell_id != 24 && cell->cell_id != 25)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	781b      	ldrb	r3, [r3, #0]
 8006a2c:	2b18      	cmp	r3, #24
 8006a2e:	d010      	beq.n	8006a52 <Set_voltage_and_measure+0x42>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	781b      	ldrb	r3, [r3, #0]
 8006a34:	2b19      	cmp	r3, #25
 8006a36:	d00c      	beq.n	8006a52 <Set_voltage_and_measure+0x42>

    {

    // Set voltage for the cell
    Set_Output_Voltage(cell->cell_id, voltage);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	781b      	ldrb	r3, [r3, #0]
 8006a3c:	ed97 0a00 	vldr	s0, [r7]
 8006a40:	4618      	mov	r0, r3
 8006a42:	f7fd fafb 	bl	800403c <Set_Output_Voltage>

    // Turn on LED

    Set_LED_status(cell->cell_id, OFF);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	781b      	ldrb	r3, [r3, #0]
 8006a4a:	2101      	movs	r1, #1
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	f7fd fb63 	bl	8004118 <Set_LED_status>

    }
    HAL_Delay(10);
 8006a52:	200a      	movs	r0, #10
 8006a54:	f000 fd44 	bl	80074e0 <HAL_Delay>
    // Read voltage and temperature
    HAL_GPIO_WritePin(cell->gpio, cell->cs_pin, GPIO_PIN_RESET);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6858      	ldr	r0, [r3, #4]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	891b      	ldrh	r3, [r3, #8]
 8006a60:	2200      	movs	r2, #0
 8006a62:	4619      	mov	r1, r3
 8006a64:	f001 fbe4 	bl	8008230 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8006a68:	2001      	movs	r0, #1
 8006a6a:	f000 fd39 	bl	80074e0 <HAL_Delay>
    INA229_Readings[cell->ina_index].voltage_V = INA229_getVBUS_V(ina);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	785b      	ldrb	r3, [r3, #1]
 8006a72:	461c      	mov	r4, r3
 8006a74:	68f8      	ldr	r0, [r7, #12]
 8006a76:	f7fd fc73 	bl	8004360 <INA229_getVBUS_V>
 8006a7a:	eef0 7a40 	vmov.f32	s15, s0
 8006a7e:	4a12      	ldr	r2, [pc, #72]	@ (8006ac8 <Set_voltage_and_measure+0xb8>)
 8006a80:	0123      	lsls	r3, r4, #4
 8006a82:	4413      	add	r3, r2
 8006a84:	edc3 7a00 	vstr	s15, [r3]
    HAL_Delay(1);
 8006a88:	2001      	movs	r0, #1
 8006a8a:	f000 fd29 	bl	80074e0 <HAL_Delay>
    HAL_GPIO_WritePin(cell->gpio, cell->cs_pin, GPIO_PIN_SET);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6858      	ldr	r0, [r3, #4]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	891b      	ldrh	r3, [r3, #8]
 8006a96:	2201      	movs	r2, #1
 8006a98:	4619      	mov	r1, r3
 8006a9a:	f001 fbc9 	bl	8008230 <HAL_GPIO_WritePin>
//    INA229_Readings[cell->ina_index].temperature_C = INA229_getDIETEMP_C(ina);
//    HAL_Delay(1);
//    HAL_GPIO_WritePin(cell->gpio, cell->cs_pin, GPIO_PIN_SET);

    // Turn off LED
    HAL_Delay(10);
 8006a9e:	200a      	movs	r0, #10
 8006aa0:	f000 fd1e 	bl	80074e0 <HAL_Delay>

    // Only turn off LED for cells 0-11 (skip CSU cells 12 and 13)
    if (cell->cell_id != 24 && cell->cell_id != 25)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	2b18      	cmp	r3, #24
 8006aaa:	d009      	beq.n	8006ac0 <Set_voltage_and_measure+0xb0>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	781b      	ldrb	r3, [r3, #0]
 8006ab0:	2b19      	cmp	r3, #25
 8006ab2:	d005      	beq.n	8006ac0 <Set_voltage_and_measure+0xb0>

    {

    Set_LED_status(cell->cell_id, ON);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	781b      	ldrb	r3, [r3, #0]
 8006ab8:	2100      	movs	r1, #0
 8006aba:	4618      	mov	r0, r3
 8006abc:	f7fd fb2c 	bl	8004118 <Set_LED_status>

    }
}
 8006ac0:	bf00      	nop
 8006ac2:	3714      	adds	r7, #20
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	bd90      	pop	{r4, r7, pc}
 8006ac8:	20000e5c 	.word	0x20000e5c

08006acc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b082      	sub	sp, #8
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	80fb      	strh	r3, [r7, #6]
    UNUSED(GPIO_Pin);
    Push_ButtonHandler(GPIO_Pin);
 8006ad6:	88fb      	ldrh	r3, [r7, #6]
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f7fa fb09 	bl	80010f0 <Push_ButtonHandler>
}
 8006ade:	bf00      	nop
 8006ae0:	3708      	adds	r7, #8
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd80      	pop	{r7, pc}

08006ae6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006ae6:	b480      	push	{r7}
 8006ae8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006aea:	b672      	cpsid	i
}
 8006aec:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006aee:	bf00      	nop
 8006af0:	e7fd      	b.n	8006aee <Error_Handler+0x8>
	...

08006af4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b083      	sub	sp, #12
 8006af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006afa:	2300      	movs	r3, #0
 8006afc:	607b      	str	r3, [r7, #4]
 8006afe:	4b10      	ldr	r3, [pc, #64]	@ (8006b40 <HAL_MspInit+0x4c>)
 8006b00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b02:	4a0f      	ldr	r2, [pc, #60]	@ (8006b40 <HAL_MspInit+0x4c>)
 8006b04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006b08:	6453      	str	r3, [r2, #68]	@ 0x44
 8006b0a:	4b0d      	ldr	r3, [pc, #52]	@ (8006b40 <HAL_MspInit+0x4c>)
 8006b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006b12:	607b      	str	r3, [r7, #4]
 8006b14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006b16:	2300      	movs	r3, #0
 8006b18:	603b      	str	r3, [r7, #0]
 8006b1a:	4b09      	ldr	r3, [pc, #36]	@ (8006b40 <HAL_MspInit+0x4c>)
 8006b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b1e:	4a08      	ldr	r2, [pc, #32]	@ (8006b40 <HAL_MspInit+0x4c>)
 8006b20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b24:	6413      	str	r3, [r2, #64]	@ 0x40
 8006b26:	4b06      	ldr	r3, [pc, #24]	@ (8006b40 <HAL_MspInit+0x4c>)
 8006b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b2e:	603b      	str	r3, [r7, #0]
 8006b30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006b32:	bf00      	nop
 8006b34:	370c      	adds	r7, #12
 8006b36:	46bd      	mov	sp, r7
 8006b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3c:	4770      	bx	lr
 8006b3e:	bf00      	nop
 8006b40:	40023800 	.word	0x40023800

08006b44 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b08c      	sub	sp, #48	@ 0x30
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b4c:	f107 031c 	add.w	r3, r7, #28
 8006b50:	2200      	movs	r2, #0
 8006b52:	601a      	str	r2, [r3, #0]
 8006b54:	605a      	str	r2, [r3, #4]
 8006b56:	609a      	str	r2, [r3, #8]
 8006b58:	60da      	str	r2, [r3, #12]
 8006b5a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4a4a      	ldr	r2, [pc, #296]	@ (8006c8c <HAL_CAN_MspInit+0x148>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d145      	bne.n	8006bf2 <HAL_CAN_MspInit+0xae>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8006b66:	4b4a      	ldr	r3, [pc, #296]	@ (8006c90 <HAL_CAN_MspInit+0x14c>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	3301      	adds	r3, #1
 8006b6c:	4a48      	ldr	r2, [pc, #288]	@ (8006c90 <HAL_CAN_MspInit+0x14c>)
 8006b6e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8006b70:	4b47      	ldr	r3, [pc, #284]	@ (8006c90 <HAL_CAN_MspInit+0x14c>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d10d      	bne.n	8006b94 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8006b78:	2300      	movs	r3, #0
 8006b7a:	61bb      	str	r3, [r7, #24]
 8006b7c:	4b45      	ldr	r3, [pc, #276]	@ (8006c94 <HAL_CAN_MspInit+0x150>)
 8006b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b80:	4a44      	ldr	r2, [pc, #272]	@ (8006c94 <HAL_CAN_MspInit+0x150>)
 8006b82:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006b86:	6413      	str	r3, [r2, #64]	@ 0x40
 8006b88:	4b42      	ldr	r3, [pc, #264]	@ (8006c94 <HAL_CAN_MspInit+0x150>)
 8006b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b90:	61bb      	str	r3, [r7, #24]
 8006b92:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006b94:	2300      	movs	r3, #0
 8006b96:	617b      	str	r3, [r7, #20]
 8006b98:	4b3e      	ldr	r3, [pc, #248]	@ (8006c94 <HAL_CAN_MspInit+0x150>)
 8006b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b9c:	4a3d      	ldr	r2, [pc, #244]	@ (8006c94 <HAL_CAN_MspInit+0x150>)
 8006b9e:	f043 0308 	orr.w	r3, r3, #8
 8006ba2:	6313      	str	r3, [r2, #48]	@ 0x30
 8006ba4:	4b3b      	ldr	r3, [pc, #236]	@ (8006c94 <HAL_CAN_MspInit+0x150>)
 8006ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ba8:	f003 0308 	and.w	r3, r3, #8
 8006bac:	617b      	str	r3, [r7, #20]
 8006bae:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006bb0:	2303      	movs	r3, #3
 8006bb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006bb4:	2302      	movs	r3, #2
 8006bb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006bbc:	2303      	movs	r3, #3
 8006bbe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8006bc0:	2309      	movs	r3, #9
 8006bc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006bc4:	f107 031c 	add.w	r3, r7, #28
 8006bc8:	4619      	mov	r1, r3
 8006bca:	4833      	ldr	r0, [pc, #204]	@ (8006c98 <HAL_CAN_MspInit+0x154>)
 8006bcc:	f001 f984 	bl	8007ed8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	2100      	movs	r1, #0
 8006bd4:	2014      	movs	r0, #20
 8006bd6:	f001 f8b6 	bl	8007d46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8006bda:	2014      	movs	r0, #20
 8006bdc:	f001 f8cf 	bl	8007d7e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8006be0:	2200      	movs	r2, #0
 8006be2:	2100      	movs	r1, #0
 8006be4:	2015      	movs	r0, #21
 8006be6:	f001 f8ae 	bl	8007d46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8006bea:	2015      	movs	r0, #21
 8006bec:	f001 f8c7 	bl	8007d7e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN CAN2_MspInit 1 */

    /* USER CODE END CAN2_MspInit 1 */
  }

}
 8006bf0:	e048      	b.n	8006c84 <HAL_CAN_MspInit+0x140>
  else if(hcan->Instance==CAN2)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a29      	ldr	r2, [pc, #164]	@ (8006c9c <HAL_CAN_MspInit+0x158>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d143      	bne.n	8006c84 <HAL_CAN_MspInit+0x140>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	613b      	str	r3, [r7, #16]
 8006c00:	4b24      	ldr	r3, [pc, #144]	@ (8006c94 <HAL_CAN_MspInit+0x150>)
 8006c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c04:	4a23      	ldr	r2, [pc, #140]	@ (8006c94 <HAL_CAN_MspInit+0x150>)
 8006c06:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006c0a:	6413      	str	r3, [r2, #64]	@ 0x40
 8006c0c:	4b21      	ldr	r3, [pc, #132]	@ (8006c94 <HAL_CAN_MspInit+0x150>)
 8006c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c10:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006c14:	613b      	str	r3, [r7, #16]
 8006c16:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8006c18:	4b1d      	ldr	r3, [pc, #116]	@ (8006c90 <HAL_CAN_MspInit+0x14c>)
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	3301      	adds	r3, #1
 8006c1e:	4a1c      	ldr	r2, [pc, #112]	@ (8006c90 <HAL_CAN_MspInit+0x14c>)
 8006c20:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8006c22:	4b1b      	ldr	r3, [pc, #108]	@ (8006c90 <HAL_CAN_MspInit+0x14c>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	2b01      	cmp	r3, #1
 8006c28:	d10d      	bne.n	8006c46 <HAL_CAN_MspInit+0x102>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	60fb      	str	r3, [r7, #12]
 8006c2e:	4b19      	ldr	r3, [pc, #100]	@ (8006c94 <HAL_CAN_MspInit+0x150>)
 8006c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c32:	4a18      	ldr	r2, [pc, #96]	@ (8006c94 <HAL_CAN_MspInit+0x150>)
 8006c34:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006c38:	6413      	str	r3, [r2, #64]	@ 0x40
 8006c3a:	4b16      	ldr	r3, [pc, #88]	@ (8006c94 <HAL_CAN_MspInit+0x150>)
 8006c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c42:	60fb      	str	r3, [r7, #12]
 8006c44:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006c46:	2300      	movs	r3, #0
 8006c48:	60bb      	str	r3, [r7, #8]
 8006c4a:	4b12      	ldr	r3, [pc, #72]	@ (8006c94 <HAL_CAN_MspInit+0x150>)
 8006c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c4e:	4a11      	ldr	r2, [pc, #68]	@ (8006c94 <HAL_CAN_MspInit+0x150>)
 8006c50:	f043 0302 	orr.w	r3, r3, #2
 8006c54:	6313      	str	r3, [r2, #48]	@ 0x30
 8006c56:	4b0f      	ldr	r3, [pc, #60]	@ (8006c94 <HAL_CAN_MspInit+0x150>)
 8006c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c5a:	f003 0302 	and.w	r3, r3, #2
 8006c5e:	60bb      	str	r3, [r7, #8]
 8006c60:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8006c62:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8006c66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c68:	2302      	movs	r3, #2
 8006c6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006c70:	2303      	movs	r3, #3
 8006c72:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8006c74:	2309      	movs	r3, #9
 8006c76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006c78:	f107 031c 	add.w	r3, r7, #28
 8006c7c:	4619      	mov	r1, r3
 8006c7e:	4808      	ldr	r0, [pc, #32]	@ (8006ca0 <HAL_CAN_MspInit+0x15c>)
 8006c80:	f001 f92a 	bl	8007ed8 <HAL_GPIO_Init>
}
 8006c84:	bf00      	nop
 8006c86:	3730      	adds	r7, #48	@ 0x30
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}
 8006c8c:	40006400 	.word	0x40006400
 8006c90:	2000164c 	.word	0x2000164c
 8006c94:	40023800 	.word	0x40023800
 8006c98:	40020c00 	.word	0x40020c00
 8006c9c:	40006800 	.word	0x40006800
 8006ca0:	40020400 	.word	0x40020400

08006ca4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b08e      	sub	sp, #56	@ 0x38
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006cac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	601a      	str	r2, [r3, #0]
 8006cb4:	605a      	str	r2, [r3, #4]
 8006cb6:	609a      	str	r2, [r3, #8]
 8006cb8:	60da      	str	r2, [r3, #12]
 8006cba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4a4c      	ldr	r2, [pc, #304]	@ (8006df4 <HAL_I2C_MspInit+0x150>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d12d      	bne.n	8006d22 <HAL_I2C_MspInit+0x7e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	623b      	str	r3, [r7, #32]
 8006cca:	4b4b      	ldr	r3, [pc, #300]	@ (8006df8 <HAL_I2C_MspInit+0x154>)
 8006ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cce:	4a4a      	ldr	r2, [pc, #296]	@ (8006df8 <HAL_I2C_MspInit+0x154>)
 8006cd0:	f043 0302 	orr.w	r3, r3, #2
 8006cd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8006cd6:	4b48      	ldr	r3, [pc, #288]	@ (8006df8 <HAL_I2C_MspInit+0x154>)
 8006cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cda:	f003 0302 	and.w	r3, r3, #2
 8006cde:	623b      	str	r3, [r7, #32]
 8006ce0:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006ce2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8006ce6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006ce8:	2312      	movs	r3, #18
 8006cea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cec:	2300      	movs	r3, #0
 8006cee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006cf0:	2303      	movs	r3, #3
 8006cf2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006cf4:	2304      	movs	r3, #4
 8006cf6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006cf8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006cfc:	4619      	mov	r1, r3
 8006cfe:	483f      	ldr	r0, [pc, #252]	@ (8006dfc <HAL_I2C_MspInit+0x158>)
 8006d00:	f001 f8ea 	bl	8007ed8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006d04:	2300      	movs	r3, #0
 8006d06:	61fb      	str	r3, [r7, #28]
 8006d08:	4b3b      	ldr	r3, [pc, #236]	@ (8006df8 <HAL_I2C_MspInit+0x154>)
 8006d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d0c:	4a3a      	ldr	r2, [pc, #232]	@ (8006df8 <HAL_I2C_MspInit+0x154>)
 8006d0e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006d12:	6413      	str	r3, [r2, #64]	@ 0x40
 8006d14:	4b38      	ldr	r3, [pc, #224]	@ (8006df8 <HAL_I2C_MspInit+0x154>)
 8006d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006d1c:	61fb      	str	r3, [r7, #28]
 8006d1e:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8006d20:	e063      	b.n	8006dea <HAL_I2C_MspInit+0x146>
  else if(hi2c->Instance==I2C2)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a36      	ldr	r2, [pc, #216]	@ (8006e00 <HAL_I2C_MspInit+0x15c>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d12c      	bne.n	8006d86 <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	61bb      	str	r3, [r7, #24]
 8006d30:	4b31      	ldr	r3, [pc, #196]	@ (8006df8 <HAL_I2C_MspInit+0x154>)
 8006d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d34:	4a30      	ldr	r2, [pc, #192]	@ (8006df8 <HAL_I2C_MspInit+0x154>)
 8006d36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d3a:	6313      	str	r3, [r2, #48]	@ 0x30
 8006d3c:	4b2e      	ldr	r3, [pc, #184]	@ (8006df8 <HAL_I2C_MspInit+0x154>)
 8006d3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d44:	61bb      	str	r3, [r7, #24]
 8006d46:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006d48:	2330      	movs	r3, #48	@ 0x30
 8006d4a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006d4c:	2312      	movs	r3, #18
 8006d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d50:	2300      	movs	r3, #0
 8006d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d54:	2303      	movs	r3, #3
 8006d56:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8006d58:	2304      	movs	r3, #4
 8006d5a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8006d5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006d60:	4619      	mov	r1, r3
 8006d62:	4828      	ldr	r0, [pc, #160]	@ (8006e04 <HAL_I2C_MspInit+0x160>)
 8006d64:	f001 f8b8 	bl	8007ed8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8006d68:	2300      	movs	r3, #0
 8006d6a:	617b      	str	r3, [r7, #20]
 8006d6c:	4b22      	ldr	r3, [pc, #136]	@ (8006df8 <HAL_I2C_MspInit+0x154>)
 8006d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d70:	4a21      	ldr	r2, [pc, #132]	@ (8006df8 <HAL_I2C_MspInit+0x154>)
 8006d72:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006d76:	6413      	str	r3, [r2, #64]	@ 0x40
 8006d78:	4b1f      	ldr	r3, [pc, #124]	@ (8006df8 <HAL_I2C_MspInit+0x154>)
 8006d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d7c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d80:	617b      	str	r3, [r7, #20]
 8006d82:	697b      	ldr	r3, [r7, #20]
}
 8006d84:	e031      	b.n	8006dea <HAL_I2C_MspInit+0x146>
  else if(hi2c->Instance==I2C3)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a1f      	ldr	r2, [pc, #124]	@ (8006e08 <HAL_I2C_MspInit+0x164>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d12c      	bne.n	8006dea <HAL_I2C_MspInit+0x146>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006d90:	2300      	movs	r3, #0
 8006d92:	613b      	str	r3, [r7, #16]
 8006d94:	4b18      	ldr	r3, [pc, #96]	@ (8006df8 <HAL_I2C_MspInit+0x154>)
 8006d96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d98:	4a17      	ldr	r2, [pc, #92]	@ (8006df8 <HAL_I2C_MspInit+0x154>)
 8006d9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d9e:	6313      	str	r3, [r2, #48]	@ 0x30
 8006da0:	4b15      	ldr	r3, [pc, #84]	@ (8006df8 <HAL_I2C_MspInit+0x154>)
 8006da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006da4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006da8:	613b      	str	r3, [r7, #16]
 8006daa:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8006dac:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8006db0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006db2:	2312      	movs	r3, #18
 8006db4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006db6:	2300      	movs	r3, #0
 8006db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006dba:	2303      	movs	r3, #3
 8006dbc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8006dbe:	2304      	movs	r3, #4
 8006dc0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8006dc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006dc6:	4619      	mov	r1, r3
 8006dc8:	480e      	ldr	r0, [pc, #56]	@ (8006e04 <HAL_I2C_MspInit+0x160>)
 8006dca:	f001 f885 	bl	8007ed8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8006dce:	2300      	movs	r3, #0
 8006dd0:	60fb      	str	r3, [r7, #12]
 8006dd2:	4b09      	ldr	r3, [pc, #36]	@ (8006df8 <HAL_I2C_MspInit+0x154>)
 8006dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dd6:	4a08      	ldr	r2, [pc, #32]	@ (8006df8 <HAL_I2C_MspInit+0x154>)
 8006dd8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006ddc:	6413      	str	r3, [r2, #64]	@ 0x40
 8006dde:	4b06      	ldr	r3, [pc, #24]	@ (8006df8 <HAL_I2C_MspInit+0x154>)
 8006de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006de2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006de6:	60fb      	str	r3, [r7, #12]
 8006de8:	68fb      	ldr	r3, [r7, #12]
}
 8006dea:	bf00      	nop
 8006dec:	3738      	adds	r7, #56	@ 0x38
 8006dee:	46bd      	mov	sp, r7
 8006df0:	bd80      	pop	{r7, pc}
 8006df2:	bf00      	nop
 8006df4:	40005400 	.word	0x40005400
 8006df8:	40023800 	.word	0x40023800
 8006dfc:	40020400 	.word	0x40020400
 8006e00:	40005800 	.word	0x40005800
 8006e04:	40021c00 	.word	0x40021c00
 8006e08:	40005c00 	.word	0x40005c00

08006e0c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b090      	sub	sp, #64	@ 0x40
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e14:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006e18:	2200      	movs	r2, #0
 8006e1a:	601a      	str	r2, [r3, #0]
 8006e1c:	605a      	str	r2, [r3, #4]
 8006e1e:	609a      	str	r2, [r3, #8]
 8006e20:	60da      	str	r2, [r3, #12]
 8006e22:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4a6d      	ldr	r2, [pc, #436]	@ (8006fe0 <HAL_SPI_MspInit+0x1d4>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d12c      	bne.n	8006e88 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006e2e:	2300      	movs	r3, #0
 8006e30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e32:	4b6c      	ldr	r3, [pc, #432]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e36:	4a6b      	ldr	r2, [pc, #428]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006e38:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006e3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8006e3e:	4b69      	ldr	r3, [pc, #420]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e42:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006e46:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e4e:	4b65      	ldr	r3, [pc, #404]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e52:	4a64      	ldr	r2, [pc, #400]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006e54:	f043 0301 	orr.w	r3, r3, #1
 8006e58:	6313      	str	r3, [r2, #48]	@ 0x30
 8006e5a:	4b62      	ldr	r3, [pc, #392]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e5e:	f003 0301 	and.w	r3, r3, #1
 8006e62:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8006e66:	23e0      	movs	r3, #224	@ 0xe0
 8006e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e6a:	2302      	movs	r3, #2
 8006e6c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e72:	2303      	movs	r3, #3
 8006e74:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006e76:	2305      	movs	r3, #5
 8006e78:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e7a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006e7e:	4619      	mov	r1, r3
 8006e80:	4859      	ldr	r0, [pc, #356]	@ (8006fe8 <HAL_SPI_MspInit+0x1dc>)
 8006e82:	f001 f829 	bl	8007ed8 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI4_MspInit 1 */

    /* USER CODE END SPI4_MspInit 1 */
  }

}
 8006e86:	e0a7      	b.n	8006fd8 <HAL_SPI_MspInit+0x1cc>
  else if(hspi->Instance==SPI2)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a57      	ldr	r2, [pc, #348]	@ (8006fec <HAL_SPI_MspInit+0x1e0>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d12c      	bne.n	8006eec <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006e92:	2300      	movs	r3, #0
 8006e94:	623b      	str	r3, [r7, #32]
 8006e96:	4b53      	ldr	r3, [pc, #332]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e9a:	4a52      	ldr	r2, [pc, #328]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006e9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006ea0:	6413      	str	r3, [r2, #64]	@ 0x40
 8006ea2:	4b50      	ldr	r3, [pc, #320]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ea6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006eaa:	623b      	str	r3, [r7, #32]
 8006eac:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006eae:	2300      	movs	r3, #0
 8006eb0:	61fb      	str	r3, [r7, #28]
 8006eb2:	4b4c      	ldr	r3, [pc, #304]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eb6:	4a4b      	ldr	r2, [pc, #300]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006eb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ebc:	6313      	str	r3, [r2, #48]	@ 0x30
 8006ebe:	4b49      	ldr	r3, [pc, #292]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ec2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ec6:	61fb      	str	r3, [r7, #28]
 8006ec8:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8006eca:	230e      	movs	r3, #14
 8006ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ece:	2302      	movs	r3, #2
 8006ed0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ed6:	2303      	movs	r3, #3
 8006ed8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006eda:	2305      	movs	r3, #5
 8006edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006ede:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006ee2:	4619      	mov	r1, r3
 8006ee4:	4842      	ldr	r0, [pc, #264]	@ (8006ff0 <HAL_SPI_MspInit+0x1e4>)
 8006ee6:	f000 fff7 	bl	8007ed8 <HAL_GPIO_Init>
}
 8006eea:	e075      	b.n	8006fd8 <HAL_SPI_MspInit+0x1cc>
  else if(hspi->Instance==SPI3)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a40      	ldr	r2, [pc, #256]	@ (8006ff4 <HAL_SPI_MspInit+0x1e8>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d12d      	bne.n	8006f52 <HAL_SPI_MspInit+0x146>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	61bb      	str	r3, [r7, #24]
 8006efa:	4b3a      	ldr	r3, [pc, #232]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006efe:	4a39      	ldr	r2, [pc, #228]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006f00:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f04:	6413      	str	r3, [r2, #64]	@ 0x40
 8006f06:	4b37      	ldr	r3, [pc, #220]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f0a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006f0e:	61bb      	str	r3, [r7, #24]
 8006f10:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006f12:	2300      	movs	r3, #0
 8006f14:	617b      	str	r3, [r7, #20]
 8006f16:	4b33      	ldr	r3, [pc, #204]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f1a:	4a32      	ldr	r2, [pc, #200]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006f1c:	f043 0304 	orr.w	r3, r3, #4
 8006f20:	6313      	str	r3, [r2, #48]	@ 0x30
 8006f22:	4b30      	ldr	r3, [pc, #192]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f26:	f003 0304 	and.w	r3, r3, #4
 8006f2a:	617b      	str	r3, [r7, #20]
 8006f2c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8006f2e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8006f32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f34:	2302      	movs	r3, #2
 8006f36:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f38:	2300      	movs	r3, #0
 8006f3a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f3c:	2303      	movs	r3, #3
 8006f3e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8006f40:	2306      	movs	r3, #6
 8006f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006f44:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006f48:	4619      	mov	r1, r3
 8006f4a:	482b      	ldr	r0, [pc, #172]	@ (8006ff8 <HAL_SPI_MspInit+0x1ec>)
 8006f4c:	f000 ffc4 	bl	8007ed8 <HAL_GPIO_Init>
}
 8006f50:	e042      	b.n	8006fd8 <HAL_SPI_MspInit+0x1cc>
  else if(hspi->Instance==SPI4)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a29      	ldr	r2, [pc, #164]	@ (8006ffc <HAL_SPI_MspInit+0x1f0>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d13d      	bne.n	8006fd8 <HAL_SPI_MspInit+0x1cc>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	613b      	str	r3, [r7, #16]
 8006f60:	4b20      	ldr	r3, [pc, #128]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006f62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f64:	4a1f      	ldr	r2, [pc, #124]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006f66:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006f6a:	6453      	str	r3, [r2, #68]	@ 0x44
 8006f6c:	4b1d      	ldr	r3, [pc, #116]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006f6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006f74:	613b      	str	r3, [r7, #16]
 8006f76:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006f78:	2300      	movs	r3, #0
 8006f7a:	60fb      	str	r3, [r7, #12]
 8006f7c:	4b19      	ldr	r3, [pc, #100]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006f7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f80:	4a18      	ldr	r2, [pc, #96]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006f82:	f043 0310 	orr.w	r3, r3, #16
 8006f86:	6313      	str	r3, [r2, #48]	@ 0x30
 8006f88:	4b16      	ldr	r3, [pc, #88]	@ (8006fe4 <HAL_SPI_MspInit+0x1d8>)
 8006f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f8c:	f003 0310 	and.w	r3, r3, #16
 8006f90:	60fb      	str	r3, [r7, #12]
 8006f92:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 8006f94:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8006f98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f9a:	2302      	movs	r3, #2
 8006f9c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006fa2:	2303      	movs	r3, #3
 8006fa4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8006fa6:	2305      	movs	r3, #5
 8006fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006faa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006fae:	4619      	mov	r1, r3
 8006fb0:	4813      	ldr	r0, [pc, #76]	@ (8007000 <HAL_SPI_MspInit+0x1f4>)
 8006fb2:	f000 ff91 	bl	8007ed8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8006fb6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fbc:	2302      	movs	r3, #2
 8006fbe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006fc4:	2303      	movs	r3, #3
 8006fc6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8006fc8:	2305      	movs	r3, #5
 8006fca:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006fcc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006fd0:	4619      	mov	r1, r3
 8006fd2:	480b      	ldr	r0, [pc, #44]	@ (8007000 <HAL_SPI_MspInit+0x1f4>)
 8006fd4:	f000 ff80 	bl	8007ed8 <HAL_GPIO_Init>
}
 8006fd8:	bf00      	nop
 8006fda:	3740      	adds	r7, #64	@ 0x40
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}
 8006fe0:	40013000 	.word	0x40013000
 8006fe4:	40023800 	.word	0x40023800
 8006fe8:	40020000 	.word	0x40020000
 8006fec:	40003800 	.word	0x40003800
 8006ff0:	40022000 	.word	0x40022000
 8006ff4:	40003c00 	.word	0x40003c00
 8006ff8:	40020800 	.word	0x40020800
 8006ffc:	40013400 	.word	0x40013400
 8007000:	40021000 	.word	0x40021000

08007004 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b090      	sub	sp, #64	@ 0x40
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800700c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007010:	2200      	movs	r2, #0
 8007012:	601a      	str	r2, [r3, #0]
 8007014:	605a      	str	r2, [r3, #4]
 8007016:	609a      	str	r2, [r3, #8]
 8007018:	60da      	str	r2, [r3, #12]
 800701a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a74      	ldr	r2, [pc, #464]	@ (80071f4 <HAL_UART_MspInit+0x1f0>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d134      	bne.n	8007090 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007026:	2300      	movs	r3, #0
 8007028:	62bb      	str	r3, [r7, #40]	@ 0x28
 800702a:	4b73      	ldr	r3, [pc, #460]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 800702c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800702e:	4a72      	ldr	r2, [pc, #456]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 8007030:	f043 0310 	orr.w	r3, r3, #16
 8007034:	6453      	str	r3, [r2, #68]	@ 0x44
 8007036:	4b70      	ldr	r3, [pc, #448]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 8007038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800703a:	f003 0310 	and.w	r3, r3, #16
 800703e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007040:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007042:	2300      	movs	r3, #0
 8007044:	627b      	str	r3, [r7, #36]	@ 0x24
 8007046:	4b6c      	ldr	r3, [pc, #432]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 8007048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800704a:	4a6b      	ldr	r2, [pc, #428]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 800704c:	f043 0302 	orr.w	r3, r3, #2
 8007050:	6313      	str	r3, [r2, #48]	@ 0x30
 8007052:	4b69      	ldr	r3, [pc, #420]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 8007054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007056:	f003 0302 	and.w	r3, r3, #2
 800705a:	627b      	str	r3, [r7, #36]	@ 0x24
 800705c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800705e:	23c0      	movs	r3, #192	@ 0xc0
 8007060:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007062:	2302      	movs	r3, #2
 8007064:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007066:	2300      	movs	r3, #0
 8007068:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800706a:	2303      	movs	r3, #3
 800706c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800706e:	2307      	movs	r3, #7
 8007070:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007072:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007076:	4619      	mov	r1, r3
 8007078:	4860      	ldr	r0, [pc, #384]	@ (80071fc <HAL_UART_MspInit+0x1f8>)
 800707a:	f000 ff2d 	bl	8007ed8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800707e:	2200      	movs	r2, #0
 8007080:	2100      	movs	r1, #0
 8007082:	2025      	movs	r0, #37	@ 0x25
 8007084:	f000 fe5f 	bl	8007d46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8007088:	2025      	movs	r0, #37	@ 0x25
 800708a:	f000 fe78 	bl	8007d7e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 800708e:	e0ad      	b.n	80071ec <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART2)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a5a      	ldr	r2, [pc, #360]	@ (8007200 <HAL_UART_MspInit+0x1fc>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d134      	bne.n	8007104 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 800709a:	2300      	movs	r3, #0
 800709c:	623b      	str	r3, [r7, #32]
 800709e:	4b56      	ldr	r3, [pc, #344]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 80070a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070a2:	4a55      	ldr	r2, [pc, #340]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 80070a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80070a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80070aa:	4b53      	ldr	r3, [pc, #332]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 80070ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070b2:	623b      	str	r3, [r7, #32]
 80070b4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80070b6:	2300      	movs	r3, #0
 80070b8:	61fb      	str	r3, [r7, #28]
 80070ba:	4b4f      	ldr	r3, [pc, #316]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 80070bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070be:	4a4e      	ldr	r2, [pc, #312]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 80070c0:	f043 0301 	orr.w	r3, r3, #1
 80070c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80070c6:	4b4c      	ldr	r3, [pc, #304]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 80070c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070ca:	f003 0301 	and.w	r3, r3, #1
 80070ce:	61fb      	str	r3, [r7, #28]
 80070d0:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80070d2:	230c      	movs	r3, #12
 80070d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070d6:	2302      	movs	r3, #2
 80070d8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070da:	2300      	movs	r3, #0
 80070dc:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80070de:	2303      	movs	r3, #3
 80070e0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80070e2:	2307      	movs	r3, #7
 80070e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80070e6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80070ea:	4619      	mov	r1, r3
 80070ec:	4845      	ldr	r0, [pc, #276]	@ (8007204 <HAL_UART_MspInit+0x200>)
 80070ee:	f000 fef3 	bl	8007ed8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80070f2:	2200      	movs	r2, #0
 80070f4:	2100      	movs	r1, #0
 80070f6:	2026      	movs	r0, #38	@ 0x26
 80070f8:	f000 fe25 	bl	8007d46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80070fc:	2026      	movs	r0, #38	@ 0x26
 80070fe:	f000 fe3e 	bl	8007d7e <HAL_NVIC_EnableIRQ>
}
 8007102:	e073      	b.n	80071ec <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART3)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a3f      	ldr	r2, [pc, #252]	@ (8007208 <HAL_UART_MspInit+0x204>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d135      	bne.n	800717a <HAL_UART_MspInit+0x176>
    __HAL_RCC_USART3_CLK_ENABLE();
 800710e:	2300      	movs	r3, #0
 8007110:	61bb      	str	r3, [r7, #24]
 8007112:	4b39      	ldr	r3, [pc, #228]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 8007114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007116:	4a38      	ldr	r2, [pc, #224]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 8007118:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800711c:	6413      	str	r3, [r2, #64]	@ 0x40
 800711e:	4b36      	ldr	r3, [pc, #216]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 8007120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007122:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007126:	61bb      	str	r3, [r7, #24]
 8007128:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800712a:	2300      	movs	r3, #0
 800712c:	617b      	str	r3, [r7, #20]
 800712e:	4b32      	ldr	r3, [pc, #200]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 8007130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007132:	4a31      	ldr	r2, [pc, #196]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 8007134:	f043 0308 	orr.w	r3, r3, #8
 8007138:	6313      	str	r3, [r2, #48]	@ 0x30
 800713a:	4b2f      	ldr	r3, [pc, #188]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 800713c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800713e:	f003 0308 	and.w	r3, r3, #8
 8007142:	617b      	str	r3, [r7, #20]
 8007144:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8007146:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800714a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800714c:	2302      	movs	r3, #2
 800714e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007150:	2300      	movs	r3, #0
 8007152:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007154:	2303      	movs	r3, #3
 8007156:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8007158:	2307      	movs	r3, #7
 800715a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800715c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007160:	4619      	mov	r1, r3
 8007162:	482a      	ldr	r0, [pc, #168]	@ (800720c <HAL_UART_MspInit+0x208>)
 8007164:	f000 feb8 	bl	8007ed8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8007168:	2200      	movs	r2, #0
 800716a:	2100      	movs	r1, #0
 800716c:	2027      	movs	r0, #39	@ 0x27
 800716e:	f000 fdea 	bl	8007d46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8007172:	2027      	movs	r0, #39	@ 0x27
 8007174:	f000 fe03 	bl	8007d7e <HAL_NVIC_EnableIRQ>
}
 8007178:	e038      	b.n	80071ec <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART6)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a24      	ldr	r2, [pc, #144]	@ (8007210 <HAL_UART_MspInit+0x20c>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d133      	bne.n	80071ec <HAL_UART_MspInit+0x1e8>
    __HAL_RCC_USART6_CLK_ENABLE();
 8007184:	2300      	movs	r3, #0
 8007186:	613b      	str	r3, [r7, #16]
 8007188:	4b1b      	ldr	r3, [pc, #108]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 800718a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800718c:	4a1a      	ldr	r2, [pc, #104]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 800718e:	f043 0320 	orr.w	r3, r3, #32
 8007192:	6453      	str	r3, [r2, #68]	@ 0x44
 8007194:	4b18      	ldr	r3, [pc, #96]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 8007196:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007198:	f003 0320 	and.w	r3, r3, #32
 800719c:	613b      	str	r3, [r7, #16]
 800719e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80071a0:	2300      	movs	r3, #0
 80071a2:	60fb      	str	r3, [r7, #12]
 80071a4:	4b14      	ldr	r3, [pc, #80]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 80071a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071a8:	4a13      	ldr	r2, [pc, #76]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 80071aa:	f043 0304 	orr.w	r3, r3, #4
 80071ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80071b0:	4b11      	ldr	r3, [pc, #68]	@ (80071f8 <HAL_UART_MspInit+0x1f4>)
 80071b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071b4:	f003 0304 	and.w	r3, r3, #4
 80071b8:	60fb      	str	r3, [r7, #12]
 80071ba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80071bc:	23c0      	movs	r3, #192	@ 0xc0
 80071be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071c0:	2302      	movs	r3, #2
 80071c2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071c4:	2300      	movs	r3, #0
 80071c6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80071c8:	2303      	movs	r3, #3
 80071ca:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80071cc:	2308      	movs	r3, #8
 80071ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80071d0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80071d4:	4619      	mov	r1, r3
 80071d6:	480f      	ldr	r0, [pc, #60]	@ (8007214 <HAL_UART_MspInit+0x210>)
 80071d8:	f000 fe7e 	bl	8007ed8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80071dc:	2200      	movs	r2, #0
 80071de:	2100      	movs	r1, #0
 80071e0:	2047      	movs	r0, #71	@ 0x47
 80071e2:	f000 fdb0 	bl	8007d46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80071e6:	2047      	movs	r0, #71	@ 0x47
 80071e8:	f000 fdc9 	bl	8007d7e <HAL_NVIC_EnableIRQ>
}
 80071ec:	bf00      	nop
 80071ee:	3740      	adds	r7, #64	@ 0x40
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}
 80071f4:	40011000 	.word	0x40011000
 80071f8:	40023800 	.word	0x40023800
 80071fc:	40020400 	.word	0x40020400
 8007200:	40004400 	.word	0x40004400
 8007204:	40020000 	.word	0x40020000
 8007208:	40004800 	.word	0x40004800
 800720c:	40020c00 	.word	0x40020c00
 8007210:	40011400 	.word	0x40011400
 8007214:	40020800 	.word	0x40020800

08007218 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007218:	b480      	push	{r7}
 800721a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800721c:	bf00      	nop
 800721e:	e7fd      	b.n	800721c <NMI_Handler+0x4>

08007220 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007220:	b480      	push	{r7}
 8007222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007224:	bf00      	nop
 8007226:	e7fd      	b.n	8007224 <HardFault_Handler+0x4>

08007228 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007228:	b480      	push	{r7}
 800722a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800722c:	bf00      	nop
 800722e:	e7fd      	b.n	800722c <MemManage_Handler+0x4>

08007230 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007230:	b480      	push	{r7}
 8007232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007234:	bf00      	nop
 8007236:	e7fd      	b.n	8007234 <BusFault_Handler+0x4>

08007238 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007238:	b480      	push	{r7}
 800723a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800723c:	bf00      	nop
 800723e:	e7fd      	b.n	800723c <UsageFault_Handler+0x4>

08007240 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007240:	b480      	push	{r7}
 8007242:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007244:	bf00      	nop
 8007246:	46bd      	mov	sp, r7
 8007248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724c:	4770      	bx	lr

0800724e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800724e:	b480      	push	{r7}
 8007250:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007252:	bf00      	nop
 8007254:	46bd      	mov	sp, r7
 8007256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725a:	4770      	bx	lr

0800725c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800725c:	b480      	push	{r7}
 800725e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007260:	bf00      	nop
 8007262:	46bd      	mov	sp, r7
 8007264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007268:	4770      	bx	lr

0800726a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800726a:	b580      	push	{r7, lr}
 800726c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800726e:	f000 f917 	bl	80074a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007272:	bf00      	nop
 8007274:	bd80      	pop	{r7, pc}
	...

08007278 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800727c:	4802      	ldr	r0, [pc, #8]	@ (8007288 <CAN1_RX0_IRQHandler+0x10>)
 800727e:	f000 fa4e 	bl	800771e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8007282:	bf00      	nop
 8007284:	bd80      	pop	{r7, pc}
 8007286:	bf00      	nop
 8007288:	20001280 	.word	0x20001280

0800728c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8007290:	4802      	ldr	r0, [pc, #8]	@ (800729c <CAN1_RX1_IRQHandler+0x10>)
 8007292:	f000 fa44 	bl	800771e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8007296:	bf00      	nop
 8007298:	bd80      	pop	{r7, pc}
 800729a:	bf00      	nop
 800729c:	20001280 	.word	0x20001280

080072a0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80072a4:	4802      	ldr	r0, [pc, #8]	@ (80072b0 <USART1_IRQHandler+0x10>)
 80072a6:	f003 fb29 	bl	800a8fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80072aa:	bf00      	nop
 80072ac:	bd80      	pop	{r7, pc}
 80072ae:	bf00      	nop
 80072b0:	2000152c 	.word	0x2000152c

080072b4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80072b8:	4802      	ldr	r0, [pc, #8]	@ (80072c4 <USART2_IRQHandler+0x10>)
 80072ba:	f003 fb1f 	bl	800a8fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80072be:	bf00      	nop
 80072c0:	bd80      	pop	{r7, pc}
 80072c2:	bf00      	nop
 80072c4:	20001574 	.word	0x20001574

080072c8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80072cc:	4802      	ldr	r0, [pc, #8]	@ (80072d8 <USART3_IRQHandler+0x10>)
 80072ce:	f003 fb15 	bl	800a8fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80072d2:	bf00      	nop
 80072d4:	bd80      	pop	{r7, pc}
 80072d6:	bf00      	nop
 80072d8:	200015bc 	.word	0x200015bc

080072dc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_01_Pin);
 80072e0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80072e4:	f000 ffd8 	bl	8008298 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_02_Pin);
 80072e8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80072ec:	f000 ffd4 	bl	8008298 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_03_Pin);
 80072f0:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80072f4:	f000 ffd0 	bl	8008298 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_04_Pin);
 80072f8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80072fc:	f000 ffcc 	bl	8008298 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007300:	bf00      	nop
 8007302:	bd80      	pop	{r7, pc}

08007304 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8007308:	4802      	ldr	r0, [pc, #8]	@ (8007314 <USART6_IRQHandler+0x10>)
 800730a:	f003 faf7 	bl	800a8fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800730e:	bf00      	nop
 8007310:	bd80      	pop	{r7, pc}
 8007312:	bf00      	nop
 8007314:	20001604 	.word	0x20001604

08007318 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b086      	sub	sp, #24
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007320:	4a14      	ldr	r2, [pc, #80]	@ (8007374 <_sbrk+0x5c>)
 8007322:	4b15      	ldr	r3, [pc, #84]	@ (8007378 <_sbrk+0x60>)
 8007324:	1ad3      	subs	r3, r2, r3
 8007326:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800732c:	4b13      	ldr	r3, [pc, #76]	@ (800737c <_sbrk+0x64>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d102      	bne.n	800733a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007334:	4b11      	ldr	r3, [pc, #68]	@ (800737c <_sbrk+0x64>)
 8007336:	4a12      	ldr	r2, [pc, #72]	@ (8007380 <_sbrk+0x68>)
 8007338:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800733a:	4b10      	ldr	r3, [pc, #64]	@ (800737c <_sbrk+0x64>)
 800733c:	681a      	ldr	r2, [r3, #0]
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	4413      	add	r3, r2
 8007342:	693a      	ldr	r2, [r7, #16]
 8007344:	429a      	cmp	r2, r3
 8007346:	d207      	bcs.n	8007358 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007348:	f004 fb56 	bl	800b9f8 <__errno>
 800734c:	4603      	mov	r3, r0
 800734e:	220c      	movs	r2, #12
 8007350:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007352:	f04f 33ff 	mov.w	r3, #4294967295
 8007356:	e009      	b.n	800736c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007358:	4b08      	ldr	r3, [pc, #32]	@ (800737c <_sbrk+0x64>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800735e:	4b07      	ldr	r3, [pc, #28]	@ (800737c <_sbrk+0x64>)
 8007360:	681a      	ldr	r2, [r3, #0]
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	4413      	add	r3, r2
 8007366:	4a05      	ldr	r2, [pc, #20]	@ (800737c <_sbrk+0x64>)
 8007368:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800736a:	68fb      	ldr	r3, [r7, #12]
}
 800736c:	4618      	mov	r0, r3
 800736e:	3718      	adds	r7, #24
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}
 8007374:	20030000 	.word	0x20030000
 8007378:	00000400 	.word	0x00000400
 800737c:	20001650 	.word	0x20001650
 8007380:	200017b8 	.word	0x200017b8

08007384 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007384:	b480      	push	{r7}
 8007386:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007388:	4b06      	ldr	r3, [pc, #24]	@ (80073a4 <SystemInit+0x20>)
 800738a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800738e:	4a05      	ldr	r2, [pc, #20]	@ (80073a4 <SystemInit+0x20>)
 8007390:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007394:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007398:	bf00      	nop
 800739a:	46bd      	mov	sp, r7
 800739c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a0:	4770      	bx	lr
 80073a2:	bf00      	nop
 80073a4:	e000ed00 	.word	0xe000ed00

080073a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80073a8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80073e0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80073ac:	f7ff ffea 	bl	8007384 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80073b0:	480c      	ldr	r0, [pc, #48]	@ (80073e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80073b2:	490d      	ldr	r1, [pc, #52]	@ (80073e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80073b4:	4a0d      	ldr	r2, [pc, #52]	@ (80073ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 80073b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80073b8:	e002      	b.n	80073c0 <LoopCopyDataInit>

080073ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80073ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80073bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80073be:	3304      	adds	r3, #4

080073c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80073c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80073c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80073c4:	d3f9      	bcc.n	80073ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80073c6:	4a0a      	ldr	r2, [pc, #40]	@ (80073f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80073c8:	4c0a      	ldr	r4, [pc, #40]	@ (80073f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80073ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80073cc:	e001      	b.n	80073d2 <LoopFillZerobss>

080073ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80073ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80073d0:	3204      	adds	r2, #4

080073d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80073d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80073d4:	d3fb      	bcc.n	80073ce <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80073d6:	f004 fb15 	bl	800ba04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80073da:	f7fe fb79 	bl	8005ad0 <main>
  bx  lr    
 80073de:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80073e0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80073e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80073e8:	20000984 	.word	0x20000984
  ldr r2, =_sidata
 80073ec:	0800ce40 	.word	0x0800ce40
  ldr r2, =_sbss
 80073f0:	20000984 	.word	0x20000984
  ldr r4, =_ebss
 80073f4:	200017b4 	.word	0x200017b4

080073f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80073f8:	e7fe      	b.n	80073f8 <ADC_IRQHandler>
	...

080073fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007400:	4b0e      	ldr	r3, [pc, #56]	@ (800743c <HAL_Init+0x40>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a0d      	ldr	r2, [pc, #52]	@ (800743c <HAL_Init+0x40>)
 8007406:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800740a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800740c:	4b0b      	ldr	r3, [pc, #44]	@ (800743c <HAL_Init+0x40>)
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	4a0a      	ldr	r2, [pc, #40]	@ (800743c <HAL_Init+0x40>)
 8007412:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007416:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007418:	4b08      	ldr	r3, [pc, #32]	@ (800743c <HAL_Init+0x40>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a07      	ldr	r2, [pc, #28]	@ (800743c <HAL_Init+0x40>)
 800741e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007422:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007424:	2003      	movs	r0, #3
 8007426:	f000 fc83 	bl	8007d30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800742a:	200f      	movs	r0, #15
 800742c:	f000 f808 	bl	8007440 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007430:	f7ff fb60 	bl	8006af4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007434:	2300      	movs	r3, #0
}
 8007436:	4618      	mov	r0, r3
 8007438:	bd80      	pop	{r7, pc}
 800743a:	bf00      	nop
 800743c:	40023c00 	.word	0x40023c00

08007440 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b082      	sub	sp, #8
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007448:	4b12      	ldr	r3, [pc, #72]	@ (8007494 <HAL_InitTick+0x54>)
 800744a:	681a      	ldr	r2, [r3, #0]
 800744c:	4b12      	ldr	r3, [pc, #72]	@ (8007498 <HAL_InitTick+0x58>)
 800744e:	781b      	ldrb	r3, [r3, #0]
 8007450:	4619      	mov	r1, r3
 8007452:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007456:	fbb3 f3f1 	udiv	r3, r3, r1
 800745a:	fbb2 f3f3 	udiv	r3, r2, r3
 800745e:	4618      	mov	r0, r3
 8007460:	f000 fc9b 	bl	8007d9a <HAL_SYSTICK_Config>
 8007464:	4603      	mov	r3, r0
 8007466:	2b00      	cmp	r3, #0
 8007468:	d001      	beq.n	800746e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800746a:	2301      	movs	r3, #1
 800746c:	e00e      	b.n	800748c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2b0f      	cmp	r3, #15
 8007472:	d80a      	bhi.n	800748a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007474:	2200      	movs	r2, #0
 8007476:	6879      	ldr	r1, [r7, #4]
 8007478:	f04f 30ff 	mov.w	r0, #4294967295
 800747c:	f000 fc63 	bl	8007d46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007480:	4a06      	ldr	r2, [pc, #24]	@ (800749c <HAL_InitTick+0x5c>)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007486:	2300      	movs	r3, #0
 8007488:	e000      	b.n	800748c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800748a:	2301      	movs	r3, #1
}
 800748c:	4618      	mov	r0, r3
 800748e:	3708      	adds	r7, #8
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}
 8007494:	20000914 	.word	0x20000914
 8007498:	2000091c 	.word	0x2000091c
 800749c:	20000918 	.word	0x20000918

080074a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80074a0:	b480      	push	{r7}
 80074a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80074a4:	4b06      	ldr	r3, [pc, #24]	@ (80074c0 <HAL_IncTick+0x20>)
 80074a6:	781b      	ldrb	r3, [r3, #0]
 80074a8:	461a      	mov	r2, r3
 80074aa:	4b06      	ldr	r3, [pc, #24]	@ (80074c4 <HAL_IncTick+0x24>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4413      	add	r3, r2
 80074b0:	4a04      	ldr	r2, [pc, #16]	@ (80074c4 <HAL_IncTick+0x24>)
 80074b2:	6013      	str	r3, [r2, #0]
}
 80074b4:	bf00      	nop
 80074b6:	46bd      	mov	sp, r7
 80074b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074bc:	4770      	bx	lr
 80074be:	bf00      	nop
 80074c0:	2000091c 	.word	0x2000091c
 80074c4:	20001654 	.word	0x20001654

080074c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80074c8:	b480      	push	{r7}
 80074ca:	af00      	add	r7, sp, #0
  return uwTick;
 80074cc:	4b03      	ldr	r3, [pc, #12]	@ (80074dc <HAL_GetTick+0x14>)
 80074ce:	681b      	ldr	r3, [r3, #0]
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	46bd      	mov	sp, r7
 80074d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d8:	4770      	bx	lr
 80074da:	bf00      	nop
 80074dc:	20001654 	.word	0x20001654

080074e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b084      	sub	sp, #16
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80074e8:	f7ff ffee 	bl	80074c8 <HAL_GetTick>
 80074ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074f8:	d005      	beq.n	8007506 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80074fa:	4b0a      	ldr	r3, [pc, #40]	@ (8007524 <HAL_Delay+0x44>)
 80074fc:	781b      	ldrb	r3, [r3, #0]
 80074fe:	461a      	mov	r2, r3
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	4413      	add	r3, r2
 8007504:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8007506:	bf00      	nop
 8007508:	f7ff ffde 	bl	80074c8 <HAL_GetTick>
 800750c:	4602      	mov	r2, r0
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	1ad3      	subs	r3, r2, r3
 8007512:	68fa      	ldr	r2, [r7, #12]
 8007514:	429a      	cmp	r2, r3
 8007516:	d8f7      	bhi.n	8007508 <HAL_Delay+0x28>
  {
  }
}
 8007518:	bf00      	nop
 800751a:	bf00      	nop
 800751c:	3710      	adds	r7, #16
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}
 8007522:	bf00      	nop
 8007524:	2000091c 	.word	0x2000091c

08007528 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b084      	sub	sp, #16
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d101      	bne.n	800753a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8007536:	2301      	movs	r3, #1
 8007538:	e0ed      	b.n	8007716 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007540:	b2db      	uxtb	r3, r3
 8007542:	2b00      	cmp	r3, #0
 8007544:	d102      	bne.n	800754c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f7ff fafc 	bl	8006b44 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	681a      	ldr	r2, [r3, #0]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f042 0201 	orr.w	r2, r2, #1
 800755a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800755c:	f7ff ffb4 	bl	80074c8 <HAL_GetTick>
 8007560:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8007562:	e012      	b.n	800758a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007564:	f7ff ffb0 	bl	80074c8 <HAL_GetTick>
 8007568:	4602      	mov	r2, r0
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	1ad3      	subs	r3, r2, r3
 800756e:	2b0a      	cmp	r3, #10
 8007570:	d90b      	bls.n	800758a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007576:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2205      	movs	r2, #5
 8007582:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8007586:	2301      	movs	r3, #1
 8007588:	e0c5      	b.n	8007716 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	f003 0301 	and.w	r3, r3, #1
 8007594:	2b00      	cmp	r3, #0
 8007596:	d0e5      	beq.n	8007564 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	681a      	ldr	r2, [r3, #0]
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f022 0202 	bic.w	r2, r2, #2
 80075a6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80075a8:	f7ff ff8e 	bl	80074c8 <HAL_GetTick>
 80075ac:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80075ae:	e012      	b.n	80075d6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80075b0:	f7ff ff8a 	bl	80074c8 <HAL_GetTick>
 80075b4:	4602      	mov	r2, r0
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	1ad3      	subs	r3, r2, r3
 80075ba:	2b0a      	cmp	r3, #10
 80075bc:	d90b      	bls.n	80075d6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075c2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2205      	movs	r2, #5
 80075ce:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80075d2:	2301      	movs	r3, #1
 80075d4:	e09f      	b.n	8007716 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	685b      	ldr	r3, [r3, #4]
 80075dc:	f003 0302 	and.w	r3, r3, #2
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d1e5      	bne.n	80075b0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	7e1b      	ldrb	r3, [r3, #24]
 80075e8:	2b01      	cmp	r3, #1
 80075ea:	d108      	bne.n	80075fe <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	681a      	ldr	r2, [r3, #0]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80075fa:	601a      	str	r2, [r3, #0]
 80075fc:	e007      	b.n	800760e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800760c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	7e5b      	ldrb	r3, [r3, #25]
 8007612:	2b01      	cmp	r3, #1
 8007614:	d108      	bne.n	8007628 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	681a      	ldr	r2, [r3, #0]
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007624:	601a      	str	r2, [r3, #0]
 8007626:	e007      	b.n	8007638 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	681a      	ldr	r2, [r3, #0]
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007636:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	7e9b      	ldrb	r3, [r3, #26]
 800763c:	2b01      	cmp	r3, #1
 800763e:	d108      	bne.n	8007652 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	681a      	ldr	r2, [r3, #0]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f042 0220 	orr.w	r2, r2, #32
 800764e:	601a      	str	r2, [r3, #0]
 8007650:	e007      	b.n	8007662 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	681a      	ldr	r2, [r3, #0]
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f022 0220 	bic.w	r2, r2, #32
 8007660:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	7edb      	ldrb	r3, [r3, #27]
 8007666:	2b01      	cmp	r3, #1
 8007668:	d108      	bne.n	800767c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	681a      	ldr	r2, [r3, #0]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f022 0210 	bic.w	r2, r2, #16
 8007678:	601a      	str	r2, [r3, #0]
 800767a:	e007      	b.n	800768c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	681a      	ldr	r2, [r3, #0]
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f042 0210 	orr.w	r2, r2, #16
 800768a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	7f1b      	ldrb	r3, [r3, #28]
 8007690:	2b01      	cmp	r3, #1
 8007692:	d108      	bne.n	80076a6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	681a      	ldr	r2, [r3, #0]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f042 0208 	orr.w	r2, r2, #8
 80076a2:	601a      	str	r2, [r3, #0]
 80076a4:	e007      	b.n	80076b6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	681a      	ldr	r2, [r3, #0]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f022 0208 	bic.w	r2, r2, #8
 80076b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	7f5b      	ldrb	r3, [r3, #29]
 80076ba:	2b01      	cmp	r3, #1
 80076bc:	d108      	bne.n	80076d0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	681a      	ldr	r2, [r3, #0]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f042 0204 	orr.w	r2, r2, #4
 80076cc:	601a      	str	r2, [r3, #0]
 80076ce:	e007      	b.n	80076e0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	681a      	ldr	r2, [r3, #0]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f022 0204 	bic.w	r2, r2, #4
 80076de:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	689a      	ldr	r2, [r3, #8]
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	68db      	ldr	r3, [r3, #12]
 80076e8:	431a      	orrs	r2, r3
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	691b      	ldr	r3, [r3, #16]
 80076ee:	431a      	orrs	r2, r3
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	695b      	ldr	r3, [r3, #20]
 80076f4:	ea42 0103 	orr.w	r1, r2, r3
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	685b      	ldr	r3, [r3, #4]
 80076fc:	1e5a      	subs	r2, r3, #1
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	430a      	orrs	r2, r1
 8007704:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2200      	movs	r2, #0
 800770a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2201      	movs	r2, #1
 8007710:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8007714:	2300      	movs	r3, #0
}
 8007716:	4618      	mov	r0, r3
 8007718:	3710      	adds	r7, #16
 800771a:	46bd      	mov	sp, r7
 800771c:	bd80      	pop	{r7, pc}

0800771e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800771e:	b580      	push	{r7, lr}
 8007720:	b08a      	sub	sp, #40	@ 0x28
 8007722:	af00      	add	r7, sp, #0
 8007724:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8007726:	2300      	movs	r3, #0
 8007728:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	695b      	ldr	r3, [r3, #20]
 8007730:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	689b      	ldr	r3, [r3, #8]
 8007740:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	68db      	ldr	r3, [r3, #12]
 8007748:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	691b      	ldr	r3, [r3, #16]
 8007750:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	699b      	ldr	r3, [r3, #24]
 8007758:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800775a:	6a3b      	ldr	r3, [r7, #32]
 800775c:	f003 0301 	and.w	r3, r3, #1
 8007760:	2b00      	cmp	r3, #0
 8007762:	d07c      	beq.n	800785e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8007764:	69bb      	ldr	r3, [r7, #24]
 8007766:	f003 0301 	and.w	r3, r3, #1
 800776a:	2b00      	cmp	r3, #0
 800776c:	d023      	beq.n	80077b6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	2201      	movs	r2, #1
 8007774:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8007776:	69bb      	ldr	r3, [r7, #24]
 8007778:	f003 0302 	and.w	r3, r3, #2
 800777c:	2b00      	cmp	r3, #0
 800777e:	d003      	beq.n	8007788 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	f000 f983 	bl	8007a8c <HAL_CAN_TxMailbox0CompleteCallback>
 8007786:	e016      	b.n	80077b6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8007788:	69bb      	ldr	r3, [r7, #24]
 800778a:	f003 0304 	and.w	r3, r3, #4
 800778e:	2b00      	cmp	r3, #0
 8007790:	d004      	beq.n	800779c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8007792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007794:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007798:	627b      	str	r3, [r7, #36]	@ 0x24
 800779a:	e00c      	b.n	80077b6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800779c:	69bb      	ldr	r3, [r7, #24]
 800779e:	f003 0308 	and.w	r3, r3, #8
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d004      	beq.n	80077b0 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80077a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077a8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80077ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80077ae:	e002      	b.n	80077b6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	f000 f989 	bl	8007ac8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80077b6:	69bb      	ldr	r3, [r7, #24]
 80077b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d024      	beq.n	800780a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80077c8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80077ca:	69bb      	ldr	r3, [r7, #24]
 80077cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d003      	beq.n	80077dc <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f000 f963 	bl	8007aa0 <HAL_CAN_TxMailbox1CompleteCallback>
 80077da:	e016      	b.n	800780a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80077dc:	69bb      	ldr	r3, [r7, #24]
 80077de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d004      	beq.n	80077f0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80077e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077e8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80077ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80077ee:	e00c      	b.n	800780a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80077f0:	69bb      	ldr	r3, [r7, #24]
 80077f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d004      	beq.n	8007804 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80077fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007800:	627b      	str	r3, [r7, #36]	@ 0x24
 8007802:	e002      	b.n	800780a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8007804:	6878      	ldr	r0, [r7, #4]
 8007806:	f000 f969 	bl	8007adc <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800780a:	69bb      	ldr	r3, [r7, #24]
 800780c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007810:	2b00      	cmp	r3, #0
 8007812:	d024      	beq.n	800785e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800781c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800781e:	69bb      	ldr	r3, [r7, #24]
 8007820:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007824:	2b00      	cmp	r3, #0
 8007826:	d003      	beq.n	8007830 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8007828:	6878      	ldr	r0, [r7, #4]
 800782a:	f000 f943 	bl	8007ab4 <HAL_CAN_TxMailbox2CompleteCallback>
 800782e:	e016      	b.n	800785e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8007830:	69bb      	ldr	r3, [r7, #24]
 8007832:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007836:	2b00      	cmp	r3, #0
 8007838:	d004      	beq.n	8007844 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800783a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800783c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007840:	627b      	str	r3, [r7, #36]	@ 0x24
 8007842:	e00c      	b.n	800785e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8007844:	69bb      	ldr	r3, [r7, #24]
 8007846:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800784a:	2b00      	cmp	r3, #0
 800784c:	d004      	beq.n	8007858 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800784e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007850:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007854:	627b      	str	r3, [r7, #36]	@ 0x24
 8007856:	e002      	b.n	800785e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8007858:	6878      	ldr	r0, [r7, #4]
 800785a:	f000 f949 	bl	8007af0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800785e:	6a3b      	ldr	r3, [r7, #32]
 8007860:	f003 0308 	and.w	r3, r3, #8
 8007864:	2b00      	cmp	r3, #0
 8007866:	d00c      	beq.n	8007882 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	f003 0310 	and.w	r3, r3, #16
 800786e:	2b00      	cmp	r3, #0
 8007870:	d007      	beq.n	8007882 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8007872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007874:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007878:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	2210      	movs	r2, #16
 8007880:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8007882:	6a3b      	ldr	r3, [r7, #32]
 8007884:	f003 0304 	and.w	r3, r3, #4
 8007888:	2b00      	cmp	r3, #0
 800788a:	d00b      	beq.n	80078a4 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800788c:	697b      	ldr	r3, [r7, #20]
 800788e:	f003 0308 	and.w	r3, r3, #8
 8007892:	2b00      	cmp	r3, #0
 8007894:	d006      	beq.n	80078a4 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	2208      	movs	r2, #8
 800789c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	f000 f93a 	bl	8007b18 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80078a4:	6a3b      	ldr	r3, [r7, #32]
 80078a6:	f003 0302 	and.w	r3, r3, #2
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d009      	beq.n	80078c2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	68db      	ldr	r3, [r3, #12]
 80078b4:	f003 0303 	and.w	r3, r3, #3
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d002      	beq.n	80078c2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80078bc:	6878      	ldr	r0, [r7, #4]
 80078be:	f000 f921 	bl	8007b04 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80078c2:	6a3b      	ldr	r3, [r7, #32]
 80078c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d00c      	beq.n	80078e6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	f003 0310 	and.w	r3, r3, #16
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d007      	beq.n	80078e6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80078d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078d8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80078dc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	2210      	movs	r2, #16
 80078e4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80078e6:	6a3b      	ldr	r3, [r7, #32]
 80078e8:	f003 0320 	and.w	r3, r3, #32
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d00b      	beq.n	8007908 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80078f0:	693b      	ldr	r3, [r7, #16]
 80078f2:	f003 0308 	and.w	r3, r3, #8
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d006      	beq.n	8007908 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	2208      	movs	r2, #8
 8007900:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f000 f91c 	bl	8007b40 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8007908:	6a3b      	ldr	r3, [r7, #32]
 800790a:	f003 0310 	and.w	r3, r3, #16
 800790e:	2b00      	cmp	r3, #0
 8007910:	d009      	beq.n	8007926 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	691b      	ldr	r3, [r3, #16]
 8007918:	f003 0303 	and.w	r3, r3, #3
 800791c:	2b00      	cmp	r3, #0
 800791e:	d002      	beq.n	8007926 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8007920:	6878      	ldr	r0, [r7, #4]
 8007922:	f000 f903 	bl	8007b2c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8007926:	6a3b      	ldr	r3, [r7, #32]
 8007928:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800792c:	2b00      	cmp	r3, #0
 800792e:	d00b      	beq.n	8007948 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8007930:	69fb      	ldr	r3, [r7, #28]
 8007932:	f003 0310 	and.w	r3, r3, #16
 8007936:	2b00      	cmp	r3, #0
 8007938:	d006      	beq.n	8007948 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	2210      	movs	r2, #16
 8007940:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f000 f906 	bl	8007b54 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8007948:	6a3b      	ldr	r3, [r7, #32]
 800794a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800794e:	2b00      	cmp	r3, #0
 8007950:	d00b      	beq.n	800796a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8007952:	69fb      	ldr	r3, [r7, #28]
 8007954:	f003 0308 	and.w	r3, r3, #8
 8007958:	2b00      	cmp	r3, #0
 800795a:	d006      	beq.n	800796a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	2208      	movs	r2, #8
 8007962:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8007964:	6878      	ldr	r0, [r7, #4]
 8007966:	f000 f8ff 	bl	8007b68 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800796a:	6a3b      	ldr	r3, [r7, #32]
 800796c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007970:	2b00      	cmp	r3, #0
 8007972:	d07b      	beq.n	8007a6c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8007974:	69fb      	ldr	r3, [r7, #28]
 8007976:	f003 0304 	and.w	r3, r3, #4
 800797a:	2b00      	cmp	r3, #0
 800797c:	d072      	beq.n	8007a64 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800797e:	6a3b      	ldr	r3, [r7, #32]
 8007980:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007984:	2b00      	cmp	r3, #0
 8007986:	d008      	beq.n	800799a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800798e:	2b00      	cmp	r3, #0
 8007990:	d003      	beq.n	800799a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8007992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007994:	f043 0301 	orr.w	r3, r3, #1
 8007998:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800799a:	6a3b      	ldr	r3, [r7, #32]
 800799c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d008      	beq.n	80079b6 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d003      	beq.n	80079b6 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80079ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b0:	f043 0302 	orr.w	r3, r3, #2
 80079b4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80079b6:	6a3b      	ldr	r3, [r7, #32]
 80079b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d008      	beq.n	80079d2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d003      	beq.n	80079d2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80079ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079cc:	f043 0304 	orr.w	r3, r3, #4
 80079d0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80079d2:	6a3b      	ldr	r3, [r7, #32]
 80079d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d043      	beq.n	8007a64 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d03e      	beq.n	8007a64 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80079ec:	2b60      	cmp	r3, #96	@ 0x60
 80079ee:	d02b      	beq.n	8007a48 <HAL_CAN_IRQHandler+0x32a>
 80079f0:	2b60      	cmp	r3, #96	@ 0x60
 80079f2:	d82e      	bhi.n	8007a52 <HAL_CAN_IRQHandler+0x334>
 80079f4:	2b50      	cmp	r3, #80	@ 0x50
 80079f6:	d022      	beq.n	8007a3e <HAL_CAN_IRQHandler+0x320>
 80079f8:	2b50      	cmp	r3, #80	@ 0x50
 80079fa:	d82a      	bhi.n	8007a52 <HAL_CAN_IRQHandler+0x334>
 80079fc:	2b40      	cmp	r3, #64	@ 0x40
 80079fe:	d019      	beq.n	8007a34 <HAL_CAN_IRQHandler+0x316>
 8007a00:	2b40      	cmp	r3, #64	@ 0x40
 8007a02:	d826      	bhi.n	8007a52 <HAL_CAN_IRQHandler+0x334>
 8007a04:	2b30      	cmp	r3, #48	@ 0x30
 8007a06:	d010      	beq.n	8007a2a <HAL_CAN_IRQHandler+0x30c>
 8007a08:	2b30      	cmp	r3, #48	@ 0x30
 8007a0a:	d822      	bhi.n	8007a52 <HAL_CAN_IRQHandler+0x334>
 8007a0c:	2b10      	cmp	r3, #16
 8007a0e:	d002      	beq.n	8007a16 <HAL_CAN_IRQHandler+0x2f8>
 8007a10:	2b20      	cmp	r3, #32
 8007a12:	d005      	beq.n	8007a20 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8007a14:	e01d      	b.n	8007a52 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8007a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a18:	f043 0308 	orr.w	r3, r3, #8
 8007a1c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8007a1e:	e019      	b.n	8007a54 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8007a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a22:	f043 0310 	orr.w	r3, r3, #16
 8007a26:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8007a28:	e014      	b.n	8007a54 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8007a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a2c:	f043 0320 	orr.w	r3, r3, #32
 8007a30:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8007a32:	e00f      	b.n	8007a54 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8007a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a3a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8007a3c:	e00a      	b.n	8007a54 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8007a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a44:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8007a46:	e005      	b.n	8007a54 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8007a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a4e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8007a50:	e000      	b.n	8007a54 <HAL_CAN_IRQHandler+0x336>
            break;
 8007a52:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	699a      	ldr	r2, [r3, #24]
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007a62:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	2204      	movs	r2, #4
 8007a6a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8007a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d008      	beq.n	8007a84 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a78:	431a      	orrs	r2, r3
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f000 f87c 	bl	8007b7c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8007a84:	bf00      	nop
 8007a86:	3728      	adds	r7, #40	@ 0x28
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	bd80      	pop	{r7, pc}

08007a8c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007a8c:	b480      	push	{r7}
 8007a8e:	b083      	sub	sp, #12
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8007a94:	bf00      	nop
 8007a96:	370c      	adds	r7, #12
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9e:	4770      	bx	lr

08007aa0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b083      	sub	sp, #12
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8007aa8:	bf00      	nop
 8007aaa:	370c      	adds	r7, #12
 8007aac:	46bd      	mov	sp, r7
 8007aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab2:	4770      	bx	lr

08007ab4 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	b083      	sub	sp, #12
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8007abc:	bf00      	nop
 8007abe:	370c      	adds	r7, #12
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac6:	4770      	bx	lr

08007ac8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b083      	sub	sp, #12
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8007ad0:	bf00      	nop
 8007ad2:	370c      	adds	r7, #12
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ada:	4770      	bx	lr

08007adc <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007adc:	b480      	push	{r7}
 8007ade:	b083      	sub	sp, #12
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8007ae4:	bf00      	nop
 8007ae6:	370c      	adds	r7, #12
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aee:	4770      	bx	lr

08007af0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007af0:	b480      	push	{r7}
 8007af2:	b083      	sub	sp, #12
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8007af8:	bf00      	nop
 8007afa:	370c      	adds	r7, #12
 8007afc:	46bd      	mov	sp, r7
 8007afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b02:	4770      	bx	lr

08007b04 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8007b04:	b480      	push	{r7}
 8007b06:	b083      	sub	sp, #12
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8007b0c:	bf00      	nop
 8007b0e:	370c      	adds	r7, #12
 8007b10:	46bd      	mov	sp, r7
 8007b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b16:	4770      	bx	lr

08007b18 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b083      	sub	sp, #12
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8007b20:	bf00      	nop
 8007b22:	370c      	adds	r7, #12
 8007b24:	46bd      	mov	sp, r7
 8007b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2a:	4770      	bx	lr

08007b2c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b083      	sub	sp, #12
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8007b34:	bf00      	nop
 8007b36:	370c      	adds	r7, #12
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3e:	4770      	bx	lr

08007b40 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8007b40:	b480      	push	{r7}
 8007b42:	b083      	sub	sp, #12
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8007b48:	bf00      	nop
 8007b4a:	370c      	adds	r7, #12
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b52:	4770      	bx	lr

08007b54 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b083      	sub	sp, #12
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8007b5c:	bf00      	nop
 8007b5e:	370c      	adds	r7, #12
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr

08007b68 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b083      	sub	sp, #12
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8007b70:	bf00      	nop
 8007b72:	370c      	adds	r7, #12
 8007b74:	46bd      	mov	sp, r7
 8007b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7a:	4770      	bx	lr

08007b7c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b083      	sub	sp, #12
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8007b84:	bf00      	nop
 8007b86:	370c      	adds	r7, #12
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr

08007b90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b085      	sub	sp, #20
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	f003 0307 	and.w	r3, r3, #7
 8007b9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8007bd4 <__NVIC_SetPriorityGrouping+0x44>)
 8007ba2:	68db      	ldr	r3, [r3, #12]
 8007ba4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007ba6:	68ba      	ldr	r2, [r7, #8]
 8007ba8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007bac:	4013      	ands	r3, r2
 8007bae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007bb8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007bbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007bc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007bc2:	4a04      	ldr	r2, [pc, #16]	@ (8007bd4 <__NVIC_SetPriorityGrouping+0x44>)
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	60d3      	str	r3, [r2, #12]
}
 8007bc8:	bf00      	nop
 8007bca:	3714      	adds	r7, #20
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd2:	4770      	bx	lr
 8007bd4:	e000ed00 	.word	0xe000ed00

08007bd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007bdc:	4b04      	ldr	r3, [pc, #16]	@ (8007bf0 <__NVIC_GetPriorityGrouping+0x18>)
 8007bde:	68db      	ldr	r3, [r3, #12]
 8007be0:	0a1b      	lsrs	r3, r3, #8
 8007be2:	f003 0307 	and.w	r3, r3, #7
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr
 8007bf0:	e000ed00 	.word	0xe000ed00

08007bf4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b083      	sub	sp, #12
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	db0b      	blt.n	8007c1e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007c06:	79fb      	ldrb	r3, [r7, #7]
 8007c08:	f003 021f 	and.w	r2, r3, #31
 8007c0c:	4907      	ldr	r1, [pc, #28]	@ (8007c2c <__NVIC_EnableIRQ+0x38>)
 8007c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c12:	095b      	lsrs	r3, r3, #5
 8007c14:	2001      	movs	r0, #1
 8007c16:	fa00 f202 	lsl.w	r2, r0, r2
 8007c1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007c1e:	bf00      	nop
 8007c20:	370c      	adds	r7, #12
 8007c22:	46bd      	mov	sp, r7
 8007c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c28:	4770      	bx	lr
 8007c2a:	bf00      	nop
 8007c2c:	e000e100 	.word	0xe000e100

08007c30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007c30:	b480      	push	{r7}
 8007c32:	b083      	sub	sp, #12
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	4603      	mov	r3, r0
 8007c38:	6039      	str	r1, [r7, #0]
 8007c3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	db0a      	blt.n	8007c5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	b2da      	uxtb	r2, r3
 8007c48:	490c      	ldr	r1, [pc, #48]	@ (8007c7c <__NVIC_SetPriority+0x4c>)
 8007c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c4e:	0112      	lsls	r2, r2, #4
 8007c50:	b2d2      	uxtb	r2, r2
 8007c52:	440b      	add	r3, r1
 8007c54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007c58:	e00a      	b.n	8007c70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	b2da      	uxtb	r2, r3
 8007c5e:	4908      	ldr	r1, [pc, #32]	@ (8007c80 <__NVIC_SetPriority+0x50>)
 8007c60:	79fb      	ldrb	r3, [r7, #7]
 8007c62:	f003 030f 	and.w	r3, r3, #15
 8007c66:	3b04      	subs	r3, #4
 8007c68:	0112      	lsls	r2, r2, #4
 8007c6a:	b2d2      	uxtb	r2, r2
 8007c6c:	440b      	add	r3, r1
 8007c6e:	761a      	strb	r2, [r3, #24]
}
 8007c70:	bf00      	nop
 8007c72:	370c      	adds	r7, #12
 8007c74:	46bd      	mov	sp, r7
 8007c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7a:	4770      	bx	lr
 8007c7c:	e000e100 	.word	0xe000e100
 8007c80:	e000ed00 	.word	0xe000ed00

08007c84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b089      	sub	sp, #36	@ 0x24
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	60f8      	str	r0, [r7, #12]
 8007c8c:	60b9      	str	r1, [r7, #8]
 8007c8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	f003 0307 	and.w	r3, r3, #7
 8007c96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007c98:	69fb      	ldr	r3, [r7, #28]
 8007c9a:	f1c3 0307 	rsb	r3, r3, #7
 8007c9e:	2b04      	cmp	r3, #4
 8007ca0:	bf28      	it	cs
 8007ca2:	2304      	movcs	r3, #4
 8007ca4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007ca6:	69fb      	ldr	r3, [r7, #28]
 8007ca8:	3304      	adds	r3, #4
 8007caa:	2b06      	cmp	r3, #6
 8007cac:	d902      	bls.n	8007cb4 <NVIC_EncodePriority+0x30>
 8007cae:	69fb      	ldr	r3, [r7, #28]
 8007cb0:	3b03      	subs	r3, #3
 8007cb2:	e000      	b.n	8007cb6 <NVIC_EncodePriority+0x32>
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8007cbc:	69bb      	ldr	r3, [r7, #24]
 8007cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8007cc2:	43da      	mvns	r2, r3
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	401a      	ands	r2, r3
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007ccc:	f04f 31ff 	mov.w	r1, #4294967295
 8007cd0:	697b      	ldr	r3, [r7, #20]
 8007cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8007cd6:	43d9      	mvns	r1, r3
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007cdc:	4313      	orrs	r3, r2
         );
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	3724      	adds	r7, #36	@ 0x24
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce8:	4770      	bx	lr
	...

08007cec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b082      	sub	sp, #8
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	3b01      	subs	r3, #1
 8007cf8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007cfc:	d301      	bcc.n	8007d02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007cfe:	2301      	movs	r3, #1
 8007d00:	e00f      	b.n	8007d22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007d02:	4a0a      	ldr	r2, [pc, #40]	@ (8007d2c <SysTick_Config+0x40>)
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	3b01      	subs	r3, #1
 8007d08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007d0a:	210f      	movs	r1, #15
 8007d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d10:	f7ff ff8e 	bl	8007c30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007d14:	4b05      	ldr	r3, [pc, #20]	@ (8007d2c <SysTick_Config+0x40>)
 8007d16:	2200      	movs	r2, #0
 8007d18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007d1a:	4b04      	ldr	r3, [pc, #16]	@ (8007d2c <SysTick_Config+0x40>)
 8007d1c:	2207      	movs	r2, #7
 8007d1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007d20:	2300      	movs	r3, #0
}
 8007d22:	4618      	mov	r0, r3
 8007d24:	3708      	adds	r7, #8
 8007d26:	46bd      	mov	sp, r7
 8007d28:	bd80      	pop	{r7, pc}
 8007d2a:	bf00      	nop
 8007d2c:	e000e010 	.word	0xe000e010

08007d30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b082      	sub	sp, #8
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f7ff ff29 	bl	8007b90 <__NVIC_SetPriorityGrouping>
}
 8007d3e:	bf00      	nop
 8007d40:	3708      	adds	r7, #8
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}

08007d46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007d46:	b580      	push	{r7, lr}
 8007d48:	b086      	sub	sp, #24
 8007d4a:	af00      	add	r7, sp, #0
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	60b9      	str	r1, [r7, #8]
 8007d50:	607a      	str	r2, [r7, #4]
 8007d52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007d54:	2300      	movs	r3, #0
 8007d56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007d58:	f7ff ff3e 	bl	8007bd8 <__NVIC_GetPriorityGrouping>
 8007d5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007d5e:	687a      	ldr	r2, [r7, #4]
 8007d60:	68b9      	ldr	r1, [r7, #8]
 8007d62:	6978      	ldr	r0, [r7, #20]
 8007d64:	f7ff ff8e 	bl	8007c84 <NVIC_EncodePriority>
 8007d68:	4602      	mov	r2, r0
 8007d6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d6e:	4611      	mov	r1, r2
 8007d70:	4618      	mov	r0, r3
 8007d72:	f7ff ff5d 	bl	8007c30 <__NVIC_SetPriority>
}
 8007d76:	bf00      	nop
 8007d78:	3718      	adds	r7, #24
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bd80      	pop	{r7, pc}

08007d7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007d7e:	b580      	push	{r7, lr}
 8007d80:	b082      	sub	sp, #8
 8007d82:	af00      	add	r7, sp, #0
 8007d84:	4603      	mov	r3, r0
 8007d86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007d88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	f7ff ff31 	bl	8007bf4 <__NVIC_EnableIRQ>
}
 8007d92:	bf00      	nop
 8007d94:	3708      	adds	r7, #8
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bd80      	pop	{r7, pc}

08007d9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007d9a:	b580      	push	{r7, lr}
 8007d9c:	b082      	sub	sp, #8
 8007d9e:	af00      	add	r7, sp, #0
 8007da0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f7ff ffa2 	bl	8007cec <SysTick_Config>
 8007da8:	4603      	mov	r3, r0
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3708      	adds	r7, #8
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}

08007db2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007db2:	b580      	push	{r7, lr}
 8007db4:	b084      	sub	sp, #16
 8007db6:	af00      	add	r7, sp, #0
 8007db8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dbe:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8007dc0:	f7ff fb82 	bl	80074c8 <HAL_GetTick>
 8007dc4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007dcc:	b2db      	uxtb	r3, r3
 8007dce:	2b02      	cmp	r3, #2
 8007dd0:	d008      	beq.n	8007de4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2280      	movs	r2, #128	@ 0x80
 8007dd6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8007de0:	2301      	movs	r3, #1
 8007de2:	e052      	b.n	8007e8a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	681a      	ldr	r2, [r3, #0]
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f022 0216 	bic.w	r2, r2, #22
 8007df2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	695a      	ldr	r2, [r3, #20]
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007e02:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d103      	bne.n	8007e14 <HAL_DMA_Abort+0x62>
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d007      	beq.n	8007e24 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	681a      	ldr	r2, [r3, #0]
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f022 0208 	bic.w	r2, r2, #8
 8007e22:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f022 0201 	bic.w	r2, r2, #1
 8007e32:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007e34:	e013      	b.n	8007e5e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007e36:	f7ff fb47 	bl	80074c8 <HAL_GetTick>
 8007e3a:	4602      	mov	r2, r0
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	1ad3      	subs	r3, r2, r3
 8007e40:	2b05      	cmp	r3, #5
 8007e42:	d90c      	bls.n	8007e5e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2220      	movs	r2, #32
 8007e48:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2203      	movs	r2, #3
 8007e4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2200      	movs	r2, #0
 8007e56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8007e5a:	2303      	movs	r3, #3
 8007e5c:	e015      	b.n	8007e8a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f003 0301 	and.w	r3, r3, #1
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d1e4      	bne.n	8007e36 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e70:	223f      	movs	r2, #63	@ 0x3f
 8007e72:	409a      	lsls	r2, r3
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2200      	movs	r2, #0
 8007e84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8007e88:	2300      	movs	r3, #0
}
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	3710      	adds	r7, #16
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}

08007e92 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007e92:	b480      	push	{r7}
 8007e94:	b083      	sub	sp, #12
 8007e96:	af00      	add	r7, sp, #0
 8007e98:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007ea0:	b2db      	uxtb	r3, r3
 8007ea2:	2b02      	cmp	r3, #2
 8007ea4:	d004      	beq.n	8007eb0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	2280      	movs	r2, #128	@ 0x80
 8007eaa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8007eac:	2301      	movs	r3, #1
 8007eae:	e00c      	b.n	8007eca <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2205      	movs	r2, #5
 8007eb4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	681a      	ldr	r2, [r3, #0]
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f022 0201 	bic.w	r2, r2, #1
 8007ec6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007ec8:	2300      	movs	r3, #0
}
 8007eca:	4618      	mov	r0, r3
 8007ecc:	370c      	adds	r7, #12
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed4:	4770      	bx	lr
	...

08007ed8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007ed8:	b480      	push	{r7}
 8007eda:	b089      	sub	sp, #36	@ 0x24
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
 8007ee0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007eea:	2300      	movs	r3, #0
 8007eec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007eee:	2300      	movs	r3, #0
 8007ef0:	61fb      	str	r3, [r7, #28]
 8007ef2:	e177      	b.n	80081e4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007ef4:	2201      	movs	r2, #1
 8007ef6:	69fb      	ldr	r3, [r7, #28]
 8007ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8007efc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	697a      	ldr	r2, [r7, #20]
 8007f04:	4013      	ands	r3, r2
 8007f06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007f08:	693a      	ldr	r2, [r7, #16]
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	429a      	cmp	r2, r3
 8007f0e:	f040 8166 	bne.w	80081de <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	685b      	ldr	r3, [r3, #4]
 8007f16:	f003 0303 	and.w	r3, r3, #3
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	d005      	beq.n	8007f2a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007f26:	2b02      	cmp	r3, #2
 8007f28:	d130      	bne.n	8007f8c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	689b      	ldr	r3, [r3, #8]
 8007f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007f30:	69fb      	ldr	r3, [r7, #28]
 8007f32:	005b      	lsls	r3, r3, #1
 8007f34:	2203      	movs	r2, #3
 8007f36:	fa02 f303 	lsl.w	r3, r2, r3
 8007f3a:	43db      	mvns	r3, r3
 8007f3c:	69ba      	ldr	r2, [r7, #24]
 8007f3e:	4013      	ands	r3, r2
 8007f40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	68da      	ldr	r2, [r3, #12]
 8007f46:	69fb      	ldr	r3, [r7, #28]
 8007f48:	005b      	lsls	r3, r3, #1
 8007f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8007f4e:	69ba      	ldr	r2, [r7, #24]
 8007f50:	4313      	orrs	r3, r2
 8007f52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	69ba      	ldr	r2, [r7, #24]
 8007f58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	685b      	ldr	r3, [r3, #4]
 8007f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007f60:	2201      	movs	r2, #1
 8007f62:	69fb      	ldr	r3, [r7, #28]
 8007f64:	fa02 f303 	lsl.w	r3, r2, r3
 8007f68:	43db      	mvns	r3, r3
 8007f6a:	69ba      	ldr	r2, [r7, #24]
 8007f6c:	4013      	ands	r3, r2
 8007f6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	091b      	lsrs	r3, r3, #4
 8007f76:	f003 0201 	and.w	r2, r3, #1
 8007f7a:	69fb      	ldr	r3, [r7, #28]
 8007f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8007f80:	69ba      	ldr	r2, [r7, #24]
 8007f82:	4313      	orrs	r3, r2
 8007f84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	69ba      	ldr	r2, [r7, #24]
 8007f8a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	f003 0303 	and.w	r3, r3, #3
 8007f94:	2b03      	cmp	r3, #3
 8007f96:	d017      	beq.n	8007fc8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	68db      	ldr	r3, [r3, #12]
 8007f9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007f9e:	69fb      	ldr	r3, [r7, #28]
 8007fa0:	005b      	lsls	r3, r3, #1
 8007fa2:	2203      	movs	r2, #3
 8007fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8007fa8:	43db      	mvns	r3, r3
 8007faa:	69ba      	ldr	r2, [r7, #24]
 8007fac:	4013      	ands	r3, r2
 8007fae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	689a      	ldr	r2, [r3, #8]
 8007fb4:	69fb      	ldr	r3, [r7, #28]
 8007fb6:	005b      	lsls	r3, r3, #1
 8007fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8007fbc:	69ba      	ldr	r2, [r7, #24]
 8007fbe:	4313      	orrs	r3, r2
 8007fc0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	69ba      	ldr	r2, [r7, #24]
 8007fc6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	685b      	ldr	r3, [r3, #4]
 8007fcc:	f003 0303 	and.w	r3, r3, #3
 8007fd0:	2b02      	cmp	r3, #2
 8007fd2:	d123      	bne.n	800801c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007fd4:	69fb      	ldr	r3, [r7, #28]
 8007fd6:	08da      	lsrs	r2, r3, #3
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	3208      	adds	r2, #8
 8007fdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fe0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007fe2:	69fb      	ldr	r3, [r7, #28]
 8007fe4:	f003 0307 	and.w	r3, r3, #7
 8007fe8:	009b      	lsls	r3, r3, #2
 8007fea:	220f      	movs	r2, #15
 8007fec:	fa02 f303 	lsl.w	r3, r2, r3
 8007ff0:	43db      	mvns	r3, r3
 8007ff2:	69ba      	ldr	r2, [r7, #24]
 8007ff4:	4013      	ands	r3, r2
 8007ff6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	691a      	ldr	r2, [r3, #16]
 8007ffc:	69fb      	ldr	r3, [r7, #28]
 8007ffe:	f003 0307 	and.w	r3, r3, #7
 8008002:	009b      	lsls	r3, r3, #2
 8008004:	fa02 f303 	lsl.w	r3, r2, r3
 8008008:	69ba      	ldr	r2, [r7, #24]
 800800a:	4313      	orrs	r3, r2
 800800c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800800e:	69fb      	ldr	r3, [r7, #28]
 8008010:	08da      	lsrs	r2, r3, #3
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	3208      	adds	r2, #8
 8008016:	69b9      	ldr	r1, [r7, #24]
 8008018:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008022:	69fb      	ldr	r3, [r7, #28]
 8008024:	005b      	lsls	r3, r3, #1
 8008026:	2203      	movs	r2, #3
 8008028:	fa02 f303 	lsl.w	r3, r2, r3
 800802c:	43db      	mvns	r3, r3
 800802e:	69ba      	ldr	r2, [r7, #24]
 8008030:	4013      	ands	r3, r2
 8008032:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	685b      	ldr	r3, [r3, #4]
 8008038:	f003 0203 	and.w	r2, r3, #3
 800803c:	69fb      	ldr	r3, [r7, #28]
 800803e:	005b      	lsls	r3, r3, #1
 8008040:	fa02 f303 	lsl.w	r3, r2, r3
 8008044:	69ba      	ldr	r2, [r7, #24]
 8008046:	4313      	orrs	r3, r2
 8008048:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	69ba      	ldr	r2, [r7, #24]
 800804e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	685b      	ldr	r3, [r3, #4]
 8008054:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008058:	2b00      	cmp	r3, #0
 800805a:	f000 80c0 	beq.w	80081de <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800805e:	2300      	movs	r3, #0
 8008060:	60fb      	str	r3, [r7, #12]
 8008062:	4b66      	ldr	r3, [pc, #408]	@ (80081fc <HAL_GPIO_Init+0x324>)
 8008064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008066:	4a65      	ldr	r2, [pc, #404]	@ (80081fc <HAL_GPIO_Init+0x324>)
 8008068:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800806c:	6453      	str	r3, [r2, #68]	@ 0x44
 800806e:	4b63      	ldr	r3, [pc, #396]	@ (80081fc <HAL_GPIO_Init+0x324>)
 8008070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008072:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008076:	60fb      	str	r3, [r7, #12]
 8008078:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800807a:	4a61      	ldr	r2, [pc, #388]	@ (8008200 <HAL_GPIO_Init+0x328>)
 800807c:	69fb      	ldr	r3, [r7, #28]
 800807e:	089b      	lsrs	r3, r3, #2
 8008080:	3302      	adds	r3, #2
 8008082:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008086:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008088:	69fb      	ldr	r3, [r7, #28]
 800808a:	f003 0303 	and.w	r3, r3, #3
 800808e:	009b      	lsls	r3, r3, #2
 8008090:	220f      	movs	r2, #15
 8008092:	fa02 f303 	lsl.w	r3, r2, r3
 8008096:	43db      	mvns	r3, r3
 8008098:	69ba      	ldr	r2, [r7, #24]
 800809a:	4013      	ands	r3, r2
 800809c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	4a58      	ldr	r2, [pc, #352]	@ (8008204 <HAL_GPIO_Init+0x32c>)
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d037      	beq.n	8008116 <HAL_GPIO_Init+0x23e>
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	4a57      	ldr	r2, [pc, #348]	@ (8008208 <HAL_GPIO_Init+0x330>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d031      	beq.n	8008112 <HAL_GPIO_Init+0x23a>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	4a56      	ldr	r2, [pc, #344]	@ (800820c <HAL_GPIO_Init+0x334>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d02b      	beq.n	800810e <HAL_GPIO_Init+0x236>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	4a55      	ldr	r2, [pc, #340]	@ (8008210 <HAL_GPIO_Init+0x338>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d025      	beq.n	800810a <HAL_GPIO_Init+0x232>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	4a54      	ldr	r2, [pc, #336]	@ (8008214 <HAL_GPIO_Init+0x33c>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d01f      	beq.n	8008106 <HAL_GPIO_Init+0x22e>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	4a53      	ldr	r2, [pc, #332]	@ (8008218 <HAL_GPIO_Init+0x340>)
 80080ca:	4293      	cmp	r3, r2
 80080cc:	d019      	beq.n	8008102 <HAL_GPIO_Init+0x22a>
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	4a52      	ldr	r2, [pc, #328]	@ (800821c <HAL_GPIO_Init+0x344>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d013      	beq.n	80080fe <HAL_GPIO_Init+0x226>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	4a51      	ldr	r2, [pc, #324]	@ (8008220 <HAL_GPIO_Init+0x348>)
 80080da:	4293      	cmp	r3, r2
 80080dc:	d00d      	beq.n	80080fa <HAL_GPIO_Init+0x222>
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	4a50      	ldr	r2, [pc, #320]	@ (8008224 <HAL_GPIO_Init+0x34c>)
 80080e2:	4293      	cmp	r3, r2
 80080e4:	d007      	beq.n	80080f6 <HAL_GPIO_Init+0x21e>
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	4a4f      	ldr	r2, [pc, #316]	@ (8008228 <HAL_GPIO_Init+0x350>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d101      	bne.n	80080f2 <HAL_GPIO_Init+0x21a>
 80080ee:	2309      	movs	r3, #9
 80080f0:	e012      	b.n	8008118 <HAL_GPIO_Init+0x240>
 80080f2:	230a      	movs	r3, #10
 80080f4:	e010      	b.n	8008118 <HAL_GPIO_Init+0x240>
 80080f6:	2308      	movs	r3, #8
 80080f8:	e00e      	b.n	8008118 <HAL_GPIO_Init+0x240>
 80080fa:	2307      	movs	r3, #7
 80080fc:	e00c      	b.n	8008118 <HAL_GPIO_Init+0x240>
 80080fe:	2306      	movs	r3, #6
 8008100:	e00a      	b.n	8008118 <HAL_GPIO_Init+0x240>
 8008102:	2305      	movs	r3, #5
 8008104:	e008      	b.n	8008118 <HAL_GPIO_Init+0x240>
 8008106:	2304      	movs	r3, #4
 8008108:	e006      	b.n	8008118 <HAL_GPIO_Init+0x240>
 800810a:	2303      	movs	r3, #3
 800810c:	e004      	b.n	8008118 <HAL_GPIO_Init+0x240>
 800810e:	2302      	movs	r3, #2
 8008110:	e002      	b.n	8008118 <HAL_GPIO_Init+0x240>
 8008112:	2301      	movs	r3, #1
 8008114:	e000      	b.n	8008118 <HAL_GPIO_Init+0x240>
 8008116:	2300      	movs	r3, #0
 8008118:	69fa      	ldr	r2, [r7, #28]
 800811a:	f002 0203 	and.w	r2, r2, #3
 800811e:	0092      	lsls	r2, r2, #2
 8008120:	4093      	lsls	r3, r2
 8008122:	69ba      	ldr	r2, [r7, #24]
 8008124:	4313      	orrs	r3, r2
 8008126:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008128:	4935      	ldr	r1, [pc, #212]	@ (8008200 <HAL_GPIO_Init+0x328>)
 800812a:	69fb      	ldr	r3, [r7, #28]
 800812c:	089b      	lsrs	r3, r3, #2
 800812e:	3302      	adds	r3, #2
 8008130:	69ba      	ldr	r2, [r7, #24]
 8008132:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008136:	4b3d      	ldr	r3, [pc, #244]	@ (800822c <HAL_GPIO_Init+0x354>)
 8008138:	689b      	ldr	r3, [r3, #8]
 800813a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	43db      	mvns	r3, r3
 8008140:	69ba      	ldr	r2, [r7, #24]
 8008142:	4013      	ands	r3, r2
 8008144:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	685b      	ldr	r3, [r3, #4]
 800814a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800814e:	2b00      	cmp	r3, #0
 8008150:	d003      	beq.n	800815a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8008152:	69ba      	ldr	r2, [r7, #24]
 8008154:	693b      	ldr	r3, [r7, #16]
 8008156:	4313      	orrs	r3, r2
 8008158:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800815a:	4a34      	ldr	r2, [pc, #208]	@ (800822c <HAL_GPIO_Init+0x354>)
 800815c:	69bb      	ldr	r3, [r7, #24]
 800815e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008160:	4b32      	ldr	r3, [pc, #200]	@ (800822c <HAL_GPIO_Init+0x354>)
 8008162:	68db      	ldr	r3, [r3, #12]
 8008164:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008166:	693b      	ldr	r3, [r7, #16]
 8008168:	43db      	mvns	r3, r3
 800816a:	69ba      	ldr	r2, [r7, #24]
 800816c:	4013      	ands	r3, r2
 800816e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	685b      	ldr	r3, [r3, #4]
 8008174:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008178:	2b00      	cmp	r3, #0
 800817a:	d003      	beq.n	8008184 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800817c:	69ba      	ldr	r2, [r7, #24]
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	4313      	orrs	r3, r2
 8008182:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008184:	4a29      	ldr	r2, [pc, #164]	@ (800822c <HAL_GPIO_Init+0x354>)
 8008186:	69bb      	ldr	r3, [r7, #24]
 8008188:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800818a:	4b28      	ldr	r3, [pc, #160]	@ (800822c <HAL_GPIO_Init+0x354>)
 800818c:	685b      	ldr	r3, [r3, #4]
 800818e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008190:	693b      	ldr	r3, [r7, #16]
 8008192:	43db      	mvns	r3, r3
 8008194:	69ba      	ldr	r2, [r7, #24]
 8008196:	4013      	ands	r3, r2
 8008198:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	685b      	ldr	r3, [r3, #4]
 800819e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d003      	beq.n	80081ae <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80081a6:	69ba      	ldr	r2, [r7, #24]
 80081a8:	693b      	ldr	r3, [r7, #16]
 80081aa:	4313      	orrs	r3, r2
 80081ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80081ae:	4a1f      	ldr	r2, [pc, #124]	@ (800822c <HAL_GPIO_Init+0x354>)
 80081b0:	69bb      	ldr	r3, [r7, #24]
 80081b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80081b4:	4b1d      	ldr	r3, [pc, #116]	@ (800822c <HAL_GPIO_Init+0x354>)
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80081ba:	693b      	ldr	r3, [r7, #16]
 80081bc:	43db      	mvns	r3, r3
 80081be:	69ba      	ldr	r2, [r7, #24]
 80081c0:	4013      	ands	r3, r2
 80081c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d003      	beq.n	80081d8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80081d0:	69ba      	ldr	r2, [r7, #24]
 80081d2:	693b      	ldr	r3, [r7, #16]
 80081d4:	4313      	orrs	r3, r2
 80081d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80081d8:	4a14      	ldr	r2, [pc, #80]	@ (800822c <HAL_GPIO_Init+0x354>)
 80081da:	69bb      	ldr	r3, [r7, #24]
 80081dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80081de:	69fb      	ldr	r3, [r7, #28]
 80081e0:	3301      	adds	r3, #1
 80081e2:	61fb      	str	r3, [r7, #28]
 80081e4:	69fb      	ldr	r3, [r7, #28]
 80081e6:	2b0f      	cmp	r3, #15
 80081e8:	f67f ae84 	bls.w	8007ef4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80081ec:	bf00      	nop
 80081ee:	bf00      	nop
 80081f0:	3724      	adds	r7, #36	@ 0x24
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr
 80081fa:	bf00      	nop
 80081fc:	40023800 	.word	0x40023800
 8008200:	40013800 	.word	0x40013800
 8008204:	40020000 	.word	0x40020000
 8008208:	40020400 	.word	0x40020400
 800820c:	40020800 	.word	0x40020800
 8008210:	40020c00 	.word	0x40020c00
 8008214:	40021000 	.word	0x40021000
 8008218:	40021400 	.word	0x40021400
 800821c:	40021800 	.word	0x40021800
 8008220:	40021c00 	.word	0x40021c00
 8008224:	40022000 	.word	0x40022000
 8008228:	40022400 	.word	0x40022400
 800822c:	40013c00 	.word	0x40013c00

08008230 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008230:	b480      	push	{r7}
 8008232:	b083      	sub	sp, #12
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	460b      	mov	r3, r1
 800823a:	807b      	strh	r3, [r7, #2]
 800823c:	4613      	mov	r3, r2
 800823e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008240:	787b      	ldrb	r3, [r7, #1]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d003      	beq.n	800824e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008246:	887a      	ldrh	r2, [r7, #2]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800824c:	e003      	b.n	8008256 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800824e:	887b      	ldrh	r3, [r7, #2]
 8008250:	041a      	lsls	r2, r3, #16
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	619a      	str	r2, [r3, #24]
}
 8008256:	bf00      	nop
 8008258:	370c      	adds	r7, #12
 800825a:	46bd      	mov	sp, r7
 800825c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008260:	4770      	bx	lr

08008262 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008262:	b480      	push	{r7}
 8008264:	b085      	sub	sp, #20
 8008266:	af00      	add	r7, sp, #0
 8008268:	6078      	str	r0, [r7, #4]
 800826a:	460b      	mov	r3, r1
 800826c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	695b      	ldr	r3, [r3, #20]
 8008272:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008274:	887a      	ldrh	r2, [r7, #2]
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	4013      	ands	r3, r2
 800827a:	041a      	lsls	r2, r3, #16
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	43d9      	mvns	r1, r3
 8008280:	887b      	ldrh	r3, [r7, #2]
 8008282:	400b      	ands	r3, r1
 8008284:	431a      	orrs	r2, r3
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	619a      	str	r2, [r3, #24]
}
 800828a:	bf00      	nop
 800828c:	3714      	adds	r7, #20
 800828e:	46bd      	mov	sp, r7
 8008290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008294:	4770      	bx	lr
	...

08008298 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b082      	sub	sp, #8
 800829c:	af00      	add	r7, sp, #0
 800829e:	4603      	mov	r3, r0
 80082a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80082a2:	4b08      	ldr	r3, [pc, #32]	@ (80082c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80082a4:	695a      	ldr	r2, [r3, #20]
 80082a6:	88fb      	ldrh	r3, [r7, #6]
 80082a8:	4013      	ands	r3, r2
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d006      	beq.n	80082bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80082ae:	4a05      	ldr	r2, [pc, #20]	@ (80082c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80082b0:	88fb      	ldrh	r3, [r7, #6]
 80082b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80082b4:	88fb      	ldrh	r3, [r7, #6]
 80082b6:	4618      	mov	r0, r3
 80082b8:	f7fe fc08 	bl	8006acc <HAL_GPIO_EXTI_Callback>
  }
}
 80082bc:	bf00      	nop
 80082be:	3708      	adds	r7, #8
 80082c0:	46bd      	mov	sp, r7
 80082c2:	bd80      	pop	{r7, pc}
 80082c4:	40013c00 	.word	0x40013c00

080082c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b084      	sub	sp, #16
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d101      	bne.n	80082da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80082d6:	2301      	movs	r3, #1
 80082d8:	e12b      	b.n	8008532 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80082e0:	b2db      	uxtb	r3, r3
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d106      	bne.n	80082f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2200      	movs	r2, #0
 80082ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f7fe fcd8 	bl	8006ca4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2224      	movs	r2, #36	@ 0x24
 80082f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	681a      	ldr	r2, [r3, #0]
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f022 0201 	bic.w	r2, r2, #1
 800830a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	681a      	ldr	r2, [r3, #0]
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800831a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	681a      	ldr	r2, [r3, #0]
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800832a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800832c:	f001 fc9c 	bl	8009c68 <HAL_RCC_GetPCLK1Freq>
 8008330:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	685b      	ldr	r3, [r3, #4]
 8008336:	4a81      	ldr	r2, [pc, #516]	@ (800853c <HAL_I2C_Init+0x274>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d807      	bhi.n	800834c <HAL_I2C_Init+0x84>
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	4a80      	ldr	r2, [pc, #512]	@ (8008540 <HAL_I2C_Init+0x278>)
 8008340:	4293      	cmp	r3, r2
 8008342:	bf94      	ite	ls
 8008344:	2301      	movls	r3, #1
 8008346:	2300      	movhi	r3, #0
 8008348:	b2db      	uxtb	r3, r3
 800834a:	e006      	b.n	800835a <HAL_I2C_Init+0x92>
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	4a7d      	ldr	r2, [pc, #500]	@ (8008544 <HAL_I2C_Init+0x27c>)
 8008350:	4293      	cmp	r3, r2
 8008352:	bf94      	ite	ls
 8008354:	2301      	movls	r3, #1
 8008356:	2300      	movhi	r3, #0
 8008358:	b2db      	uxtb	r3, r3
 800835a:	2b00      	cmp	r3, #0
 800835c:	d001      	beq.n	8008362 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800835e:	2301      	movs	r3, #1
 8008360:	e0e7      	b.n	8008532 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	4a78      	ldr	r2, [pc, #480]	@ (8008548 <HAL_I2C_Init+0x280>)
 8008366:	fba2 2303 	umull	r2, r3, r2, r3
 800836a:	0c9b      	lsrs	r3, r3, #18
 800836c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	685b      	ldr	r3, [r3, #4]
 8008374:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	68ba      	ldr	r2, [r7, #8]
 800837e:	430a      	orrs	r2, r1
 8008380:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	6a1b      	ldr	r3, [r3, #32]
 8008388:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	685b      	ldr	r3, [r3, #4]
 8008390:	4a6a      	ldr	r2, [pc, #424]	@ (800853c <HAL_I2C_Init+0x274>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d802      	bhi.n	800839c <HAL_I2C_Init+0xd4>
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	3301      	adds	r3, #1
 800839a:	e009      	b.n	80083b0 <HAL_I2C_Init+0xe8>
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80083a2:	fb02 f303 	mul.w	r3, r2, r3
 80083a6:	4a69      	ldr	r2, [pc, #420]	@ (800854c <HAL_I2C_Init+0x284>)
 80083a8:	fba2 2303 	umull	r2, r3, r2, r3
 80083ac:	099b      	lsrs	r3, r3, #6
 80083ae:	3301      	adds	r3, #1
 80083b0:	687a      	ldr	r2, [r7, #4]
 80083b2:	6812      	ldr	r2, [r2, #0]
 80083b4:	430b      	orrs	r3, r1
 80083b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	69db      	ldr	r3, [r3, #28]
 80083be:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80083c2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	685b      	ldr	r3, [r3, #4]
 80083ca:	495c      	ldr	r1, [pc, #368]	@ (800853c <HAL_I2C_Init+0x274>)
 80083cc:	428b      	cmp	r3, r1
 80083ce:	d819      	bhi.n	8008404 <HAL_I2C_Init+0x13c>
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	1e59      	subs	r1, r3, #1
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	685b      	ldr	r3, [r3, #4]
 80083d8:	005b      	lsls	r3, r3, #1
 80083da:	fbb1 f3f3 	udiv	r3, r1, r3
 80083de:	1c59      	adds	r1, r3, #1
 80083e0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80083e4:	400b      	ands	r3, r1
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d00a      	beq.n	8008400 <HAL_I2C_Init+0x138>
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	1e59      	subs	r1, r3, #1
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	685b      	ldr	r3, [r3, #4]
 80083f2:	005b      	lsls	r3, r3, #1
 80083f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80083f8:	3301      	adds	r3, #1
 80083fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80083fe:	e051      	b.n	80084a4 <HAL_I2C_Init+0x1dc>
 8008400:	2304      	movs	r3, #4
 8008402:	e04f      	b.n	80084a4 <HAL_I2C_Init+0x1dc>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	689b      	ldr	r3, [r3, #8]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d111      	bne.n	8008430 <HAL_I2C_Init+0x168>
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	1e58      	subs	r0, r3, #1
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6859      	ldr	r1, [r3, #4]
 8008414:	460b      	mov	r3, r1
 8008416:	005b      	lsls	r3, r3, #1
 8008418:	440b      	add	r3, r1
 800841a:	fbb0 f3f3 	udiv	r3, r0, r3
 800841e:	3301      	adds	r3, #1
 8008420:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008424:	2b00      	cmp	r3, #0
 8008426:	bf0c      	ite	eq
 8008428:	2301      	moveq	r3, #1
 800842a:	2300      	movne	r3, #0
 800842c:	b2db      	uxtb	r3, r3
 800842e:	e012      	b.n	8008456 <HAL_I2C_Init+0x18e>
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	1e58      	subs	r0, r3, #1
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6859      	ldr	r1, [r3, #4]
 8008438:	460b      	mov	r3, r1
 800843a:	009b      	lsls	r3, r3, #2
 800843c:	440b      	add	r3, r1
 800843e:	0099      	lsls	r1, r3, #2
 8008440:	440b      	add	r3, r1
 8008442:	fbb0 f3f3 	udiv	r3, r0, r3
 8008446:	3301      	adds	r3, #1
 8008448:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800844c:	2b00      	cmp	r3, #0
 800844e:	bf0c      	ite	eq
 8008450:	2301      	moveq	r3, #1
 8008452:	2300      	movne	r3, #0
 8008454:	b2db      	uxtb	r3, r3
 8008456:	2b00      	cmp	r3, #0
 8008458:	d001      	beq.n	800845e <HAL_I2C_Init+0x196>
 800845a:	2301      	movs	r3, #1
 800845c:	e022      	b.n	80084a4 <HAL_I2C_Init+0x1dc>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	689b      	ldr	r3, [r3, #8]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d10e      	bne.n	8008484 <HAL_I2C_Init+0x1bc>
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	1e58      	subs	r0, r3, #1
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6859      	ldr	r1, [r3, #4]
 800846e:	460b      	mov	r3, r1
 8008470:	005b      	lsls	r3, r3, #1
 8008472:	440b      	add	r3, r1
 8008474:	fbb0 f3f3 	udiv	r3, r0, r3
 8008478:	3301      	adds	r3, #1
 800847a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800847e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008482:	e00f      	b.n	80084a4 <HAL_I2C_Init+0x1dc>
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	1e58      	subs	r0, r3, #1
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6859      	ldr	r1, [r3, #4]
 800848c:	460b      	mov	r3, r1
 800848e:	009b      	lsls	r3, r3, #2
 8008490:	440b      	add	r3, r1
 8008492:	0099      	lsls	r1, r3, #2
 8008494:	440b      	add	r3, r1
 8008496:	fbb0 f3f3 	udiv	r3, r0, r3
 800849a:	3301      	adds	r3, #1
 800849c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80084a0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80084a4:	6879      	ldr	r1, [r7, #4]
 80084a6:	6809      	ldr	r1, [r1, #0]
 80084a8:	4313      	orrs	r3, r2
 80084aa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	69da      	ldr	r2, [r3, #28]
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6a1b      	ldr	r3, [r3, #32]
 80084be:	431a      	orrs	r2, r3
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	430a      	orrs	r2, r1
 80084c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	689b      	ldr	r3, [r3, #8]
 80084ce:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80084d2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80084d6:	687a      	ldr	r2, [r7, #4]
 80084d8:	6911      	ldr	r1, [r2, #16]
 80084da:	687a      	ldr	r2, [r7, #4]
 80084dc:	68d2      	ldr	r2, [r2, #12]
 80084de:	4311      	orrs	r1, r2
 80084e0:	687a      	ldr	r2, [r7, #4]
 80084e2:	6812      	ldr	r2, [r2, #0]
 80084e4:	430b      	orrs	r3, r1
 80084e6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	68db      	ldr	r3, [r3, #12]
 80084ee:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	695a      	ldr	r2, [r3, #20]
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	699b      	ldr	r3, [r3, #24]
 80084fa:	431a      	orrs	r2, r3
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	430a      	orrs	r2, r1
 8008502:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	681a      	ldr	r2, [r3, #0]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f042 0201 	orr.w	r2, r2, #1
 8008512:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2200      	movs	r2, #0
 8008518:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2220      	movs	r2, #32
 800851e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2200      	movs	r2, #0
 8008526:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2200      	movs	r2, #0
 800852c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8008530:	2300      	movs	r3, #0
}
 8008532:	4618      	mov	r0, r3
 8008534:	3710      	adds	r7, #16
 8008536:	46bd      	mov	sp, r7
 8008538:	bd80      	pop	{r7, pc}
 800853a:	bf00      	nop
 800853c:	000186a0 	.word	0x000186a0
 8008540:	001e847f 	.word	0x001e847f
 8008544:	003d08ff 	.word	0x003d08ff
 8008548:	431bde83 	.word	0x431bde83
 800854c:	10624dd3 	.word	0x10624dd3

08008550 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b088      	sub	sp, #32
 8008554:	af02      	add	r7, sp, #8
 8008556:	60f8      	str	r0, [r7, #12]
 8008558:	4608      	mov	r0, r1
 800855a:	4611      	mov	r1, r2
 800855c:	461a      	mov	r2, r3
 800855e:	4603      	mov	r3, r0
 8008560:	817b      	strh	r3, [r7, #10]
 8008562:	460b      	mov	r3, r1
 8008564:	813b      	strh	r3, [r7, #8]
 8008566:	4613      	mov	r3, r2
 8008568:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800856a:	f7fe ffad 	bl	80074c8 <HAL_GetTick>
 800856e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008576:	b2db      	uxtb	r3, r3
 8008578:	2b20      	cmp	r3, #32
 800857a:	f040 80d9 	bne.w	8008730 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800857e:	697b      	ldr	r3, [r7, #20]
 8008580:	9300      	str	r3, [sp, #0]
 8008582:	2319      	movs	r3, #25
 8008584:	2201      	movs	r2, #1
 8008586:	496d      	ldr	r1, [pc, #436]	@ (800873c <HAL_I2C_Mem_Write+0x1ec>)
 8008588:	68f8      	ldr	r0, [r7, #12]
 800858a:	f000 fc8b 	bl	8008ea4 <I2C_WaitOnFlagUntilTimeout>
 800858e:	4603      	mov	r3, r0
 8008590:	2b00      	cmp	r3, #0
 8008592:	d001      	beq.n	8008598 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8008594:	2302      	movs	r3, #2
 8008596:	e0cc      	b.n	8008732 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800859e:	2b01      	cmp	r3, #1
 80085a0:	d101      	bne.n	80085a6 <HAL_I2C_Mem_Write+0x56>
 80085a2:	2302      	movs	r3, #2
 80085a4:	e0c5      	b.n	8008732 <HAL_I2C_Mem_Write+0x1e2>
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	2201      	movs	r2, #1
 80085aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f003 0301 	and.w	r3, r3, #1
 80085b8:	2b01      	cmp	r3, #1
 80085ba:	d007      	beq.n	80085cc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	681a      	ldr	r2, [r3, #0]
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f042 0201 	orr.w	r2, r2, #1
 80085ca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	681a      	ldr	r2, [r3, #0]
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80085da:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	2221      	movs	r2, #33	@ 0x21
 80085e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2240      	movs	r2, #64	@ 0x40
 80085e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	2200      	movs	r2, #0
 80085f0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	6a3a      	ldr	r2, [r7, #32]
 80085f6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80085fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008602:	b29a      	uxth	r2, r3
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	4a4d      	ldr	r2, [pc, #308]	@ (8008740 <HAL_I2C_Mem_Write+0x1f0>)
 800860c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800860e:	88f8      	ldrh	r0, [r7, #6]
 8008610:	893a      	ldrh	r2, [r7, #8]
 8008612:	8979      	ldrh	r1, [r7, #10]
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	9301      	str	r3, [sp, #4]
 8008618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800861a:	9300      	str	r3, [sp, #0]
 800861c:	4603      	mov	r3, r0
 800861e:	68f8      	ldr	r0, [r7, #12]
 8008620:	f000 fac2 	bl	8008ba8 <I2C_RequestMemoryWrite>
 8008624:	4603      	mov	r3, r0
 8008626:	2b00      	cmp	r3, #0
 8008628:	d052      	beq.n	80086d0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800862a:	2301      	movs	r3, #1
 800862c:	e081      	b.n	8008732 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800862e:	697a      	ldr	r2, [r7, #20]
 8008630:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008632:	68f8      	ldr	r0, [r7, #12]
 8008634:	f000 fd50 	bl	80090d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8008638:	4603      	mov	r3, r0
 800863a:	2b00      	cmp	r3, #0
 800863c:	d00d      	beq.n	800865a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008642:	2b04      	cmp	r3, #4
 8008644:	d107      	bne.n	8008656 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	681a      	ldr	r2, [r3, #0]
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008654:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008656:	2301      	movs	r3, #1
 8008658:	e06b      	b.n	8008732 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800865e:	781a      	ldrb	r2, [r3, #0]
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800866a:	1c5a      	adds	r2, r3, #1
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008674:	3b01      	subs	r3, #1
 8008676:	b29a      	uxth	r2, r3
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008680:	b29b      	uxth	r3, r3
 8008682:	3b01      	subs	r3, #1
 8008684:	b29a      	uxth	r2, r3
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	695b      	ldr	r3, [r3, #20]
 8008690:	f003 0304 	and.w	r3, r3, #4
 8008694:	2b04      	cmp	r3, #4
 8008696:	d11b      	bne.n	80086d0 <HAL_I2C_Mem_Write+0x180>
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800869c:	2b00      	cmp	r3, #0
 800869e:	d017      	beq.n	80086d0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086a4:	781a      	ldrb	r2, [r3, #0]
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086b0:	1c5a      	adds	r2, r3, #1
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80086ba:	3b01      	subs	r3, #1
 80086bc:	b29a      	uxth	r2, r3
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80086c6:	b29b      	uxth	r3, r3
 80086c8:	3b01      	subs	r3, #1
 80086ca:	b29a      	uxth	r2, r3
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d1aa      	bne.n	800862e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80086d8:	697a      	ldr	r2, [r7, #20]
 80086da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80086dc:	68f8      	ldr	r0, [r7, #12]
 80086de:	f000 fd43 	bl	8009168 <I2C_WaitOnBTFFlagUntilTimeout>
 80086e2:	4603      	mov	r3, r0
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d00d      	beq.n	8008704 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086ec:	2b04      	cmp	r3, #4
 80086ee:	d107      	bne.n	8008700 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	681a      	ldr	r2, [r3, #0]
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80086fe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008700:	2301      	movs	r3, #1
 8008702:	e016      	b.n	8008732 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	681a      	ldr	r2, [r3, #0]
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008712:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	2220      	movs	r2, #32
 8008718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	2200      	movs	r2, #0
 8008720:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	2200      	movs	r2, #0
 8008728:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800872c:	2300      	movs	r3, #0
 800872e:	e000      	b.n	8008732 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8008730:	2302      	movs	r3, #2
  }
}
 8008732:	4618      	mov	r0, r3
 8008734:	3718      	adds	r7, #24
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}
 800873a:	bf00      	nop
 800873c:	00100002 	.word	0x00100002
 8008740:	ffff0000 	.word	0xffff0000

08008744 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b08c      	sub	sp, #48	@ 0x30
 8008748:	af02      	add	r7, sp, #8
 800874a:	60f8      	str	r0, [r7, #12]
 800874c:	4608      	mov	r0, r1
 800874e:	4611      	mov	r1, r2
 8008750:	461a      	mov	r2, r3
 8008752:	4603      	mov	r3, r0
 8008754:	817b      	strh	r3, [r7, #10]
 8008756:	460b      	mov	r3, r1
 8008758:	813b      	strh	r3, [r7, #8]
 800875a:	4613      	mov	r3, r2
 800875c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800875e:	f7fe feb3 	bl	80074c8 <HAL_GetTick>
 8008762:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800876a:	b2db      	uxtb	r3, r3
 800876c:	2b20      	cmp	r3, #32
 800876e:	f040 8214 	bne.w	8008b9a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008774:	9300      	str	r3, [sp, #0]
 8008776:	2319      	movs	r3, #25
 8008778:	2201      	movs	r2, #1
 800877a:	497b      	ldr	r1, [pc, #492]	@ (8008968 <HAL_I2C_Mem_Read+0x224>)
 800877c:	68f8      	ldr	r0, [r7, #12]
 800877e:	f000 fb91 	bl	8008ea4 <I2C_WaitOnFlagUntilTimeout>
 8008782:	4603      	mov	r3, r0
 8008784:	2b00      	cmp	r3, #0
 8008786:	d001      	beq.n	800878c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8008788:	2302      	movs	r3, #2
 800878a:	e207      	b.n	8008b9c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008792:	2b01      	cmp	r3, #1
 8008794:	d101      	bne.n	800879a <HAL_I2C_Mem_Read+0x56>
 8008796:	2302      	movs	r3, #2
 8008798:	e200      	b.n	8008b9c <HAL_I2C_Mem_Read+0x458>
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	2201      	movs	r2, #1
 800879e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f003 0301 	and.w	r3, r3, #1
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	d007      	beq.n	80087c0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	681a      	ldr	r2, [r3, #0]
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f042 0201 	orr.w	r2, r2, #1
 80087be:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	681a      	ldr	r2, [r3, #0]
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80087ce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	2222      	movs	r2, #34	@ 0x22
 80087d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	2240      	movs	r2, #64	@ 0x40
 80087dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	2200      	movs	r2, #0
 80087e4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80087f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087f6:	b29a      	uxth	r2, r3
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	4a5b      	ldr	r2, [pc, #364]	@ (800896c <HAL_I2C_Mem_Read+0x228>)
 8008800:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008802:	88f8      	ldrh	r0, [r7, #6]
 8008804:	893a      	ldrh	r2, [r7, #8]
 8008806:	8979      	ldrh	r1, [r7, #10]
 8008808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800880a:	9301      	str	r3, [sp, #4]
 800880c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800880e:	9300      	str	r3, [sp, #0]
 8008810:	4603      	mov	r3, r0
 8008812:	68f8      	ldr	r0, [r7, #12]
 8008814:	f000 fa5e 	bl	8008cd4 <I2C_RequestMemoryRead>
 8008818:	4603      	mov	r3, r0
 800881a:	2b00      	cmp	r3, #0
 800881c:	d001      	beq.n	8008822 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800881e:	2301      	movs	r3, #1
 8008820:	e1bc      	b.n	8008b9c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008826:	2b00      	cmp	r3, #0
 8008828:	d113      	bne.n	8008852 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800882a:	2300      	movs	r3, #0
 800882c:	623b      	str	r3, [r7, #32]
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	695b      	ldr	r3, [r3, #20]
 8008834:	623b      	str	r3, [r7, #32]
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	699b      	ldr	r3, [r3, #24]
 800883c:	623b      	str	r3, [r7, #32]
 800883e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	681a      	ldr	r2, [r3, #0]
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800884e:	601a      	str	r2, [r3, #0]
 8008850:	e190      	b.n	8008b74 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008856:	2b01      	cmp	r3, #1
 8008858:	d11b      	bne.n	8008892 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	681a      	ldr	r2, [r3, #0]
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008868:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800886a:	2300      	movs	r3, #0
 800886c:	61fb      	str	r3, [r7, #28]
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	695b      	ldr	r3, [r3, #20]
 8008874:	61fb      	str	r3, [r7, #28]
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	699b      	ldr	r3, [r3, #24]
 800887c:	61fb      	str	r3, [r7, #28]
 800887e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	681a      	ldr	r2, [r3, #0]
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800888e:	601a      	str	r2, [r3, #0]
 8008890:	e170      	b.n	8008b74 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008896:	2b02      	cmp	r3, #2
 8008898:	d11b      	bne.n	80088d2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	681a      	ldr	r2, [r3, #0]
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80088a8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	681a      	ldr	r2, [r3, #0]
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80088b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80088ba:	2300      	movs	r3, #0
 80088bc:	61bb      	str	r3, [r7, #24]
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	695b      	ldr	r3, [r3, #20]
 80088c4:	61bb      	str	r3, [r7, #24]
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	699b      	ldr	r3, [r3, #24]
 80088cc:	61bb      	str	r3, [r7, #24]
 80088ce:	69bb      	ldr	r3, [r7, #24]
 80088d0:	e150      	b.n	8008b74 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80088d2:	2300      	movs	r3, #0
 80088d4:	617b      	str	r3, [r7, #20]
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	695b      	ldr	r3, [r3, #20]
 80088dc:	617b      	str	r3, [r7, #20]
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	699b      	ldr	r3, [r3, #24]
 80088e4:	617b      	str	r3, [r7, #20]
 80088e6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80088e8:	e144      	b.n	8008b74 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80088ee:	2b03      	cmp	r3, #3
 80088f0:	f200 80f1 	bhi.w	8008ad6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80088f8:	2b01      	cmp	r3, #1
 80088fa:	d123      	bne.n	8008944 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80088fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088fe:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008900:	68f8      	ldr	r0, [r7, #12]
 8008902:	f000 fc79 	bl	80091f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008906:	4603      	mov	r3, r0
 8008908:	2b00      	cmp	r3, #0
 800890a:	d001      	beq.n	8008910 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800890c:	2301      	movs	r3, #1
 800890e:	e145      	b.n	8008b9c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	691a      	ldr	r2, [r3, #16]
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800891a:	b2d2      	uxtb	r2, r2
 800891c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008922:	1c5a      	adds	r2, r3, #1
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800892c:	3b01      	subs	r3, #1
 800892e:	b29a      	uxth	r2, r3
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008938:	b29b      	uxth	r3, r3
 800893a:	3b01      	subs	r3, #1
 800893c:	b29a      	uxth	r2, r3
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008942:	e117      	b.n	8008b74 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008948:	2b02      	cmp	r3, #2
 800894a:	d14e      	bne.n	80089ea <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800894c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800894e:	9300      	str	r3, [sp, #0]
 8008950:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008952:	2200      	movs	r2, #0
 8008954:	4906      	ldr	r1, [pc, #24]	@ (8008970 <HAL_I2C_Mem_Read+0x22c>)
 8008956:	68f8      	ldr	r0, [r7, #12]
 8008958:	f000 faa4 	bl	8008ea4 <I2C_WaitOnFlagUntilTimeout>
 800895c:	4603      	mov	r3, r0
 800895e:	2b00      	cmp	r3, #0
 8008960:	d008      	beq.n	8008974 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8008962:	2301      	movs	r3, #1
 8008964:	e11a      	b.n	8008b9c <HAL_I2C_Mem_Read+0x458>
 8008966:	bf00      	nop
 8008968:	00100002 	.word	0x00100002
 800896c:	ffff0000 	.word	0xffff0000
 8008970:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	681a      	ldr	r2, [r3, #0]
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008982:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	691a      	ldr	r2, [r3, #16]
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800898e:	b2d2      	uxtb	r2, r2
 8008990:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008996:	1c5a      	adds	r2, r3, #1
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089a0:	3b01      	subs	r3, #1
 80089a2:	b29a      	uxth	r2, r3
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089ac:	b29b      	uxth	r3, r3
 80089ae:	3b01      	subs	r3, #1
 80089b0:	b29a      	uxth	r2, r3
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	691a      	ldr	r2, [r3, #16]
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089c0:	b2d2      	uxtb	r2, r2
 80089c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089c8:	1c5a      	adds	r2, r3, #1
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089d2:	3b01      	subs	r3, #1
 80089d4:	b29a      	uxth	r2, r3
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089de:	b29b      	uxth	r3, r3
 80089e0:	3b01      	subs	r3, #1
 80089e2:	b29a      	uxth	r2, r3
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80089e8:	e0c4      	b.n	8008b74 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80089ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ec:	9300      	str	r3, [sp, #0]
 80089ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089f0:	2200      	movs	r2, #0
 80089f2:	496c      	ldr	r1, [pc, #432]	@ (8008ba4 <HAL_I2C_Mem_Read+0x460>)
 80089f4:	68f8      	ldr	r0, [r7, #12]
 80089f6:	f000 fa55 	bl	8008ea4 <I2C_WaitOnFlagUntilTimeout>
 80089fa:	4603      	mov	r3, r0
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d001      	beq.n	8008a04 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8008a00:	2301      	movs	r3, #1
 8008a02:	e0cb      	b.n	8008b9c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	681a      	ldr	r2, [r3, #0]
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008a12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	691a      	ldr	r2, [r3, #16]
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a1e:	b2d2      	uxtb	r2, r2
 8008a20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a26:	1c5a      	adds	r2, r3, #1
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a30:	3b01      	subs	r3, #1
 8008a32:	b29a      	uxth	r2, r3
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a3c:	b29b      	uxth	r3, r3
 8008a3e:	3b01      	subs	r3, #1
 8008a40:	b29a      	uxth	r2, r3
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a48:	9300      	str	r3, [sp, #0]
 8008a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	4955      	ldr	r1, [pc, #340]	@ (8008ba4 <HAL_I2C_Mem_Read+0x460>)
 8008a50:	68f8      	ldr	r0, [r7, #12]
 8008a52:	f000 fa27 	bl	8008ea4 <I2C_WaitOnFlagUntilTimeout>
 8008a56:	4603      	mov	r3, r0
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d001      	beq.n	8008a60 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8008a5c:	2301      	movs	r3, #1
 8008a5e:	e09d      	b.n	8008b9c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	681a      	ldr	r2, [r3, #0]
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008a6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	691a      	ldr	r2, [r3, #16]
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a7a:	b2d2      	uxtb	r2, r2
 8008a7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a82:	1c5a      	adds	r2, r3, #1
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a8c:	3b01      	subs	r3, #1
 8008a8e:	b29a      	uxth	r2, r3
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a98:	b29b      	uxth	r3, r3
 8008a9a:	3b01      	subs	r3, #1
 8008a9c:	b29a      	uxth	r2, r3
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	691a      	ldr	r2, [r3, #16]
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008aac:	b2d2      	uxtb	r2, r2
 8008aae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ab4:	1c5a      	adds	r2, r3, #1
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008abe:	3b01      	subs	r3, #1
 8008ac0:	b29a      	uxth	r2, r3
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008aca:	b29b      	uxth	r3, r3
 8008acc:	3b01      	subs	r3, #1
 8008ace:	b29a      	uxth	r2, r3
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008ad4:	e04e      	b.n	8008b74 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008ad6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ad8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008ada:	68f8      	ldr	r0, [r7, #12]
 8008adc:	f000 fb8c 	bl	80091f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d001      	beq.n	8008aea <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8008ae6:	2301      	movs	r3, #1
 8008ae8:	e058      	b.n	8008b9c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	691a      	ldr	r2, [r3, #16]
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008af4:	b2d2      	uxtb	r2, r2
 8008af6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008afc:	1c5a      	adds	r2, r3, #1
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b06:	3b01      	subs	r3, #1
 8008b08:	b29a      	uxth	r2, r3
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b12:	b29b      	uxth	r3, r3
 8008b14:	3b01      	subs	r3, #1
 8008b16:	b29a      	uxth	r2, r3
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	695b      	ldr	r3, [r3, #20]
 8008b22:	f003 0304 	and.w	r3, r3, #4
 8008b26:	2b04      	cmp	r3, #4
 8008b28:	d124      	bne.n	8008b74 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b2e:	2b03      	cmp	r3, #3
 8008b30:	d107      	bne.n	8008b42 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	681a      	ldr	r2, [r3, #0]
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b40:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	691a      	ldr	r2, [r3, #16]
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b4c:	b2d2      	uxtb	r2, r2
 8008b4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b54:	1c5a      	adds	r2, r3, #1
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b5e:	3b01      	subs	r3, #1
 8008b60:	b29a      	uxth	r2, r3
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b6a:	b29b      	uxth	r3, r3
 8008b6c:	3b01      	subs	r3, #1
 8008b6e:	b29a      	uxth	r2, r3
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	f47f aeb6 	bne.w	80088ea <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	2220      	movs	r2, #32
 8008b82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	2200      	movs	r2, #0
 8008b92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8008b96:	2300      	movs	r3, #0
 8008b98:	e000      	b.n	8008b9c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8008b9a:	2302      	movs	r3, #2
  }
}
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	3728      	adds	r7, #40	@ 0x28
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}
 8008ba4:	00010004 	.word	0x00010004

08008ba8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b088      	sub	sp, #32
 8008bac:	af02      	add	r7, sp, #8
 8008bae:	60f8      	str	r0, [r7, #12]
 8008bb0:	4608      	mov	r0, r1
 8008bb2:	4611      	mov	r1, r2
 8008bb4:	461a      	mov	r2, r3
 8008bb6:	4603      	mov	r3, r0
 8008bb8:	817b      	strh	r3, [r7, #10]
 8008bba:	460b      	mov	r3, r1
 8008bbc:	813b      	strh	r3, [r7, #8]
 8008bbe:	4613      	mov	r3, r2
 8008bc0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	681a      	ldr	r2, [r3, #0]
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008bd0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bd4:	9300      	str	r3, [sp, #0]
 8008bd6:	6a3b      	ldr	r3, [r7, #32]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008bde:	68f8      	ldr	r0, [r7, #12]
 8008be0:	f000 f960 	bl	8008ea4 <I2C_WaitOnFlagUntilTimeout>
 8008be4:	4603      	mov	r3, r0
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d00d      	beq.n	8008c06 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bf4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008bf8:	d103      	bne.n	8008c02 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008c00:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008c02:	2303      	movs	r3, #3
 8008c04:	e05f      	b.n	8008cc6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008c06:	897b      	ldrh	r3, [r7, #10]
 8008c08:	b2db      	uxtb	r3, r3
 8008c0a:	461a      	mov	r2, r3
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008c14:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c18:	6a3a      	ldr	r2, [r7, #32]
 8008c1a:	492d      	ldr	r1, [pc, #180]	@ (8008cd0 <I2C_RequestMemoryWrite+0x128>)
 8008c1c:	68f8      	ldr	r0, [r7, #12]
 8008c1e:	f000 f9bb 	bl	8008f98 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008c22:	4603      	mov	r3, r0
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d001      	beq.n	8008c2c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008c28:	2301      	movs	r3, #1
 8008c2a:	e04c      	b.n	8008cc6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	617b      	str	r3, [r7, #20]
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	695b      	ldr	r3, [r3, #20]
 8008c36:	617b      	str	r3, [r7, #20]
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	699b      	ldr	r3, [r3, #24]
 8008c3e:	617b      	str	r3, [r7, #20]
 8008c40:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008c42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c44:	6a39      	ldr	r1, [r7, #32]
 8008c46:	68f8      	ldr	r0, [r7, #12]
 8008c48:	f000 fa46 	bl	80090d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8008c4c:	4603      	mov	r3, r0
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d00d      	beq.n	8008c6e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c56:	2b04      	cmp	r3, #4
 8008c58:	d107      	bne.n	8008c6a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	681a      	ldr	r2, [r3, #0]
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008c68:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008c6a:	2301      	movs	r3, #1
 8008c6c:	e02b      	b.n	8008cc6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008c6e:	88fb      	ldrh	r3, [r7, #6]
 8008c70:	2b01      	cmp	r3, #1
 8008c72:	d105      	bne.n	8008c80 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008c74:	893b      	ldrh	r3, [r7, #8]
 8008c76:	b2da      	uxtb	r2, r3
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	611a      	str	r2, [r3, #16]
 8008c7e:	e021      	b.n	8008cc4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008c80:	893b      	ldrh	r3, [r7, #8]
 8008c82:	0a1b      	lsrs	r3, r3, #8
 8008c84:	b29b      	uxth	r3, r3
 8008c86:	b2da      	uxtb	r2, r3
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008c8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c90:	6a39      	ldr	r1, [r7, #32]
 8008c92:	68f8      	ldr	r0, [r7, #12]
 8008c94:	f000 fa20 	bl	80090d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8008c98:	4603      	mov	r3, r0
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d00d      	beq.n	8008cba <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ca2:	2b04      	cmp	r3, #4
 8008ca4:	d107      	bne.n	8008cb6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	681a      	ldr	r2, [r3, #0]
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008cb4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	e005      	b.n	8008cc6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008cba:	893b      	ldrh	r3, [r7, #8]
 8008cbc:	b2da      	uxtb	r2, r3
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008cc4:	2300      	movs	r3, #0
}
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	3718      	adds	r7, #24
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	bd80      	pop	{r7, pc}
 8008cce:	bf00      	nop
 8008cd0:	00010002 	.word	0x00010002

08008cd4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b088      	sub	sp, #32
 8008cd8:	af02      	add	r7, sp, #8
 8008cda:	60f8      	str	r0, [r7, #12]
 8008cdc:	4608      	mov	r0, r1
 8008cde:	4611      	mov	r1, r2
 8008ce0:	461a      	mov	r2, r3
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	817b      	strh	r3, [r7, #10]
 8008ce6:	460b      	mov	r3, r1
 8008ce8:	813b      	strh	r3, [r7, #8]
 8008cea:	4613      	mov	r3, r2
 8008cec:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	681a      	ldr	r2, [r3, #0]
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008cfc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	681a      	ldr	r2, [r3, #0]
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008d0c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d10:	9300      	str	r3, [sp, #0]
 8008d12:	6a3b      	ldr	r3, [r7, #32]
 8008d14:	2200      	movs	r2, #0
 8008d16:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008d1a:	68f8      	ldr	r0, [r7, #12]
 8008d1c:	f000 f8c2 	bl	8008ea4 <I2C_WaitOnFlagUntilTimeout>
 8008d20:	4603      	mov	r3, r0
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d00d      	beq.n	8008d42 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d34:	d103      	bne.n	8008d3e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008d3c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008d3e:	2303      	movs	r3, #3
 8008d40:	e0aa      	b.n	8008e98 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008d42:	897b      	ldrh	r3, [r7, #10]
 8008d44:	b2db      	uxtb	r3, r3
 8008d46:	461a      	mov	r2, r3
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008d50:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d54:	6a3a      	ldr	r2, [r7, #32]
 8008d56:	4952      	ldr	r1, [pc, #328]	@ (8008ea0 <I2C_RequestMemoryRead+0x1cc>)
 8008d58:	68f8      	ldr	r0, [r7, #12]
 8008d5a:	f000 f91d 	bl	8008f98 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d001      	beq.n	8008d68 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008d64:	2301      	movs	r3, #1
 8008d66:	e097      	b.n	8008e98 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008d68:	2300      	movs	r3, #0
 8008d6a:	617b      	str	r3, [r7, #20]
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	695b      	ldr	r3, [r3, #20]
 8008d72:	617b      	str	r3, [r7, #20]
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	699b      	ldr	r3, [r3, #24]
 8008d7a:	617b      	str	r3, [r7, #20]
 8008d7c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008d7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d80:	6a39      	ldr	r1, [r7, #32]
 8008d82:	68f8      	ldr	r0, [r7, #12]
 8008d84:	f000 f9a8 	bl	80090d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8008d88:	4603      	mov	r3, r0
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d00d      	beq.n	8008daa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d92:	2b04      	cmp	r3, #4
 8008d94:	d107      	bne.n	8008da6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	681a      	ldr	r2, [r3, #0]
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008da4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008da6:	2301      	movs	r3, #1
 8008da8:	e076      	b.n	8008e98 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008daa:	88fb      	ldrh	r3, [r7, #6]
 8008dac:	2b01      	cmp	r3, #1
 8008dae:	d105      	bne.n	8008dbc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008db0:	893b      	ldrh	r3, [r7, #8]
 8008db2:	b2da      	uxtb	r2, r3
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	611a      	str	r2, [r3, #16]
 8008dba:	e021      	b.n	8008e00 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008dbc:	893b      	ldrh	r3, [r7, #8]
 8008dbe:	0a1b      	lsrs	r3, r3, #8
 8008dc0:	b29b      	uxth	r3, r3
 8008dc2:	b2da      	uxtb	r2, r3
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008dca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008dcc:	6a39      	ldr	r1, [r7, #32]
 8008dce:	68f8      	ldr	r0, [r7, #12]
 8008dd0:	f000 f982 	bl	80090d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8008dd4:	4603      	mov	r3, r0
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d00d      	beq.n	8008df6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dde:	2b04      	cmp	r3, #4
 8008de0:	d107      	bne.n	8008df2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	681a      	ldr	r2, [r3, #0]
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008df0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008df2:	2301      	movs	r3, #1
 8008df4:	e050      	b.n	8008e98 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008df6:	893b      	ldrh	r3, [r7, #8]
 8008df8:	b2da      	uxtb	r2, r3
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008e00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e02:	6a39      	ldr	r1, [r7, #32]
 8008e04:	68f8      	ldr	r0, [r7, #12]
 8008e06:	f000 f967 	bl	80090d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8008e0a:	4603      	mov	r3, r0
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d00d      	beq.n	8008e2c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e14:	2b04      	cmp	r3, #4
 8008e16:	d107      	bne.n	8008e28 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	681a      	ldr	r2, [r3, #0]
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008e26:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008e28:	2301      	movs	r3, #1
 8008e2a:	e035      	b.n	8008e98 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	681a      	ldr	r2, [r3, #0]
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008e3a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e3e:	9300      	str	r3, [sp, #0]
 8008e40:	6a3b      	ldr	r3, [r7, #32]
 8008e42:	2200      	movs	r2, #0
 8008e44:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008e48:	68f8      	ldr	r0, [r7, #12]
 8008e4a:	f000 f82b 	bl	8008ea4 <I2C_WaitOnFlagUntilTimeout>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d00d      	beq.n	8008e70 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e62:	d103      	bne.n	8008e6c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008e6a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008e6c:	2303      	movs	r3, #3
 8008e6e:	e013      	b.n	8008e98 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008e70:	897b      	ldrh	r3, [r7, #10]
 8008e72:	b2db      	uxtb	r3, r3
 8008e74:	f043 0301 	orr.w	r3, r3, #1
 8008e78:	b2da      	uxtb	r2, r3
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e82:	6a3a      	ldr	r2, [r7, #32]
 8008e84:	4906      	ldr	r1, [pc, #24]	@ (8008ea0 <I2C_RequestMemoryRead+0x1cc>)
 8008e86:	68f8      	ldr	r0, [r7, #12]
 8008e88:	f000 f886 	bl	8008f98 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d001      	beq.n	8008e96 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008e92:	2301      	movs	r3, #1
 8008e94:	e000      	b.n	8008e98 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8008e96:	2300      	movs	r3, #0
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	3718      	adds	r7, #24
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	bd80      	pop	{r7, pc}
 8008ea0:	00010002 	.word	0x00010002

08008ea4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b084      	sub	sp, #16
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	60f8      	str	r0, [r7, #12]
 8008eac:	60b9      	str	r1, [r7, #8]
 8008eae:	603b      	str	r3, [r7, #0]
 8008eb0:	4613      	mov	r3, r2
 8008eb2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008eb4:	e048      	b.n	8008f48 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ebc:	d044      	beq.n	8008f48 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ebe:	f7fe fb03 	bl	80074c8 <HAL_GetTick>
 8008ec2:	4602      	mov	r2, r0
 8008ec4:	69bb      	ldr	r3, [r7, #24]
 8008ec6:	1ad3      	subs	r3, r2, r3
 8008ec8:	683a      	ldr	r2, [r7, #0]
 8008eca:	429a      	cmp	r2, r3
 8008ecc:	d302      	bcc.n	8008ed4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d139      	bne.n	8008f48 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	0c1b      	lsrs	r3, r3, #16
 8008ed8:	b2db      	uxtb	r3, r3
 8008eda:	2b01      	cmp	r3, #1
 8008edc:	d10d      	bne.n	8008efa <I2C_WaitOnFlagUntilTimeout+0x56>
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	695b      	ldr	r3, [r3, #20]
 8008ee4:	43da      	mvns	r2, r3
 8008ee6:	68bb      	ldr	r3, [r7, #8]
 8008ee8:	4013      	ands	r3, r2
 8008eea:	b29b      	uxth	r3, r3
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	bf0c      	ite	eq
 8008ef0:	2301      	moveq	r3, #1
 8008ef2:	2300      	movne	r3, #0
 8008ef4:	b2db      	uxtb	r3, r3
 8008ef6:	461a      	mov	r2, r3
 8008ef8:	e00c      	b.n	8008f14 <I2C_WaitOnFlagUntilTimeout+0x70>
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	699b      	ldr	r3, [r3, #24]
 8008f00:	43da      	mvns	r2, r3
 8008f02:	68bb      	ldr	r3, [r7, #8]
 8008f04:	4013      	ands	r3, r2
 8008f06:	b29b      	uxth	r3, r3
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	bf0c      	ite	eq
 8008f0c:	2301      	moveq	r3, #1
 8008f0e:	2300      	movne	r3, #0
 8008f10:	b2db      	uxtb	r3, r3
 8008f12:	461a      	mov	r2, r3
 8008f14:	79fb      	ldrb	r3, [r7, #7]
 8008f16:	429a      	cmp	r2, r3
 8008f18:	d116      	bne.n	8008f48 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	2220      	movs	r2, #32
 8008f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f34:	f043 0220 	orr.w	r2, r3, #32
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	2200      	movs	r2, #0
 8008f40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008f44:	2301      	movs	r3, #1
 8008f46:	e023      	b.n	8008f90 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008f48:	68bb      	ldr	r3, [r7, #8]
 8008f4a:	0c1b      	lsrs	r3, r3, #16
 8008f4c:	b2db      	uxtb	r3, r3
 8008f4e:	2b01      	cmp	r3, #1
 8008f50:	d10d      	bne.n	8008f6e <I2C_WaitOnFlagUntilTimeout+0xca>
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	695b      	ldr	r3, [r3, #20]
 8008f58:	43da      	mvns	r2, r3
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	4013      	ands	r3, r2
 8008f5e:	b29b      	uxth	r3, r3
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	bf0c      	ite	eq
 8008f64:	2301      	moveq	r3, #1
 8008f66:	2300      	movne	r3, #0
 8008f68:	b2db      	uxtb	r3, r3
 8008f6a:	461a      	mov	r2, r3
 8008f6c:	e00c      	b.n	8008f88 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	699b      	ldr	r3, [r3, #24]
 8008f74:	43da      	mvns	r2, r3
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	4013      	ands	r3, r2
 8008f7a:	b29b      	uxth	r3, r3
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	bf0c      	ite	eq
 8008f80:	2301      	moveq	r3, #1
 8008f82:	2300      	movne	r3, #0
 8008f84:	b2db      	uxtb	r3, r3
 8008f86:	461a      	mov	r2, r3
 8008f88:	79fb      	ldrb	r3, [r7, #7]
 8008f8a:	429a      	cmp	r2, r3
 8008f8c:	d093      	beq.n	8008eb6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008f8e:	2300      	movs	r3, #0
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	3710      	adds	r7, #16
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}

08008f98 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b084      	sub	sp, #16
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	60f8      	str	r0, [r7, #12]
 8008fa0:	60b9      	str	r1, [r7, #8]
 8008fa2:	607a      	str	r2, [r7, #4]
 8008fa4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008fa6:	e071      	b.n	800908c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	695b      	ldr	r3, [r3, #20]
 8008fae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008fb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008fb6:	d123      	bne.n	8009000 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	681a      	ldr	r2, [r3, #0]
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008fc6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008fd0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	2220      	movs	r2, #32
 8008fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fec:	f043 0204 	orr.w	r2, r3, #4
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008ffc:	2301      	movs	r3, #1
 8008ffe:	e067      	b.n	80090d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009006:	d041      	beq.n	800908c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009008:	f7fe fa5e 	bl	80074c8 <HAL_GetTick>
 800900c:	4602      	mov	r2, r0
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	1ad3      	subs	r3, r2, r3
 8009012:	687a      	ldr	r2, [r7, #4]
 8009014:	429a      	cmp	r2, r3
 8009016:	d302      	bcc.n	800901e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d136      	bne.n	800908c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	0c1b      	lsrs	r3, r3, #16
 8009022:	b2db      	uxtb	r3, r3
 8009024:	2b01      	cmp	r3, #1
 8009026:	d10c      	bne.n	8009042 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	695b      	ldr	r3, [r3, #20]
 800902e:	43da      	mvns	r2, r3
 8009030:	68bb      	ldr	r3, [r7, #8]
 8009032:	4013      	ands	r3, r2
 8009034:	b29b      	uxth	r3, r3
 8009036:	2b00      	cmp	r3, #0
 8009038:	bf14      	ite	ne
 800903a:	2301      	movne	r3, #1
 800903c:	2300      	moveq	r3, #0
 800903e:	b2db      	uxtb	r3, r3
 8009040:	e00b      	b.n	800905a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	699b      	ldr	r3, [r3, #24]
 8009048:	43da      	mvns	r2, r3
 800904a:	68bb      	ldr	r3, [r7, #8]
 800904c:	4013      	ands	r3, r2
 800904e:	b29b      	uxth	r3, r3
 8009050:	2b00      	cmp	r3, #0
 8009052:	bf14      	ite	ne
 8009054:	2301      	movne	r3, #1
 8009056:	2300      	moveq	r3, #0
 8009058:	b2db      	uxtb	r3, r3
 800905a:	2b00      	cmp	r3, #0
 800905c:	d016      	beq.n	800908c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	2200      	movs	r2, #0
 8009062:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	2220      	movs	r2, #32
 8009068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	2200      	movs	r2, #0
 8009070:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009078:	f043 0220 	orr.w	r2, r3, #32
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	2200      	movs	r2, #0
 8009084:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009088:	2301      	movs	r3, #1
 800908a:	e021      	b.n	80090d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800908c:	68bb      	ldr	r3, [r7, #8]
 800908e:	0c1b      	lsrs	r3, r3, #16
 8009090:	b2db      	uxtb	r3, r3
 8009092:	2b01      	cmp	r3, #1
 8009094:	d10c      	bne.n	80090b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	695b      	ldr	r3, [r3, #20]
 800909c:	43da      	mvns	r2, r3
 800909e:	68bb      	ldr	r3, [r7, #8]
 80090a0:	4013      	ands	r3, r2
 80090a2:	b29b      	uxth	r3, r3
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	bf14      	ite	ne
 80090a8:	2301      	movne	r3, #1
 80090aa:	2300      	moveq	r3, #0
 80090ac:	b2db      	uxtb	r3, r3
 80090ae:	e00b      	b.n	80090c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	699b      	ldr	r3, [r3, #24]
 80090b6:	43da      	mvns	r2, r3
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	4013      	ands	r3, r2
 80090bc:	b29b      	uxth	r3, r3
 80090be:	2b00      	cmp	r3, #0
 80090c0:	bf14      	ite	ne
 80090c2:	2301      	movne	r3, #1
 80090c4:	2300      	moveq	r3, #0
 80090c6:	b2db      	uxtb	r3, r3
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	f47f af6d 	bne.w	8008fa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80090ce:	2300      	movs	r3, #0
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	3710      	adds	r7, #16
 80090d4:	46bd      	mov	sp, r7
 80090d6:	bd80      	pop	{r7, pc}

080090d8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b084      	sub	sp, #16
 80090dc:	af00      	add	r7, sp, #0
 80090de:	60f8      	str	r0, [r7, #12]
 80090e0:	60b9      	str	r1, [r7, #8]
 80090e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80090e4:	e034      	b.n	8009150 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80090e6:	68f8      	ldr	r0, [r7, #12]
 80090e8:	f000 f8e3 	bl	80092b2 <I2C_IsAcknowledgeFailed>
 80090ec:	4603      	mov	r3, r0
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d001      	beq.n	80090f6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80090f2:	2301      	movs	r3, #1
 80090f4:	e034      	b.n	8009160 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80090f6:	68bb      	ldr	r3, [r7, #8]
 80090f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090fc:	d028      	beq.n	8009150 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80090fe:	f7fe f9e3 	bl	80074c8 <HAL_GetTick>
 8009102:	4602      	mov	r2, r0
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	1ad3      	subs	r3, r2, r3
 8009108:	68ba      	ldr	r2, [r7, #8]
 800910a:	429a      	cmp	r2, r3
 800910c:	d302      	bcc.n	8009114 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800910e:	68bb      	ldr	r3, [r7, #8]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d11d      	bne.n	8009150 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	695b      	ldr	r3, [r3, #20]
 800911a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800911e:	2b80      	cmp	r3, #128	@ 0x80
 8009120:	d016      	beq.n	8009150 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	2200      	movs	r2, #0
 8009126:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	2220      	movs	r2, #32
 800912c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	2200      	movs	r2, #0
 8009134:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800913c:	f043 0220 	orr.w	r2, r3, #32
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	2200      	movs	r2, #0
 8009148:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800914c:	2301      	movs	r3, #1
 800914e:	e007      	b.n	8009160 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	695b      	ldr	r3, [r3, #20]
 8009156:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800915a:	2b80      	cmp	r3, #128	@ 0x80
 800915c:	d1c3      	bne.n	80090e6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800915e:	2300      	movs	r3, #0
}
 8009160:	4618      	mov	r0, r3
 8009162:	3710      	adds	r7, #16
 8009164:	46bd      	mov	sp, r7
 8009166:	bd80      	pop	{r7, pc}

08009168 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b084      	sub	sp, #16
 800916c:	af00      	add	r7, sp, #0
 800916e:	60f8      	str	r0, [r7, #12]
 8009170:	60b9      	str	r1, [r7, #8]
 8009172:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009174:	e034      	b.n	80091e0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009176:	68f8      	ldr	r0, [r7, #12]
 8009178:	f000 f89b 	bl	80092b2 <I2C_IsAcknowledgeFailed>
 800917c:	4603      	mov	r3, r0
 800917e:	2b00      	cmp	r3, #0
 8009180:	d001      	beq.n	8009186 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009182:	2301      	movs	r3, #1
 8009184:	e034      	b.n	80091f0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009186:	68bb      	ldr	r3, [r7, #8]
 8009188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800918c:	d028      	beq.n	80091e0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800918e:	f7fe f99b 	bl	80074c8 <HAL_GetTick>
 8009192:	4602      	mov	r2, r0
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	1ad3      	subs	r3, r2, r3
 8009198:	68ba      	ldr	r2, [r7, #8]
 800919a:	429a      	cmp	r2, r3
 800919c:	d302      	bcc.n	80091a4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800919e:	68bb      	ldr	r3, [r7, #8]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d11d      	bne.n	80091e0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	695b      	ldr	r3, [r3, #20]
 80091aa:	f003 0304 	and.w	r3, r3, #4
 80091ae:	2b04      	cmp	r3, #4
 80091b0:	d016      	beq.n	80091e0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	2200      	movs	r2, #0
 80091b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	2220      	movs	r2, #32
 80091bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	2200      	movs	r2, #0
 80091c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091cc:	f043 0220 	orr.w	r2, r3, #32
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	2200      	movs	r2, #0
 80091d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80091dc:	2301      	movs	r3, #1
 80091de:	e007      	b.n	80091f0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	695b      	ldr	r3, [r3, #20]
 80091e6:	f003 0304 	and.w	r3, r3, #4
 80091ea:	2b04      	cmp	r3, #4
 80091ec:	d1c3      	bne.n	8009176 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80091ee:	2300      	movs	r3, #0
}
 80091f0:	4618      	mov	r0, r3
 80091f2:	3710      	adds	r7, #16
 80091f4:	46bd      	mov	sp, r7
 80091f6:	bd80      	pop	{r7, pc}

080091f8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b084      	sub	sp, #16
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	60f8      	str	r0, [r7, #12]
 8009200:	60b9      	str	r1, [r7, #8]
 8009202:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009204:	e049      	b.n	800929a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	695b      	ldr	r3, [r3, #20]
 800920c:	f003 0310 	and.w	r3, r3, #16
 8009210:	2b10      	cmp	r3, #16
 8009212:	d119      	bne.n	8009248 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f06f 0210 	mvn.w	r2, #16
 800921c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	2200      	movs	r2, #0
 8009222:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	2220      	movs	r2, #32
 8009228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	2200      	movs	r2, #0
 8009230:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	2200      	movs	r2, #0
 8009240:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8009244:	2301      	movs	r3, #1
 8009246:	e030      	b.n	80092aa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009248:	f7fe f93e 	bl	80074c8 <HAL_GetTick>
 800924c:	4602      	mov	r2, r0
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	1ad3      	subs	r3, r2, r3
 8009252:	68ba      	ldr	r2, [r7, #8]
 8009254:	429a      	cmp	r2, r3
 8009256:	d302      	bcc.n	800925e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d11d      	bne.n	800929a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	695b      	ldr	r3, [r3, #20]
 8009264:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009268:	2b40      	cmp	r3, #64	@ 0x40
 800926a:	d016      	beq.n	800929a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	2200      	movs	r2, #0
 8009270:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	2220      	movs	r2, #32
 8009276:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	2200      	movs	r2, #0
 800927e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009286:	f043 0220 	orr.w	r2, r3, #32
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	2200      	movs	r2, #0
 8009292:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8009296:	2301      	movs	r3, #1
 8009298:	e007      	b.n	80092aa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	695b      	ldr	r3, [r3, #20]
 80092a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092a4:	2b40      	cmp	r3, #64	@ 0x40
 80092a6:	d1ae      	bne.n	8009206 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80092a8:	2300      	movs	r3, #0
}
 80092aa:	4618      	mov	r0, r3
 80092ac:	3710      	adds	r7, #16
 80092ae:	46bd      	mov	sp, r7
 80092b0:	bd80      	pop	{r7, pc}

080092b2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80092b2:	b480      	push	{r7}
 80092b4:	b083      	sub	sp, #12
 80092b6:	af00      	add	r7, sp, #0
 80092b8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	695b      	ldr	r3, [r3, #20]
 80092c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80092c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80092c8:	d11b      	bne.n	8009302 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80092d2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2200      	movs	r2, #0
 80092d8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2220      	movs	r2, #32
 80092de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2200      	movs	r2, #0
 80092e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092ee:	f043 0204 	orr.w	r2, r3, #4
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	2200      	movs	r2, #0
 80092fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80092fe:	2301      	movs	r3, #1
 8009300:	e000      	b.n	8009304 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009302:	2300      	movs	r3, #0
}
 8009304:	4618      	mov	r0, r3
 8009306:	370c      	adds	r7, #12
 8009308:	46bd      	mov	sp, r7
 800930a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930e:	4770      	bx	lr

08009310 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009310:	b480      	push	{r7}
 8009312:	b083      	sub	sp, #12
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]
 8009318:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009320:	b2db      	uxtb	r3, r3
 8009322:	2b20      	cmp	r3, #32
 8009324:	d129      	bne.n	800937a <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	2224      	movs	r2, #36	@ 0x24
 800932a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	681a      	ldr	r2, [r3, #0]
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	f022 0201 	bic.w	r2, r2, #1
 800933c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	f022 0210 	bic.w	r2, r2, #16
 800934c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	683a      	ldr	r2, [r7, #0]
 800935a:	430a      	orrs	r2, r1
 800935c:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	681a      	ldr	r2, [r3, #0]
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f042 0201 	orr.w	r2, r2, #1
 800936c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2220      	movs	r2, #32
 8009372:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8009376:	2300      	movs	r3, #0
 8009378:	e000      	b.n	800937c <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800937a:	2302      	movs	r3, #2
  }
}
 800937c:	4618      	mov	r0, r3
 800937e:	370c      	adds	r7, #12
 8009380:	46bd      	mov	sp, r7
 8009382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009386:	4770      	bx	lr

08009388 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009388:	b480      	push	{r7}
 800938a:	b085      	sub	sp, #20
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
 8009390:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8009392:	2300      	movs	r3, #0
 8009394:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800939c:	b2db      	uxtb	r3, r3
 800939e:	2b20      	cmp	r3, #32
 80093a0:	d12a      	bne.n	80093f8 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2224      	movs	r2, #36	@ 0x24
 80093a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	681a      	ldr	r2, [r3, #0]
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f022 0201 	bic.w	r2, r2, #1
 80093b8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093c0:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80093c2:	89fb      	ldrh	r3, [r7, #14]
 80093c4:	f023 030f 	bic.w	r3, r3, #15
 80093c8:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80093ca:	683b      	ldr	r3, [r7, #0]
 80093cc:	b29a      	uxth	r2, r3
 80093ce:	89fb      	ldrh	r3, [r7, #14]
 80093d0:	4313      	orrs	r3, r2
 80093d2:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	89fa      	ldrh	r2, [r7, #14]
 80093da:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	681a      	ldr	r2, [r3, #0]
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	f042 0201 	orr.w	r2, r2, #1
 80093ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2220      	movs	r2, #32
 80093f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80093f4:	2300      	movs	r3, #0
 80093f6:	e000      	b.n	80093fa <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80093f8:	2302      	movs	r3, #2
  }
}
 80093fa:	4618      	mov	r0, r3
 80093fc:	3714      	adds	r7, #20
 80093fe:	46bd      	mov	sp, r7
 8009400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009404:	4770      	bx	lr
	...

08009408 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009408:	b580      	push	{r7, lr}
 800940a:	b086      	sub	sp, #24
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d101      	bne.n	800941a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009416:	2301      	movs	r3, #1
 8009418:	e267      	b.n	80098ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	f003 0301 	and.w	r3, r3, #1
 8009422:	2b00      	cmp	r3, #0
 8009424:	d075      	beq.n	8009512 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8009426:	4b88      	ldr	r3, [pc, #544]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 8009428:	689b      	ldr	r3, [r3, #8]
 800942a:	f003 030c 	and.w	r3, r3, #12
 800942e:	2b04      	cmp	r3, #4
 8009430:	d00c      	beq.n	800944c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009432:	4b85      	ldr	r3, [pc, #532]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 8009434:	689b      	ldr	r3, [r3, #8]
 8009436:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800943a:	2b08      	cmp	r3, #8
 800943c:	d112      	bne.n	8009464 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800943e:	4b82      	ldr	r3, [pc, #520]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 8009440:	685b      	ldr	r3, [r3, #4]
 8009442:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009446:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800944a:	d10b      	bne.n	8009464 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800944c:	4b7e      	ldr	r3, [pc, #504]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009454:	2b00      	cmp	r3, #0
 8009456:	d05b      	beq.n	8009510 <HAL_RCC_OscConfig+0x108>
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	685b      	ldr	r3, [r3, #4]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d157      	bne.n	8009510 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009460:	2301      	movs	r3, #1
 8009462:	e242      	b.n	80098ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800946c:	d106      	bne.n	800947c <HAL_RCC_OscConfig+0x74>
 800946e:	4b76      	ldr	r3, [pc, #472]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	4a75      	ldr	r2, [pc, #468]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 8009474:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009478:	6013      	str	r3, [r2, #0]
 800947a:	e01d      	b.n	80094b8 <HAL_RCC_OscConfig+0xb0>
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	685b      	ldr	r3, [r3, #4]
 8009480:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009484:	d10c      	bne.n	80094a0 <HAL_RCC_OscConfig+0x98>
 8009486:	4b70      	ldr	r3, [pc, #448]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	4a6f      	ldr	r2, [pc, #444]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 800948c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009490:	6013      	str	r3, [r2, #0]
 8009492:	4b6d      	ldr	r3, [pc, #436]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	4a6c      	ldr	r2, [pc, #432]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 8009498:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800949c:	6013      	str	r3, [r2, #0]
 800949e:	e00b      	b.n	80094b8 <HAL_RCC_OscConfig+0xb0>
 80094a0:	4b69      	ldr	r3, [pc, #420]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	4a68      	ldr	r2, [pc, #416]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 80094a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80094aa:	6013      	str	r3, [r2, #0]
 80094ac:	4b66      	ldr	r3, [pc, #408]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	4a65      	ldr	r2, [pc, #404]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 80094b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80094b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	685b      	ldr	r3, [r3, #4]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d013      	beq.n	80094e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80094c0:	f7fe f802 	bl	80074c8 <HAL_GetTick>
 80094c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80094c6:	e008      	b.n	80094da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80094c8:	f7fd fffe 	bl	80074c8 <HAL_GetTick>
 80094cc:	4602      	mov	r2, r0
 80094ce:	693b      	ldr	r3, [r7, #16]
 80094d0:	1ad3      	subs	r3, r2, r3
 80094d2:	2b64      	cmp	r3, #100	@ 0x64
 80094d4:	d901      	bls.n	80094da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80094d6:	2303      	movs	r3, #3
 80094d8:	e207      	b.n	80098ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80094da:	4b5b      	ldr	r3, [pc, #364]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d0f0      	beq.n	80094c8 <HAL_RCC_OscConfig+0xc0>
 80094e6:	e014      	b.n	8009512 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80094e8:	f7fd ffee 	bl	80074c8 <HAL_GetTick>
 80094ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80094ee:	e008      	b.n	8009502 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80094f0:	f7fd ffea 	bl	80074c8 <HAL_GetTick>
 80094f4:	4602      	mov	r2, r0
 80094f6:	693b      	ldr	r3, [r7, #16]
 80094f8:	1ad3      	subs	r3, r2, r3
 80094fa:	2b64      	cmp	r3, #100	@ 0x64
 80094fc:	d901      	bls.n	8009502 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80094fe:	2303      	movs	r3, #3
 8009500:	e1f3      	b.n	80098ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009502:	4b51      	ldr	r3, [pc, #324]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800950a:	2b00      	cmp	r3, #0
 800950c:	d1f0      	bne.n	80094f0 <HAL_RCC_OscConfig+0xe8>
 800950e:	e000      	b.n	8009512 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009510:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	f003 0302 	and.w	r3, r3, #2
 800951a:	2b00      	cmp	r3, #0
 800951c:	d063      	beq.n	80095e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800951e:	4b4a      	ldr	r3, [pc, #296]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 8009520:	689b      	ldr	r3, [r3, #8]
 8009522:	f003 030c 	and.w	r3, r3, #12
 8009526:	2b00      	cmp	r3, #0
 8009528:	d00b      	beq.n	8009542 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800952a:	4b47      	ldr	r3, [pc, #284]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 800952c:	689b      	ldr	r3, [r3, #8]
 800952e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8009532:	2b08      	cmp	r3, #8
 8009534:	d11c      	bne.n	8009570 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009536:	4b44      	ldr	r3, [pc, #272]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 8009538:	685b      	ldr	r3, [r3, #4]
 800953a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800953e:	2b00      	cmp	r3, #0
 8009540:	d116      	bne.n	8009570 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009542:	4b41      	ldr	r3, [pc, #260]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	f003 0302 	and.w	r3, r3, #2
 800954a:	2b00      	cmp	r3, #0
 800954c:	d005      	beq.n	800955a <HAL_RCC_OscConfig+0x152>
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	68db      	ldr	r3, [r3, #12]
 8009552:	2b01      	cmp	r3, #1
 8009554:	d001      	beq.n	800955a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009556:	2301      	movs	r3, #1
 8009558:	e1c7      	b.n	80098ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800955a:	4b3b      	ldr	r3, [pc, #236]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	691b      	ldr	r3, [r3, #16]
 8009566:	00db      	lsls	r3, r3, #3
 8009568:	4937      	ldr	r1, [pc, #220]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 800956a:	4313      	orrs	r3, r2
 800956c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800956e:	e03a      	b.n	80095e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	68db      	ldr	r3, [r3, #12]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d020      	beq.n	80095ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009578:	4b34      	ldr	r3, [pc, #208]	@ (800964c <HAL_RCC_OscConfig+0x244>)
 800957a:	2201      	movs	r2, #1
 800957c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800957e:	f7fd ffa3 	bl	80074c8 <HAL_GetTick>
 8009582:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009584:	e008      	b.n	8009598 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009586:	f7fd ff9f 	bl	80074c8 <HAL_GetTick>
 800958a:	4602      	mov	r2, r0
 800958c:	693b      	ldr	r3, [r7, #16]
 800958e:	1ad3      	subs	r3, r2, r3
 8009590:	2b02      	cmp	r3, #2
 8009592:	d901      	bls.n	8009598 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009594:	2303      	movs	r3, #3
 8009596:	e1a8      	b.n	80098ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009598:	4b2b      	ldr	r3, [pc, #172]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	f003 0302 	and.w	r3, r3, #2
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d0f0      	beq.n	8009586 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80095a4:	4b28      	ldr	r3, [pc, #160]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	691b      	ldr	r3, [r3, #16]
 80095b0:	00db      	lsls	r3, r3, #3
 80095b2:	4925      	ldr	r1, [pc, #148]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 80095b4:	4313      	orrs	r3, r2
 80095b6:	600b      	str	r3, [r1, #0]
 80095b8:	e015      	b.n	80095e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80095ba:	4b24      	ldr	r3, [pc, #144]	@ (800964c <HAL_RCC_OscConfig+0x244>)
 80095bc:	2200      	movs	r2, #0
 80095be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095c0:	f7fd ff82 	bl	80074c8 <HAL_GetTick>
 80095c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80095c6:	e008      	b.n	80095da <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80095c8:	f7fd ff7e 	bl	80074c8 <HAL_GetTick>
 80095cc:	4602      	mov	r2, r0
 80095ce:	693b      	ldr	r3, [r7, #16]
 80095d0:	1ad3      	subs	r3, r2, r3
 80095d2:	2b02      	cmp	r3, #2
 80095d4:	d901      	bls.n	80095da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80095d6:	2303      	movs	r3, #3
 80095d8:	e187      	b.n	80098ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80095da:	4b1b      	ldr	r3, [pc, #108]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f003 0302 	and.w	r3, r3, #2
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d1f0      	bne.n	80095c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	f003 0308 	and.w	r3, r3, #8
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d036      	beq.n	8009660 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	695b      	ldr	r3, [r3, #20]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d016      	beq.n	8009628 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80095fa:	4b15      	ldr	r3, [pc, #84]	@ (8009650 <HAL_RCC_OscConfig+0x248>)
 80095fc:	2201      	movs	r2, #1
 80095fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009600:	f7fd ff62 	bl	80074c8 <HAL_GetTick>
 8009604:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009606:	e008      	b.n	800961a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009608:	f7fd ff5e 	bl	80074c8 <HAL_GetTick>
 800960c:	4602      	mov	r2, r0
 800960e:	693b      	ldr	r3, [r7, #16]
 8009610:	1ad3      	subs	r3, r2, r3
 8009612:	2b02      	cmp	r3, #2
 8009614:	d901      	bls.n	800961a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009616:	2303      	movs	r3, #3
 8009618:	e167      	b.n	80098ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800961a:	4b0b      	ldr	r3, [pc, #44]	@ (8009648 <HAL_RCC_OscConfig+0x240>)
 800961c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800961e:	f003 0302 	and.w	r3, r3, #2
 8009622:	2b00      	cmp	r3, #0
 8009624:	d0f0      	beq.n	8009608 <HAL_RCC_OscConfig+0x200>
 8009626:	e01b      	b.n	8009660 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009628:	4b09      	ldr	r3, [pc, #36]	@ (8009650 <HAL_RCC_OscConfig+0x248>)
 800962a:	2200      	movs	r2, #0
 800962c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800962e:	f7fd ff4b 	bl	80074c8 <HAL_GetTick>
 8009632:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009634:	e00e      	b.n	8009654 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009636:	f7fd ff47 	bl	80074c8 <HAL_GetTick>
 800963a:	4602      	mov	r2, r0
 800963c:	693b      	ldr	r3, [r7, #16]
 800963e:	1ad3      	subs	r3, r2, r3
 8009640:	2b02      	cmp	r3, #2
 8009642:	d907      	bls.n	8009654 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009644:	2303      	movs	r3, #3
 8009646:	e150      	b.n	80098ea <HAL_RCC_OscConfig+0x4e2>
 8009648:	40023800 	.word	0x40023800
 800964c:	42470000 	.word	0x42470000
 8009650:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009654:	4b88      	ldr	r3, [pc, #544]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 8009656:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009658:	f003 0302 	and.w	r3, r3, #2
 800965c:	2b00      	cmp	r3, #0
 800965e:	d1ea      	bne.n	8009636 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	f003 0304 	and.w	r3, r3, #4
 8009668:	2b00      	cmp	r3, #0
 800966a:	f000 8097 	beq.w	800979c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800966e:	2300      	movs	r3, #0
 8009670:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009672:	4b81      	ldr	r3, [pc, #516]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 8009674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009676:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800967a:	2b00      	cmp	r3, #0
 800967c:	d10f      	bne.n	800969e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800967e:	2300      	movs	r3, #0
 8009680:	60bb      	str	r3, [r7, #8]
 8009682:	4b7d      	ldr	r3, [pc, #500]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 8009684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009686:	4a7c      	ldr	r2, [pc, #496]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 8009688:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800968c:	6413      	str	r3, [r2, #64]	@ 0x40
 800968e:	4b7a      	ldr	r3, [pc, #488]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 8009690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009692:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009696:	60bb      	str	r3, [r7, #8]
 8009698:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800969a:	2301      	movs	r3, #1
 800969c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800969e:	4b77      	ldr	r3, [pc, #476]	@ (800987c <HAL_RCC_OscConfig+0x474>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d118      	bne.n	80096dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80096aa:	4b74      	ldr	r3, [pc, #464]	@ (800987c <HAL_RCC_OscConfig+0x474>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	4a73      	ldr	r2, [pc, #460]	@ (800987c <HAL_RCC_OscConfig+0x474>)
 80096b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80096b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80096b6:	f7fd ff07 	bl	80074c8 <HAL_GetTick>
 80096ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80096bc:	e008      	b.n	80096d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80096be:	f7fd ff03 	bl	80074c8 <HAL_GetTick>
 80096c2:	4602      	mov	r2, r0
 80096c4:	693b      	ldr	r3, [r7, #16]
 80096c6:	1ad3      	subs	r3, r2, r3
 80096c8:	2b02      	cmp	r3, #2
 80096ca:	d901      	bls.n	80096d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80096cc:	2303      	movs	r3, #3
 80096ce:	e10c      	b.n	80098ea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80096d0:	4b6a      	ldr	r3, [pc, #424]	@ (800987c <HAL_RCC_OscConfig+0x474>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d0f0      	beq.n	80096be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	689b      	ldr	r3, [r3, #8]
 80096e0:	2b01      	cmp	r3, #1
 80096e2:	d106      	bne.n	80096f2 <HAL_RCC_OscConfig+0x2ea>
 80096e4:	4b64      	ldr	r3, [pc, #400]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 80096e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80096e8:	4a63      	ldr	r2, [pc, #396]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 80096ea:	f043 0301 	orr.w	r3, r3, #1
 80096ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80096f0:	e01c      	b.n	800972c <HAL_RCC_OscConfig+0x324>
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	689b      	ldr	r3, [r3, #8]
 80096f6:	2b05      	cmp	r3, #5
 80096f8:	d10c      	bne.n	8009714 <HAL_RCC_OscConfig+0x30c>
 80096fa:	4b5f      	ldr	r3, [pc, #380]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 80096fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80096fe:	4a5e      	ldr	r2, [pc, #376]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 8009700:	f043 0304 	orr.w	r3, r3, #4
 8009704:	6713      	str	r3, [r2, #112]	@ 0x70
 8009706:	4b5c      	ldr	r3, [pc, #368]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 8009708:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800970a:	4a5b      	ldr	r2, [pc, #364]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 800970c:	f043 0301 	orr.w	r3, r3, #1
 8009710:	6713      	str	r3, [r2, #112]	@ 0x70
 8009712:	e00b      	b.n	800972c <HAL_RCC_OscConfig+0x324>
 8009714:	4b58      	ldr	r3, [pc, #352]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 8009716:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009718:	4a57      	ldr	r2, [pc, #348]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 800971a:	f023 0301 	bic.w	r3, r3, #1
 800971e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009720:	4b55      	ldr	r3, [pc, #340]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 8009722:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009724:	4a54      	ldr	r2, [pc, #336]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 8009726:	f023 0304 	bic.w	r3, r3, #4
 800972a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	689b      	ldr	r3, [r3, #8]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d015      	beq.n	8009760 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009734:	f7fd fec8 	bl	80074c8 <HAL_GetTick>
 8009738:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800973a:	e00a      	b.n	8009752 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800973c:	f7fd fec4 	bl	80074c8 <HAL_GetTick>
 8009740:	4602      	mov	r2, r0
 8009742:	693b      	ldr	r3, [r7, #16]
 8009744:	1ad3      	subs	r3, r2, r3
 8009746:	f241 3288 	movw	r2, #5000	@ 0x1388
 800974a:	4293      	cmp	r3, r2
 800974c:	d901      	bls.n	8009752 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800974e:	2303      	movs	r3, #3
 8009750:	e0cb      	b.n	80098ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009752:	4b49      	ldr	r3, [pc, #292]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 8009754:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009756:	f003 0302 	and.w	r3, r3, #2
 800975a:	2b00      	cmp	r3, #0
 800975c:	d0ee      	beq.n	800973c <HAL_RCC_OscConfig+0x334>
 800975e:	e014      	b.n	800978a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009760:	f7fd feb2 	bl	80074c8 <HAL_GetTick>
 8009764:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009766:	e00a      	b.n	800977e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009768:	f7fd feae 	bl	80074c8 <HAL_GetTick>
 800976c:	4602      	mov	r2, r0
 800976e:	693b      	ldr	r3, [r7, #16]
 8009770:	1ad3      	subs	r3, r2, r3
 8009772:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009776:	4293      	cmp	r3, r2
 8009778:	d901      	bls.n	800977e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800977a:	2303      	movs	r3, #3
 800977c:	e0b5      	b.n	80098ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800977e:	4b3e      	ldr	r3, [pc, #248]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 8009780:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009782:	f003 0302 	and.w	r3, r3, #2
 8009786:	2b00      	cmp	r3, #0
 8009788:	d1ee      	bne.n	8009768 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800978a:	7dfb      	ldrb	r3, [r7, #23]
 800978c:	2b01      	cmp	r3, #1
 800978e:	d105      	bne.n	800979c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009790:	4b39      	ldr	r3, [pc, #228]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 8009792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009794:	4a38      	ldr	r2, [pc, #224]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 8009796:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800979a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	699b      	ldr	r3, [r3, #24]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	f000 80a1 	beq.w	80098e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80097a6:	4b34      	ldr	r3, [pc, #208]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 80097a8:	689b      	ldr	r3, [r3, #8]
 80097aa:	f003 030c 	and.w	r3, r3, #12
 80097ae:	2b08      	cmp	r3, #8
 80097b0:	d05c      	beq.n	800986c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	699b      	ldr	r3, [r3, #24]
 80097b6:	2b02      	cmp	r3, #2
 80097b8:	d141      	bne.n	800983e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80097ba:	4b31      	ldr	r3, [pc, #196]	@ (8009880 <HAL_RCC_OscConfig+0x478>)
 80097bc:	2200      	movs	r2, #0
 80097be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80097c0:	f7fd fe82 	bl	80074c8 <HAL_GetTick>
 80097c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80097c6:	e008      	b.n	80097da <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80097c8:	f7fd fe7e 	bl	80074c8 <HAL_GetTick>
 80097cc:	4602      	mov	r2, r0
 80097ce:	693b      	ldr	r3, [r7, #16]
 80097d0:	1ad3      	subs	r3, r2, r3
 80097d2:	2b02      	cmp	r3, #2
 80097d4:	d901      	bls.n	80097da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80097d6:	2303      	movs	r3, #3
 80097d8:	e087      	b.n	80098ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80097da:	4b27      	ldr	r3, [pc, #156]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d1f0      	bne.n	80097c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	69da      	ldr	r2, [r3, #28]
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	6a1b      	ldr	r3, [r3, #32]
 80097ee:	431a      	orrs	r2, r3
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097f4:	019b      	lsls	r3, r3, #6
 80097f6:	431a      	orrs	r2, r3
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097fc:	085b      	lsrs	r3, r3, #1
 80097fe:	3b01      	subs	r3, #1
 8009800:	041b      	lsls	r3, r3, #16
 8009802:	431a      	orrs	r2, r3
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009808:	061b      	lsls	r3, r3, #24
 800980a:	491b      	ldr	r1, [pc, #108]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 800980c:	4313      	orrs	r3, r2
 800980e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009810:	4b1b      	ldr	r3, [pc, #108]	@ (8009880 <HAL_RCC_OscConfig+0x478>)
 8009812:	2201      	movs	r2, #1
 8009814:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009816:	f7fd fe57 	bl	80074c8 <HAL_GetTick>
 800981a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800981c:	e008      	b.n	8009830 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800981e:	f7fd fe53 	bl	80074c8 <HAL_GetTick>
 8009822:	4602      	mov	r2, r0
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	1ad3      	subs	r3, r2, r3
 8009828:	2b02      	cmp	r3, #2
 800982a:	d901      	bls.n	8009830 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800982c:	2303      	movs	r3, #3
 800982e:	e05c      	b.n	80098ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009830:	4b11      	ldr	r3, [pc, #68]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009838:	2b00      	cmp	r3, #0
 800983a:	d0f0      	beq.n	800981e <HAL_RCC_OscConfig+0x416>
 800983c:	e054      	b.n	80098e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800983e:	4b10      	ldr	r3, [pc, #64]	@ (8009880 <HAL_RCC_OscConfig+0x478>)
 8009840:	2200      	movs	r2, #0
 8009842:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009844:	f7fd fe40 	bl	80074c8 <HAL_GetTick>
 8009848:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800984a:	e008      	b.n	800985e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800984c:	f7fd fe3c 	bl	80074c8 <HAL_GetTick>
 8009850:	4602      	mov	r2, r0
 8009852:	693b      	ldr	r3, [r7, #16]
 8009854:	1ad3      	subs	r3, r2, r3
 8009856:	2b02      	cmp	r3, #2
 8009858:	d901      	bls.n	800985e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800985a:	2303      	movs	r3, #3
 800985c:	e045      	b.n	80098ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800985e:	4b06      	ldr	r3, [pc, #24]	@ (8009878 <HAL_RCC_OscConfig+0x470>)
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009866:	2b00      	cmp	r3, #0
 8009868:	d1f0      	bne.n	800984c <HAL_RCC_OscConfig+0x444>
 800986a:	e03d      	b.n	80098e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	699b      	ldr	r3, [r3, #24]
 8009870:	2b01      	cmp	r3, #1
 8009872:	d107      	bne.n	8009884 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8009874:	2301      	movs	r3, #1
 8009876:	e038      	b.n	80098ea <HAL_RCC_OscConfig+0x4e2>
 8009878:	40023800 	.word	0x40023800
 800987c:	40007000 	.word	0x40007000
 8009880:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009884:	4b1b      	ldr	r3, [pc, #108]	@ (80098f4 <HAL_RCC_OscConfig+0x4ec>)
 8009886:	685b      	ldr	r3, [r3, #4]
 8009888:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	699b      	ldr	r3, [r3, #24]
 800988e:	2b01      	cmp	r3, #1
 8009890:	d028      	beq.n	80098e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800989c:	429a      	cmp	r2, r3
 800989e:	d121      	bne.n	80098e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80098aa:	429a      	cmp	r2, r3
 80098ac:	d11a      	bne.n	80098e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80098ae:	68fa      	ldr	r2, [r7, #12]
 80098b0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80098b4:	4013      	ands	r3, r2
 80098b6:	687a      	ldr	r2, [r7, #4]
 80098b8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80098ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80098bc:	4293      	cmp	r3, r2
 80098be:	d111      	bne.n	80098e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098ca:	085b      	lsrs	r3, r3, #1
 80098cc:	3b01      	subs	r3, #1
 80098ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80098d0:	429a      	cmp	r2, r3
 80098d2:	d107      	bne.n	80098e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80098e0:	429a      	cmp	r2, r3
 80098e2:	d001      	beq.n	80098e8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80098e4:	2301      	movs	r3, #1
 80098e6:	e000      	b.n	80098ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80098e8:	2300      	movs	r3, #0
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	3718      	adds	r7, #24
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}
 80098f2:	bf00      	nop
 80098f4:	40023800 	.word	0x40023800

080098f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b084      	sub	sp, #16
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
 8009900:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d101      	bne.n	800990c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009908:	2301      	movs	r3, #1
 800990a:	e0cc      	b.n	8009aa6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800990c:	4b68      	ldr	r3, [pc, #416]	@ (8009ab0 <HAL_RCC_ClockConfig+0x1b8>)
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f003 030f 	and.w	r3, r3, #15
 8009914:	683a      	ldr	r2, [r7, #0]
 8009916:	429a      	cmp	r2, r3
 8009918:	d90c      	bls.n	8009934 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800991a:	4b65      	ldr	r3, [pc, #404]	@ (8009ab0 <HAL_RCC_ClockConfig+0x1b8>)
 800991c:	683a      	ldr	r2, [r7, #0]
 800991e:	b2d2      	uxtb	r2, r2
 8009920:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009922:	4b63      	ldr	r3, [pc, #396]	@ (8009ab0 <HAL_RCC_ClockConfig+0x1b8>)
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f003 030f 	and.w	r3, r3, #15
 800992a:	683a      	ldr	r2, [r7, #0]
 800992c:	429a      	cmp	r2, r3
 800992e:	d001      	beq.n	8009934 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009930:	2301      	movs	r3, #1
 8009932:	e0b8      	b.n	8009aa6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f003 0302 	and.w	r3, r3, #2
 800993c:	2b00      	cmp	r3, #0
 800993e:	d020      	beq.n	8009982 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	f003 0304 	and.w	r3, r3, #4
 8009948:	2b00      	cmp	r3, #0
 800994a:	d005      	beq.n	8009958 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800994c:	4b59      	ldr	r3, [pc, #356]	@ (8009ab4 <HAL_RCC_ClockConfig+0x1bc>)
 800994e:	689b      	ldr	r3, [r3, #8]
 8009950:	4a58      	ldr	r2, [pc, #352]	@ (8009ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8009952:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8009956:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	f003 0308 	and.w	r3, r3, #8
 8009960:	2b00      	cmp	r3, #0
 8009962:	d005      	beq.n	8009970 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009964:	4b53      	ldr	r3, [pc, #332]	@ (8009ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8009966:	689b      	ldr	r3, [r3, #8]
 8009968:	4a52      	ldr	r2, [pc, #328]	@ (8009ab4 <HAL_RCC_ClockConfig+0x1bc>)
 800996a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800996e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009970:	4b50      	ldr	r3, [pc, #320]	@ (8009ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8009972:	689b      	ldr	r3, [r3, #8]
 8009974:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	689b      	ldr	r3, [r3, #8]
 800997c:	494d      	ldr	r1, [pc, #308]	@ (8009ab4 <HAL_RCC_ClockConfig+0x1bc>)
 800997e:	4313      	orrs	r3, r2
 8009980:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	f003 0301 	and.w	r3, r3, #1
 800998a:	2b00      	cmp	r3, #0
 800998c:	d044      	beq.n	8009a18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	685b      	ldr	r3, [r3, #4]
 8009992:	2b01      	cmp	r3, #1
 8009994:	d107      	bne.n	80099a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009996:	4b47      	ldr	r3, [pc, #284]	@ (8009ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d119      	bne.n	80099d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80099a2:	2301      	movs	r3, #1
 80099a4:	e07f      	b.n	8009aa6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	685b      	ldr	r3, [r3, #4]
 80099aa:	2b02      	cmp	r3, #2
 80099ac:	d003      	beq.n	80099b6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80099b2:	2b03      	cmp	r3, #3
 80099b4:	d107      	bne.n	80099c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80099b6:	4b3f      	ldr	r3, [pc, #252]	@ (8009ab4 <HAL_RCC_ClockConfig+0x1bc>)
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d109      	bne.n	80099d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80099c2:	2301      	movs	r3, #1
 80099c4:	e06f      	b.n	8009aa6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80099c6:	4b3b      	ldr	r3, [pc, #236]	@ (8009ab4 <HAL_RCC_ClockConfig+0x1bc>)
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f003 0302 	and.w	r3, r3, #2
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d101      	bne.n	80099d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80099d2:	2301      	movs	r3, #1
 80099d4:	e067      	b.n	8009aa6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80099d6:	4b37      	ldr	r3, [pc, #220]	@ (8009ab4 <HAL_RCC_ClockConfig+0x1bc>)
 80099d8:	689b      	ldr	r3, [r3, #8]
 80099da:	f023 0203 	bic.w	r2, r3, #3
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	685b      	ldr	r3, [r3, #4]
 80099e2:	4934      	ldr	r1, [pc, #208]	@ (8009ab4 <HAL_RCC_ClockConfig+0x1bc>)
 80099e4:	4313      	orrs	r3, r2
 80099e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80099e8:	f7fd fd6e 	bl	80074c8 <HAL_GetTick>
 80099ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80099ee:	e00a      	b.n	8009a06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80099f0:	f7fd fd6a 	bl	80074c8 <HAL_GetTick>
 80099f4:	4602      	mov	r2, r0
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	1ad3      	subs	r3, r2, r3
 80099fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d901      	bls.n	8009a06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009a02:	2303      	movs	r3, #3
 8009a04:	e04f      	b.n	8009aa6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009a06:	4b2b      	ldr	r3, [pc, #172]	@ (8009ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8009a08:	689b      	ldr	r3, [r3, #8]
 8009a0a:	f003 020c 	and.w	r2, r3, #12
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	685b      	ldr	r3, [r3, #4]
 8009a12:	009b      	lsls	r3, r3, #2
 8009a14:	429a      	cmp	r2, r3
 8009a16:	d1eb      	bne.n	80099f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009a18:	4b25      	ldr	r3, [pc, #148]	@ (8009ab0 <HAL_RCC_ClockConfig+0x1b8>)
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f003 030f 	and.w	r3, r3, #15
 8009a20:	683a      	ldr	r2, [r7, #0]
 8009a22:	429a      	cmp	r2, r3
 8009a24:	d20c      	bcs.n	8009a40 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009a26:	4b22      	ldr	r3, [pc, #136]	@ (8009ab0 <HAL_RCC_ClockConfig+0x1b8>)
 8009a28:	683a      	ldr	r2, [r7, #0]
 8009a2a:	b2d2      	uxtb	r2, r2
 8009a2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a2e:	4b20      	ldr	r3, [pc, #128]	@ (8009ab0 <HAL_RCC_ClockConfig+0x1b8>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f003 030f 	and.w	r3, r3, #15
 8009a36:	683a      	ldr	r2, [r7, #0]
 8009a38:	429a      	cmp	r2, r3
 8009a3a:	d001      	beq.n	8009a40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009a3c:	2301      	movs	r3, #1
 8009a3e:	e032      	b.n	8009aa6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f003 0304 	and.w	r3, r3, #4
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d008      	beq.n	8009a5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009a4c:	4b19      	ldr	r3, [pc, #100]	@ (8009ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8009a4e:	689b      	ldr	r3, [r3, #8]
 8009a50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	68db      	ldr	r3, [r3, #12]
 8009a58:	4916      	ldr	r1, [pc, #88]	@ (8009ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8009a5a:	4313      	orrs	r3, r2
 8009a5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f003 0308 	and.w	r3, r3, #8
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d009      	beq.n	8009a7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009a6a:	4b12      	ldr	r3, [pc, #72]	@ (8009ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8009a6c:	689b      	ldr	r3, [r3, #8]
 8009a6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	691b      	ldr	r3, [r3, #16]
 8009a76:	00db      	lsls	r3, r3, #3
 8009a78:	490e      	ldr	r1, [pc, #56]	@ (8009ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8009a7a:	4313      	orrs	r3, r2
 8009a7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8009a7e:	f000 f821 	bl	8009ac4 <HAL_RCC_GetSysClockFreq>
 8009a82:	4602      	mov	r2, r0
 8009a84:	4b0b      	ldr	r3, [pc, #44]	@ (8009ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8009a86:	689b      	ldr	r3, [r3, #8]
 8009a88:	091b      	lsrs	r3, r3, #4
 8009a8a:	f003 030f 	and.w	r3, r3, #15
 8009a8e:	490a      	ldr	r1, [pc, #40]	@ (8009ab8 <HAL_RCC_ClockConfig+0x1c0>)
 8009a90:	5ccb      	ldrb	r3, [r1, r3]
 8009a92:	fa22 f303 	lsr.w	r3, r2, r3
 8009a96:	4a09      	ldr	r2, [pc, #36]	@ (8009abc <HAL_RCC_ClockConfig+0x1c4>)
 8009a98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8009a9a:	4b09      	ldr	r3, [pc, #36]	@ (8009ac0 <HAL_RCC_ClockConfig+0x1c8>)
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	f7fd fcce 	bl	8007440 <HAL_InitTick>

  return HAL_OK;
 8009aa4:	2300      	movs	r3, #0
}
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	3710      	adds	r7, #16
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}
 8009aae:	bf00      	nop
 8009ab0:	40023c00 	.word	0x40023c00
 8009ab4:	40023800 	.word	0x40023800
 8009ab8:	0800ce18 	.word	0x0800ce18
 8009abc:	20000914 	.word	0x20000914
 8009ac0:	20000918 	.word	0x20000918

08009ac4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009ac4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009ac8:	b090      	sub	sp, #64	@ 0x40
 8009aca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8009acc:	2300      	movs	r3, #0
 8009ace:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8009ad8:	2300      	movs	r3, #0
 8009ada:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009adc:	4b59      	ldr	r3, [pc, #356]	@ (8009c44 <HAL_RCC_GetSysClockFreq+0x180>)
 8009ade:	689b      	ldr	r3, [r3, #8]
 8009ae0:	f003 030c 	and.w	r3, r3, #12
 8009ae4:	2b08      	cmp	r3, #8
 8009ae6:	d00d      	beq.n	8009b04 <HAL_RCC_GetSysClockFreq+0x40>
 8009ae8:	2b08      	cmp	r3, #8
 8009aea:	f200 80a1 	bhi.w	8009c30 <HAL_RCC_GetSysClockFreq+0x16c>
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d002      	beq.n	8009af8 <HAL_RCC_GetSysClockFreq+0x34>
 8009af2:	2b04      	cmp	r3, #4
 8009af4:	d003      	beq.n	8009afe <HAL_RCC_GetSysClockFreq+0x3a>
 8009af6:	e09b      	b.n	8009c30 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009af8:	4b53      	ldr	r3, [pc, #332]	@ (8009c48 <HAL_RCC_GetSysClockFreq+0x184>)
 8009afa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009afc:	e09b      	b.n	8009c36 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009afe:	4b53      	ldr	r3, [pc, #332]	@ (8009c4c <HAL_RCC_GetSysClockFreq+0x188>)
 8009b00:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009b02:	e098      	b.n	8009c36 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009b04:	4b4f      	ldr	r3, [pc, #316]	@ (8009c44 <HAL_RCC_GetSysClockFreq+0x180>)
 8009b06:	685b      	ldr	r3, [r3, #4]
 8009b08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009b0c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009b0e:	4b4d      	ldr	r3, [pc, #308]	@ (8009c44 <HAL_RCC_GetSysClockFreq+0x180>)
 8009b10:	685b      	ldr	r3, [r3, #4]
 8009b12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d028      	beq.n	8009b6c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009b1a:	4b4a      	ldr	r3, [pc, #296]	@ (8009c44 <HAL_RCC_GetSysClockFreq+0x180>)
 8009b1c:	685b      	ldr	r3, [r3, #4]
 8009b1e:	099b      	lsrs	r3, r3, #6
 8009b20:	2200      	movs	r2, #0
 8009b22:	623b      	str	r3, [r7, #32]
 8009b24:	627a      	str	r2, [r7, #36]	@ 0x24
 8009b26:	6a3b      	ldr	r3, [r7, #32]
 8009b28:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8009b2c:	2100      	movs	r1, #0
 8009b2e:	4b47      	ldr	r3, [pc, #284]	@ (8009c4c <HAL_RCC_GetSysClockFreq+0x188>)
 8009b30:	fb03 f201 	mul.w	r2, r3, r1
 8009b34:	2300      	movs	r3, #0
 8009b36:	fb00 f303 	mul.w	r3, r0, r3
 8009b3a:	4413      	add	r3, r2
 8009b3c:	4a43      	ldr	r2, [pc, #268]	@ (8009c4c <HAL_RCC_GetSysClockFreq+0x188>)
 8009b3e:	fba0 1202 	umull	r1, r2, r0, r2
 8009b42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009b44:	460a      	mov	r2, r1
 8009b46:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009b48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b4a:	4413      	add	r3, r2
 8009b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009b4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b50:	2200      	movs	r2, #0
 8009b52:	61bb      	str	r3, [r7, #24]
 8009b54:	61fa      	str	r2, [r7, #28]
 8009b56:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009b5a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8009b5e:	f7f7 f89b 	bl	8000c98 <__aeabi_uldivmod>
 8009b62:	4602      	mov	r2, r0
 8009b64:	460b      	mov	r3, r1
 8009b66:	4613      	mov	r3, r2
 8009b68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b6a:	e053      	b.n	8009c14 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009b6c:	4b35      	ldr	r3, [pc, #212]	@ (8009c44 <HAL_RCC_GetSysClockFreq+0x180>)
 8009b6e:	685b      	ldr	r3, [r3, #4]
 8009b70:	099b      	lsrs	r3, r3, #6
 8009b72:	2200      	movs	r2, #0
 8009b74:	613b      	str	r3, [r7, #16]
 8009b76:	617a      	str	r2, [r7, #20]
 8009b78:	693b      	ldr	r3, [r7, #16]
 8009b7a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8009b7e:	f04f 0b00 	mov.w	fp, #0
 8009b82:	4652      	mov	r2, sl
 8009b84:	465b      	mov	r3, fp
 8009b86:	f04f 0000 	mov.w	r0, #0
 8009b8a:	f04f 0100 	mov.w	r1, #0
 8009b8e:	0159      	lsls	r1, r3, #5
 8009b90:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009b94:	0150      	lsls	r0, r2, #5
 8009b96:	4602      	mov	r2, r0
 8009b98:	460b      	mov	r3, r1
 8009b9a:	ebb2 080a 	subs.w	r8, r2, sl
 8009b9e:	eb63 090b 	sbc.w	r9, r3, fp
 8009ba2:	f04f 0200 	mov.w	r2, #0
 8009ba6:	f04f 0300 	mov.w	r3, #0
 8009baa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8009bae:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8009bb2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8009bb6:	ebb2 0408 	subs.w	r4, r2, r8
 8009bba:	eb63 0509 	sbc.w	r5, r3, r9
 8009bbe:	f04f 0200 	mov.w	r2, #0
 8009bc2:	f04f 0300 	mov.w	r3, #0
 8009bc6:	00eb      	lsls	r3, r5, #3
 8009bc8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009bcc:	00e2      	lsls	r2, r4, #3
 8009bce:	4614      	mov	r4, r2
 8009bd0:	461d      	mov	r5, r3
 8009bd2:	eb14 030a 	adds.w	r3, r4, sl
 8009bd6:	603b      	str	r3, [r7, #0]
 8009bd8:	eb45 030b 	adc.w	r3, r5, fp
 8009bdc:	607b      	str	r3, [r7, #4]
 8009bde:	f04f 0200 	mov.w	r2, #0
 8009be2:	f04f 0300 	mov.w	r3, #0
 8009be6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009bea:	4629      	mov	r1, r5
 8009bec:	028b      	lsls	r3, r1, #10
 8009bee:	4621      	mov	r1, r4
 8009bf0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009bf4:	4621      	mov	r1, r4
 8009bf6:	028a      	lsls	r2, r1, #10
 8009bf8:	4610      	mov	r0, r2
 8009bfa:	4619      	mov	r1, r3
 8009bfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bfe:	2200      	movs	r2, #0
 8009c00:	60bb      	str	r3, [r7, #8]
 8009c02:	60fa      	str	r2, [r7, #12]
 8009c04:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009c08:	f7f7 f846 	bl	8000c98 <__aeabi_uldivmod>
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	460b      	mov	r3, r1
 8009c10:	4613      	mov	r3, r2
 8009c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8009c14:	4b0b      	ldr	r3, [pc, #44]	@ (8009c44 <HAL_RCC_GetSysClockFreq+0x180>)
 8009c16:	685b      	ldr	r3, [r3, #4]
 8009c18:	0c1b      	lsrs	r3, r3, #16
 8009c1a:	f003 0303 	and.w	r3, r3, #3
 8009c1e:	3301      	adds	r3, #1
 8009c20:	005b      	lsls	r3, r3, #1
 8009c22:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8009c24:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c28:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c2c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009c2e:	e002      	b.n	8009c36 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009c30:	4b05      	ldr	r3, [pc, #20]	@ (8009c48 <HAL_RCC_GetSysClockFreq+0x184>)
 8009c32:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009c34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009c36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8009c38:	4618      	mov	r0, r3
 8009c3a:	3740      	adds	r7, #64	@ 0x40
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009c42:	bf00      	nop
 8009c44:	40023800 	.word	0x40023800
 8009c48:	00f42400 	.word	0x00f42400
 8009c4c:	017d7840 	.word	0x017d7840

08009c50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009c50:	b480      	push	{r7}
 8009c52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009c54:	4b03      	ldr	r3, [pc, #12]	@ (8009c64 <HAL_RCC_GetHCLKFreq+0x14>)
 8009c56:	681b      	ldr	r3, [r3, #0]
}
 8009c58:	4618      	mov	r0, r3
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c60:	4770      	bx	lr
 8009c62:	bf00      	nop
 8009c64:	20000914 	.word	0x20000914

08009c68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009c6c:	f7ff fff0 	bl	8009c50 <HAL_RCC_GetHCLKFreq>
 8009c70:	4602      	mov	r2, r0
 8009c72:	4b05      	ldr	r3, [pc, #20]	@ (8009c88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009c74:	689b      	ldr	r3, [r3, #8]
 8009c76:	0a9b      	lsrs	r3, r3, #10
 8009c78:	f003 0307 	and.w	r3, r3, #7
 8009c7c:	4903      	ldr	r1, [pc, #12]	@ (8009c8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8009c7e:	5ccb      	ldrb	r3, [r1, r3]
 8009c80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009c84:	4618      	mov	r0, r3
 8009c86:	bd80      	pop	{r7, pc}
 8009c88:	40023800 	.word	0x40023800
 8009c8c:	0800ce28 	.word	0x0800ce28

08009c90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009c90:	b580      	push	{r7, lr}
 8009c92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8009c94:	f7ff ffdc 	bl	8009c50 <HAL_RCC_GetHCLKFreq>
 8009c98:	4602      	mov	r2, r0
 8009c9a:	4b05      	ldr	r3, [pc, #20]	@ (8009cb0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009c9c:	689b      	ldr	r3, [r3, #8]
 8009c9e:	0b5b      	lsrs	r3, r3, #13
 8009ca0:	f003 0307 	and.w	r3, r3, #7
 8009ca4:	4903      	ldr	r1, [pc, #12]	@ (8009cb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009ca6:	5ccb      	ldrb	r3, [r1, r3]
 8009ca8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009cac:	4618      	mov	r0, r3
 8009cae:	bd80      	pop	{r7, pc}
 8009cb0:	40023800 	.word	0x40023800
 8009cb4:	0800ce28 	.word	0x0800ce28

08009cb8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b082      	sub	sp, #8
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d101      	bne.n	8009cca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009cc6:	2301      	movs	r3, #1
 8009cc8:	e07b      	b.n	8009dc2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d108      	bne.n	8009ce4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	685b      	ldr	r3, [r3, #4]
 8009cd6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009cda:	d009      	beq.n	8009cf0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	2200      	movs	r2, #0
 8009ce0:	61da      	str	r2, [r3, #28]
 8009ce2:	e005      	b.n	8009cf0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	2200      	movs	r2, #0
 8009cee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009cfc:	b2db      	uxtb	r3, r3
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d106      	bne.n	8009d10 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2200      	movs	r2, #0
 8009d06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009d0a:	6878      	ldr	r0, [r7, #4]
 8009d0c:	f7fd f87e 	bl	8006e0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2202      	movs	r2, #2
 8009d14:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	681a      	ldr	r2, [r3, #0]
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009d26:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	685b      	ldr	r3, [r3, #4]
 8009d2c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	689b      	ldr	r3, [r3, #8]
 8009d34:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009d38:	431a      	orrs	r2, r3
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	68db      	ldr	r3, [r3, #12]
 8009d3e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009d42:	431a      	orrs	r2, r3
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	691b      	ldr	r3, [r3, #16]
 8009d48:	f003 0302 	and.w	r3, r3, #2
 8009d4c:	431a      	orrs	r2, r3
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	695b      	ldr	r3, [r3, #20]
 8009d52:	f003 0301 	and.w	r3, r3, #1
 8009d56:	431a      	orrs	r2, r3
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	699b      	ldr	r3, [r3, #24]
 8009d5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009d60:	431a      	orrs	r2, r3
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	69db      	ldr	r3, [r3, #28]
 8009d66:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009d6a:	431a      	orrs	r2, r3
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	6a1b      	ldr	r3, [r3, #32]
 8009d70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d74:	ea42 0103 	orr.w	r1, r2, r3
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d7c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	430a      	orrs	r2, r1
 8009d86:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	699b      	ldr	r3, [r3, #24]
 8009d8c:	0c1b      	lsrs	r3, r3, #16
 8009d8e:	f003 0104 	and.w	r1, r3, #4
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d96:	f003 0210 	and.w	r2, r3, #16
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	430a      	orrs	r2, r1
 8009da0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	69da      	ldr	r2, [r3, #28]
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009db0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	2200      	movs	r2, #0
 8009db6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2201      	movs	r2, #1
 8009dbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8009dc0:	2300      	movs	r3, #0
}
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	3708      	adds	r7, #8
 8009dc6:	46bd      	mov	sp, r7
 8009dc8:	bd80      	pop	{r7, pc}

08009dca <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009dca:	b580      	push	{r7, lr}
 8009dcc:	b088      	sub	sp, #32
 8009dce:	af00      	add	r7, sp, #0
 8009dd0:	60f8      	str	r0, [r7, #12]
 8009dd2:	60b9      	str	r1, [r7, #8]
 8009dd4:	603b      	str	r3, [r7, #0]
 8009dd6:	4613      	mov	r3, r2
 8009dd8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009dda:	f7fd fb75 	bl	80074c8 <HAL_GetTick>
 8009dde:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8009de0:	88fb      	ldrh	r3, [r7, #6]
 8009de2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009dea:	b2db      	uxtb	r3, r3
 8009dec:	2b01      	cmp	r3, #1
 8009dee:	d001      	beq.n	8009df4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8009df0:	2302      	movs	r3, #2
 8009df2:	e12a      	b.n	800a04a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8009df4:	68bb      	ldr	r3, [r7, #8]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d002      	beq.n	8009e00 <HAL_SPI_Transmit+0x36>
 8009dfa:	88fb      	ldrh	r3, [r7, #6]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d101      	bne.n	8009e04 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8009e00:	2301      	movs	r3, #1
 8009e02:	e122      	b.n	800a04a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009e0a:	2b01      	cmp	r3, #1
 8009e0c:	d101      	bne.n	8009e12 <HAL_SPI_Transmit+0x48>
 8009e0e:	2302      	movs	r3, #2
 8009e10:	e11b      	b.n	800a04a <HAL_SPI_Transmit+0x280>
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	2201      	movs	r2, #1
 8009e16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	2203      	movs	r2, #3
 8009e1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	2200      	movs	r2, #0
 8009e26:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	68ba      	ldr	r2, [r7, #8]
 8009e2c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	88fa      	ldrh	r2, [r7, #6]
 8009e32:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	88fa      	ldrh	r2, [r7, #6]
 8009e38:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	2200      	movs	r2, #0
 8009e44:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	2200      	movs	r2, #0
 8009e4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	2200      	movs	r2, #0
 8009e56:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	689b      	ldr	r3, [r3, #8]
 8009e5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e60:	d10f      	bne.n	8009e82 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	681a      	ldr	r2, [r3, #0]
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009e70:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	681a      	ldr	r2, [r3, #0]
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009e80:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e8c:	2b40      	cmp	r3, #64	@ 0x40
 8009e8e:	d007      	beq.n	8009ea0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	681a      	ldr	r2, [r3, #0]
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e9e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	68db      	ldr	r3, [r3, #12]
 8009ea4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009ea8:	d152      	bne.n	8009f50 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	685b      	ldr	r3, [r3, #4]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d002      	beq.n	8009eb8 <HAL_SPI_Transmit+0xee>
 8009eb2:	8b7b      	ldrh	r3, [r7, #26]
 8009eb4:	2b01      	cmp	r3, #1
 8009eb6:	d145      	bne.n	8009f44 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ebc:	881a      	ldrh	r2, [r3, #0]
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ec8:	1c9a      	adds	r2, r3, #2
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009ed2:	b29b      	uxth	r3, r3
 8009ed4:	3b01      	subs	r3, #1
 8009ed6:	b29a      	uxth	r2, r3
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009edc:	e032      	b.n	8009f44 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	689b      	ldr	r3, [r3, #8]
 8009ee4:	f003 0302 	and.w	r3, r3, #2
 8009ee8:	2b02      	cmp	r3, #2
 8009eea:	d112      	bne.n	8009f12 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ef0:	881a      	ldrh	r2, [r3, #0]
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009efc:	1c9a      	adds	r2, r3, #2
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009f06:	b29b      	uxth	r3, r3
 8009f08:	3b01      	subs	r3, #1
 8009f0a:	b29a      	uxth	r2, r3
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009f10:	e018      	b.n	8009f44 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009f12:	f7fd fad9 	bl	80074c8 <HAL_GetTick>
 8009f16:	4602      	mov	r2, r0
 8009f18:	69fb      	ldr	r3, [r7, #28]
 8009f1a:	1ad3      	subs	r3, r2, r3
 8009f1c:	683a      	ldr	r2, [r7, #0]
 8009f1e:	429a      	cmp	r2, r3
 8009f20:	d803      	bhi.n	8009f2a <HAL_SPI_Transmit+0x160>
 8009f22:	683b      	ldr	r3, [r7, #0]
 8009f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f28:	d102      	bne.n	8009f30 <HAL_SPI_Transmit+0x166>
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d109      	bne.n	8009f44 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	2201      	movs	r2, #1
 8009f34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	2200      	movs	r2, #0
 8009f3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009f40:	2303      	movs	r3, #3
 8009f42:	e082      	b.n	800a04a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009f48:	b29b      	uxth	r3, r3
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d1c7      	bne.n	8009ede <HAL_SPI_Transmit+0x114>
 8009f4e:	e053      	b.n	8009ff8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	685b      	ldr	r3, [r3, #4]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d002      	beq.n	8009f5e <HAL_SPI_Transmit+0x194>
 8009f58:	8b7b      	ldrh	r3, [r7, #26]
 8009f5a:	2b01      	cmp	r3, #1
 8009f5c:	d147      	bne.n	8009fee <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	330c      	adds	r3, #12
 8009f68:	7812      	ldrb	r2, [r2, #0]
 8009f6a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f70:	1c5a      	adds	r2, r3, #1
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009f7a:	b29b      	uxth	r3, r3
 8009f7c:	3b01      	subs	r3, #1
 8009f7e:	b29a      	uxth	r2, r3
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009f84:	e033      	b.n	8009fee <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	689b      	ldr	r3, [r3, #8]
 8009f8c:	f003 0302 	and.w	r3, r3, #2
 8009f90:	2b02      	cmp	r3, #2
 8009f92:	d113      	bne.n	8009fbc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	330c      	adds	r3, #12
 8009f9e:	7812      	ldrb	r2, [r2, #0]
 8009fa0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fa6:	1c5a      	adds	r2, r3, #1
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009fb0:	b29b      	uxth	r3, r3
 8009fb2:	3b01      	subs	r3, #1
 8009fb4:	b29a      	uxth	r2, r3
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009fba:	e018      	b.n	8009fee <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009fbc:	f7fd fa84 	bl	80074c8 <HAL_GetTick>
 8009fc0:	4602      	mov	r2, r0
 8009fc2:	69fb      	ldr	r3, [r7, #28]
 8009fc4:	1ad3      	subs	r3, r2, r3
 8009fc6:	683a      	ldr	r2, [r7, #0]
 8009fc8:	429a      	cmp	r2, r3
 8009fca:	d803      	bhi.n	8009fd4 <HAL_SPI_Transmit+0x20a>
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fd2:	d102      	bne.n	8009fda <HAL_SPI_Transmit+0x210>
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d109      	bne.n	8009fee <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	2201      	movs	r2, #1
 8009fde:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009fea:	2303      	movs	r3, #3
 8009fec:	e02d      	b.n	800a04a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009ff2:	b29b      	uxth	r3, r3
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d1c6      	bne.n	8009f86 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009ff8:	69fa      	ldr	r2, [r7, #28]
 8009ffa:	6839      	ldr	r1, [r7, #0]
 8009ffc:	68f8      	ldr	r0, [r7, #12]
 8009ffe:	f000 fbd9 	bl	800a7b4 <SPI_EndRxTxTransaction>
 800a002:	4603      	mov	r3, r0
 800a004:	2b00      	cmp	r3, #0
 800a006:	d002      	beq.n	800a00e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	2220      	movs	r2, #32
 800a00c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	689b      	ldr	r3, [r3, #8]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d10a      	bne.n	800a02c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a016:	2300      	movs	r3, #0
 800a018:	617b      	str	r3, [r7, #20]
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	68db      	ldr	r3, [r3, #12]
 800a020:	617b      	str	r3, [r7, #20]
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	689b      	ldr	r3, [r3, #8]
 800a028:	617b      	str	r3, [r7, #20]
 800a02a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	2201      	movs	r2, #1
 800a030:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	2200      	movs	r2, #0
 800a038:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a040:	2b00      	cmp	r3, #0
 800a042:	d001      	beq.n	800a048 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800a044:	2301      	movs	r3, #1
 800a046:	e000      	b.n	800a04a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800a048:	2300      	movs	r3, #0
  }
}
 800a04a:	4618      	mov	r0, r3
 800a04c:	3720      	adds	r7, #32
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}

0800a052 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a052:	b580      	push	{r7, lr}
 800a054:	b088      	sub	sp, #32
 800a056:	af02      	add	r7, sp, #8
 800a058:	60f8      	str	r0, [r7, #12]
 800a05a:	60b9      	str	r1, [r7, #8]
 800a05c:	603b      	str	r3, [r7, #0]
 800a05e:	4613      	mov	r3, r2
 800a060:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a068:	b2db      	uxtb	r3, r3
 800a06a:	2b01      	cmp	r3, #1
 800a06c:	d001      	beq.n	800a072 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800a06e:	2302      	movs	r3, #2
 800a070:	e104      	b.n	800a27c <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800a072:	68bb      	ldr	r3, [r7, #8]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d002      	beq.n	800a07e <HAL_SPI_Receive+0x2c>
 800a078:	88fb      	ldrh	r3, [r7, #6]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d101      	bne.n	800a082 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800a07e:	2301      	movs	r3, #1
 800a080:	e0fc      	b.n	800a27c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	685b      	ldr	r3, [r3, #4]
 800a086:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a08a:	d112      	bne.n	800a0b2 <HAL_SPI_Receive+0x60>
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	689b      	ldr	r3, [r3, #8]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d10e      	bne.n	800a0b2 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	2204      	movs	r2, #4
 800a098:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800a09c:	88fa      	ldrh	r2, [r7, #6]
 800a09e:	683b      	ldr	r3, [r7, #0]
 800a0a0:	9300      	str	r3, [sp, #0]
 800a0a2:	4613      	mov	r3, r2
 800a0a4:	68ba      	ldr	r2, [r7, #8]
 800a0a6:	68b9      	ldr	r1, [r7, #8]
 800a0a8:	68f8      	ldr	r0, [r7, #12]
 800a0aa:	f000 f8eb 	bl	800a284 <HAL_SPI_TransmitReceive>
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	e0e4      	b.n	800a27c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a0b2:	f7fd fa09 	bl	80074c8 <HAL_GetTick>
 800a0b6:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a0be:	2b01      	cmp	r3, #1
 800a0c0:	d101      	bne.n	800a0c6 <HAL_SPI_Receive+0x74>
 800a0c2:	2302      	movs	r3, #2
 800a0c4:	e0da      	b.n	800a27c <HAL_SPI_Receive+0x22a>
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	2201      	movs	r2, #1
 800a0ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	2204      	movs	r2, #4
 800a0d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	2200      	movs	r2, #0
 800a0da:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	68ba      	ldr	r2, [r7, #8]
 800a0e0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	88fa      	ldrh	r2, [r7, #6]
 800a0e6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	88fa      	ldrh	r2, [r7, #6]
 800a0ec:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	2200      	movs	r2, #0
 800a104:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	2200      	movs	r2, #0
 800a10a:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	689b      	ldr	r3, [r3, #8]
 800a110:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a114:	d10f      	bne.n	800a136 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	681a      	ldr	r2, [r3, #0]
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a124:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	681a      	ldr	r2, [r3, #0]
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a134:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a140:	2b40      	cmp	r3, #64	@ 0x40
 800a142:	d007      	beq.n	800a154 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	681a      	ldr	r2, [r3, #0]
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a152:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	68db      	ldr	r3, [r3, #12]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d170      	bne.n	800a23e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800a15c:	e035      	b.n	800a1ca <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	689b      	ldr	r3, [r3, #8]
 800a164:	f003 0301 	and.w	r3, r3, #1
 800a168:	2b01      	cmp	r3, #1
 800a16a:	d115      	bne.n	800a198 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	f103 020c 	add.w	r2, r3, #12
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a178:	7812      	ldrb	r2, [r2, #0]
 800a17a:	b2d2      	uxtb	r2, r2
 800a17c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a182:	1c5a      	adds	r2, r3, #1
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a18c:	b29b      	uxth	r3, r3
 800a18e:	3b01      	subs	r3, #1
 800a190:	b29a      	uxth	r2, r3
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a196:	e018      	b.n	800a1ca <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a198:	f7fd f996 	bl	80074c8 <HAL_GetTick>
 800a19c:	4602      	mov	r2, r0
 800a19e:	697b      	ldr	r3, [r7, #20]
 800a1a0:	1ad3      	subs	r3, r2, r3
 800a1a2:	683a      	ldr	r2, [r7, #0]
 800a1a4:	429a      	cmp	r2, r3
 800a1a6:	d803      	bhi.n	800a1b0 <HAL_SPI_Receive+0x15e>
 800a1a8:	683b      	ldr	r3, [r7, #0]
 800a1aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1ae:	d102      	bne.n	800a1b6 <HAL_SPI_Receive+0x164>
 800a1b0:	683b      	ldr	r3, [r7, #0]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d109      	bne.n	800a1ca <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	2201      	movs	r2, #1
 800a1ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a1c6:	2303      	movs	r3, #3
 800a1c8:	e058      	b.n	800a27c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a1ce:	b29b      	uxth	r3, r3
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d1c4      	bne.n	800a15e <HAL_SPI_Receive+0x10c>
 800a1d4:	e038      	b.n	800a248 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	689b      	ldr	r3, [r3, #8]
 800a1dc:	f003 0301 	and.w	r3, r3, #1
 800a1e0:	2b01      	cmp	r3, #1
 800a1e2:	d113      	bne.n	800a20c <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	68da      	ldr	r2, [r3, #12]
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1ee:	b292      	uxth	r2, r2
 800a1f0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1f6:	1c9a      	adds	r2, r3, #2
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a200:	b29b      	uxth	r3, r3
 800a202:	3b01      	subs	r3, #1
 800a204:	b29a      	uxth	r2, r3
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a20a:	e018      	b.n	800a23e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a20c:	f7fd f95c 	bl	80074c8 <HAL_GetTick>
 800a210:	4602      	mov	r2, r0
 800a212:	697b      	ldr	r3, [r7, #20]
 800a214:	1ad3      	subs	r3, r2, r3
 800a216:	683a      	ldr	r2, [r7, #0]
 800a218:	429a      	cmp	r2, r3
 800a21a:	d803      	bhi.n	800a224 <HAL_SPI_Receive+0x1d2>
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a222:	d102      	bne.n	800a22a <HAL_SPI_Receive+0x1d8>
 800a224:	683b      	ldr	r3, [r7, #0]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d109      	bne.n	800a23e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	2201      	movs	r2, #1
 800a22e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	2200      	movs	r2, #0
 800a236:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a23a:	2303      	movs	r3, #3
 800a23c:	e01e      	b.n	800a27c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a242:	b29b      	uxth	r3, r3
 800a244:	2b00      	cmp	r3, #0
 800a246:	d1c6      	bne.n	800a1d6 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a248:	697a      	ldr	r2, [r7, #20]
 800a24a:	6839      	ldr	r1, [r7, #0]
 800a24c:	68f8      	ldr	r0, [r7, #12]
 800a24e:	f000 fa4b 	bl	800a6e8 <SPI_EndRxTransaction>
 800a252:	4603      	mov	r3, r0
 800a254:	2b00      	cmp	r3, #0
 800a256:	d002      	beq.n	800a25e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	2220      	movs	r2, #32
 800a25c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	2201      	movs	r2, #1
 800a262:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	2200      	movs	r2, #0
 800a26a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a272:	2b00      	cmp	r3, #0
 800a274:	d001      	beq.n	800a27a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800a276:	2301      	movs	r3, #1
 800a278:	e000      	b.n	800a27c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800a27a:	2300      	movs	r3, #0
  }
}
 800a27c:	4618      	mov	r0, r3
 800a27e:	3718      	adds	r7, #24
 800a280:	46bd      	mov	sp, r7
 800a282:	bd80      	pop	{r7, pc}

0800a284 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a284:	b580      	push	{r7, lr}
 800a286:	b08a      	sub	sp, #40	@ 0x28
 800a288:	af00      	add	r7, sp, #0
 800a28a:	60f8      	str	r0, [r7, #12]
 800a28c:	60b9      	str	r1, [r7, #8]
 800a28e:	607a      	str	r2, [r7, #4]
 800a290:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a292:	2301      	movs	r3, #1
 800a294:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a296:	f7fd f917 	bl	80074c8 <HAL_GetTick>
 800a29a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a2a2:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	685b      	ldr	r3, [r3, #4]
 800a2a8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800a2aa:	887b      	ldrh	r3, [r7, #2]
 800a2ac:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a2ae:	7ffb      	ldrb	r3, [r7, #31]
 800a2b0:	2b01      	cmp	r3, #1
 800a2b2:	d00c      	beq.n	800a2ce <HAL_SPI_TransmitReceive+0x4a>
 800a2b4:	69bb      	ldr	r3, [r7, #24]
 800a2b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a2ba:	d106      	bne.n	800a2ca <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	689b      	ldr	r3, [r3, #8]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d102      	bne.n	800a2ca <HAL_SPI_TransmitReceive+0x46>
 800a2c4:	7ffb      	ldrb	r3, [r7, #31]
 800a2c6:	2b04      	cmp	r3, #4
 800a2c8:	d001      	beq.n	800a2ce <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800a2ca:	2302      	movs	r3, #2
 800a2cc:	e17f      	b.n	800a5ce <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a2ce:	68bb      	ldr	r3, [r7, #8]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d005      	beq.n	800a2e0 <HAL_SPI_TransmitReceive+0x5c>
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d002      	beq.n	800a2e0 <HAL_SPI_TransmitReceive+0x5c>
 800a2da:	887b      	ldrh	r3, [r7, #2]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d101      	bne.n	800a2e4 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800a2e0:	2301      	movs	r3, #1
 800a2e2:	e174      	b.n	800a5ce <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a2ea:	2b01      	cmp	r3, #1
 800a2ec:	d101      	bne.n	800a2f2 <HAL_SPI_TransmitReceive+0x6e>
 800a2ee:	2302      	movs	r3, #2
 800a2f0:	e16d      	b.n	800a5ce <HAL_SPI_TransmitReceive+0x34a>
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	2201      	movs	r2, #1
 800a2f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a300:	b2db      	uxtb	r3, r3
 800a302:	2b04      	cmp	r3, #4
 800a304:	d003      	beq.n	800a30e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	2205      	movs	r2, #5
 800a30a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	2200      	movs	r2, #0
 800a312:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	687a      	ldr	r2, [r7, #4]
 800a318:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	887a      	ldrh	r2, [r7, #2]
 800a31e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	887a      	ldrh	r2, [r7, #2]
 800a324:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	68ba      	ldr	r2, [r7, #8]
 800a32a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	887a      	ldrh	r2, [r7, #2]
 800a330:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	887a      	ldrh	r2, [r7, #2]
 800a336:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	2200      	movs	r2, #0
 800a33c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	2200      	movs	r2, #0
 800a342:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a34e:	2b40      	cmp	r3, #64	@ 0x40
 800a350:	d007      	beq.n	800a362 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	681a      	ldr	r2, [r3, #0]
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a360:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	68db      	ldr	r3, [r3, #12]
 800a366:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a36a:	d17e      	bne.n	800a46a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	685b      	ldr	r3, [r3, #4]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d002      	beq.n	800a37a <HAL_SPI_TransmitReceive+0xf6>
 800a374:	8afb      	ldrh	r3, [r7, #22]
 800a376:	2b01      	cmp	r3, #1
 800a378:	d16c      	bne.n	800a454 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a37e:	881a      	ldrh	r2, [r3, #0]
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a38a:	1c9a      	adds	r2, r3, #2
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a394:	b29b      	uxth	r3, r3
 800a396:	3b01      	subs	r3, #1
 800a398:	b29a      	uxth	r2, r3
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a39e:	e059      	b.n	800a454 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	689b      	ldr	r3, [r3, #8]
 800a3a6:	f003 0302 	and.w	r3, r3, #2
 800a3aa:	2b02      	cmp	r3, #2
 800a3ac:	d11b      	bne.n	800a3e6 <HAL_SPI_TransmitReceive+0x162>
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a3b2:	b29b      	uxth	r3, r3
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d016      	beq.n	800a3e6 <HAL_SPI_TransmitReceive+0x162>
 800a3b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3ba:	2b01      	cmp	r3, #1
 800a3bc:	d113      	bne.n	800a3e6 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3c2:	881a      	ldrh	r2, [r3, #0]
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3ce:	1c9a      	adds	r2, r3, #2
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a3d8:	b29b      	uxth	r3, r3
 800a3da:	3b01      	subs	r3, #1
 800a3dc:	b29a      	uxth	r2, r3
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	689b      	ldr	r3, [r3, #8]
 800a3ec:	f003 0301 	and.w	r3, r3, #1
 800a3f0:	2b01      	cmp	r3, #1
 800a3f2:	d119      	bne.n	800a428 <HAL_SPI_TransmitReceive+0x1a4>
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a3f8:	b29b      	uxth	r3, r3
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d014      	beq.n	800a428 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	68da      	ldr	r2, [r3, #12]
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a408:	b292      	uxth	r2, r2
 800a40a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a410:	1c9a      	adds	r2, r3, #2
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a41a:	b29b      	uxth	r3, r3
 800a41c:	3b01      	subs	r3, #1
 800a41e:	b29a      	uxth	r2, r3
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a424:	2301      	movs	r3, #1
 800a426:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a428:	f7fd f84e 	bl	80074c8 <HAL_GetTick>
 800a42c:	4602      	mov	r2, r0
 800a42e:	6a3b      	ldr	r3, [r7, #32]
 800a430:	1ad3      	subs	r3, r2, r3
 800a432:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a434:	429a      	cmp	r2, r3
 800a436:	d80d      	bhi.n	800a454 <HAL_SPI_TransmitReceive+0x1d0>
 800a438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a43a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a43e:	d009      	beq.n	800a454 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	2201      	movs	r2, #1
 800a444:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	2200      	movs	r2, #0
 800a44c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800a450:	2303      	movs	r3, #3
 800a452:	e0bc      	b.n	800a5ce <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a458:	b29b      	uxth	r3, r3
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d1a0      	bne.n	800a3a0 <HAL_SPI_TransmitReceive+0x11c>
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a462:	b29b      	uxth	r3, r3
 800a464:	2b00      	cmp	r3, #0
 800a466:	d19b      	bne.n	800a3a0 <HAL_SPI_TransmitReceive+0x11c>
 800a468:	e082      	b.n	800a570 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	685b      	ldr	r3, [r3, #4]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d002      	beq.n	800a478 <HAL_SPI_TransmitReceive+0x1f4>
 800a472:	8afb      	ldrh	r3, [r7, #22]
 800a474:	2b01      	cmp	r3, #1
 800a476:	d171      	bne.n	800a55c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	330c      	adds	r3, #12
 800a482:	7812      	ldrb	r2, [r2, #0]
 800a484:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a48a:	1c5a      	adds	r2, r3, #1
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a494:	b29b      	uxth	r3, r3
 800a496:	3b01      	subs	r3, #1
 800a498:	b29a      	uxth	r2, r3
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a49e:	e05d      	b.n	800a55c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	689b      	ldr	r3, [r3, #8]
 800a4a6:	f003 0302 	and.w	r3, r3, #2
 800a4aa:	2b02      	cmp	r3, #2
 800a4ac:	d11c      	bne.n	800a4e8 <HAL_SPI_TransmitReceive+0x264>
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a4b2:	b29b      	uxth	r3, r3
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d017      	beq.n	800a4e8 <HAL_SPI_TransmitReceive+0x264>
 800a4b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4ba:	2b01      	cmp	r3, #1
 800a4bc:	d114      	bne.n	800a4e8 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	330c      	adds	r3, #12
 800a4c8:	7812      	ldrb	r2, [r2, #0]
 800a4ca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4d0:	1c5a      	adds	r2, r3, #1
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a4da:	b29b      	uxth	r3, r3
 800a4dc:	3b01      	subs	r3, #1
 800a4de:	b29a      	uxth	r2, r3
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	689b      	ldr	r3, [r3, #8]
 800a4ee:	f003 0301 	and.w	r3, r3, #1
 800a4f2:	2b01      	cmp	r3, #1
 800a4f4:	d119      	bne.n	800a52a <HAL_SPI_TransmitReceive+0x2a6>
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a4fa:	b29b      	uxth	r3, r3
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d014      	beq.n	800a52a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	68da      	ldr	r2, [r3, #12]
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a50a:	b2d2      	uxtb	r2, r2
 800a50c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a512:	1c5a      	adds	r2, r3, #1
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a51c:	b29b      	uxth	r3, r3
 800a51e:	3b01      	subs	r3, #1
 800a520:	b29a      	uxth	r2, r3
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a526:	2301      	movs	r3, #1
 800a528:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a52a:	f7fc ffcd 	bl	80074c8 <HAL_GetTick>
 800a52e:	4602      	mov	r2, r0
 800a530:	6a3b      	ldr	r3, [r7, #32]
 800a532:	1ad3      	subs	r3, r2, r3
 800a534:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a536:	429a      	cmp	r2, r3
 800a538:	d803      	bhi.n	800a542 <HAL_SPI_TransmitReceive+0x2be>
 800a53a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a53c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a540:	d102      	bne.n	800a548 <HAL_SPI_TransmitReceive+0x2c4>
 800a542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a544:	2b00      	cmp	r3, #0
 800a546:	d109      	bne.n	800a55c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	2201      	movs	r2, #1
 800a54c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	2200      	movs	r2, #0
 800a554:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800a558:	2303      	movs	r3, #3
 800a55a:	e038      	b.n	800a5ce <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a560:	b29b      	uxth	r3, r3
 800a562:	2b00      	cmp	r3, #0
 800a564:	d19c      	bne.n	800a4a0 <HAL_SPI_TransmitReceive+0x21c>
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a56a:	b29b      	uxth	r3, r3
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d197      	bne.n	800a4a0 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a570:	6a3a      	ldr	r2, [r7, #32]
 800a572:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a574:	68f8      	ldr	r0, [r7, #12]
 800a576:	f000 f91d 	bl	800a7b4 <SPI_EndRxTxTransaction>
 800a57a:	4603      	mov	r3, r0
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d008      	beq.n	800a592 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	2220      	movs	r2, #32
 800a584:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	2200      	movs	r2, #0
 800a58a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800a58e:	2301      	movs	r3, #1
 800a590:	e01d      	b.n	800a5ce <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	689b      	ldr	r3, [r3, #8]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d10a      	bne.n	800a5b0 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a59a:	2300      	movs	r3, #0
 800a59c:	613b      	str	r3, [r7, #16]
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	68db      	ldr	r3, [r3, #12]
 800a5a4:	613b      	str	r3, [r7, #16]
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	689b      	ldr	r3, [r3, #8]
 800a5ac:	613b      	str	r3, [r7, #16]
 800a5ae:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	2201      	movs	r2, #1
 800a5b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d001      	beq.n	800a5cc <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800a5c8:	2301      	movs	r3, #1
 800a5ca:	e000      	b.n	800a5ce <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800a5cc:	2300      	movs	r3, #0
  }
}
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	3728      	adds	r7, #40	@ 0x28
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	bd80      	pop	{r7, pc}
	...

0800a5d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b088      	sub	sp, #32
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	60f8      	str	r0, [r7, #12]
 800a5e0:	60b9      	str	r1, [r7, #8]
 800a5e2:	603b      	str	r3, [r7, #0]
 800a5e4:	4613      	mov	r3, r2
 800a5e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a5e8:	f7fc ff6e 	bl	80074c8 <HAL_GetTick>
 800a5ec:	4602      	mov	r2, r0
 800a5ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5f0:	1a9b      	subs	r3, r3, r2
 800a5f2:	683a      	ldr	r2, [r7, #0]
 800a5f4:	4413      	add	r3, r2
 800a5f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a5f8:	f7fc ff66 	bl	80074c8 <HAL_GetTick>
 800a5fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a5fe:	4b39      	ldr	r3, [pc, #228]	@ (800a6e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	015b      	lsls	r3, r3, #5
 800a604:	0d1b      	lsrs	r3, r3, #20
 800a606:	69fa      	ldr	r2, [r7, #28]
 800a608:	fb02 f303 	mul.w	r3, r2, r3
 800a60c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a60e:	e055      	b.n	800a6bc <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a610:	683b      	ldr	r3, [r7, #0]
 800a612:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a616:	d051      	beq.n	800a6bc <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a618:	f7fc ff56 	bl	80074c8 <HAL_GetTick>
 800a61c:	4602      	mov	r2, r0
 800a61e:	69bb      	ldr	r3, [r7, #24]
 800a620:	1ad3      	subs	r3, r2, r3
 800a622:	69fa      	ldr	r2, [r7, #28]
 800a624:	429a      	cmp	r2, r3
 800a626:	d902      	bls.n	800a62e <SPI_WaitFlagStateUntilTimeout+0x56>
 800a628:	69fb      	ldr	r3, [r7, #28]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d13d      	bne.n	800a6aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	685a      	ldr	r2, [r3, #4]
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a63c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	685b      	ldr	r3, [r3, #4]
 800a642:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a646:	d111      	bne.n	800a66c <SPI_WaitFlagStateUntilTimeout+0x94>
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	689b      	ldr	r3, [r3, #8]
 800a64c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a650:	d004      	beq.n	800a65c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	689b      	ldr	r3, [r3, #8]
 800a656:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a65a:	d107      	bne.n	800a66c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	681a      	ldr	r2, [r3, #0]
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a66a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a670:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a674:	d10f      	bne.n	800a696 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	681a      	ldr	r2, [r3, #0]
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a684:	601a      	str	r2, [r3, #0]
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	681a      	ldr	r2, [r3, #0]
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a694:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	2201      	movs	r2, #1
 800a69a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800a6a6:	2303      	movs	r3, #3
 800a6a8:	e018      	b.n	800a6dc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a6aa:	697b      	ldr	r3, [r7, #20]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d102      	bne.n	800a6b6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	61fb      	str	r3, [r7, #28]
 800a6b4:	e002      	b.n	800a6bc <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800a6b6:	697b      	ldr	r3, [r7, #20]
 800a6b8:	3b01      	subs	r3, #1
 800a6ba:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	689a      	ldr	r2, [r3, #8]
 800a6c2:	68bb      	ldr	r3, [r7, #8]
 800a6c4:	4013      	ands	r3, r2
 800a6c6:	68ba      	ldr	r2, [r7, #8]
 800a6c8:	429a      	cmp	r2, r3
 800a6ca:	bf0c      	ite	eq
 800a6cc:	2301      	moveq	r3, #1
 800a6ce:	2300      	movne	r3, #0
 800a6d0:	b2db      	uxtb	r3, r3
 800a6d2:	461a      	mov	r2, r3
 800a6d4:	79fb      	ldrb	r3, [r7, #7]
 800a6d6:	429a      	cmp	r2, r3
 800a6d8:	d19a      	bne.n	800a610 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800a6da:	2300      	movs	r3, #0
}
 800a6dc:	4618      	mov	r0, r3
 800a6de:	3720      	adds	r7, #32
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	bd80      	pop	{r7, pc}
 800a6e4:	20000914 	.word	0x20000914

0800a6e8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b086      	sub	sp, #24
 800a6ec:	af02      	add	r7, sp, #8
 800a6ee:	60f8      	str	r0, [r7, #12]
 800a6f0:	60b9      	str	r1, [r7, #8]
 800a6f2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	685b      	ldr	r3, [r3, #4]
 800a6f8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a6fc:	d111      	bne.n	800a722 <SPI_EndRxTransaction+0x3a>
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	689b      	ldr	r3, [r3, #8]
 800a702:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a706:	d004      	beq.n	800a712 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	689b      	ldr	r3, [r3, #8]
 800a70c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a710:	d107      	bne.n	800a722 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	681a      	ldr	r2, [r3, #0]
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a720:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	685b      	ldr	r3, [r3, #4]
 800a726:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a72a:	d12a      	bne.n	800a782 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	689b      	ldr	r3, [r3, #8]
 800a730:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a734:	d012      	beq.n	800a75c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	9300      	str	r3, [sp, #0]
 800a73a:	68bb      	ldr	r3, [r7, #8]
 800a73c:	2200      	movs	r2, #0
 800a73e:	2180      	movs	r1, #128	@ 0x80
 800a740:	68f8      	ldr	r0, [r7, #12]
 800a742:	f7ff ff49 	bl	800a5d8 <SPI_WaitFlagStateUntilTimeout>
 800a746:	4603      	mov	r3, r0
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d02d      	beq.n	800a7a8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a750:	f043 0220 	orr.w	r2, r3, #32
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800a758:	2303      	movs	r3, #3
 800a75a:	e026      	b.n	800a7aa <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	9300      	str	r3, [sp, #0]
 800a760:	68bb      	ldr	r3, [r7, #8]
 800a762:	2200      	movs	r2, #0
 800a764:	2101      	movs	r1, #1
 800a766:	68f8      	ldr	r0, [r7, #12]
 800a768:	f7ff ff36 	bl	800a5d8 <SPI_WaitFlagStateUntilTimeout>
 800a76c:	4603      	mov	r3, r0
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d01a      	beq.n	800a7a8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a776:	f043 0220 	orr.w	r2, r3, #32
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800a77e:	2303      	movs	r3, #3
 800a780:	e013      	b.n	800a7aa <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	9300      	str	r3, [sp, #0]
 800a786:	68bb      	ldr	r3, [r7, #8]
 800a788:	2200      	movs	r2, #0
 800a78a:	2101      	movs	r1, #1
 800a78c:	68f8      	ldr	r0, [r7, #12]
 800a78e:	f7ff ff23 	bl	800a5d8 <SPI_WaitFlagStateUntilTimeout>
 800a792:	4603      	mov	r3, r0
 800a794:	2b00      	cmp	r3, #0
 800a796:	d007      	beq.n	800a7a8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a79c:	f043 0220 	orr.w	r2, r3, #32
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a7a4:	2303      	movs	r3, #3
 800a7a6:	e000      	b.n	800a7aa <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800a7a8:	2300      	movs	r3, #0
}
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	3710      	adds	r7, #16
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	bd80      	pop	{r7, pc}
	...

0800a7b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a7b4:	b580      	push	{r7, lr}
 800a7b6:	b088      	sub	sp, #32
 800a7b8:	af02      	add	r7, sp, #8
 800a7ba:	60f8      	str	r0, [r7, #12]
 800a7bc:	60b9      	str	r1, [r7, #8]
 800a7be:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	9300      	str	r3, [sp, #0]
 800a7c4:	68bb      	ldr	r3, [r7, #8]
 800a7c6:	2201      	movs	r2, #1
 800a7c8:	2102      	movs	r1, #2
 800a7ca:	68f8      	ldr	r0, [r7, #12]
 800a7cc:	f7ff ff04 	bl	800a5d8 <SPI_WaitFlagStateUntilTimeout>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d007      	beq.n	800a7e6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a7da:	f043 0220 	orr.w	r2, r3, #32
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800a7e2:	2303      	movs	r3, #3
 800a7e4:	e032      	b.n	800a84c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a7e6:	4b1b      	ldr	r3, [pc, #108]	@ (800a854 <SPI_EndRxTxTransaction+0xa0>)
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	4a1b      	ldr	r2, [pc, #108]	@ (800a858 <SPI_EndRxTxTransaction+0xa4>)
 800a7ec:	fba2 2303 	umull	r2, r3, r2, r3
 800a7f0:	0d5b      	lsrs	r3, r3, #21
 800a7f2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a7f6:	fb02 f303 	mul.w	r3, r2, r3
 800a7fa:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	685b      	ldr	r3, [r3, #4]
 800a800:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a804:	d112      	bne.n	800a82c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	9300      	str	r3, [sp, #0]
 800a80a:	68bb      	ldr	r3, [r7, #8]
 800a80c:	2200      	movs	r2, #0
 800a80e:	2180      	movs	r1, #128	@ 0x80
 800a810:	68f8      	ldr	r0, [r7, #12]
 800a812:	f7ff fee1 	bl	800a5d8 <SPI_WaitFlagStateUntilTimeout>
 800a816:	4603      	mov	r3, r0
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d016      	beq.n	800a84a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a820:	f043 0220 	orr.w	r2, r3, #32
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a828:	2303      	movs	r3, #3
 800a82a:	e00f      	b.n	800a84c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a82c:	697b      	ldr	r3, [r7, #20]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d00a      	beq.n	800a848 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800a832:	697b      	ldr	r3, [r7, #20]
 800a834:	3b01      	subs	r3, #1
 800a836:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	689b      	ldr	r3, [r3, #8]
 800a83e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a842:	2b80      	cmp	r3, #128	@ 0x80
 800a844:	d0f2      	beq.n	800a82c <SPI_EndRxTxTransaction+0x78>
 800a846:	e000      	b.n	800a84a <SPI_EndRxTxTransaction+0x96>
        break;
 800a848:	bf00      	nop
  }

  return HAL_OK;
 800a84a:	2300      	movs	r3, #0
}
 800a84c:	4618      	mov	r0, r3
 800a84e:	3718      	adds	r7, #24
 800a850:	46bd      	mov	sp, r7
 800a852:	bd80      	pop	{r7, pc}
 800a854:	20000914 	.word	0x20000914
 800a858:	165e9f81 	.word	0x165e9f81

0800a85c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a85c:	b580      	push	{r7, lr}
 800a85e:	b082      	sub	sp, #8
 800a860:	af00      	add	r7, sp, #0
 800a862:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d101      	bne.n	800a86e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a86a:	2301      	movs	r3, #1
 800a86c:	e042      	b.n	800a8f4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a874:	b2db      	uxtb	r3, r3
 800a876:	2b00      	cmp	r3, #0
 800a878:	d106      	bne.n	800a888 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	2200      	movs	r2, #0
 800a87e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a882:	6878      	ldr	r0, [r7, #4]
 800a884:	f7fc fbbe 	bl	8007004 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	2224      	movs	r2, #36	@ 0x24
 800a88c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	68da      	ldr	r2, [r3, #12]
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a89e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f000 fc99 	bl	800b1d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	691a      	ldr	r2, [r3, #16]
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a8b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	695a      	ldr	r2, [r3, #20]
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a8c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	68da      	ldr	r2, [r3, #12]
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a8d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	2200      	movs	r2, #0
 800a8da:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	2220      	movs	r2, #32
 800a8e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	2220      	movs	r2, #32
 800a8e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2200      	movs	r2, #0
 800a8f0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a8f2:	2300      	movs	r3, #0
}
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	3708      	adds	r7, #8
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	bd80      	pop	{r7, pc}

0800a8fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b0ba      	sub	sp, #232	@ 0xe8
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	68db      	ldr	r3, [r3, #12]
 800a914:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	695b      	ldr	r3, [r3, #20]
 800a91e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800a922:	2300      	movs	r3, #0
 800a924:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800a928:	2300      	movs	r3, #0
 800a92a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a92e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a932:	f003 030f 	and.w	r3, r3, #15
 800a936:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800a93a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d10f      	bne.n	800a962 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a946:	f003 0320 	and.w	r3, r3, #32
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d009      	beq.n	800a962 <HAL_UART_IRQHandler+0x66>
 800a94e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a952:	f003 0320 	and.w	r3, r3, #32
 800a956:	2b00      	cmp	r3, #0
 800a958:	d003      	beq.n	800a962 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a95a:	6878      	ldr	r0, [r7, #4]
 800a95c:	f000 fb7e 	bl	800b05c <UART_Receive_IT>
      return;
 800a960:	e273      	b.n	800ae4a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a962:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a966:	2b00      	cmp	r3, #0
 800a968:	f000 80de 	beq.w	800ab28 <HAL_UART_IRQHandler+0x22c>
 800a96c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a970:	f003 0301 	and.w	r3, r3, #1
 800a974:	2b00      	cmp	r3, #0
 800a976:	d106      	bne.n	800a986 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a978:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a97c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800a980:	2b00      	cmp	r3, #0
 800a982:	f000 80d1 	beq.w	800ab28 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a986:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a98a:	f003 0301 	and.w	r3, r3, #1
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d00b      	beq.n	800a9aa <HAL_UART_IRQHandler+0xae>
 800a992:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a996:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d005      	beq.n	800a9aa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9a2:	f043 0201 	orr.w	r2, r3, #1
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a9aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a9ae:	f003 0304 	and.w	r3, r3, #4
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d00b      	beq.n	800a9ce <HAL_UART_IRQHandler+0xd2>
 800a9b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a9ba:	f003 0301 	and.w	r3, r3, #1
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d005      	beq.n	800a9ce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9c6:	f043 0202 	orr.w	r2, r3, #2
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a9ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a9d2:	f003 0302 	and.w	r3, r3, #2
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d00b      	beq.n	800a9f2 <HAL_UART_IRQHandler+0xf6>
 800a9da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a9de:	f003 0301 	and.w	r3, r3, #1
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d005      	beq.n	800a9f2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9ea:	f043 0204 	orr.w	r2, r3, #4
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a9f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a9f6:	f003 0308 	and.w	r3, r3, #8
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d011      	beq.n	800aa22 <HAL_UART_IRQHandler+0x126>
 800a9fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aa02:	f003 0320 	and.w	r3, r3, #32
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d105      	bne.n	800aa16 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800aa0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800aa0e:	f003 0301 	and.w	r3, r3, #1
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d005      	beq.n	800aa22 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa1a:	f043 0208 	orr.w	r2, r3, #8
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	f000 820a 	beq.w	800ae40 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800aa2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aa30:	f003 0320 	and.w	r3, r3, #32
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d008      	beq.n	800aa4a <HAL_UART_IRQHandler+0x14e>
 800aa38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aa3c:	f003 0320 	and.w	r3, r3, #32
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d002      	beq.n	800aa4a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800aa44:	6878      	ldr	r0, [r7, #4]
 800aa46:	f000 fb09 	bl	800b05c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	695b      	ldr	r3, [r3, #20]
 800aa50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa54:	2b40      	cmp	r3, #64	@ 0x40
 800aa56:	bf0c      	ite	eq
 800aa58:	2301      	moveq	r3, #1
 800aa5a:	2300      	movne	r3, #0
 800aa5c:	b2db      	uxtb	r3, r3
 800aa5e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa66:	f003 0308 	and.w	r3, r3, #8
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d103      	bne.n	800aa76 <HAL_UART_IRQHandler+0x17a>
 800aa6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d04f      	beq.n	800ab16 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800aa76:	6878      	ldr	r0, [r7, #4]
 800aa78:	f000 fa14 	bl	800aea4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	695b      	ldr	r3, [r3, #20]
 800aa82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa86:	2b40      	cmp	r3, #64	@ 0x40
 800aa88:	d141      	bne.n	800ab0e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	3314      	adds	r3, #20
 800aa90:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa94:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800aa98:	e853 3f00 	ldrex	r3, [r3]
 800aa9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800aaa0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800aaa4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aaa8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	3314      	adds	r3, #20
 800aab2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800aab6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800aaba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aabe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800aac2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800aac6:	e841 2300 	strex	r3, r2, [r1]
 800aaca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800aace:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d1d9      	bne.n	800aa8a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d013      	beq.n	800ab06 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aae2:	4a8a      	ldr	r2, [pc, #552]	@ (800ad0c <HAL_UART_IRQHandler+0x410>)
 800aae4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aaea:	4618      	mov	r0, r3
 800aaec:	f7fd f9d1 	bl	8007e92 <HAL_DMA_Abort_IT>
 800aaf0:	4603      	mov	r3, r0
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d016      	beq.n	800ab24 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aafa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aafc:	687a      	ldr	r2, [r7, #4]
 800aafe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800ab00:	4610      	mov	r0, r2
 800ab02:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab04:	e00e      	b.n	800ab24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ab06:	6878      	ldr	r0, [r7, #4]
 800ab08:	f000 f9b6 	bl	800ae78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab0c:	e00a      	b.n	800ab24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	f000 f9b2 	bl	800ae78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab14:	e006      	b.n	800ab24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ab16:	6878      	ldr	r0, [r7, #4]
 800ab18:	f000 f9ae 	bl	800ae78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2200      	movs	r2, #0
 800ab20:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800ab22:	e18d      	b.n	800ae40 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab24:	bf00      	nop
    return;
 800ab26:	e18b      	b.n	800ae40 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab2c:	2b01      	cmp	r3, #1
 800ab2e:	f040 8167 	bne.w	800ae00 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800ab32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab36:	f003 0310 	and.w	r3, r3, #16
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	f000 8160 	beq.w	800ae00 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800ab40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab44:	f003 0310 	and.w	r3, r3, #16
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	f000 8159 	beq.w	800ae00 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ab4e:	2300      	movs	r3, #0
 800ab50:	60bb      	str	r3, [r7, #8]
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	60bb      	str	r3, [r7, #8]
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	685b      	ldr	r3, [r3, #4]
 800ab60:	60bb      	str	r3, [r7, #8]
 800ab62:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	695b      	ldr	r3, [r3, #20]
 800ab6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab6e:	2b40      	cmp	r3, #64	@ 0x40
 800ab70:	f040 80ce 	bne.w	800ad10 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	685b      	ldr	r3, [r3, #4]
 800ab7c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ab80:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	f000 80a9 	beq.w	800acdc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ab8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ab92:	429a      	cmp	r2, r3
 800ab94:	f080 80a2 	bcs.w	800acdc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ab9e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aba4:	69db      	ldr	r3, [r3, #28]
 800aba6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800abaa:	f000 8088 	beq.w	800acbe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	330c      	adds	r3, #12
 800abb4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abb8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800abbc:	e853 3f00 	ldrex	r3, [r3]
 800abc0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800abc4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800abc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800abcc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	330c      	adds	r3, #12
 800abd6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800abda:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800abde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abe2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800abe6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800abea:	e841 2300 	strex	r3, r2, [r1]
 800abee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800abf2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d1d9      	bne.n	800abae <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	3314      	adds	r3, #20
 800ac00:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac04:	e853 3f00 	ldrex	r3, [r3]
 800ac08:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ac0a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ac0c:	f023 0301 	bic.w	r3, r3, #1
 800ac10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	3314      	adds	r3, #20
 800ac1a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ac1e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ac22:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac24:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ac26:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ac2a:	e841 2300 	strex	r3, r2, [r1]
 800ac2e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ac30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d1e1      	bne.n	800abfa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	3314      	adds	r3, #20
 800ac3c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ac40:	e853 3f00 	ldrex	r3, [r3]
 800ac44:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ac46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ac48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ac4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	3314      	adds	r3, #20
 800ac56:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ac5a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ac5c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac5e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ac60:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ac62:	e841 2300 	strex	r3, r2, [r1]
 800ac66:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ac68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d1e3      	bne.n	800ac36 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	2220      	movs	r2, #32
 800ac72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2200      	movs	r2, #0
 800ac7a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	330c      	adds	r3, #12
 800ac82:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac86:	e853 3f00 	ldrex	r3, [r3]
 800ac8a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ac8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac8e:	f023 0310 	bic.w	r3, r3, #16
 800ac92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	330c      	adds	r3, #12
 800ac9c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800aca0:	65ba      	str	r2, [r7, #88]	@ 0x58
 800aca2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aca4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800aca6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aca8:	e841 2300 	strex	r3, r2, [r1]
 800acac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800acae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d1e3      	bne.n	800ac7c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acb8:	4618      	mov	r0, r3
 800acba:	f7fd f87a 	bl	8007db2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	2202      	movs	r2, #2
 800acc2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800accc:	b29b      	uxth	r3, r3
 800acce:	1ad3      	subs	r3, r2, r3
 800acd0:	b29b      	uxth	r3, r3
 800acd2:	4619      	mov	r1, r3
 800acd4:	6878      	ldr	r0, [r7, #4]
 800acd6:	f000 f8d9 	bl	800ae8c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800acda:	e0b3      	b.n	800ae44 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ace0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ace4:	429a      	cmp	r2, r3
 800ace6:	f040 80ad 	bne.w	800ae44 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acee:	69db      	ldr	r3, [r3, #28]
 800acf0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800acf4:	f040 80a6 	bne.w	800ae44 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	2202      	movs	r2, #2
 800acfc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ad02:	4619      	mov	r1, r3
 800ad04:	6878      	ldr	r0, [r7, #4]
 800ad06:	f000 f8c1 	bl	800ae8c <HAL_UARTEx_RxEventCallback>
      return;
 800ad0a:	e09b      	b.n	800ae44 <HAL_UART_IRQHandler+0x548>
 800ad0c:	0800af6b 	.word	0x0800af6b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ad18:	b29b      	uxth	r3, r3
 800ad1a:	1ad3      	subs	r3, r2, r3
 800ad1c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ad24:	b29b      	uxth	r3, r3
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	f000 808e 	beq.w	800ae48 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800ad2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	f000 8089 	beq.w	800ae48 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	330c      	adds	r3, #12
 800ad3c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad40:	e853 3f00 	ldrex	r3, [r3]
 800ad44:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ad46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ad4c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	330c      	adds	r3, #12
 800ad56:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800ad5a:	647a      	str	r2, [r7, #68]	@ 0x44
 800ad5c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad5e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ad60:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ad62:	e841 2300 	strex	r3, r2, [r1]
 800ad66:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ad68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d1e3      	bne.n	800ad36 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	3314      	adds	r3, #20
 800ad74:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad78:	e853 3f00 	ldrex	r3, [r3]
 800ad7c:	623b      	str	r3, [r7, #32]
   return(result);
 800ad7e:	6a3b      	ldr	r3, [r7, #32]
 800ad80:	f023 0301 	bic.w	r3, r3, #1
 800ad84:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	3314      	adds	r3, #20
 800ad8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ad92:	633a      	str	r2, [r7, #48]	@ 0x30
 800ad94:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad9a:	e841 2300 	strex	r3, r2, [r1]
 800ad9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ada0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d1e3      	bne.n	800ad6e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	2220      	movs	r2, #32
 800adaa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	2200      	movs	r2, #0
 800adb2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	330c      	adds	r3, #12
 800adba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adbc:	693b      	ldr	r3, [r7, #16]
 800adbe:	e853 3f00 	ldrex	r3, [r3]
 800adc2:	60fb      	str	r3, [r7, #12]
   return(result);
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	f023 0310 	bic.w	r3, r3, #16
 800adca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	330c      	adds	r3, #12
 800add4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800add8:	61fa      	str	r2, [r7, #28]
 800adda:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800addc:	69b9      	ldr	r1, [r7, #24]
 800adde:	69fa      	ldr	r2, [r7, #28]
 800ade0:	e841 2300 	strex	r3, r2, [r1]
 800ade4:	617b      	str	r3, [r7, #20]
   return(result);
 800ade6:	697b      	ldr	r3, [r7, #20]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d1e3      	bne.n	800adb4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	2202      	movs	r2, #2
 800adf0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800adf2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800adf6:	4619      	mov	r1, r3
 800adf8:	6878      	ldr	r0, [r7, #4]
 800adfa:	f000 f847 	bl	800ae8c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800adfe:	e023      	b.n	800ae48 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800ae00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ae04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d009      	beq.n	800ae20 <HAL_UART_IRQHandler+0x524>
 800ae0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ae10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d003      	beq.n	800ae20 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800ae18:	6878      	ldr	r0, [r7, #4]
 800ae1a:	f000 f8b7 	bl	800af8c <UART_Transmit_IT>
    return;
 800ae1e:	e014      	b.n	800ae4a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800ae20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ae24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d00e      	beq.n	800ae4a <HAL_UART_IRQHandler+0x54e>
 800ae2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ae30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d008      	beq.n	800ae4a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800ae38:	6878      	ldr	r0, [r7, #4]
 800ae3a:	f000 f8f7 	bl	800b02c <UART_EndTransmit_IT>
    return;
 800ae3e:	e004      	b.n	800ae4a <HAL_UART_IRQHandler+0x54e>
    return;
 800ae40:	bf00      	nop
 800ae42:	e002      	b.n	800ae4a <HAL_UART_IRQHandler+0x54e>
      return;
 800ae44:	bf00      	nop
 800ae46:	e000      	b.n	800ae4a <HAL_UART_IRQHandler+0x54e>
      return;
 800ae48:	bf00      	nop
  }
}
 800ae4a:	37e8      	adds	r7, #232	@ 0xe8
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	bd80      	pop	{r7, pc}

0800ae50 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ae50:	b480      	push	{r7}
 800ae52:	b083      	sub	sp, #12
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800ae58:	bf00      	nop
 800ae5a:	370c      	adds	r7, #12
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae62:	4770      	bx	lr

0800ae64 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ae64:	b480      	push	{r7}
 800ae66:	b083      	sub	sp, #12
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800ae6c:	bf00      	nop
 800ae6e:	370c      	adds	r7, #12
 800ae70:	46bd      	mov	sp, r7
 800ae72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae76:	4770      	bx	lr

0800ae78 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ae78:	b480      	push	{r7}
 800ae7a:	b083      	sub	sp, #12
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800ae80:	bf00      	nop
 800ae82:	370c      	adds	r7, #12
 800ae84:	46bd      	mov	sp, r7
 800ae86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8a:	4770      	bx	lr

0800ae8c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ae8c:	b480      	push	{r7}
 800ae8e:	b083      	sub	sp, #12
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
 800ae94:	460b      	mov	r3, r1
 800ae96:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ae98:	bf00      	nop
 800ae9a:	370c      	adds	r7, #12
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea2:	4770      	bx	lr

0800aea4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aea4:	b480      	push	{r7}
 800aea6:	b095      	sub	sp, #84	@ 0x54
 800aea8:	af00      	add	r7, sp, #0
 800aeaa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	330c      	adds	r3, #12
 800aeb2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aeb6:	e853 3f00 	ldrex	r3, [r3]
 800aeba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800aebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aebe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aec2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	330c      	adds	r3, #12
 800aeca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800aecc:	643a      	str	r2, [r7, #64]	@ 0x40
 800aece:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aed0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800aed2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aed4:	e841 2300 	strex	r3, r2, [r1]
 800aed8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aeda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d1e5      	bne.n	800aeac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	3314      	adds	r3, #20
 800aee6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aee8:	6a3b      	ldr	r3, [r7, #32]
 800aeea:	e853 3f00 	ldrex	r3, [r3]
 800aeee:	61fb      	str	r3, [r7, #28]
   return(result);
 800aef0:	69fb      	ldr	r3, [r7, #28]
 800aef2:	f023 0301 	bic.w	r3, r3, #1
 800aef6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	3314      	adds	r3, #20
 800aefe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800af00:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800af02:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af04:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800af06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800af08:	e841 2300 	strex	r3, r2, [r1]
 800af0c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800af0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af10:	2b00      	cmp	r3, #0
 800af12:	d1e5      	bne.n	800aee0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af18:	2b01      	cmp	r3, #1
 800af1a:	d119      	bne.n	800af50 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	330c      	adds	r3, #12
 800af22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	e853 3f00 	ldrex	r3, [r3]
 800af2a:	60bb      	str	r3, [r7, #8]
   return(result);
 800af2c:	68bb      	ldr	r3, [r7, #8]
 800af2e:	f023 0310 	bic.w	r3, r3, #16
 800af32:	647b      	str	r3, [r7, #68]	@ 0x44
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	330c      	adds	r3, #12
 800af3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800af3c:	61ba      	str	r2, [r7, #24]
 800af3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af40:	6979      	ldr	r1, [r7, #20]
 800af42:	69ba      	ldr	r2, [r7, #24]
 800af44:	e841 2300 	strex	r3, r2, [r1]
 800af48:	613b      	str	r3, [r7, #16]
   return(result);
 800af4a:	693b      	ldr	r3, [r7, #16]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d1e5      	bne.n	800af1c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	2220      	movs	r2, #32
 800af54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2200      	movs	r2, #0
 800af5c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800af5e:	bf00      	nop
 800af60:	3754      	adds	r7, #84	@ 0x54
 800af62:	46bd      	mov	sp, r7
 800af64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af68:	4770      	bx	lr

0800af6a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800af6a:	b580      	push	{r7, lr}
 800af6c:	b084      	sub	sp, #16
 800af6e:	af00      	add	r7, sp, #0
 800af70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af76:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	2200      	movs	r2, #0
 800af7c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800af7e:	68f8      	ldr	r0, [r7, #12]
 800af80:	f7ff ff7a 	bl	800ae78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800af84:	bf00      	nop
 800af86:	3710      	adds	r7, #16
 800af88:	46bd      	mov	sp, r7
 800af8a:	bd80      	pop	{r7, pc}

0800af8c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800af8c:	b480      	push	{r7}
 800af8e:	b085      	sub	sp, #20
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af9a:	b2db      	uxtb	r3, r3
 800af9c:	2b21      	cmp	r3, #33	@ 0x21
 800af9e:	d13e      	bne.n	800b01e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	689b      	ldr	r3, [r3, #8]
 800afa4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800afa8:	d114      	bne.n	800afd4 <UART_Transmit_IT+0x48>
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	691b      	ldr	r3, [r3, #16]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d110      	bne.n	800afd4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	6a1b      	ldr	r3, [r3, #32]
 800afb6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	881b      	ldrh	r3, [r3, #0]
 800afbc:	461a      	mov	r2, r3
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800afc6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	6a1b      	ldr	r3, [r3, #32]
 800afcc:	1c9a      	adds	r2, r3, #2
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	621a      	str	r2, [r3, #32]
 800afd2:	e008      	b.n	800afe6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	6a1b      	ldr	r3, [r3, #32]
 800afd8:	1c59      	adds	r1, r3, #1
 800afda:	687a      	ldr	r2, [r7, #4]
 800afdc:	6211      	str	r1, [r2, #32]
 800afde:	781a      	ldrb	r2, [r3, #0]
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800afea:	b29b      	uxth	r3, r3
 800afec:	3b01      	subs	r3, #1
 800afee:	b29b      	uxth	r3, r3
 800aff0:	687a      	ldr	r2, [r7, #4]
 800aff2:	4619      	mov	r1, r3
 800aff4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d10f      	bne.n	800b01a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	68da      	ldr	r2, [r3, #12]
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b008:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	68da      	ldr	r2, [r3, #12]
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b018:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b01a:	2300      	movs	r3, #0
 800b01c:	e000      	b.n	800b020 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b01e:	2302      	movs	r3, #2
  }
}
 800b020:	4618      	mov	r0, r3
 800b022:	3714      	adds	r7, #20
 800b024:	46bd      	mov	sp, r7
 800b026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02a:	4770      	bx	lr

0800b02c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b082      	sub	sp, #8
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	68da      	ldr	r2, [r3, #12]
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b042:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	2220      	movs	r2, #32
 800b048:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b04c:	6878      	ldr	r0, [r7, #4]
 800b04e:	f7ff feff 	bl	800ae50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b052:	2300      	movs	r3, #0
}
 800b054:	4618      	mov	r0, r3
 800b056:	3708      	adds	r7, #8
 800b058:	46bd      	mov	sp, r7
 800b05a:	bd80      	pop	{r7, pc}

0800b05c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b05c:	b580      	push	{r7, lr}
 800b05e:	b08c      	sub	sp, #48	@ 0x30
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800b064:	2300      	movs	r3, #0
 800b066:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800b068:	2300      	movs	r3, #0
 800b06a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b072:	b2db      	uxtb	r3, r3
 800b074:	2b22      	cmp	r3, #34	@ 0x22
 800b076:	f040 80aa 	bne.w	800b1ce <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	689b      	ldr	r3, [r3, #8]
 800b07e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b082:	d115      	bne.n	800b0b0 <UART_Receive_IT+0x54>
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	691b      	ldr	r3, [r3, #16]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d111      	bne.n	800b0b0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b090:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	685b      	ldr	r3, [r3, #4]
 800b098:	b29b      	uxth	r3, r3
 800b09a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b09e:	b29a      	uxth	r2, r3
 800b0a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0a2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0a8:	1c9a      	adds	r2, r3, #2
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	629a      	str	r2, [r3, #40]	@ 0x28
 800b0ae:	e024      	b.n	800b0fa <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	689b      	ldr	r3, [r3, #8]
 800b0ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b0be:	d007      	beq.n	800b0d0 <UART_Receive_IT+0x74>
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	689b      	ldr	r3, [r3, #8]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d10a      	bne.n	800b0de <UART_Receive_IT+0x82>
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	691b      	ldr	r3, [r3, #16]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d106      	bne.n	800b0de <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	685b      	ldr	r3, [r3, #4]
 800b0d6:	b2da      	uxtb	r2, r3
 800b0d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0da:	701a      	strb	r2, [r3, #0]
 800b0dc:	e008      	b.n	800b0f0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	685b      	ldr	r3, [r3, #4]
 800b0e4:	b2db      	uxtb	r3, r3
 800b0e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b0ea:	b2da      	uxtb	r2, r3
 800b0ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0ee:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0f4:	1c5a      	adds	r2, r3, #1
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b0fe:	b29b      	uxth	r3, r3
 800b100:	3b01      	subs	r3, #1
 800b102:	b29b      	uxth	r3, r3
 800b104:	687a      	ldr	r2, [r7, #4]
 800b106:	4619      	mov	r1, r3
 800b108:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d15d      	bne.n	800b1ca <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	68da      	ldr	r2, [r3, #12]
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	f022 0220 	bic.w	r2, r2, #32
 800b11c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	68da      	ldr	r2, [r3, #12]
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b12c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	695a      	ldr	r2, [r3, #20]
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	f022 0201 	bic.w	r2, r2, #1
 800b13c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	2220      	movs	r2, #32
 800b142:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	2200      	movs	r2, #0
 800b14a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b150:	2b01      	cmp	r3, #1
 800b152:	d135      	bne.n	800b1c0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	2200      	movs	r2, #0
 800b158:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	330c      	adds	r3, #12
 800b160:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b162:	697b      	ldr	r3, [r7, #20]
 800b164:	e853 3f00 	ldrex	r3, [r3]
 800b168:	613b      	str	r3, [r7, #16]
   return(result);
 800b16a:	693b      	ldr	r3, [r7, #16]
 800b16c:	f023 0310 	bic.w	r3, r3, #16
 800b170:	627b      	str	r3, [r7, #36]	@ 0x24
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	330c      	adds	r3, #12
 800b178:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b17a:	623a      	str	r2, [r7, #32]
 800b17c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b17e:	69f9      	ldr	r1, [r7, #28]
 800b180:	6a3a      	ldr	r2, [r7, #32]
 800b182:	e841 2300 	strex	r3, r2, [r1]
 800b186:	61bb      	str	r3, [r7, #24]
   return(result);
 800b188:	69bb      	ldr	r3, [r7, #24]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d1e5      	bne.n	800b15a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	f003 0310 	and.w	r3, r3, #16
 800b198:	2b10      	cmp	r3, #16
 800b19a:	d10a      	bne.n	800b1b2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b19c:	2300      	movs	r3, #0
 800b19e:	60fb      	str	r3, [r7, #12]
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	60fb      	str	r3, [r7, #12]
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	685b      	ldr	r3, [r3, #4]
 800b1ae:	60fb      	str	r3, [r7, #12]
 800b1b0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b1b6:	4619      	mov	r1, r3
 800b1b8:	6878      	ldr	r0, [r7, #4]
 800b1ba:	f7ff fe67 	bl	800ae8c <HAL_UARTEx_RxEventCallback>
 800b1be:	e002      	b.n	800b1c6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b1c0:	6878      	ldr	r0, [r7, #4]
 800b1c2:	f7ff fe4f 	bl	800ae64 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b1c6:	2300      	movs	r3, #0
 800b1c8:	e002      	b.n	800b1d0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	e000      	b.n	800b1d0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800b1ce:	2302      	movs	r3, #2
  }
}
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	3730      	adds	r7, #48	@ 0x30
 800b1d4:	46bd      	mov	sp, r7
 800b1d6:	bd80      	pop	{r7, pc}

0800b1d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b1d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b1dc:	b0c0      	sub	sp, #256	@ 0x100
 800b1de:	af00      	add	r7, sp, #0
 800b1e0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b1e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	691b      	ldr	r3, [r3, #16]
 800b1ec:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800b1f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1f4:	68d9      	ldr	r1, [r3, #12]
 800b1f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1fa:	681a      	ldr	r2, [r3, #0]
 800b1fc:	ea40 0301 	orr.w	r3, r0, r1
 800b200:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b202:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b206:	689a      	ldr	r2, [r3, #8]
 800b208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b20c:	691b      	ldr	r3, [r3, #16]
 800b20e:	431a      	orrs	r2, r3
 800b210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b214:	695b      	ldr	r3, [r3, #20]
 800b216:	431a      	orrs	r2, r3
 800b218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b21c:	69db      	ldr	r3, [r3, #28]
 800b21e:	4313      	orrs	r3, r2
 800b220:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	68db      	ldr	r3, [r3, #12]
 800b22c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800b230:	f021 010c 	bic.w	r1, r1, #12
 800b234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b238:	681a      	ldr	r2, [r3, #0]
 800b23a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b23e:	430b      	orrs	r3, r1
 800b240:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b242:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	695b      	ldr	r3, [r3, #20]
 800b24a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800b24e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b252:	6999      	ldr	r1, [r3, #24]
 800b254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b258:	681a      	ldr	r2, [r3, #0]
 800b25a:	ea40 0301 	orr.w	r3, r0, r1
 800b25e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b264:	681a      	ldr	r2, [r3, #0]
 800b266:	4b8f      	ldr	r3, [pc, #572]	@ (800b4a4 <UART_SetConfig+0x2cc>)
 800b268:	429a      	cmp	r2, r3
 800b26a:	d005      	beq.n	800b278 <UART_SetConfig+0xa0>
 800b26c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b270:	681a      	ldr	r2, [r3, #0]
 800b272:	4b8d      	ldr	r3, [pc, #564]	@ (800b4a8 <UART_SetConfig+0x2d0>)
 800b274:	429a      	cmp	r2, r3
 800b276:	d104      	bne.n	800b282 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b278:	f7fe fd0a 	bl	8009c90 <HAL_RCC_GetPCLK2Freq>
 800b27c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800b280:	e003      	b.n	800b28a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b282:	f7fe fcf1 	bl	8009c68 <HAL_RCC_GetPCLK1Freq>
 800b286:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b28a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b28e:	69db      	ldr	r3, [r3, #28]
 800b290:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b294:	f040 810c 	bne.w	800b4b0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b298:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b29c:	2200      	movs	r2, #0
 800b29e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b2a2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800b2a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800b2aa:	4622      	mov	r2, r4
 800b2ac:	462b      	mov	r3, r5
 800b2ae:	1891      	adds	r1, r2, r2
 800b2b0:	65b9      	str	r1, [r7, #88]	@ 0x58
 800b2b2:	415b      	adcs	r3, r3
 800b2b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b2b6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800b2ba:	4621      	mov	r1, r4
 800b2bc:	eb12 0801 	adds.w	r8, r2, r1
 800b2c0:	4629      	mov	r1, r5
 800b2c2:	eb43 0901 	adc.w	r9, r3, r1
 800b2c6:	f04f 0200 	mov.w	r2, #0
 800b2ca:	f04f 0300 	mov.w	r3, #0
 800b2ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b2d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b2d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b2da:	4690      	mov	r8, r2
 800b2dc:	4699      	mov	r9, r3
 800b2de:	4623      	mov	r3, r4
 800b2e0:	eb18 0303 	adds.w	r3, r8, r3
 800b2e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b2e8:	462b      	mov	r3, r5
 800b2ea:	eb49 0303 	adc.w	r3, r9, r3
 800b2ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b2f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b2f6:	685b      	ldr	r3, [r3, #4]
 800b2f8:	2200      	movs	r2, #0
 800b2fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b2fe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800b302:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b306:	460b      	mov	r3, r1
 800b308:	18db      	adds	r3, r3, r3
 800b30a:	653b      	str	r3, [r7, #80]	@ 0x50
 800b30c:	4613      	mov	r3, r2
 800b30e:	eb42 0303 	adc.w	r3, r2, r3
 800b312:	657b      	str	r3, [r7, #84]	@ 0x54
 800b314:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800b318:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800b31c:	f7f5 fcbc 	bl	8000c98 <__aeabi_uldivmod>
 800b320:	4602      	mov	r2, r0
 800b322:	460b      	mov	r3, r1
 800b324:	4b61      	ldr	r3, [pc, #388]	@ (800b4ac <UART_SetConfig+0x2d4>)
 800b326:	fba3 2302 	umull	r2, r3, r3, r2
 800b32a:	095b      	lsrs	r3, r3, #5
 800b32c:	011c      	lsls	r4, r3, #4
 800b32e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b332:	2200      	movs	r2, #0
 800b334:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b338:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800b33c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800b340:	4642      	mov	r2, r8
 800b342:	464b      	mov	r3, r9
 800b344:	1891      	adds	r1, r2, r2
 800b346:	64b9      	str	r1, [r7, #72]	@ 0x48
 800b348:	415b      	adcs	r3, r3
 800b34a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b34c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b350:	4641      	mov	r1, r8
 800b352:	eb12 0a01 	adds.w	sl, r2, r1
 800b356:	4649      	mov	r1, r9
 800b358:	eb43 0b01 	adc.w	fp, r3, r1
 800b35c:	f04f 0200 	mov.w	r2, #0
 800b360:	f04f 0300 	mov.w	r3, #0
 800b364:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b368:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b36c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b370:	4692      	mov	sl, r2
 800b372:	469b      	mov	fp, r3
 800b374:	4643      	mov	r3, r8
 800b376:	eb1a 0303 	adds.w	r3, sl, r3
 800b37a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b37e:	464b      	mov	r3, r9
 800b380:	eb4b 0303 	adc.w	r3, fp, r3
 800b384:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b388:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b38c:	685b      	ldr	r3, [r3, #4]
 800b38e:	2200      	movs	r2, #0
 800b390:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b394:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800b398:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800b39c:	460b      	mov	r3, r1
 800b39e:	18db      	adds	r3, r3, r3
 800b3a0:	643b      	str	r3, [r7, #64]	@ 0x40
 800b3a2:	4613      	mov	r3, r2
 800b3a4:	eb42 0303 	adc.w	r3, r2, r3
 800b3a8:	647b      	str	r3, [r7, #68]	@ 0x44
 800b3aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800b3ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800b3b2:	f7f5 fc71 	bl	8000c98 <__aeabi_uldivmod>
 800b3b6:	4602      	mov	r2, r0
 800b3b8:	460b      	mov	r3, r1
 800b3ba:	4611      	mov	r1, r2
 800b3bc:	4b3b      	ldr	r3, [pc, #236]	@ (800b4ac <UART_SetConfig+0x2d4>)
 800b3be:	fba3 2301 	umull	r2, r3, r3, r1
 800b3c2:	095b      	lsrs	r3, r3, #5
 800b3c4:	2264      	movs	r2, #100	@ 0x64
 800b3c6:	fb02 f303 	mul.w	r3, r2, r3
 800b3ca:	1acb      	subs	r3, r1, r3
 800b3cc:	00db      	lsls	r3, r3, #3
 800b3ce:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800b3d2:	4b36      	ldr	r3, [pc, #216]	@ (800b4ac <UART_SetConfig+0x2d4>)
 800b3d4:	fba3 2302 	umull	r2, r3, r3, r2
 800b3d8:	095b      	lsrs	r3, r3, #5
 800b3da:	005b      	lsls	r3, r3, #1
 800b3dc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800b3e0:	441c      	add	r4, r3
 800b3e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b3e6:	2200      	movs	r2, #0
 800b3e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b3ec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800b3f0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800b3f4:	4642      	mov	r2, r8
 800b3f6:	464b      	mov	r3, r9
 800b3f8:	1891      	adds	r1, r2, r2
 800b3fa:	63b9      	str	r1, [r7, #56]	@ 0x38
 800b3fc:	415b      	adcs	r3, r3
 800b3fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b400:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800b404:	4641      	mov	r1, r8
 800b406:	1851      	adds	r1, r2, r1
 800b408:	6339      	str	r1, [r7, #48]	@ 0x30
 800b40a:	4649      	mov	r1, r9
 800b40c:	414b      	adcs	r3, r1
 800b40e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b410:	f04f 0200 	mov.w	r2, #0
 800b414:	f04f 0300 	mov.w	r3, #0
 800b418:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800b41c:	4659      	mov	r1, fp
 800b41e:	00cb      	lsls	r3, r1, #3
 800b420:	4651      	mov	r1, sl
 800b422:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b426:	4651      	mov	r1, sl
 800b428:	00ca      	lsls	r2, r1, #3
 800b42a:	4610      	mov	r0, r2
 800b42c:	4619      	mov	r1, r3
 800b42e:	4603      	mov	r3, r0
 800b430:	4642      	mov	r2, r8
 800b432:	189b      	adds	r3, r3, r2
 800b434:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b438:	464b      	mov	r3, r9
 800b43a:	460a      	mov	r2, r1
 800b43c:	eb42 0303 	adc.w	r3, r2, r3
 800b440:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b448:	685b      	ldr	r3, [r3, #4]
 800b44a:	2200      	movs	r2, #0
 800b44c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b450:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800b454:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800b458:	460b      	mov	r3, r1
 800b45a:	18db      	adds	r3, r3, r3
 800b45c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b45e:	4613      	mov	r3, r2
 800b460:	eb42 0303 	adc.w	r3, r2, r3
 800b464:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b466:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800b46a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800b46e:	f7f5 fc13 	bl	8000c98 <__aeabi_uldivmod>
 800b472:	4602      	mov	r2, r0
 800b474:	460b      	mov	r3, r1
 800b476:	4b0d      	ldr	r3, [pc, #52]	@ (800b4ac <UART_SetConfig+0x2d4>)
 800b478:	fba3 1302 	umull	r1, r3, r3, r2
 800b47c:	095b      	lsrs	r3, r3, #5
 800b47e:	2164      	movs	r1, #100	@ 0x64
 800b480:	fb01 f303 	mul.w	r3, r1, r3
 800b484:	1ad3      	subs	r3, r2, r3
 800b486:	00db      	lsls	r3, r3, #3
 800b488:	3332      	adds	r3, #50	@ 0x32
 800b48a:	4a08      	ldr	r2, [pc, #32]	@ (800b4ac <UART_SetConfig+0x2d4>)
 800b48c:	fba2 2303 	umull	r2, r3, r2, r3
 800b490:	095b      	lsrs	r3, r3, #5
 800b492:	f003 0207 	and.w	r2, r3, #7
 800b496:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	4422      	add	r2, r4
 800b49e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b4a0:	e106      	b.n	800b6b0 <UART_SetConfig+0x4d8>
 800b4a2:	bf00      	nop
 800b4a4:	40011000 	.word	0x40011000
 800b4a8:	40011400 	.word	0x40011400
 800b4ac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b4b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b4b4:	2200      	movs	r2, #0
 800b4b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b4ba:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800b4be:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800b4c2:	4642      	mov	r2, r8
 800b4c4:	464b      	mov	r3, r9
 800b4c6:	1891      	adds	r1, r2, r2
 800b4c8:	6239      	str	r1, [r7, #32]
 800b4ca:	415b      	adcs	r3, r3
 800b4cc:	627b      	str	r3, [r7, #36]	@ 0x24
 800b4ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b4d2:	4641      	mov	r1, r8
 800b4d4:	1854      	adds	r4, r2, r1
 800b4d6:	4649      	mov	r1, r9
 800b4d8:	eb43 0501 	adc.w	r5, r3, r1
 800b4dc:	f04f 0200 	mov.w	r2, #0
 800b4e0:	f04f 0300 	mov.w	r3, #0
 800b4e4:	00eb      	lsls	r3, r5, #3
 800b4e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b4ea:	00e2      	lsls	r2, r4, #3
 800b4ec:	4614      	mov	r4, r2
 800b4ee:	461d      	mov	r5, r3
 800b4f0:	4643      	mov	r3, r8
 800b4f2:	18e3      	adds	r3, r4, r3
 800b4f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b4f8:	464b      	mov	r3, r9
 800b4fa:	eb45 0303 	adc.w	r3, r5, r3
 800b4fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b506:	685b      	ldr	r3, [r3, #4]
 800b508:	2200      	movs	r2, #0
 800b50a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b50e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b512:	f04f 0200 	mov.w	r2, #0
 800b516:	f04f 0300 	mov.w	r3, #0
 800b51a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800b51e:	4629      	mov	r1, r5
 800b520:	008b      	lsls	r3, r1, #2
 800b522:	4621      	mov	r1, r4
 800b524:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b528:	4621      	mov	r1, r4
 800b52a:	008a      	lsls	r2, r1, #2
 800b52c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800b530:	f7f5 fbb2 	bl	8000c98 <__aeabi_uldivmod>
 800b534:	4602      	mov	r2, r0
 800b536:	460b      	mov	r3, r1
 800b538:	4b60      	ldr	r3, [pc, #384]	@ (800b6bc <UART_SetConfig+0x4e4>)
 800b53a:	fba3 2302 	umull	r2, r3, r3, r2
 800b53e:	095b      	lsrs	r3, r3, #5
 800b540:	011c      	lsls	r4, r3, #4
 800b542:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b546:	2200      	movs	r2, #0
 800b548:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b54c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800b550:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800b554:	4642      	mov	r2, r8
 800b556:	464b      	mov	r3, r9
 800b558:	1891      	adds	r1, r2, r2
 800b55a:	61b9      	str	r1, [r7, #24]
 800b55c:	415b      	adcs	r3, r3
 800b55e:	61fb      	str	r3, [r7, #28]
 800b560:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b564:	4641      	mov	r1, r8
 800b566:	1851      	adds	r1, r2, r1
 800b568:	6139      	str	r1, [r7, #16]
 800b56a:	4649      	mov	r1, r9
 800b56c:	414b      	adcs	r3, r1
 800b56e:	617b      	str	r3, [r7, #20]
 800b570:	f04f 0200 	mov.w	r2, #0
 800b574:	f04f 0300 	mov.w	r3, #0
 800b578:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b57c:	4659      	mov	r1, fp
 800b57e:	00cb      	lsls	r3, r1, #3
 800b580:	4651      	mov	r1, sl
 800b582:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b586:	4651      	mov	r1, sl
 800b588:	00ca      	lsls	r2, r1, #3
 800b58a:	4610      	mov	r0, r2
 800b58c:	4619      	mov	r1, r3
 800b58e:	4603      	mov	r3, r0
 800b590:	4642      	mov	r2, r8
 800b592:	189b      	adds	r3, r3, r2
 800b594:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b598:	464b      	mov	r3, r9
 800b59a:	460a      	mov	r2, r1
 800b59c:	eb42 0303 	adc.w	r3, r2, r3
 800b5a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b5a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b5a8:	685b      	ldr	r3, [r3, #4]
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b5ae:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800b5b0:	f04f 0200 	mov.w	r2, #0
 800b5b4:	f04f 0300 	mov.w	r3, #0
 800b5b8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800b5bc:	4649      	mov	r1, r9
 800b5be:	008b      	lsls	r3, r1, #2
 800b5c0:	4641      	mov	r1, r8
 800b5c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b5c6:	4641      	mov	r1, r8
 800b5c8:	008a      	lsls	r2, r1, #2
 800b5ca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800b5ce:	f7f5 fb63 	bl	8000c98 <__aeabi_uldivmod>
 800b5d2:	4602      	mov	r2, r0
 800b5d4:	460b      	mov	r3, r1
 800b5d6:	4611      	mov	r1, r2
 800b5d8:	4b38      	ldr	r3, [pc, #224]	@ (800b6bc <UART_SetConfig+0x4e4>)
 800b5da:	fba3 2301 	umull	r2, r3, r3, r1
 800b5de:	095b      	lsrs	r3, r3, #5
 800b5e0:	2264      	movs	r2, #100	@ 0x64
 800b5e2:	fb02 f303 	mul.w	r3, r2, r3
 800b5e6:	1acb      	subs	r3, r1, r3
 800b5e8:	011b      	lsls	r3, r3, #4
 800b5ea:	3332      	adds	r3, #50	@ 0x32
 800b5ec:	4a33      	ldr	r2, [pc, #204]	@ (800b6bc <UART_SetConfig+0x4e4>)
 800b5ee:	fba2 2303 	umull	r2, r3, r2, r3
 800b5f2:	095b      	lsrs	r3, r3, #5
 800b5f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b5f8:	441c      	add	r4, r3
 800b5fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b5fe:	2200      	movs	r2, #0
 800b600:	673b      	str	r3, [r7, #112]	@ 0x70
 800b602:	677a      	str	r2, [r7, #116]	@ 0x74
 800b604:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800b608:	4642      	mov	r2, r8
 800b60a:	464b      	mov	r3, r9
 800b60c:	1891      	adds	r1, r2, r2
 800b60e:	60b9      	str	r1, [r7, #8]
 800b610:	415b      	adcs	r3, r3
 800b612:	60fb      	str	r3, [r7, #12]
 800b614:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b618:	4641      	mov	r1, r8
 800b61a:	1851      	adds	r1, r2, r1
 800b61c:	6039      	str	r1, [r7, #0]
 800b61e:	4649      	mov	r1, r9
 800b620:	414b      	adcs	r3, r1
 800b622:	607b      	str	r3, [r7, #4]
 800b624:	f04f 0200 	mov.w	r2, #0
 800b628:	f04f 0300 	mov.w	r3, #0
 800b62c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b630:	4659      	mov	r1, fp
 800b632:	00cb      	lsls	r3, r1, #3
 800b634:	4651      	mov	r1, sl
 800b636:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b63a:	4651      	mov	r1, sl
 800b63c:	00ca      	lsls	r2, r1, #3
 800b63e:	4610      	mov	r0, r2
 800b640:	4619      	mov	r1, r3
 800b642:	4603      	mov	r3, r0
 800b644:	4642      	mov	r2, r8
 800b646:	189b      	adds	r3, r3, r2
 800b648:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b64a:	464b      	mov	r3, r9
 800b64c:	460a      	mov	r2, r1
 800b64e:	eb42 0303 	adc.w	r3, r2, r3
 800b652:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b658:	685b      	ldr	r3, [r3, #4]
 800b65a:	2200      	movs	r2, #0
 800b65c:	663b      	str	r3, [r7, #96]	@ 0x60
 800b65e:	667a      	str	r2, [r7, #100]	@ 0x64
 800b660:	f04f 0200 	mov.w	r2, #0
 800b664:	f04f 0300 	mov.w	r3, #0
 800b668:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800b66c:	4649      	mov	r1, r9
 800b66e:	008b      	lsls	r3, r1, #2
 800b670:	4641      	mov	r1, r8
 800b672:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b676:	4641      	mov	r1, r8
 800b678:	008a      	lsls	r2, r1, #2
 800b67a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800b67e:	f7f5 fb0b 	bl	8000c98 <__aeabi_uldivmod>
 800b682:	4602      	mov	r2, r0
 800b684:	460b      	mov	r3, r1
 800b686:	4b0d      	ldr	r3, [pc, #52]	@ (800b6bc <UART_SetConfig+0x4e4>)
 800b688:	fba3 1302 	umull	r1, r3, r3, r2
 800b68c:	095b      	lsrs	r3, r3, #5
 800b68e:	2164      	movs	r1, #100	@ 0x64
 800b690:	fb01 f303 	mul.w	r3, r1, r3
 800b694:	1ad3      	subs	r3, r2, r3
 800b696:	011b      	lsls	r3, r3, #4
 800b698:	3332      	adds	r3, #50	@ 0x32
 800b69a:	4a08      	ldr	r2, [pc, #32]	@ (800b6bc <UART_SetConfig+0x4e4>)
 800b69c:	fba2 2303 	umull	r2, r3, r2, r3
 800b6a0:	095b      	lsrs	r3, r3, #5
 800b6a2:	f003 020f 	and.w	r2, r3, #15
 800b6a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	4422      	add	r2, r4
 800b6ae:	609a      	str	r2, [r3, #8]
}
 800b6b0:	bf00      	nop
 800b6b2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800b6b6:	46bd      	mov	sp, r7
 800b6b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b6bc:	51eb851f 	.word	0x51eb851f

0800b6c0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b6c0:	b580      	push	{r7, lr}
 800b6c2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800b6c4:	4904      	ldr	r1, [pc, #16]	@ (800b6d8 <MX_FATFS_Init+0x18>)
 800b6c6:	4805      	ldr	r0, [pc, #20]	@ (800b6dc <MX_FATFS_Init+0x1c>)
 800b6c8:	f000 f8b0 	bl	800b82c <FATFS_LinkDriver>
 800b6cc:	4603      	mov	r3, r0
 800b6ce:	461a      	mov	r2, r3
 800b6d0:	4b03      	ldr	r3, [pc, #12]	@ (800b6e0 <MX_FATFS_Init+0x20>)
 800b6d2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b6d4:	bf00      	nop
 800b6d6:	bd80      	pop	{r7, pc}
 800b6d8:	2000165c 	.word	0x2000165c
 800b6dc:	20000920 	.word	0x20000920
 800b6e0:	20001658 	.word	0x20001658

0800b6e4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800b6e4:	b480      	push	{r7}
 800b6e6:	b083      	sub	sp, #12
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	4603      	mov	r3, r0
 800b6ec:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800b6ee:	4b06      	ldr	r3, [pc, #24]	@ (800b708 <USER_initialize+0x24>)
 800b6f0:	2201      	movs	r2, #1
 800b6f2:	701a      	strb	r2, [r3, #0]
    return Stat;
 800b6f4:	4b04      	ldr	r3, [pc, #16]	@ (800b708 <USER_initialize+0x24>)
 800b6f6:	781b      	ldrb	r3, [r3, #0]
 800b6f8:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	370c      	adds	r7, #12
 800b6fe:	46bd      	mov	sp, r7
 800b700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b704:	4770      	bx	lr
 800b706:	bf00      	nop
 800b708:	2000091d 	.word	0x2000091d

0800b70c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800b70c:	b480      	push	{r7}
 800b70e:	b083      	sub	sp, #12
 800b710:	af00      	add	r7, sp, #0
 800b712:	4603      	mov	r3, r0
 800b714:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800b716:	4b06      	ldr	r3, [pc, #24]	@ (800b730 <USER_status+0x24>)
 800b718:	2201      	movs	r2, #1
 800b71a:	701a      	strb	r2, [r3, #0]
    return Stat;
 800b71c:	4b04      	ldr	r3, [pc, #16]	@ (800b730 <USER_status+0x24>)
 800b71e:	781b      	ldrb	r3, [r3, #0]
 800b720:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800b722:	4618      	mov	r0, r3
 800b724:	370c      	adds	r7, #12
 800b726:	46bd      	mov	sp, r7
 800b728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72c:	4770      	bx	lr
 800b72e:	bf00      	nop
 800b730:	2000091d 	.word	0x2000091d

0800b734 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800b734:	b480      	push	{r7}
 800b736:	b085      	sub	sp, #20
 800b738:	af00      	add	r7, sp, #0
 800b73a:	60b9      	str	r1, [r7, #8]
 800b73c:	607a      	str	r2, [r7, #4]
 800b73e:	603b      	str	r3, [r7, #0]
 800b740:	4603      	mov	r3, r0
 800b742:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800b744:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800b746:	4618      	mov	r0, r3
 800b748:	3714      	adds	r7, #20
 800b74a:	46bd      	mov	sp, r7
 800b74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b750:	4770      	bx	lr

0800b752 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800b752:	b480      	push	{r7}
 800b754:	b085      	sub	sp, #20
 800b756:	af00      	add	r7, sp, #0
 800b758:	60b9      	str	r1, [r7, #8]
 800b75a:	607a      	str	r2, [r7, #4]
 800b75c:	603b      	str	r3, [r7, #0]
 800b75e:	4603      	mov	r3, r0
 800b760:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800b762:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800b764:	4618      	mov	r0, r3
 800b766:	3714      	adds	r7, #20
 800b768:	46bd      	mov	sp, r7
 800b76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b76e:	4770      	bx	lr

0800b770 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800b770:	b480      	push	{r7}
 800b772:	b085      	sub	sp, #20
 800b774:	af00      	add	r7, sp, #0
 800b776:	4603      	mov	r3, r0
 800b778:	603a      	str	r2, [r7, #0]
 800b77a:	71fb      	strb	r3, [r7, #7]
 800b77c:	460b      	mov	r3, r1
 800b77e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800b780:	2301      	movs	r3, #1
 800b782:	73fb      	strb	r3, [r7, #15]
    return res;
 800b784:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800b786:	4618      	mov	r0, r3
 800b788:	3714      	adds	r7, #20
 800b78a:	46bd      	mov	sp, r7
 800b78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b790:	4770      	bx	lr
	...

0800b794 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b794:	b480      	push	{r7}
 800b796:	b087      	sub	sp, #28
 800b798:	af00      	add	r7, sp, #0
 800b79a:	60f8      	str	r0, [r7, #12]
 800b79c:	60b9      	str	r1, [r7, #8]
 800b79e:	4613      	mov	r3, r2
 800b7a0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b7a2:	2301      	movs	r3, #1
 800b7a4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b7aa:	4b1f      	ldr	r3, [pc, #124]	@ (800b828 <FATFS_LinkDriverEx+0x94>)
 800b7ac:	7a5b      	ldrb	r3, [r3, #9]
 800b7ae:	b2db      	uxtb	r3, r3
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d131      	bne.n	800b818 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b7b4:	4b1c      	ldr	r3, [pc, #112]	@ (800b828 <FATFS_LinkDriverEx+0x94>)
 800b7b6:	7a5b      	ldrb	r3, [r3, #9]
 800b7b8:	b2db      	uxtb	r3, r3
 800b7ba:	461a      	mov	r2, r3
 800b7bc:	4b1a      	ldr	r3, [pc, #104]	@ (800b828 <FATFS_LinkDriverEx+0x94>)
 800b7be:	2100      	movs	r1, #0
 800b7c0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b7c2:	4b19      	ldr	r3, [pc, #100]	@ (800b828 <FATFS_LinkDriverEx+0x94>)
 800b7c4:	7a5b      	ldrb	r3, [r3, #9]
 800b7c6:	b2db      	uxtb	r3, r3
 800b7c8:	4a17      	ldr	r2, [pc, #92]	@ (800b828 <FATFS_LinkDriverEx+0x94>)
 800b7ca:	009b      	lsls	r3, r3, #2
 800b7cc:	4413      	add	r3, r2
 800b7ce:	68fa      	ldr	r2, [r7, #12]
 800b7d0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b7d2:	4b15      	ldr	r3, [pc, #84]	@ (800b828 <FATFS_LinkDriverEx+0x94>)
 800b7d4:	7a5b      	ldrb	r3, [r3, #9]
 800b7d6:	b2db      	uxtb	r3, r3
 800b7d8:	461a      	mov	r2, r3
 800b7da:	4b13      	ldr	r3, [pc, #76]	@ (800b828 <FATFS_LinkDriverEx+0x94>)
 800b7dc:	4413      	add	r3, r2
 800b7de:	79fa      	ldrb	r2, [r7, #7]
 800b7e0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b7e2:	4b11      	ldr	r3, [pc, #68]	@ (800b828 <FATFS_LinkDriverEx+0x94>)
 800b7e4:	7a5b      	ldrb	r3, [r3, #9]
 800b7e6:	b2db      	uxtb	r3, r3
 800b7e8:	1c5a      	adds	r2, r3, #1
 800b7ea:	b2d1      	uxtb	r1, r2
 800b7ec:	4a0e      	ldr	r2, [pc, #56]	@ (800b828 <FATFS_LinkDriverEx+0x94>)
 800b7ee:	7251      	strb	r1, [r2, #9]
 800b7f0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b7f2:	7dbb      	ldrb	r3, [r7, #22]
 800b7f4:	3330      	adds	r3, #48	@ 0x30
 800b7f6:	b2da      	uxtb	r2, r3
 800b7f8:	68bb      	ldr	r3, [r7, #8]
 800b7fa:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b7fc:	68bb      	ldr	r3, [r7, #8]
 800b7fe:	3301      	adds	r3, #1
 800b800:	223a      	movs	r2, #58	@ 0x3a
 800b802:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b804:	68bb      	ldr	r3, [r7, #8]
 800b806:	3302      	adds	r3, #2
 800b808:	222f      	movs	r2, #47	@ 0x2f
 800b80a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b80c:	68bb      	ldr	r3, [r7, #8]
 800b80e:	3303      	adds	r3, #3
 800b810:	2200      	movs	r2, #0
 800b812:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b814:	2300      	movs	r3, #0
 800b816:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b818:	7dfb      	ldrb	r3, [r7, #23]
}
 800b81a:	4618      	mov	r0, r3
 800b81c:	371c      	adds	r7, #28
 800b81e:	46bd      	mov	sp, r7
 800b820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b824:	4770      	bx	lr
 800b826:	bf00      	nop
 800b828:	20001660 	.word	0x20001660

0800b82c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b082      	sub	sp, #8
 800b830:	af00      	add	r7, sp, #0
 800b832:	6078      	str	r0, [r7, #4]
 800b834:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b836:	2200      	movs	r2, #0
 800b838:	6839      	ldr	r1, [r7, #0]
 800b83a:	6878      	ldr	r0, [r7, #4]
 800b83c:	f7ff ffaa 	bl	800b794 <FATFS_LinkDriverEx>
 800b840:	4603      	mov	r3, r0
}
 800b842:	4618      	mov	r0, r3
 800b844:	3708      	adds	r7, #8
 800b846:	46bd      	mov	sp, r7
 800b848:	bd80      	pop	{r7, pc}
	...

0800b84c <malloc>:
 800b84c:	4b02      	ldr	r3, [pc, #8]	@ (800b858 <malloc+0xc>)
 800b84e:	4601      	mov	r1, r0
 800b850:	6818      	ldr	r0, [r3, #0]
 800b852:	f000 b82d 	b.w	800b8b0 <_malloc_r>
 800b856:	bf00      	nop
 800b858:	20000934 	.word	0x20000934

0800b85c <free>:
 800b85c:	4b02      	ldr	r3, [pc, #8]	@ (800b868 <free+0xc>)
 800b85e:	4601      	mov	r1, r0
 800b860:	6818      	ldr	r0, [r3, #0]
 800b862:	f000 b8f5 	b.w	800ba50 <_free_r>
 800b866:	bf00      	nop
 800b868:	20000934 	.word	0x20000934

0800b86c <sbrk_aligned>:
 800b86c:	b570      	push	{r4, r5, r6, lr}
 800b86e:	4e0f      	ldr	r6, [pc, #60]	@ (800b8ac <sbrk_aligned+0x40>)
 800b870:	460c      	mov	r4, r1
 800b872:	6831      	ldr	r1, [r6, #0]
 800b874:	4605      	mov	r5, r0
 800b876:	b911      	cbnz	r1, 800b87e <sbrk_aligned+0x12>
 800b878:	f000 f8ae 	bl	800b9d8 <_sbrk_r>
 800b87c:	6030      	str	r0, [r6, #0]
 800b87e:	4621      	mov	r1, r4
 800b880:	4628      	mov	r0, r5
 800b882:	f000 f8a9 	bl	800b9d8 <_sbrk_r>
 800b886:	1c43      	adds	r3, r0, #1
 800b888:	d103      	bne.n	800b892 <sbrk_aligned+0x26>
 800b88a:	f04f 34ff 	mov.w	r4, #4294967295
 800b88e:	4620      	mov	r0, r4
 800b890:	bd70      	pop	{r4, r5, r6, pc}
 800b892:	1cc4      	adds	r4, r0, #3
 800b894:	f024 0403 	bic.w	r4, r4, #3
 800b898:	42a0      	cmp	r0, r4
 800b89a:	d0f8      	beq.n	800b88e <sbrk_aligned+0x22>
 800b89c:	1a21      	subs	r1, r4, r0
 800b89e:	4628      	mov	r0, r5
 800b8a0:	f000 f89a 	bl	800b9d8 <_sbrk_r>
 800b8a4:	3001      	adds	r0, #1
 800b8a6:	d1f2      	bne.n	800b88e <sbrk_aligned+0x22>
 800b8a8:	e7ef      	b.n	800b88a <sbrk_aligned+0x1e>
 800b8aa:	bf00      	nop
 800b8ac:	2000166c 	.word	0x2000166c

0800b8b0 <_malloc_r>:
 800b8b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8b4:	1ccd      	adds	r5, r1, #3
 800b8b6:	f025 0503 	bic.w	r5, r5, #3
 800b8ba:	3508      	adds	r5, #8
 800b8bc:	2d0c      	cmp	r5, #12
 800b8be:	bf38      	it	cc
 800b8c0:	250c      	movcc	r5, #12
 800b8c2:	2d00      	cmp	r5, #0
 800b8c4:	4606      	mov	r6, r0
 800b8c6:	db01      	blt.n	800b8cc <_malloc_r+0x1c>
 800b8c8:	42a9      	cmp	r1, r5
 800b8ca:	d904      	bls.n	800b8d6 <_malloc_r+0x26>
 800b8cc:	230c      	movs	r3, #12
 800b8ce:	6033      	str	r3, [r6, #0]
 800b8d0:	2000      	movs	r0, #0
 800b8d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b8d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b9ac <_malloc_r+0xfc>
 800b8da:	f000 f869 	bl	800b9b0 <__malloc_lock>
 800b8de:	f8d8 3000 	ldr.w	r3, [r8]
 800b8e2:	461c      	mov	r4, r3
 800b8e4:	bb44      	cbnz	r4, 800b938 <_malloc_r+0x88>
 800b8e6:	4629      	mov	r1, r5
 800b8e8:	4630      	mov	r0, r6
 800b8ea:	f7ff ffbf 	bl	800b86c <sbrk_aligned>
 800b8ee:	1c43      	adds	r3, r0, #1
 800b8f0:	4604      	mov	r4, r0
 800b8f2:	d158      	bne.n	800b9a6 <_malloc_r+0xf6>
 800b8f4:	f8d8 4000 	ldr.w	r4, [r8]
 800b8f8:	4627      	mov	r7, r4
 800b8fa:	2f00      	cmp	r7, #0
 800b8fc:	d143      	bne.n	800b986 <_malloc_r+0xd6>
 800b8fe:	2c00      	cmp	r4, #0
 800b900:	d04b      	beq.n	800b99a <_malloc_r+0xea>
 800b902:	6823      	ldr	r3, [r4, #0]
 800b904:	4639      	mov	r1, r7
 800b906:	4630      	mov	r0, r6
 800b908:	eb04 0903 	add.w	r9, r4, r3
 800b90c:	f000 f864 	bl	800b9d8 <_sbrk_r>
 800b910:	4581      	cmp	r9, r0
 800b912:	d142      	bne.n	800b99a <_malloc_r+0xea>
 800b914:	6821      	ldr	r1, [r4, #0]
 800b916:	1a6d      	subs	r5, r5, r1
 800b918:	4629      	mov	r1, r5
 800b91a:	4630      	mov	r0, r6
 800b91c:	f7ff ffa6 	bl	800b86c <sbrk_aligned>
 800b920:	3001      	adds	r0, #1
 800b922:	d03a      	beq.n	800b99a <_malloc_r+0xea>
 800b924:	6823      	ldr	r3, [r4, #0]
 800b926:	442b      	add	r3, r5
 800b928:	6023      	str	r3, [r4, #0]
 800b92a:	f8d8 3000 	ldr.w	r3, [r8]
 800b92e:	685a      	ldr	r2, [r3, #4]
 800b930:	bb62      	cbnz	r2, 800b98c <_malloc_r+0xdc>
 800b932:	f8c8 7000 	str.w	r7, [r8]
 800b936:	e00f      	b.n	800b958 <_malloc_r+0xa8>
 800b938:	6822      	ldr	r2, [r4, #0]
 800b93a:	1b52      	subs	r2, r2, r5
 800b93c:	d420      	bmi.n	800b980 <_malloc_r+0xd0>
 800b93e:	2a0b      	cmp	r2, #11
 800b940:	d917      	bls.n	800b972 <_malloc_r+0xc2>
 800b942:	1961      	adds	r1, r4, r5
 800b944:	42a3      	cmp	r3, r4
 800b946:	6025      	str	r5, [r4, #0]
 800b948:	bf18      	it	ne
 800b94a:	6059      	strne	r1, [r3, #4]
 800b94c:	6863      	ldr	r3, [r4, #4]
 800b94e:	bf08      	it	eq
 800b950:	f8c8 1000 	streq.w	r1, [r8]
 800b954:	5162      	str	r2, [r4, r5]
 800b956:	604b      	str	r3, [r1, #4]
 800b958:	4630      	mov	r0, r6
 800b95a:	f000 f82f 	bl	800b9bc <__malloc_unlock>
 800b95e:	f104 000b 	add.w	r0, r4, #11
 800b962:	1d23      	adds	r3, r4, #4
 800b964:	f020 0007 	bic.w	r0, r0, #7
 800b968:	1ac2      	subs	r2, r0, r3
 800b96a:	bf1c      	itt	ne
 800b96c:	1a1b      	subne	r3, r3, r0
 800b96e:	50a3      	strne	r3, [r4, r2]
 800b970:	e7af      	b.n	800b8d2 <_malloc_r+0x22>
 800b972:	6862      	ldr	r2, [r4, #4]
 800b974:	42a3      	cmp	r3, r4
 800b976:	bf0c      	ite	eq
 800b978:	f8c8 2000 	streq.w	r2, [r8]
 800b97c:	605a      	strne	r2, [r3, #4]
 800b97e:	e7eb      	b.n	800b958 <_malloc_r+0xa8>
 800b980:	4623      	mov	r3, r4
 800b982:	6864      	ldr	r4, [r4, #4]
 800b984:	e7ae      	b.n	800b8e4 <_malloc_r+0x34>
 800b986:	463c      	mov	r4, r7
 800b988:	687f      	ldr	r7, [r7, #4]
 800b98a:	e7b6      	b.n	800b8fa <_malloc_r+0x4a>
 800b98c:	461a      	mov	r2, r3
 800b98e:	685b      	ldr	r3, [r3, #4]
 800b990:	42a3      	cmp	r3, r4
 800b992:	d1fb      	bne.n	800b98c <_malloc_r+0xdc>
 800b994:	2300      	movs	r3, #0
 800b996:	6053      	str	r3, [r2, #4]
 800b998:	e7de      	b.n	800b958 <_malloc_r+0xa8>
 800b99a:	230c      	movs	r3, #12
 800b99c:	6033      	str	r3, [r6, #0]
 800b99e:	4630      	mov	r0, r6
 800b9a0:	f000 f80c 	bl	800b9bc <__malloc_unlock>
 800b9a4:	e794      	b.n	800b8d0 <_malloc_r+0x20>
 800b9a6:	6005      	str	r5, [r0, #0]
 800b9a8:	e7d6      	b.n	800b958 <_malloc_r+0xa8>
 800b9aa:	bf00      	nop
 800b9ac:	20001670 	.word	0x20001670

0800b9b0 <__malloc_lock>:
 800b9b0:	4801      	ldr	r0, [pc, #4]	@ (800b9b8 <__malloc_lock+0x8>)
 800b9b2:	f000 b84b 	b.w	800ba4c <__retarget_lock_acquire_recursive>
 800b9b6:	bf00      	nop
 800b9b8:	200017b0 	.word	0x200017b0

0800b9bc <__malloc_unlock>:
 800b9bc:	4801      	ldr	r0, [pc, #4]	@ (800b9c4 <__malloc_unlock+0x8>)
 800b9be:	f000 b846 	b.w	800ba4e <__retarget_lock_release_recursive>
 800b9c2:	bf00      	nop
 800b9c4:	200017b0 	.word	0x200017b0

0800b9c8 <memset>:
 800b9c8:	4402      	add	r2, r0
 800b9ca:	4603      	mov	r3, r0
 800b9cc:	4293      	cmp	r3, r2
 800b9ce:	d100      	bne.n	800b9d2 <memset+0xa>
 800b9d0:	4770      	bx	lr
 800b9d2:	f803 1b01 	strb.w	r1, [r3], #1
 800b9d6:	e7f9      	b.n	800b9cc <memset+0x4>

0800b9d8 <_sbrk_r>:
 800b9d8:	b538      	push	{r3, r4, r5, lr}
 800b9da:	4d06      	ldr	r5, [pc, #24]	@ (800b9f4 <_sbrk_r+0x1c>)
 800b9dc:	2300      	movs	r3, #0
 800b9de:	4604      	mov	r4, r0
 800b9e0:	4608      	mov	r0, r1
 800b9e2:	602b      	str	r3, [r5, #0]
 800b9e4:	f7fb fc98 	bl	8007318 <_sbrk>
 800b9e8:	1c43      	adds	r3, r0, #1
 800b9ea:	d102      	bne.n	800b9f2 <_sbrk_r+0x1a>
 800b9ec:	682b      	ldr	r3, [r5, #0]
 800b9ee:	b103      	cbz	r3, 800b9f2 <_sbrk_r+0x1a>
 800b9f0:	6023      	str	r3, [r4, #0]
 800b9f2:	bd38      	pop	{r3, r4, r5, pc}
 800b9f4:	200017ac 	.word	0x200017ac

0800b9f8 <__errno>:
 800b9f8:	4b01      	ldr	r3, [pc, #4]	@ (800ba00 <__errno+0x8>)
 800b9fa:	6818      	ldr	r0, [r3, #0]
 800b9fc:	4770      	bx	lr
 800b9fe:	bf00      	nop
 800ba00:	20000934 	.word	0x20000934

0800ba04 <__libc_init_array>:
 800ba04:	b570      	push	{r4, r5, r6, lr}
 800ba06:	4d0d      	ldr	r5, [pc, #52]	@ (800ba3c <__libc_init_array+0x38>)
 800ba08:	4c0d      	ldr	r4, [pc, #52]	@ (800ba40 <__libc_init_array+0x3c>)
 800ba0a:	1b64      	subs	r4, r4, r5
 800ba0c:	10a4      	asrs	r4, r4, #2
 800ba0e:	2600      	movs	r6, #0
 800ba10:	42a6      	cmp	r6, r4
 800ba12:	d109      	bne.n	800ba28 <__libc_init_array+0x24>
 800ba14:	4d0b      	ldr	r5, [pc, #44]	@ (800ba44 <__libc_init_array+0x40>)
 800ba16:	4c0c      	ldr	r4, [pc, #48]	@ (800ba48 <__libc_init_array+0x44>)
 800ba18:	f000 f864 	bl	800bae4 <_init>
 800ba1c:	1b64      	subs	r4, r4, r5
 800ba1e:	10a4      	asrs	r4, r4, #2
 800ba20:	2600      	movs	r6, #0
 800ba22:	42a6      	cmp	r6, r4
 800ba24:	d105      	bne.n	800ba32 <__libc_init_array+0x2e>
 800ba26:	bd70      	pop	{r4, r5, r6, pc}
 800ba28:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba2c:	4798      	blx	r3
 800ba2e:	3601      	adds	r6, #1
 800ba30:	e7ee      	b.n	800ba10 <__libc_init_array+0xc>
 800ba32:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba36:	4798      	blx	r3
 800ba38:	3601      	adds	r6, #1
 800ba3a:	e7f2      	b.n	800ba22 <__libc_init_array+0x1e>
 800ba3c:	0800ce38 	.word	0x0800ce38
 800ba40:	0800ce38 	.word	0x0800ce38
 800ba44:	0800ce38 	.word	0x0800ce38
 800ba48:	0800ce3c 	.word	0x0800ce3c

0800ba4c <__retarget_lock_acquire_recursive>:
 800ba4c:	4770      	bx	lr

0800ba4e <__retarget_lock_release_recursive>:
 800ba4e:	4770      	bx	lr

0800ba50 <_free_r>:
 800ba50:	b538      	push	{r3, r4, r5, lr}
 800ba52:	4605      	mov	r5, r0
 800ba54:	2900      	cmp	r1, #0
 800ba56:	d041      	beq.n	800badc <_free_r+0x8c>
 800ba58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba5c:	1f0c      	subs	r4, r1, #4
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	bfb8      	it	lt
 800ba62:	18e4      	addlt	r4, r4, r3
 800ba64:	f7ff ffa4 	bl	800b9b0 <__malloc_lock>
 800ba68:	4a1d      	ldr	r2, [pc, #116]	@ (800bae0 <_free_r+0x90>)
 800ba6a:	6813      	ldr	r3, [r2, #0]
 800ba6c:	b933      	cbnz	r3, 800ba7c <_free_r+0x2c>
 800ba6e:	6063      	str	r3, [r4, #4]
 800ba70:	6014      	str	r4, [r2, #0]
 800ba72:	4628      	mov	r0, r5
 800ba74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba78:	f7ff bfa0 	b.w	800b9bc <__malloc_unlock>
 800ba7c:	42a3      	cmp	r3, r4
 800ba7e:	d908      	bls.n	800ba92 <_free_r+0x42>
 800ba80:	6820      	ldr	r0, [r4, #0]
 800ba82:	1821      	adds	r1, r4, r0
 800ba84:	428b      	cmp	r3, r1
 800ba86:	bf01      	itttt	eq
 800ba88:	6819      	ldreq	r1, [r3, #0]
 800ba8a:	685b      	ldreq	r3, [r3, #4]
 800ba8c:	1809      	addeq	r1, r1, r0
 800ba8e:	6021      	streq	r1, [r4, #0]
 800ba90:	e7ed      	b.n	800ba6e <_free_r+0x1e>
 800ba92:	461a      	mov	r2, r3
 800ba94:	685b      	ldr	r3, [r3, #4]
 800ba96:	b10b      	cbz	r3, 800ba9c <_free_r+0x4c>
 800ba98:	42a3      	cmp	r3, r4
 800ba9a:	d9fa      	bls.n	800ba92 <_free_r+0x42>
 800ba9c:	6811      	ldr	r1, [r2, #0]
 800ba9e:	1850      	adds	r0, r2, r1
 800baa0:	42a0      	cmp	r0, r4
 800baa2:	d10b      	bne.n	800babc <_free_r+0x6c>
 800baa4:	6820      	ldr	r0, [r4, #0]
 800baa6:	4401      	add	r1, r0
 800baa8:	1850      	adds	r0, r2, r1
 800baaa:	4283      	cmp	r3, r0
 800baac:	6011      	str	r1, [r2, #0]
 800baae:	d1e0      	bne.n	800ba72 <_free_r+0x22>
 800bab0:	6818      	ldr	r0, [r3, #0]
 800bab2:	685b      	ldr	r3, [r3, #4]
 800bab4:	6053      	str	r3, [r2, #4]
 800bab6:	4408      	add	r0, r1
 800bab8:	6010      	str	r0, [r2, #0]
 800baba:	e7da      	b.n	800ba72 <_free_r+0x22>
 800babc:	d902      	bls.n	800bac4 <_free_r+0x74>
 800babe:	230c      	movs	r3, #12
 800bac0:	602b      	str	r3, [r5, #0]
 800bac2:	e7d6      	b.n	800ba72 <_free_r+0x22>
 800bac4:	6820      	ldr	r0, [r4, #0]
 800bac6:	1821      	adds	r1, r4, r0
 800bac8:	428b      	cmp	r3, r1
 800baca:	bf04      	itt	eq
 800bacc:	6819      	ldreq	r1, [r3, #0]
 800bace:	685b      	ldreq	r3, [r3, #4]
 800bad0:	6063      	str	r3, [r4, #4]
 800bad2:	bf04      	itt	eq
 800bad4:	1809      	addeq	r1, r1, r0
 800bad6:	6021      	streq	r1, [r4, #0]
 800bad8:	6054      	str	r4, [r2, #4]
 800bada:	e7ca      	b.n	800ba72 <_free_r+0x22>
 800badc:	bd38      	pop	{r3, r4, r5, pc}
 800bade:	bf00      	nop
 800bae0:	20001670 	.word	0x20001670

0800bae4 <_init>:
 800bae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bae6:	bf00      	nop
 800bae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800baea:	bc08      	pop	{r3}
 800baec:	469e      	mov	lr, r3
 800baee:	4770      	bx	lr

0800baf0 <_fini>:
 800baf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800baf2:	bf00      	nop
 800baf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800baf6:	bc08      	pop	{r3}
 800baf8:	469e      	mov	lr, r3
 800bafa:	4770      	bx	lr
