Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 05:55:00 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_81/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.678      -16.614                     34                 1233       -0.088       -0.707                     22                 1233        1.725        0.000                       0                  1214  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.678      -16.614                     34                 1233       -0.088       -0.707                     22                 1233        1.725        0.000                       0                  1214  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           34  Failing Endpoints,  Worst Slack       -0.678ns,  Total Violation      -16.614ns
Hold  :           22  Failing Endpoints,  Worst Slack       -0.088ns,  Total Violation       -0.707ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.678ns  (required time - arrival time)
  Source:                 genblk1[14].reg_in/reg_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.971ns (44.623%)  route 2.446ns (55.377%))
  Logic Levels:           20  (CARRY8=11 LUT2=9)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.797ns = ( 5.797 - 4.000 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.210ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.190ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1213, estimated)     1.313     2.259    genblk1[14].reg_in/clk_IBUF_BUFG
    SLICE_X110Y468       FDRE                                         r  genblk1[14].reg_in/reg_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y468       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.339 r  genblk1[14].reg_in/reg_out_reg[5]/Q
                         net (fo=6, estimated)        0.213     2.552    conv/mul10/O15[5]
    SLICE_X110Y468       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     2.643 r  conv/mul10/reg_out[16]_i_210/O
                         net (fo=1, routed)           0.014     2.657    conv/mul10/reg_out[16]_i_210_n_0
    SLICE_X110Y468       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     2.813 r  conv/mul10/reg_out_reg[16]_i_133/CO[7]
                         net (fo=1, estimated)        0.026     2.839    conv/mul10/reg_out_reg[16]_i_133_n_0
    SLICE_X110Y469       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.895 r  conv/mul10/reg_out_reg[21]_i_255/O[0]
                         net (fo=3, estimated)        0.223     3.118    conv/mul10/out0[8]
    SLICE_X111Y470       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     3.153 r  conv/mul10/reg_out[21]_i_258/O
                         net (fo=1, routed)           0.010     3.163    conv/add000072/reg_out[16]_i_78_1[1]
    SLICE_X111Y470       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.172     3.335 r  conv/add000072/reg_out_reg[21]_i_164/CO[4]
                         net (fo=5, estimated)        0.228     3.563    conv/add000072/reg_out_reg[21]_i_164_n_3
    SLICE_X110Y471       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     3.614 r  conv/add000072/reg_out[21]_i_169/O
                         net (fo=1, routed)           0.025     3.639    conv/add000072/reg_out[21]_i_169_n_0
    SLICE_X110Y471       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     3.823 r  conv/add000072/reg_out_reg[21]_i_89/O[5]
                         net (fo=2, estimated)        0.247     4.070    conv/add000072/reg_out_reg[21]_i_89_n_10
    SLICE_X108Y472       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     4.122 r  conv/add000072/reg_out[21]_i_102/O
                         net (fo=1, routed)           0.016     4.138    conv/add000072/reg_out[21]_i_102_n_0
    SLICE_X108Y472       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.255 r  conv/add000072/reg_out_reg[21]_i_61/CO[7]
                         net (fo=1, estimated)        0.026     4.281    conv/add000072/reg_out_reg[21]_i_61_n_0
    SLICE_X108Y473       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.337 r  conv/add000072/reg_out_reg[21]_i_51/O[0]
                         net (fo=1, estimated)        0.233     4.570    conv/add000072/reg_out_reg[21]_i_51_n_15
    SLICE_X107Y475       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.609 r  conv/add000072/reg_out[21]_i_28/O
                         net (fo=1, routed)           0.015     4.624    conv/add000072/reg_out[21]_i_28_n_0
    SLICE_X107Y475       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.741 r  conv/add000072/reg_out_reg[21]_i_17/CO[7]
                         net (fo=1, estimated)        0.026     4.767    conv/add000072/reg_out_reg[21]_i_17_n_0
    SLICE_X107Y476       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.823 r  conv/add000072/reg_out_reg[21]_i_16/O[0]
                         net (fo=2, estimated)        0.271     5.094    conv/add000072/reg_out_reg[21]_i_16_n_15
    SLICE_X105Y476       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.145 r  conv/add000072/reg_out[21]_i_20/O
                         net (fo=1, routed)           0.009     5.154    conv/add000072/reg_out[21]_i_20_n_0
    SLICE_X105Y476       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.120     5.274 r  conv/add000072/reg_out_reg[21]_i_10/O[3]
                         net (fo=2, estimated)        0.216     5.490    conv/add000072/reg_out_reg[21]_i_10_n_12
    SLICE_X105Y479       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     5.540 r  conv/add000072/reg_out[21]_i_12/O
                         net (fo=1, routed)           0.009     5.549    conv/add000072/reg_out[21]_i_12_n_0
    SLICE_X105Y479       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     5.693 r  conv/add000072/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, estimated)        0.245     5.938    conv/add000068/reg_out_reg[21][0]
    SLICE_X105Y485       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.988 r  conv/add000068/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.009     5.997    conv/add000072/reg_out_reg[21]_0[0]
    SLICE_X105Y485       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.177 r  conv/add000072/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, estimated)        0.133     6.310    reg_out/a[20]
    SLICE_X105Y485       LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.114     6.424 r  reg_out/reg_out[21]_i_1/O
                         net (fo=20, estimated)       0.252     6.676    reg_out/reg_out[21]_i_1_n_0
    SLICE_X104Y485       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1213, estimated)     1.141     5.797    reg_out/clk_IBUF_BUFG
    SLICE_X104Y485       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.311     6.107    
                         clock uncertainty           -0.035     6.072    
    SLICE_X104Y485       FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074     5.998    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          5.998    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                 -0.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.088ns  (arrival time - required time)
  Source:                 demux/genblk1[9].z_reg[9][1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[9].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.058ns (41.135%)  route 0.083ns (58.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.121ns (routing 0.190ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.210ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1213, estimated)     1.121     1.777    demux/clk_IBUF_BUFG
    SLICE_X110Y479       FDRE                                         r  demux/genblk1[9].z_reg[9][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y479       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.835 r  demux/genblk1[9].z_reg[9][1]/Q
                         net (fo=1, estimated)        0.083     1.918    genblk1[9].reg_in/D[1]
    SLICE_X110Y480       FDRE                                         r  genblk1[9].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1213, estimated)     1.308     2.254    genblk1[9].reg_in/clk_IBUF_BUFG
    SLICE_X110Y480       FDRE                                         r  genblk1[9].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.311     1.943    
    SLICE_X110Y480       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.005    genblk1[9].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                 -0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X102Y489  genblk1[110].reg_in/reg_out_reg[6]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X109Y488  demux/genblk1[23].z_reg[23][1]/C



