// Seed: 684276985
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  assign {id_5, id_5} = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
  wire id_10;
  wor  id_11 = id_11;
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_8,
      id_5
  );
  always @(posedge 1 or 1) $display(-id_11, id_10);
  final $display(1'd0, 1'b0);
endmodule
