Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Ed/CS2022/Proj1a/datapath_test_bench_isim_beh.exe -prj C:/Users/Ed/CS2022/Proj1a/datapath_test_bench_beh.prj work.datapath_test_bench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Ed/CS2022/Proj1a/reg.vhd" into library work
Parsing VHDL file "C:/Users/Ed/CS2022/Proj1a/mux_8_16.vhd" into library work
Parsing VHDL file "C:/Users/Ed/CS2022/Proj1a/mux_2_16.vhd" into library work
Parsing VHDL file "C:/Users/Ed/CS2022/Proj1a/decoder.vhd" into library work
Parsing VHDL file "C:/Users/Ed/CS2022/Proj1a/register_file.vhd" into library work
Parsing VHDL file "C:/Users/Ed/CS2022/Proj1a/datapath_test_bench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity reg [reg_default]
Compiling architecture behavioral of entity decoder [decoder_default]
Compiling architecture behavioral of entity mux_2_16 [mux_2_16_default]
Compiling architecture behavioral of entity mux_8_16 [mux_8_16_default]
Compiling architecture behavioral of entity register_file [register_file_default]
Compiling architecture behavior of entity datapath_test_bench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable C:/Users/Ed/CS2022/Proj1a/datapath_test_bench_isim_beh.exe
Fuse Memory Usage: 28336 KB
Fuse CPU Usage: 374 ms
