Source Block: hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@125:135@HdlStmAssign
reg [7:0] left_aligned = 8'b0;
wire end_of_word;

reg [7:0] sdi_counter = 8'b0;

assign first_bit = ((bit_counter == 'h0) ||  (bit_counter == word_length));

reg [15:0] cmd_d1;

reg cpha = DEFAULT_SPI_CFG[0];
reg cpol = DEFAULT_SPI_CFG[1];

Diff Content:
- 130 assign first_bit = ((bit_counter == 'h0) ||  (bit_counter == word_length));
+ 130   reg [15:0] cmd_d1;

Clone Blocks:
Clone Blocks 1:
hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@123:133
reg last_transfer;
reg [7:0] word_length = DATA_WIDTH;
reg [7:0] left_aligned = 8'b0;
wire end_of_word;

reg [7:0] sdi_counter = 8'b0;

assign first_bit = ((bit_counter == 'h0) ||  (bit_counter == word_length));

reg [15:0] cmd_d1;


Clone Blocks 2:
hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@127:137

reg [7:0] sdi_counter = 8'b0;

assign first_bit = ((bit_counter == 'h0) ||  (bit_counter == word_length));

reg [15:0] cmd_d1;

reg cpha = DEFAULT_SPI_CFG[0];
reg cpol = DEFAULT_SPI_CFG[1];
reg [7:0] clk_div = DEFAULT_CLK_DIV;


Clone Blocks 3:
hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@130:140
assign first_bit = ((bit_counter == 'h0) ||  (bit_counter == word_length));

reg [15:0] cmd_d1;

reg cpha = DEFAULT_SPI_CFG[0];
reg cpol = DEFAULT_SPI_CFG[1];
reg [7:0] clk_div = DEFAULT_CLK_DIV;

reg sdo_enabled = 1'b0;
reg sdi_enabled = 1'b0;


Clone Blocks 4:
hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@119:129
reg transfer_active = 1'b0;

wire last_bit;
wire first_bit;
reg last_transfer;
reg [7:0] word_length = DATA_WIDTH;
reg [7:0] left_aligned = 8'b0;
wire end_of_word;

reg [7:0] sdi_counter = 8'b0;


Clone Blocks 5:
hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@129:139

assign first_bit = ((bit_counter == 'h0) ||  (bit_counter == word_length));

reg [15:0] cmd_d1;

reg cpha = DEFAULT_SPI_CFG[0];
reg cpol = DEFAULT_SPI_CFG[1];
reg [7:0] clk_div = DEFAULT_CLK_DIV;

reg sdo_enabled = 1'b0;
reg sdi_enabled = 1'b0;

