
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: LAPTOP-H2PSHQ4O

Implementation : impl1

# Written on Wed Oct 29 10:47:24 2025

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start               Requested     Requested     Clock        Clock          Clock
Level     Clock               Frequency     Period        Type         Group          Load 
-------------------------------------------------------------------------------------------
0 -       sistema_top|clk     200.0 MHz     5.000         inferred     (multiple)     90   
===========================================================================================


Clock Load Summary
******************

                    Clock     Source        Clock Pin                   Non-clock Pin     Non-clock Pin
Clock               Load      Pin           Seq Example                 Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------
sistema_top|clk     90        clk(port)     u_portao.cnt_i1[16:0].C     -                 -            
=======================================================================================================
