I 000052 55 682           1714850878820 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 40))
	(_version vf5)
	(_time 1714850878821 2024.05.04 22:27:58)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 8586d28b83d2d2928181c1ded183d68384828183d3)
	(_ent
		(_time 1714850878817)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000052 55 682           1714851943596 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 40))
	(_version vf5)
	(_time 1714851943597 2024.05.04 22:45:43)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code c3cc9796c39494d4c7c7879897c590c5c2c4c7c595)
	(_ent
		(_time 1714850878816)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 1253          1714851985011 ALU
(_unit VHDL(alu 0 32(alu 0 44))
	(_version vf5)
	(_time 1714851985012 2024.05.04 22:46:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9193909ec3c7c087929ed2cac5979097c296949790)
	(_ent
		(_time 1714851042457)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT_SUM 1 0 46(_arch(_uni))))
		(_sig(_int RESULT_SUB 1 0 47(_arch(_uni))))
		(_sig(_int RESULT 1 0 48(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(5))(_sens(2)(3)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(6))(_sens(2)(3)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(5)(6)(0)))))
			(line__63(_arch 3 0 63(_assignment(_trgt(4))(_sens(7)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ALU 4 -1)
)
I 000044 55 1253          1714852054798 ALU
(_unit VHDL(alu 0 32(alu 0 44))
	(_version vf5)
	(_time 1714852054799 2024.05.04 22:47:34)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 26252622737077302529657d722027207521232027)
	(_ent
		(_time 1714851042457)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT_SUM 1 0 46(_arch(_uni))))
		(_sig(_int RESULT_SUB 1 0 47(_arch(_uni))))
		(_sig(_int RESULT 1 0 48(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(5))(_sens(2)(3)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(6))(_sens(2)(3)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(5)(6)(0)))))
			(line__63(_arch 3 0 63(_assignment(_trgt(4))(_sens(7)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ALU 4 -1)
)
I 000044 55 1253          1714852067451 ALU
(_unit VHDL(alu 0 32(alu 0 44))
	(_version vf5)
	(_time 1714852067452 2024.05.04 22:47:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 96989599c3c0c7809599d5cdc2909790c591939097)
	(_ent
		(_time 1714851042457)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT_SUM 1 0 46(_arch(_uni))))
		(_sig(_int RESULT_SUB 1 0 47(_arch(_uni))))
		(_sig(_int RESULT 1 0 48(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(5))(_sens(2)(3)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(6))(_sens(2)(3)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(5)(6)(0)))))
			(line__63(_arch 3 0 63(_assignment(_trgt(4))(_sens(7)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ALU 4 -1)
)
I 000044 55 1253          1714852082512 ALU
(_unit VHDL(alu 0 32(alu 0 44))
	(_version vf5)
	(_time 1714852082513 2024.05.04 22:48:02)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6d39386d6a3b3c7b6e622e36396b6c6b3e6a686b6c)
	(_ent
		(_time 1714851042457)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT_SUM 1 0 46(_arch(_uni))))
		(_sig(_int RESULT_SUB 1 0 47(_arch(_uni))))
		(_sig(_int RESULT 1 0 48(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(5))(_sens(2)(3)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(6))(_sens(2)(3)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(5)(6)(0)))))
			(line__63(_arch 3 0 63(_assignment(_trgt(4))(_sens(7)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ALU 4 -1)
)
I 000044 55 1253          1714852126200 ALU
(_unit VHDL(alu 0 32(alu 0 44))
	(_version vf5)
	(_time 1714852126201 2024.05.04 22:48:46)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 14141d1343424502171b574f401215124713111215)
	(_ent
		(_time 1714851042457)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT_SUM 1 0 46(_arch(_uni))))
		(_sig(_int RESULT_SUB 1 0 47(_arch(_uni))))
		(_sig(_int RESULT 1 0 48(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(5))(_sens(2)(3)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(6))(_sens(2)(3)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(5)(6)(0)))))
			(line__63(_arch 3 0 63(_assignment(_trgt(4))(_sens(7)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ALU 4 -1)
)
I 000044 55 1253          1714852138791 ALU
(_unit VHDL(alu 0 32(alu 0 44))
	(_version vf5)
	(_time 1714852138792 2024.05.04 22:48:58)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 46494e44131017504549051d124047401541434047)
	(_ent
		(_time 1714851042457)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT_SUM 1 0 46(_arch(_uni))))
		(_sig(_int RESULT_SUB 1 0 47(_arch(_uni))))
		(_sig(_int RESULT 1 0 48(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(5))(_sens(2)(3)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(6))(_sens(2)(3)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(5)(6)(0)))))
			(line__63(_arch 3 0 63(_assignment(_trgt(4))(_sens(7)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ALU 4 -1)
)
I 000044 55 1253          1714852141878 ALU
(_unit VHDL(alu 0 32(alu 0 44))
	(_version vf5)
	(_time 1714852141881 2024.05.04 22:49:01)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 4c1b484e4c1a1d5a4f430f17184a4d4a1f4b494a4d)
	(_ent
		(_time 1714851042457)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT_SUM 1 0 46(_arch(_uni))))
		(_sig(_int RESULT_SUB 1 0 47(_arch(_uni))))
		(_sig(_int RESULT 1 0 48(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(5))(_sens(2)(3)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(6))(_sens(2)(3)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(7))(_sens(5)(6)(0)))))
			(line__63(_arch 3 0 63(_assignment(_trgt(4))(_sens(7)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ALU 4 -1)
)
I 000052 55 682           1714852141891 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 40))
	(_version vf5)
	(_time 1714852141892 2024.05.04 22:49:01)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 5c0b585f0c0b0b4b58581807085a0f5a5d5b585a0a)
	(_ent
		(_time 1714850878816)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 1029          1714852210673 ALU
(_unit VHDL(alu 0 32(alu 0 44))
	(_version vf5)
	(_time 1714852210674 2024.05.04 22:50:10)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 095d0a0f535f581f0a0c4a525d0f080f5a0e0c0f08)
	(_ent
		(_time 1714851042457)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ALU 2 -1)
)
V 000044 55 1029          1714852214923 ALU
(_unit VHDL(alu 0 32(alu 0 44))
	(_version vf5)
	(_time 1714852214924 2024.05.04 22:50:14)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a3f6a0f4f3f5f2b5a0a6e0f8f7a5a2a5f0a4a6a5a2)
	(_ent
		(_time 1714851042457)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ALU 2 -1)
)
I 000052 55 682           1714852214929 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 40))
	(_version vf5)
	(_time 1714852214930 2024.05.04 22:50:14)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code a3f6a0f4a3f4f4b4a7a7e7f8f7a5f0a5a2a4a7a5f5)
	(_ent
		(_time 1714850878816)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1031          1714852244337 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714852244338 2024.05.04 22:50:44)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8184858fd3d7d0978284c2dad5878087d286848780)
	(_ent
		(_time 1714851042457)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000045 55 1031          1714852275543 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714852275544 2024.05.04 22:51:15)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 74232375232225627771372f207275722773717275)
	(_ent
		(_time 1714851042457)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 682           1714852275549 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 40))
	(_version vf5)
	(_time 1714852275550 2024.05.04 22:51:15)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 74232375732323637070302f207227727573707222)
	(_ent
		(_time 1714850878816)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1031          1714852296943 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714852296944 2024.05.04 22:51:36)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 030501055355521500064058570502055004060502)
	(_ent
		(_time 1714851042457)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 682           1714852296949 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 40))
	(_version vf5)
	(_time 1714852296950 2024.05.04 22:51:36)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 121410151345450516165649461441141315161444)
	(_ent
		(_time 1714850878816)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1031          1714852383772 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714852383773 2024.05.04 22:53:03)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 2f2c282b2a797e392c2a6c747b292e297c282a292e)
	(_ent
		(_time 1714851042457)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 682           1714852383778 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 40))
	(_version vf5)
	(_time 1714852383779 2024.05.04 22:53:03)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 3e3d393b686969293a3a7a656a386d383f393a3868)
	(_ent
		(_time 1714850878816)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1031          1714852403825 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714852403826 2024.05.04 22:53:23)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8dda88838adbdc9b8e88ced6d98b8c8bde8a888b8c)
	(_ent
		(_time 1714851042457)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 682           1714852403831 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 40))
	(_version vf5)
	(_time 1714852403832 2024.05.04 22:53:23)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 8dda8883dadada9a8989c9d6d98bde8b8c8a898bdb)
	(_ent
		(_time 1714850878816)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000052 55 682           1714853092127 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 40))
	(_version vf5)
	(_time 1714853092128 2024.05.04 23:04:52)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 36323233336161213232726d623065303731323060)
	(_ent
		(_time 1714850878816)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1031          1714853104811 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714853104812 2024.05.04 23:05:04)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c6c5c193939097d0c5c3859d92c0c7c095c1c3c0c7)
	(_ent
		(_time 1714851042457)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000045 55 1035          1714853800614 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714853800615 2024.05.04 23:16:40)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bbebbeefbaedeaadb8bef8e0efbdbabde8bcbebdba)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000045 55 1035          1714853833828 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714853833829 2024.05.04 23:17:13)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7d7c7a7c7a2b2c6b7e783e26297b7c7b2e7a787b7c)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 682           1714853833834 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 40))
	(_version vf5)
	(_time 1714853833835 2024.05.04 23:17:13)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 7d7c7a7c2a2a2a6a79793926297b2e7b7c7a797b2b)
	(_ent
		(_time 1714850878816)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000050 55 629           1714853833840 Behavoral
(_unit VHDL(\Out\ 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714853833841 2024.05.04 23:17:13)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 7d7f287e7f2b2c6a78793e247f792b7a787a79782e)
	(_ent
		(_time 1714853833838)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 667           1714853833846 behavorial
(_unit VHDL(program_counter 0 28(behavorial 0 40))
	(_version vf5)
	(_time 1714853833847 2024.05.04 23:17:13)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 7d7d7b7d2b2a7f6b7b786f272d7b29782b7b7e7b2b)
	(_ent
		(_time 1714853833844)
	)
	(_object
		(_port(_int Cp -1 0 30(_ent(_in))))
		(_port(_int Ep -1 0 31(_ent(_in))))
		(_port(_int Clk_c -1 0 32(_ent(_in))))
		(_port(_int Clr_c -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1035          1714853922841 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714853922842 2024.05.04 23:18:42)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 35673630636364233630766e613334336632303334)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 682           1714853922847 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 40))
	(_version vf5)
	(_time 1714853922848 2024.05.04 23:18:42)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 35673630336262223131716e613366333432313363)
	(_ent
		(_time 1714850878816)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 639           1714853922853 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714853922854 2024.05.04 23:18:42)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 35676131356365223433206e603063323733303332)
	(_ent
		(_time 1714853922851)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 667           1714853922859 behavorial
(_unit VHDL(program_counter 0 28(behavorial 0 40))
	(_version vf5)
	(_time 1714853922860 2024.05.04 23:18:42)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 35663731326237233330276f653361306333363363)
	(_ent
		(_time 1714853833843)
	)
	(_object
		(_port(_int Cp -1 0 30(_ent(_in))))
		(_port(_int Ep -1 0 31(_ent(_in))))
		(_port(_int Clk_c -1 0 32(_ent(_in))))
		(_port(_int Clr_c -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1035          1714854280953 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714854280954 2024.05.04 23:24:40)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 12101a154344430411175149461413144115171413)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 682           1714854280959 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 40))
	(_version vf5)
	(_time 1714854280960 2024.05.04 23:24:40)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 12101a151345450516165649461441141315161444)
	(_ent
		(_time 1714850878816)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 639           1714854280965 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714854280966 2024.05.04 23:24:40)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 12104d141544420513110749471744151014171415)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 667           1714854280971 behavorial
(_unit VHDL(program_counter 0 28(behavorial 0 40))
	(_version vf5)
	(_time 1714854280972 2024.05.04 23:24:40)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 12111b141245100414170048421446174414111444)
	(_ent
		(_time 1714853833843)
	)
	(_object
		(_port(_int Cp -1 0 30(_ent(_in))))
		(_port(_int Ep -1 0 31(_ent(_in))))
		(_port(_int Clk_c -1 0 32(_ent(_in))))
		(_port(_int Clr_c -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1035          1714854371092 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714854371093 2024.05.04 23:26:11)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 2f78272b2a797e392c2a6c747b292e297c282a292e)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 682           1714854371098 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 40))
	(_version vf5)
	(_time 1714854371099 2024.05.04 23:26:11)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 2f78272b7a7878382b2b6b747b297c292e282b2979)
	(_ent
		(_time 1714850878816)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 639           1714854371104 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714854371105 2024.05.04 23:26:11)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 2f78702a7c797f382e2c3a747a2a79282d292a2928)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 667           1714854371110 behavorial
(_unit VHDL(program_counter 0 28(behavorial 0 40))
	(_version vf5)
	(_time 1714854371111 2024.05.04 23:26:11)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 2f79262a7b782d39292a3d757f297b2a79292c2979)
	(_ent
		(_time 1714853833843)
	)
	(_object
		(_port(_int Cp -1 0 30(_ent(_in))))
		(_port(_int Ep -1 0 31(_ent(_in))))
		(_port(_int Clk_c -1 0 32(_ent(_in))))
		(_port(_int Clr_c -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 692           1714854371116 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714854371117 2024.05.04 23:26:11)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 2f79242b78782f382c283e752a282d292e297b282d)
	(_ent
		(_time 1714854371114)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 892           1714854371122 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1714854371123 2024.05.04 23:26:11)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 2f782f2b2c7978382a2c3d747b292c282b29262979)
	(_ent
		(_time 1714854371120)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 672           1714854371128 MAR
(_unit VHDL(mar 0 28(mar 0 40))
	(_version vf5)
	(_time 1714854371129 2024.05.04 23:26:11)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 2f78722b787979397a2b3e747c297b292e282d297b)
	(_ent
		(_time 1714854371126)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_LOW 0 0 33(_ent(_out))))
		(_port(_int DATA_OUTPUT_HIGH 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 640           1714854371134 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1714854371135 2024.05.04 23:26:11)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 2f7824282f7979392b28387577282c282b292a282d)
	(_ent
		(_time 1714854371132)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1035          1714854615913 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714854615914 2024.05.04 23:30:15)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7b7b7f7a7a2d2a6d787e38202f7d7a7d287c7e7d7a)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 682           1714854615920 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 40))
	(_version vf5)
	(_time 1714854615921 2024.05.04 23:30:15)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 8b8b8f85dadcdc9c8f8fcfd0df8dd88d8a8c8f8ddd)
	(_ent
		(_time 1714850878816)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 639           1714854615926 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714854615927 2024.05.04 23:30:15)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 8b8bd884dcdddb9c8a889ed0de8edd8c898d8e8d8c)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 667           1714854615932 behavorial
(_unit VHDL(program_counter 0 28(behavorial 0 40))
	(_version vf5)
	(_time 1714854615933 2024.05.04 23:30:15)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 8b8a8e84dbdc899d8d8e99d1db8ddf8edd8d888ddd)
	(_ent
		(_time 1714853833843)
	)
	(_object
		(_port(_int Cp -1 0 30(_ent(_in))))
		(_port(_int Ep -1 0 31(_ent(_in))))
		(_port(_int Clk_c -1 0 32(_ent(_in))))
		(_port(_int Clr_c -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 692           1714854615938 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714854615939 2024.05.04 23:30:15)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 8b8a8c85d8dc8b9c888c9ad18e8c898d8a8ddf8c89)
	(_ent
		(_time 1714854371113)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 892           1714854615944 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1714854615945 2024.05.04 23:30:15)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 8b8b87858cdddc9c8e8899d0df8d888c8f8d828ddd)
	(_ent
		(_time 1714854371119)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 672           1714854615950 MAR
(_unit VHDL(mar 0 28(mar 0 40))
	(_version vf5)
	(_time 1714854615951 2024.05.04 23:30:15)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 8b8bda85d8dddd9dde8f9ad0d88ddf8d8a8c898ddf)
	(_ent
		(_time 1714854371125)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_LOW 0 0 33(_ent(_out))))
		(_port(_int DATA_OUTPUT_HIGH 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 640           1714854615956 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1714854615957 2024.05.04 23:30:15)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 8b8b8c868fdddd9d8f8c9cd1d38c888c8f8d8e8c89)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 1211          1714854615962 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1714854615963 2024.05.04 23:30:15)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 8b8b8d858fdc8a9c8ed999d18c8dd88dd88d8e8c89)
	(_ent
		(_time 1714854615960)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1035          1714855134609 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714855134610 2024.05.04 23:38:54)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code aba9fcfcaafdfabda8aee8f0ffadaaadf8acaeadaa)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 682           1714855134615 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 40))
	(_version vf5)
	(_time 1714855134616 2024.05.04 23:38:54)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code aba9fcfcfafcfcbcafafeff0ffadf8adaaacafadfd)
	(_ent
		(_time 1714850878816)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 835           1714855134621 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714855134622 2024.05.04 23:38:54)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code aba9abfdfcfdfbbcaafdbef0feaefdaca9adaeadac)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 667           1714855134627 behavorial
(_unit VHDL(program_counter 0 28(behavorial 0 40))
	(_version vf5)
	(_time 1714855134628 2024.05.04 23:38:54)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code bab9ecefe9edb8acbcbfa8e0eabceebfecbcb9bcec)
	(_ent
		(_time 1714853833843)
	)
	(_object
		(_port(_int Cp -1 0 30(_ent(_in))))
		(_port(_int Ep -1 0 31(_ent(_in))))
		(_port(_int Clk_c -1 0 32(_ent(_in))))
		(_port(_int Clr_c -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 692           1714855134633 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714855134634 2024.05.04 23:38:54)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code bab9eeeeeaedbaadb9bdabe0bfbdb8bcbbbceebdb8)
	(_ent
		(_time 1714854371113)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 892           1714855134639 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1714855134640 2024.05.04 23:38:54)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code bab8e5eebeecedadbfb9a8e1eebcb9bdbebcb3bcec)
	(_ent
		(_time 1714854371119)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 672           1714855134645 MAR
(_unit VHDL(mar 0 28(mar 0 40))
	(_version vf5)
	(_time 1714855134646 2024.05.04 23:38:54)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code bab8b8eeeaececacefbeabe1e9bceebcbbbdb8bcee)
	(_ent
		(_time 1714854371125)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_LOW 0 0 33(_ent(_out))))
		(_port(_int DATA_OUTPUT_HIGH 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 640           1714855134651 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1714855134652 2024.05.04 23:38:54)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code bab8eeedbdececacbebdade0e2bdb9bdbebcbfbdb8)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 1211          1714855134657 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1714855134658 2024.05.04 23:38:54)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code bab8efeebdedbbadbfe8a8e0bdbce9bce9bcbfbdb8)
	(_ent
		(_time 1714854615959)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 835           1714855203450 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714855203451 2024.05.04 23:40:03)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 9695939895c0c68197c083cdc393c0919490939091)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000045 55 1035          1714855277636 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714855277637 2024.05.04 23:41:17)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 626336623334337461672139366463643165676463)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 682           1714855277642 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 40))
	(_version vf5)
	(_time 1714855277643 2024.05.04 23:41:17)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 626336626335357566662639366431646365666434)
	(_ent
		(_time 1714850878816)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 835           1714855277648 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714855277649 2024.05.04 23:41:17)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 626361636534327563347739376734656064676465)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 667           1714855277654 behavorial
(_unit VHDL(program_counter 0 28(behavorial 0 40))
	(_version vf5)
	(_time 1714855277655 2024.05.04 23:41:17)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 626237636235607464677038326436673464616434)
	(_ent
		(_time 1714853833843)
	)
	(_object
		(_port(_int Cp -1 0 30(_ent(_in))))
		(_port(_int Ep -1 0 31(_ent(_in))))
		(_port(_int Clk_c -1 0 32(_ent(_in))))
		(_port(_int Clr_c -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 692           1714855277660 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714855277661 2024.05.04 23:41:17)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 626235626135627561657338676560646364366560)
	(_ent
		(_time 1714854371113)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 892           1714855277666 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1714855277667 2024.05.04 23:41:17)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 62633e6235343575676170393664616566646b6434)
	(_ent
		(_time 1714854371119)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 672           1714855277672 MAR
(_unit VHDL(mar 0 28(mar 0 40))
	(_version vf5)
	(_time 1714855277673 2024.05.04 23:41:17)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 626363626134347437667339316436646365606436)
	(_ent
		(_time 1714854371125)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_LOW 0 0 33(_ent(_out))))
		(_port(_int DATA_OUTPUT_HIGH 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 640           1714855277678 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1714855277679 2024.05.04 23:41:17)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 6263356136343474666575383a6561656664676560)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 1211          1714855277684 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1714855277685 2024.05.04 23:41:17)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 626334623635637567307038656431643164676560)
	(_ent
		(_time 1714854615959)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1035          1714855582376 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714855582377 2024.05.04 23:46:22)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c0c4c595939691d6c3c5839b94c6c1c693c7c5c6c1)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 682           1714855582382 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 40))
	(_version vf5)
	(_time 1714855582383 2024.05.04 23:46:22)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code c0c4c595c39797d7c4c4849b94c693c6c1c7c4c696)
	(_ent
		(_time 1714850878816)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 835           1714855582388 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714855582389 2024.05.04 23:46:22)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code c0c49294c59690d7c196d59b95c596c7c2c6c5c6c7)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 667           1714855582394 behavorial
(_unit VHDL(program_counter 0 28(behavorial 0 40))
	(_version vf5)
	(_time 1714855582395 2024.05.04 23:46:22)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code d0d5d483d287d2c6d6d5c28a80d684d586d6d3d686)
	(_ent
		(_time 1714853833843)
	)
	(_object
		(_port(_int Cp -1 0 30(_ent(_in))))
		(_port(_int Ep -1 0 31(_ent(_in))))
		(_port(_int Clk_c -1 0 32(_ent(_in))))
		(_port(_int Clr_c -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 692           1714855582400 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714855582401 2024.05.04 23:46:22)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code d0d5d682d187d0c7d3d7c18ad5d7d2d6d1d684d7d2)
	(_ent
		(_time 1714854371113)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 892           1714855582406 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1714855582407 2024.05.04 23:46:22)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code d0d4dd82858687c7d5d3c28b84d6d3d7d4d6d9d686)
	(_ent
		(_time 1714854371119)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 672           1714855582412 MAR
(_unit VHDL(mar 0 28(mar 0 40))
	(_version vf5)
	(_time 1714855582413 2024.05.04 23:46:22)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code d0d48082d18686c685d4c18b83d684d6d1d7d2d684)
	(_ent
		(_time 1714854371125)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_LOW 0 0 33(_ent(_out))))
		(_port(_int DATA_OUTPUT_HIGH 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 837           1714855582418 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1714855582419 2024.05.04 23:46:22)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code d0d4d681868686c6d487c78a88d7d3d7d4d6d5d7d2)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1211          1714855582424 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1714855582425 2024.05.04 23:46:22)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code d0d4d7828687d1c7d582c28ad7d683d683d6d5d7d2)
	(_ent
		(_time 1714854615959)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1035          1714856551608 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714856551609 2024.05.05 00:02:31)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d3808781838582c5d0d6908887d5d2d580d4d6d5d2)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1165          1714856551614 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1714856551615 2024.05.05 00:02:31)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code d3808781d38484c4d4d1978887d580d5d2d4d7d585)
	(_ent
		(_time 1714856551612)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(4)(6))(_sens(2)(0)(1)(3)(6))(_dssslsensitivity 1))))
			(line__61(_arch 1 0 61(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ACCUMULATOR 2 -1)
)
I 000050 55 835           1714856551620 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714856551621 2024.05.05 00:02:31)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code d380d080d58583c4d285c68886d685d4d1d5d6d5d4)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 667           1714856551626 behavorial
(_unit VHDL(program_counter 0 28(behavorial 0 40))
	(_version vf5)
	(_time 1714856551627 2024.05.05 00:02:31)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code e2b0b7b0e2b5e0f4e4e7f0b8b2e4b6e7b4e4e1e4b4)
	(_ent
		(_time 1714853833843)
	)
	(_object
		(_port(_int Cp -1 0 30(_ent(_in))))
		(_port(_int Ep -1 0 31(_ent(_in))))
		(_port(_int Clk_c -1 0 32(_ent(_in))))
		(_port(_int Clr_c -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 692           1714856551632 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714856551633 2024.05.05 00:02:31)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code e2b0b5b1e1b5e2f5e1e5f3b8e7e5e0e4e3e4b6e5e0)
	(_ent
		(_time 1714854371113)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 892           1714856551638 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1714856551639 2024.05.05 00:02:31)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code e2b1beb1b5b4b5f5e7e1f0b9b6e4e1e5e6e4ebe4b4)
	(_ent
		(_time 1714854371119)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 672           1714856551644 MAR
(_unit VHDL(mar 0 28(mar 0 40))
	(_version vf5)
	(_time 1714856551645 2024.05.05 00:02:31)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code e2b1e3b1e1b4b4f4b7e6f3b9b1e4b6e4e3e5e0e4b6)
	(_ent
		(_time 1714854371125)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_LOW 0 0 33(_ent(_out))))
		(_port(_int DATA_OUTPUT_HIGH 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 837           1714856551650 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1714856551651 2024.05.05 00:02:31)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code e2b1b5b2b6b4b4f4e6b5f5b8bae5e1e5e6e4e7e5e0)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1211          1714856551656 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1714856551657 2024.05.05 00:02:31)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code e2b1b4b1b6b5e3f5e7b0f0b8e5e4b1e4b1e4e7e5e0)
	(_ent
		(_time 1714854615959)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1035          1714856842907 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714856842908 2024.05.05 00:07:22)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b3b3b2e7e3e5e2a5b0b6f0e8e7b5b2b5e0b4b6b5b2)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000050 55 835           1714856842915 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714856842916 2024.05.05 00:07:22)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code b3b3e5e6b5e5e3a4b2e5a6e8e6b6e5b4b1b5b6b5b4)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 667           1714856842921 behavorial
(_unit VHDL(program_counter 0 28(behavorial 0 40))
	(_version vf5)
	(_time 1714856842922 2024.05.05 00:07:22)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code b3b2b3e6b2e4b1a5b5b6a1e9e3b5e7b6e5b5b0b5e5)
	(_ent
		(_time 1714853833843)
	)
	(_object
		(_port(_int Cp -1 0 30(_ent(_in))))
		(_port(_int Ep -1 0 31(_ent(_in))))
		(_port(_int Clk_c -1 0 32(_ent(_in))))
		(_port(_int Clr_c -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 692           1714856842927 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714856842928 2024.05.05 00:07:22)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code c3c2c196c194c3d4c0c4d299c6c4c1c5c2c597c4c1)
	(_ent
		(_time 1714854371113)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 892           1714856842933 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1714856842934 2024.05.05 00:07:22)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code c3c3ca96959594d4c6c0d19897c5c0c4c7c5cac595)
	(_ent
		(_time 1714854371119)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 672           1714856842939 MAR
(_unit VHDL(mar 0 28(mar 0 40))
	(_version vf5)
	(_time 1714856842940 2024.05.05 00:07:22)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code c3c39796c19595d596c7d29890c597c5c2c4c1c597)
	(_ent
		(_time 1714854371125)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_LOW 0 0 33(_ent(_out))))
		(_port(_int DATA_OUTPUT_HIGH 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 837           1714856842945 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1714856842946 2024.05.05 00:07:22)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code c3c3c195969595d5c794d4999bc4c0c4c7c5c6c4c1)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1211          1714856842951 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1714856842952 2024.05.05 00:07:22)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code c3c3c0969694c2d4c691d199c4c590c590c5c6c4c1)
	(_ent
		(_time 1714854615959)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000052 55 1203          1714856950131 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1714856950132 2024.05.05 00:09:10)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 8680848883d1d1918186c2ddd280d58087818280d0)
	(_ent
		(_time 1714856551611)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(4)(6))(_sens(2)(0)(1)(3)(6))(_dssslsensitivity 1))))
			(line__63(_arch 1 0 63(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 2 -1)
)
I 000045 55 1035          1714857307661 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714857307662 2024.05.05 00:15:07)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 21202825737770372224627a752720277226242720)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1203          1714857307667 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1714857307668 2024.05.05 00:15:07)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 31303834336666263630756a653762373036353767)
	(_ent
		(_time 1714856551611)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(4)(6))(_sens(2)(0)(1)(3)(6))(_dssslsensitivity 1))))
			(line__64(_arch 1 0 64(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 2 -1)
)
I 000050 55 835           1714857307673 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714857307674 2024.05.05 00:15:07)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 31306f35356761263067246a643467363337343736)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 667           1714857307679 behavorial
(_unit VHDL(program_counter 0 28(behavorial 0 40))
	(_version vf5)
	(_time 1714857307680 2024.05.05 00:15:07)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 31313935326633273734236b613765346737323767)
	(_ent
		(_time 1714853833843)
	)
	(_object
		(_port(_int Cp -1 0 30(_ent(_in))))
		(_port(_int Ep -1 0 31(_ent(_in))))
		(_port(_int Clk_c -1 0 32(_ent(_in))))
		(_port(_int Clr_c -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 692           1714857307685 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714857307686 2024.05.05 00:15:07)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 31313b34316631263236206b343633373037653633)
	(_ent
		(_time 1714854371113)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 892           1714857307691 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1714857307692 2024.05.05 00:15:07)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 31303034656766263432236a653732363537383767)
	(_ent
		(_time 1714854371119)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 672           1714857307697 MAR
(_unit VHDL(mar 0 28(mar 0 40))
	(_version vf5)
	(_time 1714857307698 2024.05.05 00:15:07)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 31306d34316767276435206a623765373036333765)
	(_ent
		(_time 1714854371125)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_LOW 0 0 33(_ent(_out))))
		(_port(_int DATA_OUTPUT_HIGH 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 837           1714857307703 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1714857307704 2024.05.05 00:15:07)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 31303b37666767273566266b693632363537343633)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1211          1714857307709 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1714857307710 2024.05.05 00:15:07)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 31303a34666630263463236b363762376237343633)
	(_ent
		(_time 1714854615959)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1035          1714857475421 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714857475422 2024.05.05 00:17:55)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 77717176232126617472342c237176712470727176)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 976           1714857475427 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1714857475428 2024.05.05 00:17:55)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 77717176732020607078332c237124717670737121)
	(_ent
		(_time 1714856551611)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(4)(5))(_sens(2)(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 1 -1)
)
I 000050 55 835           1714857475433 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714857475434 2024.05.05 00:17:55)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 77712677752127607621622c227221707571727170)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 667           1714857475439 behavorial
(_unit VHDL(program_counter 0 28(behavorial 0 40))
	(_version vf5)
	(_time 1714857475440 2024.05.05 00:17:55)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 77707077722075617172652d277123722171747121)
	(_ent
		(_time 1714853833843)
	)
	(_object
		(_port(_int Cp -1 0 30(_ent(_in))))
		(_port(_int Ep -1 0 31(_ent(_in))))
		(_port(_int Clk_c -1 0 32(_ent(_in))))
		(_port(_int Clr_c -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 692           1714857475445 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714857475446 2024.05.05 00:17:55)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 8780828981d08790848096dd828085818681d38085)
	(_ent
		(_time 1714854371113)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 892           1714857475451 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1714857475452 2024.05.05 00:17:55)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 87818989d5d1d090828495dcd381848083818e81d1)
	(_ent
		(_time 1714854371119)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 672           1714857475457 MAR
(_unit VHDL(mar 0 28(mar 0 40))
	(_version vf5)
	(_time 1714857475458 2024.05.05 00:17:55)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 8781d48981d1d191d28396dcd481d38186808581d3)
	(_ent
		(_time 1714854371125)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_LOW 0 0 33(_ent(_out))))
		(_port(_int DATA_OUTPUT_HIGH 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 837           1714857475463 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1714857475464 2024.05.05 00:17:55)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 8781828ad6d1d19183d090dddf8084808381828085)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1211          1714857475469 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1714857475470 2024.05.05 00:17:55)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 87818389d6d0869082d595dd8081d481d481828085)
	(_ent
		(_time 1714854615959)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1035          1714857579514 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714857579515 2024.05.05 00:19:39)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 151a4112434344031610564e411314134612101314)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 976           1714857579520 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1714857579521 2024.05.05 00:19:39)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 151a4112134242021216514e411346131412111343)
	(_ent
		(_time 1714856551611)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_trgt(4)(5))(_sens(2)(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 1 -1)
)
I 000050 55 835           1714857579526 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714857579527 2024.05.05 00:19:39)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 151a1613154345021443004e401043121713101312)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 667           1714857579532 behavorial
(_unit VHDL(program_counter 0 28(behavorial 0 40))
	(_version vf5)
	(_time 1714857579533 2024.05.05 00:19:39)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 242a7121227326322221367e742270217222272272)
	(_ent
		(_time 1714853833843)
	)
	(_object
		(_port(_int Cp -1 0 30(_ent(_in))))
		(_port(_int Ep -1 0 31(_ent(_in))))
		(_port(_int Clk_c -1 0 32(_ent(_in))))
		(_port(_int Clr_c -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 692           1714857579538 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714857579539 2024.05.05 00:19:39)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 242a7320217324332723357e212326222522702326)
	(_ent
		(_time 1714854371113)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 892           1714857579544 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1714857579545 2024.05.05 00:19:39)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 242b7820757273332127367f7022272320222d2272)
	(_ent
		(_time 1714854371119)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 672           1714857579550 MAR
(_unit VHDL(mar 0 28(mar 0 40))
	(_version vf5)
	(_time 1714857579551 2024.05.05 00:19:39)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 242b2520217272327120357f772270222523262270)
	(_ent
		(_time 1714854371125)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_LOW 0 0 33(_ent(_out))))
		(_port(_int DATA_OUTPUT_HIGH 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 837           1714857579556 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1714857579557 2024.05.05 00:19:39)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 242b7323767272322073337e7c2327232022212326)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1211          1714857579562 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1714857579563 2024.05.05 00:19:39)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 242b7220767325332176367e232277227722212326)
	(_ent
		(_time 1714854615959)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1035          1714857718419 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714857718420 2024.05.05 00:21:58)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code affbfdf8aaf9feb9acaaecf4fba9aea9fca8aaa9ae)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 976           1714857718425 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1714857718426 2024.05.05 00:21:58)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code affbfdf8faf8f8b8a8acebf4fba9fca9aea8aba9f9)
	(_ent
		(_time 1714856551611)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_trgt(4)(5))(_sens(2)(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 1 -1)
)
I 000050 55 873           1714857718431 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714857718432 2024.05.05 00:21:58)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code affbaaf9fcf9ffb8aefbbaf4faaaf9a8ada9aaa9a8)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . Behavoral 1 -1)
)
I 000051 55 667           1714857718437 behavorial
(_unit VHDL(program_counter 0 28(behavorial 0 40))
	(_version vf5)
	(_time 1714857718438 2024.05.05 00:21:58)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code bfeaeceaebe8bda9b9baade5efb9ebbae9b9bcb9e9)
	(_ent
		(_time 1714853833843)
	)
	(_object
		(_port(_int Cp -1 0 30(_ent(_in))))
		(_port(_int Ep -1 0 31(_ent(_in))))
		(_port(_int Clk_c -1 0 32(_ent(_in))))
		(_port(_int Clr_c -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 692           1714857718443 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714857718444 2024.05.05 00:21:58)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code bfeaeeebe8e8bfa8bcb8aee5bab8bdb9beb9ebb8bd)
	(_ent
		(_time 1714854371113)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 892           1714857718449 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1714857718450 2024.05.05 00:21:58)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code bfebe5ebbce9e8a8babcade4ebb9bcb8bbb9b6b9e9)
	(_ent
		(_time 1714854371119)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 672           1714857718455 MAR
(_unit VHDL(mar 0 28(mar 0 40))
	(_version vf5)
	(_time 1714857718456 2024.05.05 00:21:58)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code bfebb8ebe8e9e9a9eabbaee4ecb9ebb9beb8bdb9eb)
	(_ent
		(_time 1714854371125)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_LOW 0 0 33(_ent(_out))))
		(_port(_int DATA_OUTPUT_HIGH 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 875           1714857718461 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1714857718462 2024.05.05 00:21:58)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code bfebeee8bfe9e9a9bbeaa8e5e7b8bcb8bbb9bab8bd)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1211          1714857718467 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1714857718468 2024.05.05 00:21:58)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code bfebefebbfe8bea8baedade5b8b9ecb9ecb9bab8bd)
	(_ent
		(_time 1714854615959)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1035          1714857958039 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714857958040 2024.05.05 00:25:58)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a8a8adfff3fef9beabadebf3fcaea9aefbafadaea9)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 976           1714857958045 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1714857958046 2024.05.05 00:25:58)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code b8b8bdecb3efefafbfbbfce3ecbeebbeb9bfbcbeee)
	(_ent
		(_time 1714856551611)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_trgt(4)(5))(_sens(2)(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 1 -1)
)
I 000050 55 835           1714857958051 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714857958052 2024.05.05 00:25:58)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code b8b8eaedb5eee8afb9eeade3edbdeebfbabebdbebf)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 667           1714857958057 behavorial
(_unit VHDL(program_counter 0 28(behavorial 0 40))
	(_version vf5)
	(_time 1714857958058 2024.05.05 00:25:58)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code b8b9bcedb2efbaaebebdaae2e8beecbdeebebbbeee)
	(_ent
		(_time 1714853833843)
	)
	(_object
		(_port(_int Cp -1 0 30(_ent(_in))))
		(_port(_int Ep -1 0 31(_ent(_in))))
		(_port(_int Clk_c -1 0 32(_ent(_in))))
		(_port(_int Clr_c -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 692           1714857958063 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714857958064 2024.05.05 00:25:58)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code b8b9beecb1efb8afbbbfa9e2bdbfbabeb9beecbfba)
	(_ent
		(_time 1714854371113)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 892           1714857958069 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1714857958070 2024.05.05 00:25:58)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code b8b8b5ece5eeefafbdbbaae3ecbebbbfbcbeb1beee)
	(_ent
		(_time 1714854371119)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 672           1714857958075 MAR
(_unit VHDL(mar 0 28(mar 0 40))
	(_version vf5)
	(_time 1714857958076 2024.05.05 00:25:58)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code b8b8e8ecb1eeeeaeedbca9e3ebbeecbeb9bfbabeec)
	(_ent
		(_time 1714854371125)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_LOW 0 0 33(_ent(_out))))
		(_port(_int DATA_OUTPUT_HIGH 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 837           1714857958081 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1714857958082 2024.05.05 00:25:58)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code b8b8beefe6eeeeaebcefafe2e0bfbbbfbcbebdbfba)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1211          1714857958087 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1714857958088 2024.05.05 00:25:58)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code c8c8cf9d969fc9dfcd9ada92cfce9bce9bcecdcfca)
	(_ent
		(_time 1714854615959)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000052 55 1203          1714858886372 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1714858886373 2024.05.05 00:41:26)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 000e5706035757170701445b540653060107040656)
	(_ent
		(_time 1714856551611)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6)(4))(_sens(2)(6)(0)(1)(3))(_dssslsensitivity 1))))
			(line__65(_arch 1 0 65(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 2 -1)
)
I 000052 55 1259          1714859165267 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1714859165268 2024.05.05 00:46:05)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 6b396a6b3a3c3c7c6c6b2f303f6d386d6a6c6f6d3d)
	(_ent
		(_time 1714856551611)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(6)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000052 55 1259          1714859169816 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1714859169817 2024.05.05 00:46:09)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 2e7d2d2a78797939292e6a757a287d282f292a2878)
	(_ent
		(_time 1714856551611)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(6)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000045 55 1035          1714860433930 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714860433931 2024.05.05 01:07:13)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 1b1f491c1a4d4a0d181e58404f1d1a1d481c1e1d1a)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1259          1714860433936 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1714860433937 2024.05.05 01:07:13)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 2b2f792f7a7c7c3c2c2b6f707f2d782d2a2c2f2d7d)
	(_ent
		(_time 1714856551611)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1714860433942 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714860433943 2024.05.05 01:07:13)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 2b2f2e2e7c7d7b3c2a7d3e707e2e7d2c292d2e2d2c)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 667           1714860433948 behavorial
(_unit VHDL(program_counter 0 28(behavorial 0 40))
	(_version vf5)
	(_time 1714860433949 2024.05.05 01:07:13)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 2b2e782e7b7c293d2d2e39717b2d7f2e7d2d282d7d)
	(_ent
		(_time 1714853833843)
	)
	(_object
		(_port(_int Cp -1 0 30(_ent(_in))))
		(_port(_int Ep -1 0 31(_ent(_in))))
		(_port(_int Clk_c -1 0 32(_ent(_in))))
		(_port(_int Clr_c -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 692           1714860433954 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714860433955 2024.05.05 01:07:13)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 2b2e7a2f787c2b3c282c3a712e2c292d2a2d7f2c29)
	(_ent
		(_time 1714854371113)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 1478          1714860433960 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1714860433961 2024.05.05 01:07:13)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 2b2f712f2c7d7c3c2d2539707f2d282c2f2d222d7d)
	(_ent
		(_time 1714854371119)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 672           1714860433966 MAR
(_unit VHDL(mar 0 28(mar 0 40))
	(_version vf5)
	(_time 1714860433967 2024.05.05 01:07:13)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 2b2f2c2f787d7d3d7e2f3a70782d7f2d2a2c292d7f)
	(_ent
		(_time 1714854371125)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_LOW 0 0 33(_ent(_out))))
		(_port(_int DATA_OUTPUT_HIGH 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 837           1714860433972 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1714860433973 2024.05.05 01:07:13)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 2b2f7a2c2f7d7d3d2f7c3c71732c282c2f2d2e2c29)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1211          1714860433978 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1714860433979 2024.05.05 01:07:13)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 3a3e6a3f3d6d3b2d3f6828603d3c693c693c3f3d38)
	(_ent
		(_time 1714854615959)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1035          1714860988634 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714860988635 2024.05.05 01:16:28)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code faadf9aaf8acabecf9ffb9a1aefcfbfca9fdfffcfb)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1259          1714860988640 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1714860988641 2024.05.05 01:16:28)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code faadf9aaa8adadedfdfabea1aefca9fcfbfdfefcac)
	(_ent
		(_time 1714856551611)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1714860988646 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714860988647 2024.05.05 01:16:28)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code faadaeabaeacaaedfbacefa1afffacfdf8fcfffcfd)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 667           1714860988652 behavorial
(_unit VHDL(program_counter 0 28(behavorial 0 40))
	(_version vf5)
	(_time 1714860988653 2024.05.05 01:16:28)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code faacf8aba9adf8ecfcffe8a0aafcaeffacfcf9fcac)
	(_ent
		(_time 1714853833843)
	)
	(_object
		(_port(_int Cp -1 0 30(_ent(_in))))
		(_port(_int Ep -1 0 31(_ent(_in))))
		(_port(_int Clk_c -1 0 32(_ent(_in))))
		(_port(_int Clr_c -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 692           1714860988658 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714860988659 2024.05.05 01:16:28)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code faacfaaaaaadfaedf9fdeba0fffdf8fcfbfcaefdf8)
	(_ent
		(_time 1714854371113)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 1478          1714860988664 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1714860988665 2024.05.05 01:16:28)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code faadf1aafeacadedfcf4e8a1aefcf9fdfefcf3fcac)
	(_ent
		(_time 1714854371119)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 672           1714860988670 MAR
(_unit VHDL(mar 0 28(mar 0 40))
	(_version vf5)
	(_time 1714860988671 2024.05.05 01:16:28)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 095e5e0f015f5f1f5c0d18525a0f5d0f080e0b0f5d)
	(_ent
		(_time 1714854371125)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_LOW 0 0 33(_ent(_out))))
		(_port(_int DATA_OUTPUT_HIGH 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 837           1714860988676 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1714860988677 2024.05.05 01:16:28)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 095e080c565f5f1f0d5e1e53510e0a0e0d0f0c0e0b)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1211          1714860988682 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1714860988683 2024.05.05 01:16:28)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 095e090f565e081e0c5b1b530e0f5a0f5a0f0c0e0b)
	(_ent
		(_time 1714854615959)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1035          1714861562094 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714861562095 2024.05.05 01:26:02)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 07070501535156110402445c530106015400020106)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1259          1714861562100 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1714861562101 2024.05.05 01:26:02)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 07070501035050100007435c530154010600030151)
	(_ent
		(_time 1714856551611)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1714861562106 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714861562107 2024.05.05 01:26:02)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 07075200055157100651125c520251000501020100)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 667           1714861562112 behavorial
(_unit VHDL(program_counter 0 28(behavorial 0 40))
	(_version vf5)
	(_time 1714861562113 2024.05.05 01:26:02)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 17161411124015011112054d471143124111141141)
	(_ent
		(_time 1714853833843)
	)
	(_object
		(_port(_int Cp -1 0 30(_ent(_in))))
		(_port(_int Ep -1 0 31(_ent(_in))))
		(_port(_int Clk_c -1 0 32(_ent(_in))))
		(_port(_int Clr_c -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 34(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 692           1714861562118 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714861562119 2024.05.05 01:26:02)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 17161610114017001410064d121015111611431015)
	(_ent
		(_time 1714854371113)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 1478          1714861562124 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1714861562125 2024.05.05 01:26:02)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 17171d10454140001119054c4311141013111e1141)
	(_ent
		(_time 1714854371119)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1714861562130 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1714861562131 2024.05.05 01:26:02)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 17174010114141014244064c441143111610151143)
	(_ent
		(_time 1714861562128)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1714861562136 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1714861562137 2024.05.05 01:26:02)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 17171613464141011340004d4f1014101311121015)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1211          1714861562142 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1714861562143 2024.05.05 01:26:02)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 17171710464016001245054d101144114411121015)
	(_ent
		(_time 1714854615959)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1035          1714862218214 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714862218215 2024.05.05 01:36:58)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 04040302535255120701475f500205025703010205)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1259          1714862218220 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1714862218221 2024.05.05 01:36:58)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 04040302035353130304405f500257020503000252)
	(_ent
		(_time 1714856551611)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1714862218226 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714862218227 2024.05.05 01:36:58)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 04045403055254130552115f510152030602010203)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1170          1714862218232 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1714862218233 2024.05.05 01:36:58)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 04050203025306120000165e540250015202070252)
	(_ent
		(_time 1714862218230)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(4)(5))(_sens(2))(_read(0)(1)(3)(5)))))
			(line__73(_arch 1 0 73(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 692           1714862218238 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714862218239 2024.05.05 01:36:58)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 14151013114314031713054e111316121512401316)
	(_ent
		(_time 1714854371113)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 1478          1714862218244 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1714862218245 2024.05.05 01:36:58)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 14141b1345424303121a064f4012171310121d1242)
	(_ent
		(_time 1714854371119)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1714862218250 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1714862218251 2024.05.05 01:36:58)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 14144613114242024144054f471240121513161240)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1714862218256 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1714862218257 2024.05.05 01:36:58)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 14141010464242021043034e4c1317131012111316)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1211          1714862218262 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1714862218263 2024.05.05 01:36:58)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 14141113464315031146064e131247124712111316)
	(_ent
		(_time 1714854615959)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1035          1714862272180 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714862272181 2024.05.05 01:37:52)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c5c0cc90939394d3c6c0869e91c3c4c396c2c0c3c4)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1259          1714862272186 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1714862272187 2024.05.05 01:37:52)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code d5d0dc87d38282c2d2d5918e81d386d3d4d2d1d383)
	(_ent
		(_time 1714856551611)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1714862272192 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714862272193 2024.05.05 01:37:52)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code d5d08b86d58385c2d483c08e80d083d2d7d3d0d3d2)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1170          1714862272198 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1714862272199 2024.05.05 01:37:52)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code d5d1dd86d282d7c3d1d2c78f85d381d083d3d6d383)
	(_ent
		(_time 1714862218229)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(4)(5))(_sens(2))(_read(0)(1)(3)(5)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 692           1714862272204 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714862272205 2024.05.05 01:37:52)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code d5d1df87d182d5c2d6d2c48fd0d2d7d3d4d381d2d7)
	(_ent
		(_time 1714854371113)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 1478          1714862272210 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1714862272211 2024.05.05 01:37:52)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code e4e1e5b7b5b2b3f3e2eaf6bfb0e2e7e3e0e2ede2b2)
	(_ent
		(_time 1714854371119)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1714862272216 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1714862272217 2024.05.05 01:37:52)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code e4e1b8b7e1b2b2f2b1b4f5bfb7e2b0e2e5e3e6e2b0)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1714862272222 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1714862272223 2024.05.05 01:37:52)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code e4e1eeb4b6b2b2f2e0b3f3bebce3e7e3e0e2e1e3e6)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1211          1714862272228 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1714862272229 2024.05.05 01:37:52)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code e4e1efb7b6b3e5f3e1b6f6bee3e2b7e2b7e2e1e3e6)
	(_ent
		(_time 1714854615959)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1035          1714862276883 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714862276884 2024.05.05 01:37:56)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 24267720737275322721677f702225227723212225)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1259          1714862276889 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1714862276890 2024.05.05 01:37:56)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 34366731336363233334706f603267323533303262)
	(_ent
		(_time 1714856551611)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1714862276895 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714862276896 2024.05.05 01:37:56)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 34363030356264233562216f613162333632313233)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1170          1714862276901 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1714862276902 2024.05.05 01:37:56)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 34376630326336223033266e643260316232373262)
	(_ent
		(_time 1714862218229)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(4)(5))(_sens(2))(_read(0)(1)(3)(5)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 692           1714862276907 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714862276908 2024.05.05 01:37:56)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 34376431316334233733256e313336323532603336)
	(_ent
		(_time 1714854371113)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 1478          1714862276913 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1714862276914 2024.05.05 01:37:56)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 34366f3165626323323a266f6032373330323d3262)
	(_ent
		(_time 1714854371119)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1714862276919 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1714862276920 2024.05.05 01:37:56)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 434145414115155516135218104517454244414517)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1714862276925 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1714862276926 2024.05.05 01:37:56)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 4341134216151555471454191b4440444745464441)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1211          1714862276931 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1714862276932 2024.05.05 01:37:56)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 434112411614425446115119444510451045464441)
	(_ent
		(_time 1714854615959)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 809           1714862917726 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1714862917727 2024.05.05 01:48:37)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 70772671712626662520612b237624767177727624)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000045 55 1035          1714863284290 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714863284291 2024.05.05 01:54:44)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 520502510304034451571109065453540155575453)
	(_ent
		(_time 1714853791396)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1259          1714863284296 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1714863284297 2024.05.05 01:54:44)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 623532626335357565622639366431646365666434)
	(_ent
		(_time 1714856551611)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1714863284302 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714863284303 2024.05.05 01:54:44)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 623565636534327563347739376734656064676465)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1164          1714863284308 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1714863284309 2024.05.05 01:54:44)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 623433636235607467377038326436673464616434)
	(_ent
		(_time 1714862218229)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 692           1714863284314 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714863284315 2024.05.05 01:54:44)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 623431626135627561657338676560646364366560)
	(_ent
		(_time 1714854371113)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 1478          1714863284320 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1714863284321 2024.05.05 01:54:44)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 62353a6235343575646c70393664616566646b6434)
	(_ent
		(_time 1714854371119)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1714863284326 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1714863284327 2024.05.05 01:54:44)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 722577737124246427226329217426747375707426)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1714863284332 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1714863284333 2024.05.05 01:54:44)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 7225217026242464762565282a7571757674777570)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1211          1714863284338 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1714863284339 2024.05.05 01:54:44)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 722520732625736577206028757421742174777570)
	(_ent
		(_time 1714854615959)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1057          1714863770061 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714863770062 2024.05.05 02:02:50)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e8efeabbb3beb9feebedabb3bceee9eebbefedeee9)
	(_ent
		(_time 1714863770059)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1259          1714863770068 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1714863770069 2024.05.05 02:02:50)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code e8efeabbe3bfbfffefe8acb3bceebbeee9efeceebe)
	(_ent
		(_time 1714856551611)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1714863770074 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714863770075 2024.05.05 02:02:50)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code e8efbdbae5beb8ffe9befdb3bdedbeefeaeeedeeef)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1164          1714863770080 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1714863770081 2024.05.05 02:02:50)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code f7f1f4a6f2a0f5e1f2a2e5ada7f1a3f2a1f1f4f1a1)
	(_ent
		(_time 1714862218229)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 692           1714863770086 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714863770087 2024.05.05 02:02:50)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code f7f1f6a7f1a0f7e0f4f0e6adf2f0f5f1f6f1a3f0f5)
	(_ent
		(_time 1714854371113)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 1478          1714863770092 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1714863770093 2024.05.05 02:02:50)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code f7f0fda7a5a1a0e0f1f9e5aca3f1f4f0f3f1fef1a1)
	(_ent
		(_time 1714854371119)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1714863770098 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1714863770099 2024.05.05 02:02:50)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code f7f0a0a7f1a1a1e1a2a7e6aca4f1a3f1f6f0f5f1a3)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1714863770104 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1714863770105 2024.05.05 02:02:50)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code f7f0f6a4a6a1a1e1f3a0e0adaff0f4f0f3f1f2f0f5)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1211          1714863770110 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1714863770111 2024.05.05 02:02:50)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 07000001565006100255155d000154015401020005)
	(_ent
		(_time 1714854615959)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1057          1714863852159 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1714863852160 2024.05.05 02:04:12)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9596909ac3c3c4839690d6cec1939493c692909394)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1714863852165 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1714863852166 2024.05.05 02:04:12)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 9596909a93c2c2829295d1cec193c69394929193c3)
	(_ent
		(_time 1714863852163)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1714863852171 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714863852172 2024.05.05 02:04:12)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code a5a6f7f3a5f3f5b2a4f3b0fef0a0f3a2a7a3a0a3a2)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1714863852177 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1714863852178 2024.05.05 02:04:12)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code a5a7a1f3a2f2a7b3a0f0b7fff5a3f1a0f3a3a6a3f3)
	(_ent
		(_time 1714863852175)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 714           1714863852183 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1714863852184 2024.05.05 02:04:12)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code a5a7a3f2a1f2a5b2a6a2b4ffa0a2a7a3a4a3f1a2a7)
	(_ent
		(_time 1714863852181)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in(_string \"ZZZZZZZZ"\)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 1496          1714863852189 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1714863852190 2024.05.05 02:04:12)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code a5a6a8f2f5f3f2b2a3abb7fef1a3a6a2a1a3aca3f3)
	(_ent
		(_time 1714863852187)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1714863852195 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1714863852196 2024.05.05 02:04:12)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code a5a6f5f2a1f3f3b3f0f5b4fef6a3f1a3a4a2a7a3f1)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1714863852201 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1714863852202 2024.05.05 02:04:12)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code b5b6b3e2e6e3e3a3b1e2a2efedb2b6b2b1b3b0b2b7)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1211          1714863852207 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1714863852208 2024.05.05 02:04:12)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code b5b6b2e1e6e2b4a2b0e7a7efb2b3e6b3e6b3b0b2b7)
	(_ent
		(_time 1714854615959)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1057          1715004861549 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715004861550 2024.05.06 17:14:21)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 37303732636166213432746c633136316430323136)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715004861556 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715004861557 2024.05.06 17:14:21)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 47404745431010504047031c134114414640434111)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715004861564 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715004861565 2024.05.06 17:14:21)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 47401044451117504611521c124211404541424140)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715004861570 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715004861571 2024.05.06 17:14:21)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 47414644421045514212551d174113421141444111)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 714           1715004861579 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715004861580 2024.05.06 17:14:21)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 57515454510057405450460d525055515651035055)
	(_ent
		(_time 1714863852180)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int IN_1 0 0 31(_ent(_in))))
		(_port(_int IN_2 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 33(_ent(_in(_string \"ZZZZZZZZ"\)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000061 55 1496          1715004861585 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715004861586 2024.05.06 17:14:21)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 57505f54050100405159450c0351545053515e5101)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715004861591 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715004861592 2024.05.06 17:14:21)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 57500254510101410207460c045103515650555103)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715004861597 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715004861598 2024.05.06 17:14:21)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 66616565363030706231713c3e6165616260636164)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1211          1715004861603 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1715004861604 2024.05.06 17:14:21)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 66616466363167716334743c616035603560636164)
	(_ent
		(_time 1714854615959)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 991           1715006566115 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715006566116 2024.05.06 17:42:46)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code aaacabfdfafdaabdabacbbf0afada8acabacfeada8)
	(_ent
		(_time 1715006566113)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 33686274)
		(50463234 33686018)
		(33686018 33686019)
		(33751554 33686018)
		(33686274 33686018)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000045 55 1057          1715007580939 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715007580940 2024.05.06 17:59:40)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d6d88184838087c0d5d3958d82d0d7d085d1d3d0d7)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715007580945 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715007580946 2024.05.06 17:59:40)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code d6d88184d38181c1d1d6928d82d085d0d7d1d2d080)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715007580951 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715007580952 2024.05.06 17:59:40)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code e6e8e6b4e5b0b6f1e7b0f3bdb3e3b0e1e4e0e3e0e1)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715007580957 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715007580958 2024.05.06 17:59:40)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code e6e9b0b4e2b1e4f0e3b3f4bcb6e0b2e3b0e0e5e0b0)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715007580963 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715007580964 2024.05.06 17:59:40)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code e6e9b2b5e1b1e6f1e7e2f7bce3e1e4e0e7e0b2e1e4)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715007580969 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715007580970 2024.05.06 17:59:40)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code f5fbaaa5a5a3a2e2f3fbe7aea1f3f6f2f1f3fcf3a3)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715007580975 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715007580976 2024.05.06 17:59:40)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code f5fbf7a5f1a3a3e3a0a5e4aea6f3a1f3f4f2f7f3a1)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715007580981 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715007580982 2024.05.06 17:59:40)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code f5fba1a6a6a3a3e3f1a2e2afadf2f6f2f1f3f0f2f7)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1211          1715007580987 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 52))
	(_version vf5)
	(_time 1715007580988 2024.05.06 17:59:40)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 050a0603565204120057175f020356035603000207)
	(_ent
		(_time 1714854615959)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_out))))
		(_port(_int CLK_C -1 0 31(_ent(_out))))
		(_port(_int CLR -1 0 32(_ent(_out))))
		(_port(_int CLR_C -1 0 33(_ent(_out))))
		(_port(_int CP -1 0 34(_ent(_out))))
		(_port(_int EP -1 0 35(_ent(_out))))
		(_port(_int LM_C -1 0 36(_ent(_out))))
		(_port(_int CE_C -1 0 37(_ent(_out))))
		(_port(_int LI_C -1 0 38(_ent(_out))))
		(_port(_int EI_C -1 0 39(_ent(_out))))
		(_port(_int LA_C -1 0 40(_ent(_out))))
		(_port(_int EA -1 0 41(_ent(_out))))
		(_port(_int SU -1 0 42(_ent(_out))))
		(_port(_int EU -1 0 43(_ent(_out))))
		(_port(_int LB_C -1 0 44(_ent(_out))))
		(_port(_int LO_C -1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 46(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT_INSTRUCTION 0 0 46(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1057          1715011997045 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715011997046 2024.05.06 19:13:17)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 431340411315125540460018174542451044464542)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715011997054 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715011997055 2024.05.06 19:13:17)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 431340414314145444430718174510454244474515)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(6)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715011997060 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715011997061 2024.05.06 19:13:17)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 530307515505034452054608065605545155565554)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715011997066 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715011997067 2024.05.06 19:13:17)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 530251515204514556064109035507560555505505)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715011997072 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715011997073 2024.05.06 19:13:17)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 530253505104534452574209565451555255075451)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715011997078 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715011997079 2024.05.06 19:13:17)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 6333686335353474656d71383765606467656a6535)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715011997084 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715011997085 2024.05.06 19:13:17)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 633335636135357536337238306537656264616537)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715011997090 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715011997091 2024.05.06 19:13:17)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 6333636036353575673474393b6460646765666461)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715011997096 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715011997097 2024.05.06 19:13:17)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 7222737326257365767470713428707421747775707724)
	(_ent
		(_time 1715011997094)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751811)
		(33751554)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000045 55 1057          1715012003288 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715012003289 2024.05.06 19:13:23)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9e98ce9198c8cf889d9bddc5ca989f98cd999b989f)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715012003295 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715012003296 2024.05.06 19:13:23)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code adabfdfafafafabaaaade9f6f9abfeabacaaa9abfb)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715012003302 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715012003303 2024.05.06 19:13:23)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code adabaafbfcfbfdbaacfbb8f6f8a8fbaaafaba8abaa)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715012003309 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715012003310 2024.05.06 19:13:23)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code bdbaece8ebeabfabb8e8afe7edbbe9b8ebbbbebbeb)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715012003315 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715012003316 2024.05.06 19:13:23)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code bdbaeee9e8eabdaabcb9ace7b8babfbbbcbbe9babf)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715012003321 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715012003322 2024.05.06 19:13:23)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code bdbbe5e9bcebeaaabbb3afe6e9bbbebab9bbb4bbeb)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715012003327 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715012003328 2024.05.06 19:13:23)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code cdcbc898989b9bdb989ddc969ecb99cbcccacfcb99)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715012003333 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715012003334 2024.05.06 19:13:23)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code cdcb9e9bcf9b9bdbc99ada9795cacecac9cbc8cacf)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715012003339 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715012003340 2024.05.06 19:13:23)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code cdcb9f98cf9accdac9cbcfce8b97cfcb9ecbc8cacfc89b)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751811)
		(33751554)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000061 55 1556          1715012044281 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715012044282 2024.05.06 19:14:04)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code c69194939691c7d1c2c0c4c5809cc4c095c0c3c1c4c390)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(14)(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(14)(13))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751811)
		(33751554)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000045 55 1057          1715012712855 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715012712856 2024.05.06 19:25:12)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 683a3c68333e397e6b6d2b333c6e696e3b6f6d6e69)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715012712862 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715012712863 2024.05.06 19:25:12)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 683a3c68633f3f7f6f682c333c6e3b6e696f6c6e3e)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715012712868 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715012712869 2024.05.06 19:25:12)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 683a6b69653e387f693e7d333d6d3e6f6a6e6d6e6f)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715012712874 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715012712875 2024.05.06 19:25:12)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 77242277722075617222652d277123722171747121)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715012712880 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715012712881 2024.05.06 19:25:12)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 77242076712077607673662d727075717671237075)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715012712886 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715012712887 2024.05.06 19:25:12)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 77252b76252120607179652c2371747073717e7121)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715012712892 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715012712893 2024.05.06 19:25:12)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 87d5868981d1d191d2d796dcd481d38186808581d3)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715012712898 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715012712899 2024.05.06 19:25:12)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 87d5d08ad6d1d19183d090dddf8084808381828085)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715012712904 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715012712905 2024.05.06 19:25:12)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 87d5d189d6d0869083818584c1dd8581d48182808582d1)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751811)
		(33751554)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000045 55 1057          1715107095641 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715107095642 2024.05.07 21:38:15)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 25232d21737374332620667e712324237622202324)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715107095657 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715107095658 2024.05.07 21:38:15)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 35333d30336262223235716e613366333432313363)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715107095665 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715107095666 2024.05.07 21:38:15)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 44421b47451214534512511f114112434642414243)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715107095671 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715107095672 2024.05.07 21:38:15)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 44434d47421346524111561e144210411242474212)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715107095677 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715107095678 2024.05.07 21:38:15)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 44434f46411344534540551e414346424542104346)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715107095683 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715107095684 2024.05.07 21:38:15)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 4442444615121353424a561f1042474340424d4212)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715107095689 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715107095690 2024.05.07 21:38:15)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 54520957510202420104450f075200525553565200)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715107095695 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715107095696 2024.05.07 21:38:15)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 54525f54060202425003430e0c5357535052515356)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715107095701 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715107095702 2024.05.07 21:38:15)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 54525e570603554350525657120e565207525153565102)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751811)
		(33751554)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000045 55 1057          1715107736296 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715107736297 2024.05.07 21:48:56)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b5e0e2e1e3e3e4a3b6b0f6eee1b3b4b3e6b2b0b3b4)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715107736302 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715107736303 2024.05.07 21:48:56)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code b5e0e2e1b3e2e2a2b2b5f1eee1b3e6b3b4b2b1b3e3)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715107736308 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715107736309 2024.05.07 21:48:56)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code c590c591c59395d2c493d09e90c093c2c7c3c0c3c2)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715107736314 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715107736315 2024.05.07 21:48:56)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code c5919391c292c7d3c090d79f95c391c093c3c6c393)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715107736320 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715107736321 2024.05.07 21:48:56)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code c5919190c192c5d2c4c1d49fc0c2c7c3c4c391c2c7)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715107736326 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715107736327 2024.05.07 21:48:56)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code d5808a87858382c2d3dbc78e81d3d6d2d1d3dcd383)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715107736332 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715107736333 2024.05.07 21:48:56)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code d580d787d18383c38085c48e86d381d3d4d2d7d381)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715107736338 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715107736339 2024.05.07 21:48:56)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code d5808184868383c3d182c28f8dd2d6d2d1d3d0d2d7)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715107736344 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715107736345 2024.05.07 21:48:56)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code e4b1b1b7b6b3e5f3e0e2e6e0a2bee6e2b7e2e1e3e6e1b2)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751811)
		(33751554)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 529           1715107736350 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715107736351 2024.05.07 21:48:56)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code e4b0b1b7e1b2b0f1b2b1f5bfb6e2e5e3e4e1b2e7e5)
	(_ent
		(_time 1715107736348)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1057          1715107974665 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715107974666 2024.05.07 21:52:54)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code dcdddf8edc8a8dcadfd99f8788daddda8fdbd9dadd)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715107974674 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715107974675 2024.05.07 21:52:54)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code dcdddf8e8c8b8bcbdbdc988788da8fdadddbd8da8a)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715107974680 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715107974681 2024.05.07 21:52:54)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code dcdd888f8a8a8ccbdd8ac98789d98adbdedad9dadb)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715107974686 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715107974687 2024.05.07 21:52:54)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code ececeebebdbbeefae9b9feb6bceab8e9baeaefeaba)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715107974692 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715107974693 2024.05.07 21:52:54)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code ecececbfbebbecfbede8fdb6e9ebeeeaedeab8ebee)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715107974698 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715107974699 2024.05.07 21:52:54)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code ecede7bfeababbfbeae2feb7b8eaefebe8eae5eaba)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715107974704 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715107974705 2024.05.07 21:52:54)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code fcfdaaacaeaaaaeaa9aceda7affaa8fafdfbfefaa8)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715107974710 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715107974711 2024.05.07 21:52:54)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code fcfdfcaff9aaaaeaf8abeba6a4fbfffbf8faf9fbfe)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715107974716 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715107974717 2024.05.07 21:52:54)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 0b0a0b0d0f5c0a1c0f0d090f4d51090d580d0e0c090e5d)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751811)
		(33751554)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000045 55 1057          1715107996829 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715107996830 2024.05.07 21:53:16)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 693c6169333f387f6a6c2a323d6f686f3a6e6c6f68)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715107996837 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715107996838 2024.05.07 21:53:16)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 782d7079732f2f6f7f783c232c7e2b7e797f7c7e2e)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715107996843 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715107996844 2024.05.07 21:53:16)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 782d2778752e286f792e6d232d7d2e7f7a7e7d7e7f)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715107996849 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715107996850 2024.05.07 21:53:16)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 782c7178722f7a6e7d2d6a22287e2c7d2e7e7b7e2e)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715107996855 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715107996856 2024.05.07 21:53:16)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 88dc838681df889f898c99d28d8f8a8e898edc8f8a)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715107996861 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715107996862 2024.05.07 21:53:16)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 88dd8886d5dedf9f8e869ad3dc8e8b8f8c8e818ede)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715107996867 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715107996868 2024.05.07 21:53:16)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 88ddd58681dede9eddd899d3db8edc8e898f8a8edc)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715107996873 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715107996874 2024.05.07 21:53:16)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 97c29c9bc6c1c18193c080cdcf9094909391929095)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715107996879 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715107996880 2024.05.07 21:53:16)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 97c29d98c6c0968093919593d1cd9591c49192909592c1)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751811)
		(33751554)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000045 55 1057          1715108022691 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715108022692 2024.05.07 21:53:42)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6c68386c6c3a3d7a6f692f37386a6d6a3f6b696a6d)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715108022698 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715108022699 2024.05.07 21:53:42)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 7c78287d2c2b2b6b7b7c3827287a2f7a7d7b787a2a)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715108022704 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715108022705 2024.05.07 21:53:42)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 7c787f7c2a2a2c6b7d2a692729792a7b7e7a797a7b)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715108022710 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715108022711 2024.05.07 21:53:42)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 7c79297c2d2b7e6a79296e262c7a28792a7a7f7a2a)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715108022716 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715108022717 2024.05.07 21:53:42)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 8b8edc85d8dc8b9c8a8f9ad18e8c898d8a8ddf8c89)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715108022722 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715108022723 2024.05.07 21:53:42)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 8b8fd7858cdddc9c8d8599d0df8d888c8f8d828ddd)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715108022728 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715108022729 2024.05.07 21:53:42)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 8b8f8a85d8dddd9ddedb9ad0d88ddf8d8a8c898ddf)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715108022734 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715108022735 2024.05.07 21:53:42)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 9b9fcc979fcdcd8d9fcc8cc1c39c989c9f9d9e9c99)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715108022740 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715108022741 2024.05.07 21:53:42)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 9b9fcd949fcc9a8c9f9d999fddc1999dc89d9e9c999ecd)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751811)
		(33751554)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 611           1715108022749 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715108022750 2024.05.07 21:53:42)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code aaaffcfdfafcfebffdfbbbf1f8acabadaaaffca9ab)
	(_ent
		(_time 1715107736347)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1057          1715108056546 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715108056547 2024.05.07 21:54:16)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code affbacf8aaf9feb9acaaecf4fba9aea9fca8aaa9ae)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715108056553 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715108056554 2024.05.07 21:54:16)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code affbacf8faf8f8b8a8afebf4fba9fca9aea8aba9f9)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715108056559 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715108056560 2024.05.07 21:54:16)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code bfebebeaece9efa8bee9aae4eabae9b8bdb9bab9b8)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715108056565 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715108056566 2024.05.07 21:54:16)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code bfeabdeaebe8bda9baeaade5efb9ebbae9b9bcb9e9)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715108056571 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715108056572 2024.05.07 21:54:16)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code bfeabfebe8e8bfa8bebbaee5bab8bdb9beb9ebb8bd)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715108056577 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715108056578 2024.05.07 21:54:16)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code cf9bc49acc9998d8c9c1dd949bc9ccc8cbc9c6c999)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715108056583 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715108056584 2024.05.07 21:54:16)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code cf9b999a989999d99a9fde949cc99bc9cec8cdc99b)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715108056589 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715108056590 2024.05.07 21:54:16)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code cf9bcf99cf9999d9cb98d89597c8ccc8cbc9cac8cd)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715108056595 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715108056596 2024.05.07 21:54:16)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code de8adf8cdd89dfc9dad8dcda9884dcd88dd8dbd9dcdb88)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751811)
		(33751554)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 777           1715108056602 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715108056603 2024.05.07 21:54:16)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code de8bdf8c8a888acb8a88cf858cd8dfd9dedb88dddf)
	(_ent
		(_time 1715107736347)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1057          1715108162314 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715108162315 2024.05.07 21:56:02)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d5d78287838384c3d6d0968e81d3d4d386d2d0d3d4)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715108162321 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715108162322 2024.05.07 21:56:02)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code e5e7b2b6e3b2b2f2e2e5a1beb1e3b6e3e4e2e1e3b3)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715108162327 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715108162328 2024.05.07 21:56:02)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code e5e7e5b7e5b3b5f2e4b3f0beb0e0b3e2e7e3e0e3e2)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715108162333 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715108162334 2024.05.07 21:56:02)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code e5e6b3b7e2b2e7f3e0b0f7bfb5e3b1e0b3e3e6e3b3)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715108162339 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715108162340 2024.05.07 21:56:02)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code e5e6b1b6e1b2e5f2e4e1f4bfe0e2e7e3e4e3b1e2e7)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715108162345 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715108162346 2024.05.07 21:56:02)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code f4f6aba4a5a2a3e3f2fae6afa0f2f7f3f0f2fdf2a2)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715108162351 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715108162352 2024.05.07 21:56:02)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code f4f6f6a4f1a2a2e2a1a4e5afa7f2a0f2f5f3f6f2a0)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715108162357 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715108162358 2024.05.07 21:56:02)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 04070601565252120053135e5c0307030002010306)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715108162363 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715108162364 2024.05.07 21:56:02)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 040707025653051300020600425e060257020103060152)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751811)
		(33751554)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000045 55 1057          1715108172953 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715108172954 2024.05.07 21:56:12)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 66676e66333037706563253d326067603561636067)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715108172960 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715108172961 2024.05.07 21:56:12)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 66676e66633131716166223d326035606761626030)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715108172966 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715108172967 2024.05.07 21:56:12)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 75742a75752325627423602e207023727773707372)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715108172972 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715108172973 2024.05.07 21:56:12)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 75757c75722277637020672f257321702373767323)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715108172978 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715108172979 2024.05.07 21:56:12)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 85858e8b81d28592848194df808287838483d18287)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715108172985 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715108172986 2024.05.07 21:56:12)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 8584858bd5d3d292838b97ded183868281838c83d3)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715108172991 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715108172992 2024.05.07 21:56:12)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 8584d88b81d3d393d0d594ded683d18384828783d1)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715108172997 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715108172998 2024.05.07 21:56:12)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 94959f98c6c2c28290c383cecc9397939092919396)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715108173003 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715108173004 2024.05.07 21:56:12)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 94959e9bc6c3958390929690d2ce9692c79291939691c2)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751811)
		(33751554)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 1448          1715108173010 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715108173011 2024.05.07 21:56:13)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code a4a4aef3a1f2f0b1f5a5b5fff6a2a5a3a4a1f2a7a5)
	(_ent
		(_time 1715107736347)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1057          1715108695998 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715108695999 2024.05.07 22:04:55)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8c8d89828cdadd9a8f89cfd7d88a8d8adf8b898a8d)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715108696004 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715108696005 2024.05.07 22:04:56)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 8c8d8982dcdbdb9b8b8cc8d7d88adf8a8d8b888ada)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715108696010 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715108696011 2024.05.07 22:04:56)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 8c8dde83dadadc9b8dda99d7d989da8b8e8a898a8b)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715108696016 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715108696017 2024.05.07 22:04:56)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 9c9c9892cdcb9e8a99c98ec6cc9ac899ca9a9f9aca)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715108696022 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715108696023 2024.05.07 22:04:56)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 9c9c9a93cecb9c8b9d988dc6999b9e9a9d9ac89b9e)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715108696028 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715108696029 2024.05.07 22:04:56)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 9c9d91939acacb8b9a928ec7c89a9f9b989a959aca)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715108696034 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715108696035 2024.05.07 22:04:56)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code acadfcfbfefafabaf9fcbdf7ffaaf8aaadabaeaaf8)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715108696040 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715108696041 2024.05.07 22:04:56)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code acadaaf8a9fafabaa8fbbbf6f4abafaba8aaa9abae)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715108696046 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715108696047 2024.05.07 22:04:56)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code acadabfba9fbadbba8aaaea8eaf6aeaaffaaa9abaea9fa)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751811)
		(33751554)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 1448          1715108696052 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715108696053 2024.05.07 22:04:56)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code bbbbbcefe8edefaeeabcaae0e9bdbabcbbbeedb8ba)
	(_ent
		(_time 1715107736347)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1057          1715108700421 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715108700422 2024.05.07 22:05:00)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d2dcd680838483c4d1d7918986d4d3d481d5d7d4d3)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715108700427 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715108700428 2024.05.07 22:05:00)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code d2dcd680d38585c5d5d2968986d481d4d3d5d6d484)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715108700434 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715108700435 2024.05.07 22:05:00)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code e2ecb1b0e5b4b2f5e3b4f7b9b7e7b4e5e0e4e7e4e5)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715108700440 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715108700441 2024.05.07 22:05:00)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code e2ede7b0e2b5e0f4e7b7f0b8b2e4b6e7b4e4e1e4b4)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715108700446 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715108700447 2024.05.07 22:05:00)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code e2ede5b1e1b5e2f5e3e6f3b8e7e5e0e4e3e4b6e5e0)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715108700452 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715108700453 2024.05.07 22:05:00)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code f2fcfea2a5a4a5e5f4fce0a9a6f4f1f5f6f4fbf4a4)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715108700458 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715108700459 2024.05.07 22:05:00)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code f2fca3a2f1a4a4e4a7a2e3a9a1f4a6f4f3f5f0f4a6)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715108700464 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715108700465 2024.05.07 22:05:00)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code f2fcf5a1a6a4a4e4f6a5e5a8aaf5f1f5f6f4f7f5f0)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715108700470 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715108700471 2024.05.07 22:05:00)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 010f04075656001605070305475b030752070406030457)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751811)
		(33751554)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 1448          1715108700476 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715108700477 2024.05.07 22:05:00)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 010e0407015755145006105a530700060104570200)
	(_ent
		(_time 1715107736347)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1057          1715108703166 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715108703167 2024.05.07 22:05:03)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 909f919fc3c6c1869395d3cbc4969196c397959691)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715108703174 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715108703175 2024.05.07 22:05:03)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 909f919f93c7c7879790d4cbc496c39691979496c6)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715108703180 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715108703181 2024.05.07 22:05:03)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 909fc69e95c6c08791c685cbc595c6979296959697)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715108703186 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715108703187 2024.05.07 22:05:03)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code a0aea0f6a2f7a2b6a5f5b2faf0a6f4a5f6a6a3a6f6)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715108703192 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715108703193 2024.05.07 22:05:03)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code a0aea2f7a1f7a0b7a1a4b1faa5a7a2a6a1a6f4a7a2)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715108703198 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715108703199 2024.05.07 22:05:03)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code a0afa9f7f5f6f7b7a6aeb2fbf4a6a3a7a4a6a9a6f6)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715108703204 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715108703205 2024.05.07 22:05:03)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code b0bfe4e4b1e6e6a6e5e0a1ebe3b6e4b6b1b7b2b6e4)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715108703210 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715108703211 2024.05.07 22:05:03)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code b0bfb2e7e6e6e6a6b4e7a7eae8b7b3b7b4b6b5b7b2)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715108703216 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715108703217 2024.05.07 22:05:03)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code b0bfb3e4e6e7b1a7b4b6b2b4f6eab2b6e3b6b5b7b2b5e6)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751811)
		(33751554)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 1448          1715108703222 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715108703223 2024.05.07 22:05:03)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code bfb1bcebe8e9ebaaeeb8aee4edb9beb8bfbae9bcbe)
	(_ent
		(_time 1715107736347)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1057          1715110226205 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715110226206 2024.05.07 22:30:26)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e8bdbdbbb3beb9feebedabb3bceee9eebbefedeee9)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715110226213 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715110226214 2024.05.07 22:30:26)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code f7a2a2a7f3a0a0e0f0f7b3aca3f1a4f1f6f0f3f1a1)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715110226219 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715110226220 2024.05.07 22:30:26)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code f7a2f5a6f5a1a7e0f6a1e2aca2f2a1f0f5f1f2f1f0)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715110226225 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715110226226 2024.05.07 22:30:26)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code f7a3a3a6f2a0f5e1f2a2e5ada7f1a3f2a1f1f4f1a1)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715110226231 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715110226232 2024.05.07 22:30:26)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 07535001015007100603165d020005010601530005)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715110226237 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715110226238 2024.05.07 22:30:26)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 07525b01555150100109155c5301040003010e0151)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715110226243 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715110226244 2024.05.07 22:30:26)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 07520601015151115257165c540153010600050153)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715110226249 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715110226250 2024.05.07 22:30:26)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 16434112464040001241014c4e1115111210131114)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715110226255 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715110226256 2024.05.07 22:30:26)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 164340114641170112101412504c141045101311141340)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 1448          1715110226263 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715110226264 2024.05.07 22:30:26)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 26727022217072337721377d742027212623702527)
	(_ent
		(_time 1715107736347)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1057          1715110244969 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715110244970 2024.05.07 22:30:44)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 35323330636364233630766e613334336632303334)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715110244977 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715110244978 2024.05.07 22:30:44)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 35323330336262223235716e613366333432313363)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715110244985 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715110244986 2024.05.07 22:30:44)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 45421446451315524413501e104013424743404342)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715110244992 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715110244993 2024.05.07 22:30:44)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 45434246421247534010571f154311401343464313)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715110244998 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715110244999 2024.05.07 22:30:44)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 54525157510354435550450e515356525552005356)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715110245004 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715110245005 2024.05.07 22:30:44)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 54535a5705020343525a460f0052575350525d5202)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715110245010 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715110245011 2024.05.07 22:30:45)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 54530757510202420104450f075200525553565200)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715110245016 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715110245017 2024.05.07 22:30:45)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 64636167363232726033733e3c6367636062616366)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715110245022 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715110245023 2024.05.07 22:30:45)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 646360643633657360626660223e666237626163666132)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 1448          1715110245029 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715110245030 2024.05.07 22:30:45)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 74727075712220612573652f267275737471227775)
	(_ent
		(_time 1715107736347)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1057          1715110418133 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715110418134 2024.05.07 22:33:38)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 99cdca96c3cfc88f9a9cdac2cd9f989fca9e9c9f98)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715110418140 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715110418141 2024.05.07 22:33:38)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code a9fdfafea3fefebeaea9edf2fdaffaafa8aeadafff)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715110418146 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715110418147 2024.05.07 22:33:38)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code a9fdadffa5fff9bea8ffbcf2fcacffaeabafacafae)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715110418153 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715110418154 2024.05.07 22:33:38)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code b9ecebecb2eebbafbcecabe3e9bfedbcefbfbabfef)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715110418159 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715110418160 2024.05.07 22:33:38)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code b9ece9edb1eeb9aeb8bda8e3bcbebbbfb8bfedbebb)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715110418165 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715110418166 2024.05.07 22:33:38)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code b9ede2ede5efeeaebfb7abe2edbfbabebdbfb0bfef)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715110418171 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715110418172 2024.05.07 22:33:38)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code c89cce9dc19e9ede9d98d9939bce9ccec9cfcace9c)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715110418177 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715110418178 2024.05.07 22:33:38)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code c89c989e969e9edecc9fdf9290cfcbcfcccecdcfca)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715110418183 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715110418184 2024.05.07 22:33:38)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code d88c898a868fd9cfdcdedadb9e82dade8bdedddfdadd8e)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 1448          1715110418192 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715110418193 2024.05.07 22:33:38)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code d88d898ad18e8ccd89dfc9838aded9dfd8dd8edbd9)
	(_ent
		(_time 1715107736347)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1057          1715110497345 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715110497346 2024.05.07 22:34:57)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 0c5c0c0a0c5a5d1a0f094f57580a0d0a5f0b090a0d)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715110497351 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715110497352 2024.05.07 22:34:57)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 0c5c0c0a5c5b5b1b0b0c4857580a5f0a0d0b080a5a)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715110497357 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715110497358 2024.05.07 22:34:57)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 1c4c4b1a4a4a4c0b1d4a094749194a1b1e1a191a1b)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715110497363 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715110497364 2024.05.07 22:34:57)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 1c4d1d1a4d4b1e0a19490e464c1a48194a1a1f1a4a)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715110497369 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715110497370 2024.05.07 22:34:57)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 1c4d1f1b4e4b1c0b1d180d46191b1e1a1d1a481b1e)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715110497375 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715110497376 2024.05.07 22:34:57)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 2b7b232f2c7d7c3c2d2539707f2d282c2f2d222d7d)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715110497381 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715110497382 2024.05.07 22:34:57)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 2b7b7e2f787d7d3d7e7b3a70782d7f2d2a2c292d7f)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715110497387 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715110497388 2024.05.07 22:34:57)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 3b6b383d3f6d6d2d3f6c2c61633c383c3f3d3e3c39)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715110497393 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715110497394 2024.05.07 22:34:57)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 3b6b393e3f6c3a2c3f3d39387d61393d683d3e3c393e6d)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 1448          1715110497400 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715110497401 2024.05.07 22:34:57)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 4b1a4949181d1f5e1a4c5a10194d4a4c4b4e1d484a)
	(_ent
		(_time 1715107736347)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1057          1715112638660 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715112638661 2024.05.07 23:10:38)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8d82d8838adbdc9b8e88ced6d98b8c8bde8a888b8c)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715112638666 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715112638667 2024.05.07 23:10:38)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 9c93c993cccbcb8b9b9cd8c7c89acf9a9d9b989aca)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715112638672 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715112638673 2024.05.07 23:10:38)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 9c939e92cacacc8b9dca89c7c999ca9b9e9a999a9b)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715112638678 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715112638679 2024.05.07 23:10:38)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 9c92c892cdcb9e8a99c98ec6cc9ac899ca9a9f9aca)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715112638684 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715112638685 2024.05.07 23:10:38)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 9c92ca93cecb9c8b9d988dc6999b9e9a9d9ac89b9e)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715112638690 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715112638691 2024.05.07 23:10:38)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code aca3f1fbaafafbbbaaa2bef7f8aaafaba8aaa5aafa)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715112638696 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715112638697 2024.05.07 23:10:38)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code aca3acfbfefafabaf9fcbdf7ffaaf8aaadabaeaaf8)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715112638702 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715112638703 2024.05.07 23:10:38)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code aca3faf8a9fafabaa8fbbbf6f4abafaba8aaa9abae)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715112638708 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715112638709 2024.05.07 23:10:38)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code bcb3ebe8b9ebbdabb8babebffae6bebaefbab9bbbeb9ea)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000045 55 1057          1715112649097 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715112649098 2024.05.07 23:10:49)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 520755510304034451571109065453540155575453)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715112649103 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715112649104 2024.05.07 23:10:49)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 623765626335357565622639366431646365666434)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715112649109 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715112649110 2024.05.07 23:10:49)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 623732636534327563347739376734656064676465)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715112649115 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715112649116 2024.05.07 23:10:49)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 623664636235607467377038326436673464616434)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715112649121 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715112649122 2024.05.07 23:10:49)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 623666626135627563667338676560646364366560)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715112649127 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715112649128 2024.05.07 23:10:49)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 71247e7025272666777f632a257772767577787727)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715112649133 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715112649134 2024.05.07 23:10:49)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 71242370712727672421602a227725777076737725)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715112649139 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715112649140 2024.05.07 23:10:49)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 71247573262727677526662b297672767577747673)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715112649145 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715112649146 2024.05.07 23:10:49)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 81d4848fd6d6809685878382c7db8387d28784868384d7)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000045 55 1057          1715112719754 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715112719755 2024.05.07 23:11:59)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 520002510304034451571109065453540155575453)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715112719761 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715112719762 2024.05.07 23:11:59)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 623032626335357565622639366431646365666434)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715112719767 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715112719768 2024.05.07 23:11:59)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 623065636534327563347739376734656064676465)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715112719773 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715112719774 2024.05.07 23:11:59)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 623133636235607467377038326436673464616434)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715112719779 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715112719780 2024.05.07 23:11:59)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 722121737125726573766328777570747374267570)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715112719794 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715112719795 2024.05.07 23:11:59)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 81d3d98fd5d7d696878f93dad587828685878887d7)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715112719802 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715112719803 2024.05.07 23:11:59)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 81d3848f81d7d797d4d190dad287d58780868387d5)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715112719808 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715112719809 2024.05.07 23:11:59)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 91c3c29dc6c7c78795c686cbc99692969597949693)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715112719815 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715112719816 2024.05.07 23:11:59)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 91c3c39ec6c6908695979392d7cb9397c29794969394c7)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000045 55 1057          1715112735997 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715112735998 2024.05.07 23:12:15)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cccbc499cc9a9ddacfc98f9798cacdca9fcbc9cacd)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715112736005 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715112736006 2024.05.07 23:12:16)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code cccbc4999c9b9bdbcbcc889798ca9fcacdcbc8ca9a)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715112736011 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715112736012 2024.05.07 23:12:16)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code dcdb838f8a8a8ccbdd8ac98789d98adbdedad9dadb)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715112736017 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715112736018 2024.05.07 23:12:16)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code dcdad58f8d8bdecad989ce868cda88d98adadfda8a)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715112736023 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715112736024 2024.05.07 23:12:16)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code dcdad78e8e8bdccbddd8cd86d9dbdedaddda88dbde)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715112736029 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715112736030 2024.05.07 23:12:16)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code ecebecbfeababbfbeae2feb7b8eaefebe8eae5eaba)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715112736035 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715112736036 2024.05.07 23:12:16)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code ecebb1bfbebabafab9bcfdb7bfeab8eaedebeeeab8)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715112736041 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715112736042 2024.05.07 23:12:16)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code ecebe7bce9babafae8bbfbb6b4ebefebe8eae9ebee)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715112736047 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715112736048 2024.05.07 23:12:16)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code fbfcf1abffacfaecfffdf9f8bda1f9fda8fdfefcf9fead)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715112736055 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715112736056 2024.05.07 23:12:16)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 0b0d590d585d5f1e080a1a50590d0a0c0b0e5d080a)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715112739492 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715112739493 2024.05.07 23:12:19)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 696d6f69333f387f6a6c2a323d6f686f3a6e6c6f68)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715112739502 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715112739503 2024.05.07 23:12:19)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 787c7e79732f2f6f7f783c232c7e2b7e797f7c7e2e)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715112739508 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715112739509 2024.05.07 23:12:19)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 787c2978752e286f792e6d232d7d2e7f7a7e7d7e7f)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715112739514 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715112739515 2024.05.07 23:12:19)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 888d8f8782df8a9e8ddd9ad2d88edc8dde8e8b8ede)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715112739520 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715112739521 2024.05.07 23:12:19)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 888d8d8681df889f898c99d28d8f8a8e898edc8f8a)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715112739526 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715112739527 2024.05.07 23:12:19)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 888c8686d5dedf9f8e869ad3dc8e8b8f8c8e818ede)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715112739532 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715112739533 2024.05.07 23:12:19)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 989ccb9791cece8ecdc889c3cb9ecc9e999f9a9ecc)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715112739538 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715112739539 2024.05.07 23:12:19)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 989c9d94c6cece8e9ccf8fc2c09f9b9f9c9e9d9f9a)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715112739544 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715112739545 2024.05.07 23:12:19)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code a7a3a3f0f6f0a6b0a3a1a5a4e1fda5a1f4a1a2a0a5a2f1)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715112739550 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715112739551 2024.05.07 23:12:19)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code a7a2a3f0a1f1f3b2a4a6b6fcf5a1a6a0a7a2f1a4a6)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715112757804 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715112757805 2024.05.07 23:12:37)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f1f1a5a1a3a7a0e7f2f4b2aaa5f7f0f7a2f6f4f7f0)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715112757810 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715112757811 2024.05.07 23:12:37)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 01015607035656160601455a550752070006050757)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715112757816 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715112757817 2024.05.07 23:12:37)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 01010106055751160057145a540457060307040706)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715112757822 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715112757823 2024.05.07 23:12:37)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 11104717124613071444034b411745144717121747)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715112757828 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715112757829 2024.05.07 23:12:37)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 11104516114611061015004b141613171017451613)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50463234 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715112757834 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715112757835 2024.05.07 23:12:37)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 11114e1645474606171f034a451712161517181747)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715112757840 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715112757841 2024.05.07 23:12:37)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 20202224217676367570317b732674262127222674)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715112757846 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715112757847 2024.05.07 23:12:37)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 20207427767676362477377a782723272426252722)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715112757852 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715112757853 2024.05.07 23:12:37)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 202075247677213724262223667a222673262527222576)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715112757859 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715112757860 2024.05.07 23:12:37)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 30316535316664253331216b623631373035663331)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715113006301 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715113006302 2024.05.07 23:16:46)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a5a0adf2f3f3f4b3a6a0e6fef1a3a4a3f6a2a0a3a4)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715113006308 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715113006309 2024.05.07 23:16:46)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code b5b0bde1b3e2e2a2b2b5f1eee1b3e6b3b4b2b1b3e3)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715113006315 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715113006316 2024.05.07 23:16:46)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code b5b0eae0b5e3e5a2b4e3a0eee0b0e3b2b7b3b0b3b2)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715113006321 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715113006322 2024.05.07 23:16:46)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code b5b1bce0b2e2b7a3b0e0a7efe5b3e1b0e3b3b6b3e3)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715113006327 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715113006328 2024.05.07 23:16:46)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code c5c1ce90c192c5d2c4c1d49fc0c2c7c3c4c391c2c7)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751554 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715113006333 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715113006334 2024.05.07 23:16:46)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code c5c0c590959392d2c3cbd79e91c3c6c2c1c3ccc393)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715113006339 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715113006340 2024.05.07 23:16:46)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code c5c09890c19393d39095d49e96c391c3c4c2c7c391)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715113006345 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715113006346 2024.05.07 23:16:46)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code d4d1df85868282c2d083c38e8cd3d7d3d0d2d1d3d6)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715113006351 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715113006352 2024.05.07 23:16:46)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code d4d1de868683d5c3d0d2d6d7928ed6d287d2d1d3d6d182)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715113006357 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715113006358 2024.05.07 23:16:46)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code e4e0eeb7e1b2b0f1e7e5f5bfb6e2e5e3e4e1b2e7e5)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715113325338 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715113325339 2024.05.07 23:22:05)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code ecebeabfecbabdfaefe9afb7b8eaedeabfebe9eaed)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715113325344 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715113325345 2024.05.07 23:22:05)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code ecebeabfbcbbbbfbebeca8b7b8eabfeaedebe8eaba)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715113325350 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715113325351 2024.05.07 23:22:05)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code ecebbdbebababcfbedbaf9b7b9e9baebeeeae9eaeb)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715113325356 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715113325357 2024.05.07 23:22:05)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code fcfafbadadabfeeaf9a9eea6acfaa8f9aafafffaaa)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715113325362 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715113325363 2024.05.07 23:22:05)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code fcfaf9acaeabfcebfdf8eda6f9fbfefafdfaa8fbfe)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751554 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715113325368 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715113325369 2024.05.07 23:22:05)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code fcfbf2acfaaaabebfaf2eea7a8fafffbf8faf5faaa)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715113325374 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715113325375 2024.05.07 23:22:05)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 0b0c570d585d5d1d5e5b1a50580d5f0d0a0c090d5f)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715113325380 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715113325381 2024.05.07 23:22:05)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 0b0c010e0f5d5d1d0f5c1c51530c080c0f0d0e0c09)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715113325386 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715113325387 2024.05.07 23:22:05)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 1b1c101c1f4c1a0c1f1d19185d41191d481d1e1c191e4d)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715113325396 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715113325397 2024.05.07 23:22:05)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 1b1d101c484d4f0e181a0a40491d1a1c1b1e4d181a)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715113378317 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715113378318 2024.05.07 23:22:58)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d586d287838384c3d6d0968e81d3d4d386d2d0d3d4)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715113378324 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715113378325 2024.05.07 23:22:58)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code e5b6e2b6e3b2b2f2e2e5a1beb1e3b6e3e4e2e1e3b3)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715113378330 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715113378331 2024.05.07 23:22:58)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code e5b6b5b7e5b3b5f2e4b3f0beb0e0b3e2e7e3e0e3e2)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715113378336 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715113378337 2024.05.07 23:22:58)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code e5b7e3b7e2b2e7f3e0b0f7bfb5e3b1e0b3e3e6e3b3)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1060          1715113378343 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715113378344 2024.05.07 23:22:58)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code f4a6f0a4f1a3f4e3f5f0e5aef1f3f6f2f5f2a0f3f6)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751554 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715113378350 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715113378351 2024.05.07 23:22:58)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code f4a7fba4a5a2a3e3f2fae6afa0f2f7f3f0f2fdf2a2)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715113378356 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715113378357 2024.05.07 23:22:58)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 04575702015252125154155f570250020503060250)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715113378362 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715113378363 2024.05.07 23:22:58)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 04570101565252120053135e5c0307030002010306)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715113378368 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715113378369 2024.05.07 23:22:58)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 045700025653051300020607425e060257020103060152)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715113378376 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715113378377 2024.05.07 23:22:58)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 134117141145470610120248411512141316451012)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715113453713 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715113453714 2024.05.07 23:24:13)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 636536633335327560662038376562653064666562)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715113453719 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715113453720 2024.05.07 23:24:13)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 636536636334347464632738376530656264676535)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715113453725 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715113453726 2024.05.07 23:24:13)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 636561626535337462357638366635646165666564)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715113453731 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715113453732 2024.05.07 23:24:13)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 737427737224716576266129237527762575707525)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715113453737 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715113453738 2024.05.07 23:24:13)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 737425727124736472776229767471757275277471)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751554 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715113453743 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715113453744 2024.05.07 23:24:13)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 73752e7225252464757d61282775707477757a7525)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715113453749 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715113453750 2024.05.07 23:24:13)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 8284828c81d4d494d7d293d9d184d68483858084d6)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715113453755 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715113453756 2024.05.07 23:24:13)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 8284d48fd6d4d49486d595d8da8581858684878580)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715113453761 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715113453762 2024.05.07 23:24:13)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 8284d58cd6d5839586848081c4d88084d18487858087d4)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715113453767 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715113453768 2024.05.07 23:24:13)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 9295c59d91c4c687919383c9c09493959297c49193)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715113469547 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715113469548 2024.05.07 23:24:29)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 37356432636166213432746c633136316430323136)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715113469554 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715113469555 2024.05.07 23:24:29)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 37356432336060203037736c633164313630333161)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715113469560 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715113469561 2024.05.07 23:24:29)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 47454344451117504611521c124211404541424140)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715113469566 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715113469567 2024.05.07 23:24:29)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 47441544421045514212551d174113421141444111)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715113469572 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715113469573 2024.05.07 23:24:29)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 47441745411047504643561d424045414641134045)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751554 33751811)
		(33751811 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715113469578 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715113469579 2024.05.07 23:24:29)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 57550c54050100405159450c0351545053515e5101)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715113469584 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715113469585 2024.05.07 23:24:29)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 57555154510101410207460c045103515650555103)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715113469590 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715113469591 2024.05.07 23:24:29)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 57550757060101415300400d0f5054505351525055)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715113469596 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715113469597 2024.05.07 23:24:29)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 666437663631677162606465203c646035606361646330)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715113469602 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715113469603 2024.05.07 23:24:29)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 66653766613032736567773d346067616663306567)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715113757048 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715113757049 2024.05.07 23:29:17)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 431417411315125540460018174542451044464542)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715113757056 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715113757057 2024.05.07 23:29:17)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 530407505304044454531708075500555254575505)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715113757063 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715113757064 2024.05.07 23:29:17)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 530450515505034452054608065605545155565554)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715113757069 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715113757070 2024.05.07 23:29:17)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 530506515204514556064109035507560555505505)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715113757075 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715113757076 2024.05.07 23:29:17)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 633534636134637462677239666461656265376461)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751554 33751811)
		(33751554 50463491)
		(33751811 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715113757081 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715113757082 2024.05.07 23:29:17)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 63343f6335353474656d71383765606467656a6535)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715113757087 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715113757088 2024.05.07 23:29:17)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 633462636135357536337238306537656264616537)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715113757093 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715113757094 2024.05.07 23:29:17)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 7225257026242464762565282a7571757674777570)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715113757099 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715113757100 2024.05.07 23:29:17)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 7225247326257365767470713428707421747775707724)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715113757105 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715113757106 2024.05.07 23:29:17)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 82d4d48c81d4d697818393d9d08483858287d48183)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715113805164 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715113805165 2024.05.07 23:30:05)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 40401042131611564345031b144641461347454641)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715113805170 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715113805171 2024.05.07 23:30:05)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 40401042431717574740041b144613464147444616)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715113805178 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715113805179 2024.05.07 23:30:05)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 40404743451610574116551b154516474246454647)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715113805184 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715113805185 2024.05.07 23:30:05)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 50510152520752465505420a005604550656535606)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715113805190 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715113805191 2024.05.07 23:30:05)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 50510353510750475154410a555752565156045752)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751554 33751811)
		(33686018 50463491)
		(33751811 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715113805196 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715113805197 2024.05.07 23:30:05)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 5050085305060747565e420b045653575456595606)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715113805202 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715113805203 2024.05.07 23:30:05)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 60606560613636763530713b336634666167626634)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715113805208 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715113805209 2024.05.07 23:30:05)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 60603363363636766437773a386763676466656762)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715113805214 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715113805215 2024.05.07 23:30:05)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 606032603637617764666263263a626633666567626536)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715113805220 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715113805221 2024.05.07 23:30:05)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 6f6e3d6f38393b7a6c6e7e343d696e686f6a396c6e)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715113834585 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715113834586 2024.05.07 23:30:34)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 1f4d4a181a494e091c1a5c444b191e194c181a191e)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715113834591 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715113834592 2024.05.07 23:30:34)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 2e7c7b2a78797939292e6a757a287d282f292a2878)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715113834598 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715113834599 2024.05.07 23:30:34)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 2e7c2c2b7e787e392f783b757b2b78292c282b2829)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715113834604 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715113834605 2024.05.07 23:30:34)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 3e6d6a3a69693c283b6b2c646e386a3b68383d3868)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715113834610 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715113834611 2024.05.07 23:30:34)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 3e6d683b6a693e293f3a2f643b393c383f386a393c)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751554 33751811)
		(33686018 50463491)
		(33751811 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715113834616 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715113834617 2024.05.07 23:30:34)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 3e6c633b3e68692938302c656a383d393a38373868)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715113834622 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715113834623 2024.05.07 23:30:34)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 4d1f4d4f181b1b5b181d5c161e4b194b4c4a4f4b19)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715113834628 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715113834629 2024.05.07 23:30:34)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 4d1f1b4c4f1b1b5b491a5a17154a4e4a494b484a4f)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715113834634 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715113834635 2024.05.07 23:30:34)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 4d1f1a4f4f1a4c5a494b4f4e0b174f4b1e4b484a4f481b)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715113834642 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715113834643 2024.05.07 23:30:34)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 5d0e0a5e080b09485e5c4c060f5b5c5a5d580b5e5c)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715113877841 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715113877842 2024.05.07 23:31:17)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 202e2724737671362325637b742621267327252621)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715113877848 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715113877849 2024.05.07 23:31:17)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 202e2724237777372720647b742673262127242676)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715113877854 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715113877855 2024.05.07 23:31:17)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 303e6034356660273166256b653566373236353637)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715113877860 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715113877861 2024.05.07 23:31:17)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 303f3634326732263565226a603664356636333666)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715113877866 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715113877867 2024.05.07 23:31:17)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 303f3435316730273134216a353732363136643732)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751554 33751811)
		(50463234 50463491)
		(33751811 33686018)
		(50463234 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715113877872 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715113877873 2024.05.07 23:31:17)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 3f31303a3c69682839312d646b393c383b39363969)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715113877878 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715113877879 2024.05.07 23:31:17)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 3f316d3a686969296a6f2e646c396b393e383d396b)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715113877884 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715113877885 2024.05.07 23:31:17)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 4f414b4e4f1919594b18581517484c484b494a484d)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1556          1715113877890 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715113877891 2024.05.07 23:31:17)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 4f414a4d4f184e584b494d4c09154d491c494a484d4a19)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 50(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14))(_sens(13)(14))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715113877901 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715113877902 2024.05.07 23:31:17)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 5f505a5c08090b4a5c5e4e040d595e585f5a095c5e)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715114364691 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715114364692 2024.05.07 23:39:24)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code dc8cde8edc8a8dcadfd99f8788daddda8fdbd9dadd)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715114364697 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715114364698 2024.05.07 23:39:24)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code ecbceebfbcbbbbfbebeca8b7b8eabfeaedebe8eaba)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715114364703 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715114364704 2024.05.07 23:39:24)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code ecbcb9bebababcfbedbaf9b7b9e9baebeeeae9eaeb)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715114364709 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715114364710 2024.05.07 23:39:24)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code ecbdefbebdbbeefae9b9feb6bceab8e9baeaefeaba)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715114364715 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715114364716 2024.05.07 23:39:24)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code ecbdedbfbebbecfbede8fdb6e9ebeeeaedeab8ebee)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50529027 33686018)
		(33686018 33751811)
		(33686018 33686019)
		(33686018 33686274)
		(50463234 33686018)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715114364721 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715114364722 2024.05.07 23:39:24)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code fbabf1abfcadacecfdf5e9a0affdf8fcfffdf2fdad)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715114364727 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715114364728 2024.05.07 23:39:24)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code fbabacaba8adadedaeabeaa0a8fdaffdfafcf9fdaf)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715114364733 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715114364734 2024.05.07 23:39:24)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code fbabfaa8ffadadedffaceca1a3fcf8fcfffdfefcf9)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1630          1715114364739 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715114364740 2024.05.07 23:39:24)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 0b5b0c0d0f5c0a1c0f0d08044d51090d580d0e0c090e5d)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 51(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
		(50529027)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715114364745 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715114364746 2024.05.07 23:39:24)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 0b5a0c0d585d5f1e080a1a50590d0a0c0b0e5d080a)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715114543086 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715114543087 2024.05.07 23:42:23)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b3e4e1e7e3e5e2a5b0b6f0e8e7b5b2b5e0b4b6b5b2)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715114543093 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715114543094 2024.05.07 23:42:23)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code c2959097c39595d5c5c2869996c491c4c3c5c6c494)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715114543099 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715114543100 2024.05.07 23:42:23)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code c295c796c59492d5c394d79997c794c5c0c4c7c4c5)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715114543105 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715114543106 2024.05.07 23:42:23)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code d2848181d285d0c4d787c08882d486d784d4d1d484)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715114543112 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715114543113 2024.05.07 23:42:23)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code d2848380d185d2c5d3d6c388d7d5d0d4d3d486d5d0)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(33686018 33751811)
		(50529027 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(50463234 33686018)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715114543118 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715114543119 2024.05.07 23:42:23)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code d2858880858485c5d4dcc08986d4d1d5d6d4dbd484)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715114543124 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715114543125 2024.05.07 23:42:23)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code e1b6e6b2e1b7b7f7b4b1f0bab2e7b5e7e0e6e3e7b5)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715114543130 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715114543131 2024.05.07 23:42:23)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code e1b6b0b1b6b7b7f7e5b6f6bbb9e6e2e6e5e7e4e6e3)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1630          1715114543136 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715114543137 2024.05.07 23:42:23)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code e1b6b1b2b6b6e0f6e5e7e2eea7bbe3e7b2e7e4e6e3e4b7)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 51(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
		(50529027)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715114543143 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715114543144 2024.05.07 23:42:23)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code f1a7a1a1f1a7a5e4f2f0e0aaa3f7f0f6f1f4a7f2f0)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715114558697 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715114558698 2024.05.07 23:42:38)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bcefb4e8bceaedaabfb9ffe7e8babdbaefbbb9babd)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715114558703 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715114558704 2024.05.07 23:42:38)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code bcefb4e8ecebebabbbbcf8e7e8baefbabdbbb8baea)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715114558709 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715114558710 2024.05.07 23:42:38)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code bcefe3e9eaeaecabbdeaa9e7e9b9eabbbebab9babb)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715114558715 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715114558716 2024.05.07 23:42:38)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code cb99c29f9b9cc9ddce9ed9919bcd9fce9dcdc8cd9d)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715114558721 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715114558722 2024.05.07 23:42:38)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code cb99c09e989ccbdccacfda91ceccc9cdcacd9fccc9)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(33686018 33751811)
		(50529027 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(50463234 33686018)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715114558727 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715114558728 2024.05.07 23:42:38)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code cb98cb9ecc9d9cdccdc5d9909fcdc8cccfcdc2cd9d)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715114558733 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715114558734 2024.05.07 23:42:38)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code db888689888d8dcd8e8bca8088dd8fdddadcd9dd8f)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715114558739 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715114558740 2024.05.07 23:42:38)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code db88d08adf8d8dcddf8ccc8183dcd8dcdfdddedcd9)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1630          1715114558745 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715114558746 2024.05.07 23:42:38)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code db88d189df8cdaccdfddd8d49d81d9dd88dddedcd9de8d)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~6~13 0 51(_scalar (_to i 1 i 6))))
		(_sig(_int counter 1 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
		(50529027)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715114558751 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715114558752 2024.05.07 23:42:38)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code eab8e0b9babcbeffe9ebfbb1b8ecebedeaefbce9eb)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715115406632 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715115406633 2024.05.07 23:56:46)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code edbfe5beeabbbcfbeee8aeb6b9ebecebbeeae8ebec)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715115406639 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715115406640 2024.05.07 23:56:46)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code fdaff5adaaaaaaeafafdb9a6a9fbaefbfcfaf9fbab)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715115406648 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715115406649 2024.05.07 23:56:46)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code fdafa2acacabadeafcabe8a6a8f8abfafffbf8fbfa)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715115406654 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715115406655 2024.05.07 23:56:46)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 0d5e5c0a5b5a0f1b08581f575d0b59085b0b0e0b5b)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715115406660 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715115406661 2024.05.07 23:56:46)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 0d5e5e0b585a0d1a0c091c57080a0f0b0c0b590a0f)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(33686018 33751811)
		(50529027 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(50463234 33686018)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715115406666 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715115406667 2024.05.07 23:56:46)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 0d5f550b0c5b5a1a0b031f56590b0e0a090b040b5b)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715115406672 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715115406673 2024.05.07 23:56:46)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 1c4e191b4e4a4a0a494c0d474f1a481a1d1b1e1a48)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715115406678 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715115406679 2024.05.07 23:56:46)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 1c4e4f18194a4a0a184b0b46441b1f1b181a191b1e)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1630          1715115406684 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715115406685 2024.05.07 23:56:46)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 1c4e4e1b194b1d0b181a1e4c5a461e1a4f1a191b1e194a)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~5~13 0 51(_scalar (_to i 1 i 5))))
		(_sig(_int counter 1 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
		(50529027)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715115406691 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715115406692 2024.05.07 23:56:46)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 2c7f7e287e7a78392f2d3d777e2a2d2b2c297a2f2d)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715115502128 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715115502129 2024.05.07 23:58:22)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f9fbada9a3afa8effafcbaa2adfff8ffaafefcfff8)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715115502135 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715115502136 2024.05.07 23:58:22)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 090b5e0f035e5e1e0e094d525d0f5a0f080e0d0f5f)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715115502141 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715115502142 2024.05.07 23:58:22)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 090b090e055f591e085f1c525c0c5f0e0b0f0c0f0e)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715115502147 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715115502148 2024.05.07 23:58:22)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 090a5f0e025e0b1f0c5c1b53590f5d0c5f0f0a0f5f)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715115502153 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715115502154 2024.05.07 23:58:22)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 191a4d1e114e190e181d08431c1e1b1f181f4d1e1b)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50529027 33751811)
		(50529027 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(50463234 33686018)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715115502159 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715115502160 2024.05.07 23:58:22)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 191b461e454f4e0e1f170b424d1f1a1e1d1f101f4f)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715115502165 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715115502166 2024.05.07 23:58:22)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 282a2a2c217e7e3e7d7839737b2e7c2e292f2a2e7c)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715115502171 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715115502172 2024.05.07 23:58:22)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 282a7c2f767e7e3e2c7f3f72702f2b2f2c2e2d2f2a)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1630          1715115502177 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715115502178 2024.05.07 23:58:22)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 282a7d2c767f293f2c2e2a786e722a2e7b2e2d2f2a2d7e)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~5~13 0 51(_scalar (_to i 1 i 5))))
		(_sig(_int counter 1 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
		(50529027)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715115502185 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715115502186 2024.05.07 23:58:22)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 383b6d3d316e6c2d3b3929636a3e393f383d6e3b39)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715115586186 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715115586187 2024.05.07 23:59:46)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 58575e5b030e094e5b5d1b030c5e595e0b5f5d5e59)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715115586192 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715115586193 2024.05.07 23:59:46)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 58575e5b530f0f4f5f581c030c5e0b5e595f5c5e0e)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715115586198 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715115586199 2024.05.07 23:59:46)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 5857095a550e084f590e4d030d5d0e5f5a5e5d5e5f)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715115586204 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715115586205 2024.05.07 23:59:46)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 68666f69623f6a7e6d3d7a32386e3c6d3e6e6b6e3e)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715115586210 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715115586211 2024.05.07 23:59:46)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 68666d68613f687f696c79326d6f6a6e696e3c6f6a)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463234 33751811)
		(50529027 33686018)
		(33686018 33686019)
		(33686018 33686274)
		(50463234 33686018)
		(33751554 33686018)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715115586216 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715115586217 2024.05.07 23:59:46)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 68676668353e3f7f6e667a333c6e6b6f6c6e616e3e)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715115586222 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715115586223 2024.05.07 23:59:46)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 77782476712121612227662c247123717670757123)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715115586228 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715115586229 2024.05.07 23:59:46)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 77787275262121617320602d2f7074707371727075)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1630          1715115586234 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715115586235 2024.05.07 23:59:46)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 777873762620766073717527312d757124717270757221)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~5~13 0 51(_scalar (_to i 1 i 5))))
		(_sig(_int counter 1 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
		(50529027)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715115586240 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715115586241 2024.05.07 23:59:46)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 8789838981d1d392848696dcd58186808782d18486)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715115636950 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715115636951 2024.05.08 00:00:36)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a6a5f3f1f3f0f7b0a5a3e5fdf2a0a7a0f5a1a3a0a7)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715115636957 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715115636958 2024.05.08 00:00:36)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code a6a5f3f1a3f1f1b1a1a6e2fdf2a0f5a0a7a1a2a0f0)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715115636963 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715115636964 2024.05.08 00:00:36)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code b5b6b7e0b5e3e5a2b4e3a0eee0b0e3b2b7b3b0b3b2)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715115636969 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715115636970 2024.05.08 00:00:36)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code b5b7e1e0b2e2b7a3b0e0a7efe5b3e1b0e3b3b6b3e3)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715115636975 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715115636976 2024.05.08 00:00:36)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code b5b7e3e1b1e2b5a2b4b1a4efb0b2b7b3b4b3e1b2b7)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463234 33751811)
		(50529027 33686018)
		(33686018 33686274)
		(50463234 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715115636981 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715115636982 2024.05.08 00:00:36)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code c5c69890959392d2c3cbd79e91c3c6c2c1c3ccc393)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715115636987 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715115636988 2024.05.08 00:00:36)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code c5c6c590c19393d39095d49e96c391c3c4c2c7c391)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715115636993 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715115636994 2024.05.08 00:00:36)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code c5c69393969393d3c192d29f9dc2c6c2c1c3c0c2c7)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1630          1715115636999 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715115637000 2024.05.08 00:00:36)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code d4d783868683d5c3d0d2d684928ed6d287d2d1d3d6d182)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~5~13 0 51(_scalar (_to i 1 i 5))))
		(_sig(_int counter 1 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
		(50529027)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715115637006 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715115637007 2024.05.08 00:00:37)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code d4d68386d18280c1d7d5c58f86d2d5d3d4d182d7d5)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715115814795 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715115814796 2024.05.08 00:03:34)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 595e5c5a030f084f5a5c1a020d5f585f0a5e5c5f58)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715115814802 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715115814803 2024.05.08 00:03:34)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 595e5c5a530e0e4e5e591d020d5f0a5f585e5d5f0f)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715115814808 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715115814809 2024.05.08 00:03:34)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 696e3b68653f397e683f7c323c6c3f6e6b6f6c6f6e)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715115814814 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715115814815 2024.05.08 00:03:34)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 696f6d68623e6b7f6c3c7b33396f3d6c3f6f6a6f3f)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715115814820 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715115814821 2024.05.08 00:03:34)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 696f6f69613e697e686d78336c6e6b6f686f3d6e6b)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463234 33751811)
		(50529027 33686018)
		(33686018 33686274)
		(50463234 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715115814826 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715115814827 2024.05.08 00:03:34)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 696e6469353f3e7e6f677b323d6f6a6e6d6f606f3f)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715115814832 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715115814833 2024.05.08 00:03:34)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 797e2978712f2f6f2c2968222a7f2d7f787e7b7f2d)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715115814838 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715115814839 2024.05.08 00:03:34)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 797e7f7b262f2f6f7d2e6e23217e7a7e7d7f7c7e7b)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1630          1715115814844 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715115814845 2024.05.08 00:03:34)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 797e7e78262e786e7d7f7a7c3f237b7f2a7f7c7e7b7c2f)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~1~to~5~13 0 51(_scalar (_to i 1 i 5))))
		(_sig(_int counter 1 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
		(50529027)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715115814850 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715115814851 2024.05.08 00:03:34)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 888e8f8681dedc9d8b8999d3da8e898f888dde8b89)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715115889195 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715115889196 2024.05.08 00:04:49)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f0f5f7a0a3a6a1e6f3f5b3aba4f6f1f6a3f7f5f6f1)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715115889202 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715115889203 2024.05.08 00:04:49)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 00050606035757170700445b540653060107040656)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715115889209 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715115889210 2024.05.08 00:04:49)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 00055107055650170156155b550556070206050607)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715115889215 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715115889216 2024.05.08 00:04:49)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 0f0b08085b580d190a5a1d555f095b0a59090c0959)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715115889221 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715115889222 2024.05.08 00:04:49)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 0f0b0a0958580f180e0b1e550a080d090e095b080d)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463234 33751811)
		(50529027 33686018)
		(33686018 33686274)
		(50463234 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715115889227 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715115889228 2024.05.08 00:04:49)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 0f0a01090c59581809011d545b090c080b09060959)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715115889233 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715115889234 2024.05.08 00:04:49)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 1f1a4c18484949094a4f0e444c194b191e181d194b)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715115889239 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715115889240 2024.05.08 00:04:49)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 1f1a1a1b1f4949091b48084547181c181b191a181d)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000046 55 8026          1715115889247 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715115889248 2024.05.08 00:04:49)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 2e2a2a2a7a787a3b2d2f3f757c282f292e2b782d2f)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715115907522 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715115907523 2024.05.08 00:05:07)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8889dc86d3ded99e8b8dcbd3dc8e898edb8f8d8e89)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715115907530 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715115907531 2024.05.08 00:05:07)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 9899cc9793cfcf8f9f98dcc3cc9ecb9e999f9c9ece)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715115907537 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715115907538 2024.05.08 00:05:07)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 98999b9695cec88f99ce8dc3cd9dce9f9a9e9d9e9f)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715115907543 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715115907544 2024.05.08 00:05:07)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code a7a7f2f1a2f0a5b1a2f2b5fdf7a1f3a2f1a1a4a1f1)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715115907549 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715115907550 2024.05.08 00:05:07)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code a7a7f0f0a1f0a7b0a6a3b6fda2a0a5a1a6a1f3a0a5)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463234 33751811)
		(50529027 33686018)
		(33686018 33686274)
		(50463234 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715115907555 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715115907556 2024.05.08 00:05:07)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code a7a6fbf0f5f1f0b0a1a9b5fcf3a1a4a0a3a1aea1f1)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715115907561 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715115907562 2024.05.08 00:05:07)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code b7b6b6e3b1e1e1a1e2e7a6ece4b1e3b1b6b0b5b1e3)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715115907567 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715115907568 2024.05.08 00:05:07)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code b7b6e0e0e6e1e1a1b3e0a0edefb0b4b0b3b1b2b0b5)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1630          1715115907573 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715115907574 2024.05.08 00:05:07)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code b7b6e1e3e6e0b6a0b3b1b4b2f1edb5b1e4b1b2b0b5b2e1)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 1 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
		(50529027)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715115907582 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715115907583 2024.05.08 00:05:07)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code c7c79192c19193d2c4c6d69c95c1c6c0c7c291c4c6)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715116067791 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715116067792 2024.05.08 00:07:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a1f1a0f6f3f7f0b7a2a4e2faf5a7a0a7f2a6a4a7a0)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715116067798 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715116067799 2024.05.08 00:07:47)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code a1f1a0f6a3f6f6b6a6a1e5faf5a7f2a7a0a6a5a7f7)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715116067805 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715116067806 2024.05.08 00:07:47)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code a1f1f7f7a5f7f1b6a0f7b4faf4a4f7a6a3a7a4a7a6)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715116067811 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715116067812 2024.05.08 00:07:47)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code b1e0b1e4b2e6b3a7b4e4a3ebe1b7e5b4e7b7b2b7e7)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715116067817 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715116067818 2024.05.08 00:07:47)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code b1e0b3e5b1e6b1a6b0b5a0ebb4b6b3b7b0b7e5b6b3)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463234 33751811)
		(50529027 33686018)
		(33686018 33686274)
		(50463234 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715116067823 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715116067824 2024.05.08 00:07:47)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code c191c894959796d6c7cfd39a95c7c2c6c5c7c8c797)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715116067829 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715116067830 2024.05.08 00:07:47)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code c1919594c19797d79491d09a92c795c7c0c6c3c795)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715116067835 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715116067836 2024.05.08 00:07:47)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code c191c397969797d7c596d69b99c6c2c6c5c7c4c6c3)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1630          1715116067841 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715116067842 2024.05.08 00:07:47)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code d080d3828687d1c7d4d6d3d2968ad2d683d6d5d7d2d586)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 1 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
		(50529027)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715116067850 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715116067851 2024.05.08 00:07:47)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code d081d382d18684c5d3d1c18b82d6d1d7d0d586d3d1)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1057          1715116110098 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715116110099 2024.05.08 00:08:30)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code dad5de88d88c8bccd9df99818edcdbdc89dddfdcdb)
	(_ent
		(_time 1714863770058)
	)
	(_object
		(_port(_int SU -1 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 0 0 36(_ent(_in))))
		(_port(_int DATA_B 0 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 0 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 1 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715116110105 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715116110106 2024.05.08 00:08:30)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code eae5eeb9b8bdbdfdedeaaeb1beecb9ecebedeeecbc)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715116110111 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715116110112 2024.05.08 00:08:30)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code eae5b9b8bebcbafdebbcffb1bfefbcede8ecefeced)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715116110117 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715116110118 2024.05.08 00:08:30)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code eae4efb8b9bde8fcefbff8b0baecbeefbcece9ecbc)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715116110123 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715116110124 2024.05.08 00:08:30)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code f9f7fea9f1aef9eef8fde8a3fcfefbfff8ffadfefb)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463234 33751811)
		(50529027 33686018)
		(33686018 33686274)
		(50463234 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715116110129 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715116110130 2024.05.08 00:08:30)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code f9f6f5a9a5afaeeefff7eba2adfffafefdfff0ffaf)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715116110135 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715116110136 2024.05.08 00:08:30)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code f9f6a8a9f1afafefaca9e8a2aaffadfff8fefbffad)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715116110141 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715116110142 2024.05.08 00:08:30)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 09060d0c565f5f1f0d5e1e53510e0a0e0d0f0c0e0b)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1630          1715116110147 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715116110148 2024.05.08 00:08:30)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 09060c0f565e081e0d0f0a0b4f530b0f5a0f0c0e0b0c5f)
	(_ent
		(_time 1715011997093)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_port(_int SU -1 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 0 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 1 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(33751811)
		(50529027)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8026          1715116110155 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715116110156 2024.05.08 00:08:30)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 19171c1e114f4d0c1a1808424b1f181e191c4f1a18)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU -1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 1 0 43(_ent (_in))))
				(_port(_int DATA_B 1 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 1 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 2 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 2 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 2 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 10 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 3 0 64(_ent (_in))))
				(_port(_int Data_out 3 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 4 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 9 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 9 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 5 0 83(_ent (_in))))
				(_port(_int RAM_OUT 6 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 7 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 8 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 8 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU -1 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 11 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_sig(_int SU_SIGNAL -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 12 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 12 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 13 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 13 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 12 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000052 55 1281          1715116956675 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715116956676 2024.05.08 00:22:36)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code ccc2cd999c9b9bdbcbcc889798ca9fcacdcbc8ca9a)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715116956682 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715116956683 2024.05.08 00:22:36)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code dcd28a8f8a8a8ccbdd8ac98789d98adbdedad9dadb)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715116956688 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715116956689 2024.05.08 00:22:36)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code dcd3dc8f8d8bdecad989ce868cda88d98adadfda8a)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715116956694 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715116956695 2024.05.08 00:22:36)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code dcd3de8e8e8bdccbddd8cd86d9dbdedaddda88dbde)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463234 33751811)
		(50529027 33686018)
		(33686018 33686274)
		(50463234 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715116956701 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715116956702 2024.05.08 00:22:36)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code ece2e5bfeababbfbeae2feb7b8eaefebe8eae5eaba)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715116956707 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715116956708 2024.05.08 00:22:36)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code ece2b8bfbebabafab9bcfdb7bfeab8eaedebeeeab8)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715116956713 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715116956714 2024.05.08 00:22:36)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code ece2eebce9babafae8bbfbb6b4ebefebe8eae9ebee)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000046 55 8287          1715116956721 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715116956722 2024.05.08 00:22:36)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code fbf4f8aba8adafeef8faeaa0a9fdfafcfbfeadf8fa)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU 1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 2 0 43(_ent (_in))))
				(_port(_int DATA_B 2 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 2 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 3 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 3 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 3 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 11 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 11 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 4 0 64(_ent (_in))))
				(_port(_int Data_out 4 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 5 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 10 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 6 0 83(_ent (_in))))
				(_port(_int RAM_OUT 7 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 8 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 9 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 9 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU 12 0 128(_ent (_in))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 13 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 148(_array -1((_dto i 1 i 0)))))
		(_sig(_int SU_SIGNAL 14 0 148(_arch(_uni(_string \"00"\)))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 15 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 15 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 16 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 16 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 15 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1174          1715117147808 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715117147809 2024.05.08 00:25:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 71712270232720677271322a257770772276747770)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000045 55 1174          1715117153443 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715117153444 2024.05.08 00:25:53)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6a646a6a683c3b7c696a29313e6c6b6c396d6f6c6b)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715117153450 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715117153451 2024.05.08 00:25:53)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 7a747a7b282d2d6d7d7a3e212e7c297c7b7d7e7c2c)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(6)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715117153457 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715117153458 2024.05.08 00:25:53)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 7a742d7a2e2c2a6d7b2c6f212f7f2c7d787c7f7c7d)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715117153463 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715117153464 2024.05.08 00:25:53)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 8986888682de8b9f8cdc9bd3d98fdd8cdf8f8a8fdf)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715117153469 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715117153470 2024.05.08 00:25:53)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 89868a8781de899e888d98d38c8e8b8f888fdd8e8b)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463234 33751811)
		(50529027 33686018)
		(33686018 33686274)
		(50463234 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715117153475 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715117153476 2024.05.08 00:25:53)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 89878187d5dfde9e8f879bd2dd8f8a8e8d8f808fdf)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715117153481 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715117153482 2024.05.08 00:25:53)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 9997cc9691cfcf8fccc988c2ca9fcd9f989e9b9fcd)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715117153487 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715117153488 2024.05.08 00:25:53)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 99979a95c6cfcf8f9dce8ec3c19e9a9e9d9f9c9e9b)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000046 55 8287          1715117153495 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715117153496 2024.05.08 00:25:53)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 99969b9691cfcd8c9a9888c2cb9f989e999ccf9a98)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU 1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 2 0 43(_ent (_in))))
				(_port(_int DATA_B 2 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 2 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 3 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 3 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 3 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 11 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 11 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 4 0 64(_ent (_in))))
				(_port(_int Data_out 4 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 5 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 10 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 6 0 83(_ent (_in))))
				(_port(_int RAM_OUT 7 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 8 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 9 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 9 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU 12 0 128(_ent (_in))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 13 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 148(_array -1((_dto i 1 i 0)))))
		(_sig(_int SU_SIGNAL 14 0 148(_arch(_uni(_string \"00"\)))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 15 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 15 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 16 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 16 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 15 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1174          1715117169363 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715117169364 2024.05.08 00:26:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9cc8cb939ccacd8a9f9cdfc7c89a9d9acf9b999a9d)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715117169372 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715117169373 2024.05.08 00:26:09)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code abfffcfcfafcfcbcacabeff0ffadf8adaaacafadfd)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715117169378 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715117169379 2024.05.08 00:26:09)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code abffabfdfcfdfbbcaafdbef0feaefdaca9adaeadac)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715117169384 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715117169385 2024.05.08 00:26:09)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code abfefdfdfbfca9bdaefeb9f1fbadffaefdada8adfd)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715117169390 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715117169391 2024.05.08 00:26:09)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code bbeeefefe8ecbbacbabfaae1bebcb9bdbabdefbcb9)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463234 33751811)
		(50529027 33686018)
		(33686018 33686274)
		(50463234 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715117169396 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715117169397 2024.05.08 00:26:09)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code bbefe4efbcedecacbdb5a9e0efbdb8bcbfbdb2bded)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715117169402 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715117169403 2024.05.08 00:26:09)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code bbefb9efe8ededadeeebaae0e8bdefbdbabcb9bdef)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715117169408 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715117169409 2024.05.08 00:26:09)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code cb9f9f9dcf9d9dddcf9cdc9193ccc8cccfcdceccc9)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1729          1715117169414 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715117169415 2024.05.08 00:26:09)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code cb9f9e9ecf9ccadccfcdc8c98d91c9cd98cdceccc9ce9d)
	(_ent
		(_time 1715117169412)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(33751811)
		(50529027)
		(771)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000045 55 1174          1715117191634 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715117191635 2024.05.08 00:26:31)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a5a2a2f2f3f3f4b3a6a5e6fef1a3a4a3f6a2a0a3a4)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715117191640 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715117191641 2024.05.08 00:26:31)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code a5a2a2f2a3f2f2b2a2a5e1fef1a3f6a3a4a2a1a3f3)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715117191646 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715117191647 2024.05.08 00:26:31)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code a5a2f5f3a5f3f5b2a4f3b0fef0a0f3a2a7a3a0a3a2)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715117191652 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715117191653 2024.05.08 00:26:31)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code b5b3b3e0b2e2b7a3b0e0a7efe5b3e1b0e3b3b6b3e3)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715117191658 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715117191659 2024.05.08 00:26:31)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code b5b3b1e1b1e2b5a2b4b1a4efb0b2b7b3b4b3e1b2b7)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463234 33751811)
		(50529027 33686018)
		(33686018 33686274)
		(50463234 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715117191664 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715117191665 2024.05.08 00:26:31)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code b5b2bae1e5e3e2a2b3bba7eee1b3b6b2b1b3bcb3e3)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715117191670 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715117191671 2024.05.08 00:26:31)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code b5b2e7e1b1e3e3a3e0e5a4eee6b3e1b3b4b2b7b3e1)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715117191676 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715117191677 2024.05.08 00:26:31)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code c4c3c092969292d2c093d39e9cc3c7c3c0c2c1c3c6)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1729          1715117191682 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715117191683 2024.05.08 00:26:31)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code c4c3c1919693c5d3c0c2c7c6829ec6c297c2c1c3c6c192)
	(_ent
		(_time 1715117169411)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(33751811)
		(50529027)
		(771)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8288          1715117191688 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715117191689 2024.05.08 00:26:31)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code d4d2d186d18280c1d7d5c58f86d2d5d3d4d182d7d5)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU 1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 2 0 43(_ent (_in))))
				(_port(_int DATA_B 2 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 2 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 3 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 3 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 3 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 11 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 11 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 4 0 64(_ent (_in))))
				(_port(_int Data_out 4 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 5 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 10 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 6 0 83(_ent (_in))))
				(_port(_int RAM_OUT 7 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 8 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 9 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 9 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU 12 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 13 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 148(_array -1((_dto i 1 i 0)))))
		(_sig(_int SU_SIGNAL 14 0 148(_arch(_uni(_string \"00"\)))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 15 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 15 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 16 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 16 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 15 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1174          1715117465704 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715117465705 2024.05.08 00:31:05)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 34363031636265223734776f603235326733313235)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715117465713 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715117465714 2024.05.08 00:31:05)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 434147414314145444430718174510454244474515)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715117465719 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715117465720 2024.05.08 00:31:05)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 434110404515135442155618164615444145464544)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715117465725 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715117465726 2024.05.08 00:31:05)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 434046404214415546165119134517461545404515)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715117465731 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715117465732 2024.05.08 00:31:05)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 434044414114435442475219464441454245174441)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463234 33751811)
		(50529027 33686018)
		(33686018 33686274)
		(50463234 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715117465737 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715117465738 2024.05.08 00:31:05)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 53515f5005050444555d41080755505457555a5505)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715117465743 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715117465744 2024.05.08 00:31:05)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 535102505105054506034208005507555254515507)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715117465749 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715117465750 2024.05.08 00:31:05)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 5351545306050545570444090b5450545755565451)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1775          1715117465755 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715117465756 2024.05.08 00:31:05)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 62606462363563756664636c2438606431646765606734)
	(_ent
		(_time 1715117169411)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50463491)
		(50463235)
		(33751811)
		(50529027)
		(771)
		(515)
		(770)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8288          1715117465761 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715117465762 2024.05.08 00:31:05)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 727174737124266771736329207473757277247173)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU 1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 2 0 43(_ent (_in))))
				(_port(_int DATA_B 2 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 2 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 3 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 3 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 3 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 11 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 11 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 4 0 64(_ent (_in))))
				(_port(_int Data_out 4 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 5 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 10 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 6 0 83(_ent (_in))))
				(_port(_int RAM_OUT 7 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 8 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 9 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 9 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU 12 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 13 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 148(_array -1((_dto i 1 i 0)))))
		(_sig(_int SU_SIGNAL 14 0 148(_arch(_uni(_string \"00"\)))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 15 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 15 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 16 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 16 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 15 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1174          1715117577288 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715117577289 2024.05.08 00:32:57)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 0e5e060808585f180d0e4d555a080f085d090b080f)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715117577295 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715117577296 2024.05.08 00:32:57)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 1d4d151a4a4a4a0a1a1d5946491b4e1b1c1a191b4b)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715117577301 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715117577302 2024.05.08 00:32:57)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 1d4d421b4c4b4d0a1c4b084648184b1a1f1b181b1a)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715117577307 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715117577308 2024.05.08 00:32:57)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 1d4c141b4b4a1f0b18480f474d1b49184b1b1e1b4b)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715117577313 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715117577314 2024.05.08 00:32:57)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 2d7c2629787a2d3a2c293c77282a2f2b2c2b792a2f)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50529027 33686018)
		(50463491 50529027)
		(33686018 33686274)
		(50463234 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715117577319 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715117577320 2024.05.08 00:32:57)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 2d7d2d292c7b7a3a2b233f76792b2e2a292b242b7b)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715117577325 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715117577326 2024.05.08 00:32:57)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 2d7d7029787b7b3b787d3c767e2b792b2c2a2f2b79)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715117577331 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715117577332 2024.05.08 00:32:57)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 3d6d363b3f6b6b2b396a2a67653a3e3a393b383a3f)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1775          1715117577337 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715117577338 2024.05.08 00:32:57)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 3d6d37383f6a3c2a393b3c337b673f3b6e3b383a3f386b)
	(_ent
		(_time 1715117169411)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50463491)
		(50463235)
		(33751811)
		(50529027)
		(771)
		(515)
		(770)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8288          1715117577343 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715117577344 2024.05.08 00:32:57)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 4c1d464e1e1a18594f4d5d171e4a4d4b4c491a4f4d)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU 1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 2 0 43(_ent (_in))))
				(_port(_int DATA_B 2 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 2 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 3 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 3 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 3 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 11 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 11 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 4 0 64(_ent (_in))))
				(_port(_int Data_out 4 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 5 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 10 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 6 0 83(_ent (_in))))
				(_port(_int RAM_OUT 7 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 8 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 9 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 9 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU 12 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 13 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 148(_array -1((_dto i 1 i 0)))))
		(_sig(_int SU_SIGNAL 14 0 148(_arch(_uni(_string \"00"\)))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 15 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 15 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 16 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 16 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 15 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1174          1715117610444 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715117610445 2024.05.08 00:33:30)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9293c29dc3c4c3849192d1c9c6949394c195979493)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715117610452 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715117610453 2024.05.08 00:33:30)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code a2a3f2f5a3f5f5b5a5a2e6f9f6a4f1a4a3a5a6a4f4)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715117610458 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715117610459 2024.05.08 00:33:30)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code a2a3a5f4a5f4f2b5a3f4b7f9f7a7f4a5a0a4a7a4a5)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715117610464 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715117610465 2024.05.08 00:33:30)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code a2a2f3f4a2f5a0b4a7f7b0f8f2a4f6a7f4a4a1a4f4)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715117610470 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715117610471 2024.05.08 00:33:30)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code b1b1e2e5b1e6b1a6b0b5a0ebb4b6b3b7b0b7e5b6b3)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(50529027 33686018)
		(50463491 50529027)
		(33686018 33686274)
		(50463234 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715117610476 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715117610477 2024.05.08 00:33:30)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code b1b0e9e5e5e7e6a6b7bfa3eae5b7b2b6b5b7b8b7e7)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715117610482 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715117610483 2024.05.08 00:33:30)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code b1b0b4e5b1e7e7a7e4e1a0eae2b7e5b7b0b6b3b7e5)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715117610488 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715117610489 2024.05.08 00:33:30)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code c1c09297969797d7c596d69b99c6c2c6c5c7c4c6c3)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1775          1715117610494 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715117610495 2024.05.08 00:33:30)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code c1c093949696c0d6c5c7c0cf879bc3c792c7c4c6c3c497)
	(_ent
		(_time 1715117169411)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50463491)
		(50463235)
		(33751811)
		(50529027)
		(771)
		(515)
		(770)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8288          1715117610500 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715117610501 2024.05.08 00:33:30)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code d0d08282d18684c5d3d1c18b82d6d1d7d0d586d3d1)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU 1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 2 0 43(_ent (_in))))
				(_port(_int DATA_B 2 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 2 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 3 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 3 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 3 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 11 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 11 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 4 0 64(_ent (_in))))
				(_port(_int Data_out 4 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 5 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 10 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 6 0 83(_ent (_in))))
				(_port(_int RAM_OUT 7 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 8 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 9 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 9 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU 12 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 13 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 148(_array -1((_dto i 1 i 0)))))
		(_sig(_int SU_SIGNAL 14 0 148(_arch(_uni(_string \"00"\)))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 15 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 15 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 16 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 16 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 15 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1174          1715117648524 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715117648525 2024.05.08 00:34:08)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 60663760333631766360233b346661663367656661)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715117648533 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715117648534 2024.05.08 00:34:08)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 60663760633737776760243b346633666167646636)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715117648539 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715117648540 2024.05.08 00:34:08)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 60666061653630776136753b356536676266656667)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715117648545 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715117648546 2024.05.08 00:34:08)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 6f68396e3b386d796a3a7d353f693b6a39696c6939)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715117648551 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715117648552 2024.05.08 00:34:08)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 6f683b6f38386f786e6b7e356a686d696e693b686d)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463491 50529027)
		(50529027 33686018)
		(33686018 33686274)
		(50463234 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715117648557 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715117648558 2024.05.08 00:34:08)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 6f69306f6c39387869617d343b696c686b69666939)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715117648563 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715117648564 2024.05.08 00:34:08)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 7f797d7e282929692a2f6e242c792b797e787d792b)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715117648569 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715117648570 2024.05.08 00:34:08)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 7f792b7d7f2929697b28682527787c787b797a787d)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1775          1715117648575 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715117648576 2024.05.08 00:34:08)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 8f89da818fd88e988b898e81c9d58d89dc898a888d8ad9)
	(_ent
		(_time 1715117169411)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50463491)
		(50463235)
		(33751811)
		(50529027)
		(771)
		(515)
		(770)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8288          1715117648584 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715117648585 2024.05.08 00:34:08)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 8f88da81d8d9db9a8c8e9ed4dd898e888f8ad98c8e)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU 1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 2 0 43(_ent (_in))))
				(_port(_int DATA_B 2 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 2 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 3 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 3 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 3 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 11 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 11 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 4 0 64(_ent (_in))))
				(_port(_int Data_out 4 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 5 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 10 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 6 0 83(_ent (_in))))
				(_port(_int RAM_OUT 7 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 8 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 9 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 9 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU 12 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 13 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 148(_array -1((_dto i 1 i 0)))))
		(_sig(_int SU_SIGNAL 14 0 148(_arch(_uni(_string \"00"\)))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 15 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 15 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 16 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 16 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 15 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1174          1715117721382 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715117721383 2024.05.08 00:35:21)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code ebefb8b8eabdbafde8eba8b0bfedeaedb8eceeedea)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715117721391 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715117721392 2024.05.08 00:35:21)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code fbffa8abaaacacecfcfbbfa0affda8fdfafcfffdad)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715117721397 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715117721398 2024.05.08 00:35:21)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code fbffffaaacadabecfaadeea0aefeadfcf9fdfefdfc)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715117721403 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715117721404 2024.05.08 00:35:21)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 0b0e580c5b5c091d0e5e19515b0d5f0e5d0d080d5d)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1106          1715117721409 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715117721410 2024.05.08 00:35:21)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 0b0e5a0d585c0b1c0a0f1a510e0c090d0a0d5f0c09)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463491 50529027)
		(50463235 33686018)
		(50529027 33686018)
		(50463234 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715117721415 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715117721416 2024.05.08 00:35:21)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 0b0f510d0c5d5c1c0d0519505f0d080c0f0d020d5d)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715117721421 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715117721422 2024.05.08 00:35:21)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 1a1e1d1d4a4c4c0c4f4a0b41491c4e1c1b1d181c4e)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715117721427 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715117721428 2024.05.08 00:35:21)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 1a1e4b1e1d4c4c0c1e4d0d40421d191d1e1c1f1d18)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1775          1715117721433 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715117721434 2024.05.08 00:35:21)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 2a2e7a2e2d7d2b3d2e2c2b246c70282c792c2f2d282f7c)
	(_ent
		(_time 1715117169411)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50463491)
		(50463235)
		(33751811)
		(50529027)
		(771)
		(515)
		(770)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8288          1715117721443 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715117721444 2024.05.08 00:35:21)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 2a2f7a2e7a7c7e3f292b3b71782c2b2d2a2f7c292b)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU 1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 2 0 43(_ent (_in))))
				(_port(_int DATA_B 2 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 2 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 3 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 3 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 3 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 11 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 11 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 4 0 64(_ent (_in))))
				(_port(_int Data_out 4 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 5 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 10 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 6 0 83(_ent (_in))))
				(_port(_int RAM_OUT 7 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 8 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 9 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 9 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU 12 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 13 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 148(_array -1((_dto i 1 i 0)))))
		(_sig(_int SU_SIGNAL 14 0 148(_arch(_uni(_string \"00"\)))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 15 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 15 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 16 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 16 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 15 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1174          1715117775541 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715117775542 2024.05.08 00:36:15)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 87d7d089d3d1d6918487c4dcd3818681d480828186)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715117775549 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715117775550 2024.05.08 00:36:15)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 87d7d08983d0d0908087c3dcd381d48186808381d1)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(6)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715117775555 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715117775556 2024.05.08 00:36:15)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 87d7878885d1d79086d192dcd282d1808581828180)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715117775561 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715117775562 2024.05.08 00:36:15)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 97c6c19992c0958192c285cdc791c392c1919491c1)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715117775567 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715117775568 2024.05.08 00:36:15)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 97c6c39891c09780969386cd929095919691c39095)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463491 50529027)
		(50463235 33686018)
		(50529027 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715117775573 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715117775574 2024.05.08 00:36:15)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code a7f7f8f0f5f1f0b0a1a9b5fcf3a1a4a0a3a1aea1f1)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715117775579 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715117775580 2024.05.08 00:36:15)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code a7f7a5f0a1f1f1b1f2f7b6fcf4a1f3a1a6a0a5a1f3)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715117775585 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715117775586 2024.05.08 00:36:15)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code a7f7f3f3f6f1f1b1a3f0b0fdffa0a4a0a3a1a2a0a5)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1775          1715117775591 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715117775592 2024.05.08 00:36:15)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code b6e6e3e2e6e1b7a1b2b0b7b8f0ecb4b0e5b0b3b1b4b3e0)
	(_ent
		(_time 1715117169411)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50463491)
		(50463235)
		(33751811)
		(50529027)
		(771)
		(515)
		(770)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8288          1715117775601 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715117775602 2024.05.08 00:36:15)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code b6e7e3e2b1e0e2a3b5b7a7ede4b0b7b1b6b3e0b5b7)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU 1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 2 0 43(_ent (_in))))
				(_port(_int DATA_B 2 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 2 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 3 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 3 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 3 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 11 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 11 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 4 0 64(_ent (_in))))
				(_port(_int Data_out 4 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 5 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 10 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 6 0 83(_ent (_in))))
				(_port(_int RAM_OUT 7 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 8 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 9 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 9 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU 12 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 13 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 148(_array -1((_dto i 1 i 0)))))
		(_sig(_int SU_SIGNAL 14 0 148(_arch(_uni(_string \"00"\)))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 15 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 15 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 16 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 16 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 15 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1174          1715117905703 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715117905704 2024.05.08 00:38:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f4a4a7a4a3a2a5e2f7f4b7afa0f2f5f2a7f3f1f2f5)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715117905713 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715117905714 2024.05.08 00:38:25)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 035351050354541404034758570550050204070555)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715117905720 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715117905721 2024.05.08 00:38:25)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 035306040555531402551658560655040105060504)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1182          1715117905726 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715117905727 2024.05.08 00:38:25)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 035250040254011506561159530557065505000555)
	(_ent
		(_time 1714863852174)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1((_dto i 3 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(67372036)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715117905732 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715117905733 2024.05.08 00:38:25)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 134242141144130412440249161411151215471411)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463491 50529027)
		(50463235 33686018)
		(50529027 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715117905738 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715117905739 2024.05.08 00:38:25)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 1343491445454404151d01484715101417151a1545)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715117905744 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715117905745 2024.05.08 00:38:25)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 134314141145450546430248401547151214111547)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715117905750 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715117905751 2024.05.08 00:38:25)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 2272732576747434267535787a2521252624272520)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1775          1715117905756 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715117905757 2024.05.08 00:38:25)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 22727226767523352624232c6478202471242725202774)
	(_ent
		(_time 1715117169411)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50463491)
		(50463235)
		(33751811)
		(50529027)
		(771)
		(515)
		(770)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8288          1715117905767 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715117905768 2024.05.08 00:38:25)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 326362373164662731332369603433353237643133)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU 1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 2 0 43(_ent (_in))))
				(_port(_int DATA_B 2 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 2 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 3 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 3 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 3 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 11 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 11 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 4 0 64(_ent (_in))))
				(_port(_int Data_out 4 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 5 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 10 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 6 0 83(_ent (_in))))
				(_port(_int RAM_OUT 7 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 8 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 9 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 9 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU 12 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 13 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 148(_array -1((_dto i 1 i 0)))))
		(_sig(_int SU_SIGNAL 14 0 148(_arch(_uni(_string \"00"\)))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 15 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 15 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 16 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 16 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 15 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1174          1715284285420 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715284285421 2024.05.09 22:51:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code acf9acfbacfafdbaafaceff7f8aaadaaffaba9aaad)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715284285426 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715284285427 2024.05.09 22:51:25)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code bce9bce8ecebebabbbbcf8e7e8baefbabdbbb8baea)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715284285432 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715284285433 2024.05.09 22:51:25)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code bce9ebe9eaeaecabbdeaa9e7e9b9eabbbebab9babb)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000050 55 1083          1715284285438 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715284285439 2024.05.09 22:51:25)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code bce8bfe8eeebbcabbdebade6b9bbbebabdbae8bbbe)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463491 50529027)
		(50463235 33686018)
		(50529027 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715284285444 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715284285445 2024.05.09 22:51:25)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code cb9ec39ecc9d9cdccdc5d9909fcdc8cccfcdc2cd9d)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715284285450 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715284285451 2024.05.09 22:51:25)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code cb9e9e9e989d9ddd9e9bda9098cd9fcdcaccc9cd9f)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715284285456 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715284285457 2024.05.09 22:51:25)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code cb9ec89dcf9d9dddcf9cdc9193ccc8cccfcdceccc9)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1775          1715284285462 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715284285463 2024.05.09 22:51:25)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code cb9ec99ecf9ccadccfcdcac58d91c9cd98cdceccc9ce9d)
	(_ent
		(_time 1715117169411)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50463491)
		(50463235)
		(33751811)
		(50529027)
		(771)
		(515)
		(770)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8288          1715284285468 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715284285469 2024.05.09 22:51:25)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code db8fd989888d8fced8daca8089dddadcdbde8dd8da)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU 1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 2 0 43(_ent (_in))))
				(_port(_int DATA_B 2 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 2 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 3 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 3 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 3 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 11 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 11 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 4 0 64(_ent (_in))))
				(_port(_int Data_out 4 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 5 0 76(_ent (_out(_string \"ZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 10 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 10 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 6 0 83(_ent (_in))))
				(_port(_int RAM_OUT 7 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 8 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 9 0 95(_ent (_out(_string \"ZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 9 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU 12 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 13 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_3_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_3_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 95(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 104(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 148(_array -1((_dto i 1 i 0)))))
		(_sig(_int SU_SIGNAL 14 0 148(_arch(_uni(_string \"00"\)))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 15 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 15 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 155(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_MAR_RAM 16 0 155(_arch(_uni))))
		(_sig(_int DATA_CU_IR 16 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 15 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1174          1715284307072 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715284307073 2024.05.09 22:51:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 44434346131215524744071f104245421743414245)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715284307080 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715284307081 2024.05.09 22:51:47)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 44434346431313534344001f104217424543404212)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715284307086 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715284307087 2024.05.09 22:51:47)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 54530456550204435502410f015102535652515253)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1188          1715284307092 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715284307093 2024.05.09 22:51:47)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 54525256520356425101460e045200510252575202)
	(_ent
		(_time 1715284307090)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(67372036 4)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715284307098 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715284307099 2024.05.09 22:51:47)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 54525057510354435503450e515356525552005356)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463491 50529027)
		(50463235 33686018)
		(50529027 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715284307104 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715284307105 2024.05.09 22:51:47)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 63646c6335353474656d71383765606467656a6535)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715284307110 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715284307111 2024.05.09 22:51:47)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 636431636135357536337238306537656264616537)
	(_ent
		(_time 1714861562127)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715284307116 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715284307117 2024.05.09 22:51:47)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 6364676036353575673474393b6460646765666461)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1775          1715284307122 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715284307123 2024.05.09 22:51:47)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 73747672262472647775727d3529717520757674717625)
	(_ent
		(_time 1715117169411)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50463491)
		(50463235)
		(33751811)
		(50529027)
		(771)
		(515)
		(770)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000045 55 1174          1715284356429 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715284356430 2024.05.09 22:52:36)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 14461213434245021714574f401215124713111215)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715284356438 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715284356439 2024.05.09 22:52:36)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 14461213134343031314504f401247121513101242)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715284356444 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715284356445 2024.05.09 22:52:36)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 237172262575733422753678762675242125262524)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1188          1715284356450 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715284356451 2024.05.09 22:52:36)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 237024262274213526763179732577267525202575)
	(_ent
		(_time 1715284307089)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(67372036 4)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715284356456 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715284356457 2024.05.09 22:52:36)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 237026272174233422743279262421252225772421)
	(_ent
		(_time 1715006566112)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463491 50529027)
		(50463235 33686018)
		(50529027 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1496          1715284356462 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715284356463 2024.05.09 22:52:36)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 23712d2775757434252d31787725202427252a2575)
	(_ent
		(_time 1714863852186)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZ"\)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 2 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_3_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_4))))(_trgt(6))(_sens(7(d_7_4))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715284356468 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715284356469 2024.05.09 22:52:36)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 336160363165652566632268603567353234313567)
	(_ent
		(_time 1715284356466)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715284356474 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715284356475 2024.05.09 22:52:36)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 3361363566656525376424696b3430343735363431)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1775          1715284356480 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715284356481 2024.05.09 22:52:36)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 42104640161543554644434c0418404411444745404714)
	(_ent
		(_time 1715117169411)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50463491)
		(50463235)
		(33751811)
		(50529027)
		(771)
		(515)
		(770)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000050 55 1083          1715284498968 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715284498969 2024.05.09 22:54:58)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code d7d0d685d180d7c0d183c68dd2d0d5d1d6d183d0d5)
	(_ent
		(_time 1715284498966)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463491 50529027)
		(50463235 33686018)
		(50529027 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000045 55 1174          1715284551825 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715284551826 2024.05.09 22:55:51)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 520051510304034451521109065453540155575453)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715284551833 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715284551834 2024.05.09 22:55:51)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 623061626335357565622639366431646365666434)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715284551839 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715284551840 2024.05.09 22:55:51)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 623036636534327563347739376734656064676465)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1188          1715284551845 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715284551846 2024.05.09 22:55:51)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 623160636235607467377038326436673464616434)
	(_ent
		(_time 1715284307089)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(67372036 4)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715284551851 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715284551852 2024.05.09 22:55:51)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 71227170712671667725602b747673777077257673)
	(_ent
		(_time 1715284498965)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463491 50529027)
		(50463235 33686018)
		(50529027 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000044 55 809           1715284551859 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715284551860 2024.05.09 22:55:51)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 71232770712727672421602a227725777076737725)
	(_ent
		(_time 1715284356465)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715284551865 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715284551866 2024.05.09 22:55:51)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 81d3818cd6d7d79785d696dbd98682868587848683)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1775          1715284551871 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715284551872 2024.05.09 22:55:51)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 81d3808fd6d680968587808fc7db8387d28784868384d7)
	(_ent
		(_time 1715117169411)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50463491)
		(50463235)
		(33751811)
		(50529027)
		(771)
		(515)
		(770)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000045 55 1174          1715284558316 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715284558317 2024.05.09 22:55:58)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b6e5e5e2e3e0e7a0b5b6f5ede2b0b7b0e5b1b3b0b7)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715284558322 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715284558323 2024.05.09 22:55:58)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code b6e5e5e2b3e1e1a1b1b6f2ede2b0e5b0b7b1b2b0e0)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715284558328 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715284558329 2024.05.09 22:55:58)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code b6e5b2e3b5e0e6a1b7e0a3ede3b3e0b1b4b0b3b0b1)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1188          1715284558334 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715284558335 2024.05.09 22:55:58)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code c6949492c291c4d0c393d49c96c092c390c0c5c090)
	(_ent
		(_time 1715284307089)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(67372036 4)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715284558340 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715284558341 2024.05.09 22:55:58)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code c6949693c191c6d1c092d79cc3c1c4c0c7c092c1c4)
	(_ent
		(_time 1715284498965)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463491 50529027)
		(50463235 33686018)
		(50529027 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1581          1715284558346 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715284558347 2024.05.09 22:55:58)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code c6959d93959091d1c0c8d49d92c0c5c1c2c0cfc090)
	(_ent
		(_time 1715284551854)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 3 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_4_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_5))))(_trgt(6))(_sens(7(d_7_5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036 4)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715284558352 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715284558353 2024.05.09 22:55:58)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code d586d387d18383c38085c48e86d381d3d4d2d7d381)
	(_ent
		(_time 1715284356465)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715284558358 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715284558359 2024.05.09 22:55:58)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code d5868584868383c3d182c28f8dd2d6d2d1d3d0d2d7)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1775          1715284558364 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715284558365 2024.05.09 22:55:58)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code d58684878682d4c2d1d3d4db938fd7d386d3d0d2d7d083)
	(_ent
		(_time 1715117169411)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(50463234)
		(33751554)
		(50463491)
		(50463235)
		(33751811)
		(50529027)
		(771)
		(515)
		(770)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000045 55 1174          1715284831354 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715284831355 2024.05.09 23:00:31)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 3d3a3a383a6b6c2b3e3d7e66693b3c3b6e3a383b3c)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715284831362 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715284831363 2024.05.09 23:00:31)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 3d3a3a386a6a6a2a3a3d7966693b6e3b3c3a393b6b)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715284831368 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715284831369 2024.05.09 23:00:31)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 4d4a1d4e1c1b1d5a4c1b581618481b4a4f4b484b4a)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1188          1715284831374 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715284831375 2024.05.09 23:00:31)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 4d4b4b4e1b1a4f5b48185f171d4b19481b4b4e4b1b)
	(_ent
		(_time 1715284307089)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(67372036 4)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715284831380 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715284831381 2024.05.09 23:00:31)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 4d4b494f181a4d5a4b195c17484a4f4b4c4b194a4f)
	(_ent
		(_time 1715284498965)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463491 50529027)
		(50463235 33686018)
		(50529027 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1581          1715284831386 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715284831387 2024.05.09 23:00:31)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 5d5a525e5c0b0a4a5b534f06095b5e5a595b545b0b)
	(_ent
		(_time 1715284551854)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 3 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_4_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_5))))(_trgt(6))(_sens(7(d_7_5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036 4)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715284831392 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715284831393 2024.05.09 23:00:31)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 5d5a0f5e080b0b4b080d4c060e5b095b5c5a5f5b09)
	(_ent
		(_time 1715284356465)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715284831398 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715284831399 2024.05.09 23:00:31)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 5d5a595d5f0b0b4b590a4a07055a5e5a595b585a5f)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1761          1715284831404 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715284831405 2024.05.09 23:00:31)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 6c6b696c693b6d7b686a6d622a366e6a3f6a696b6e693a)
	(_ent
		(_time 1715284831402)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(197379)
		(771)
		(515)
		(770)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000045 55 1174          1715284995269 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715284995270 2024.05.09 23:03:15)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8f8088818ad9de998c8fccd4db898e89dc888a898e)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715284995275 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715284995276 2024.05.09 23:03:15)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 8f808881dad8d898888fcbd4db89dc898e888b89d9)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715284995282 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715284995283 2024.05.09 23:03:15)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 8f80df80dcd9df988ed99ad4da8ad9888d898a8988)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1188          1715284995288 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715284995289 2024.05.09 23:03:15)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 9f919991cbc89d899aca8dc5cf99cb9ac9999c99c9)
	(_ent
		(_time 1715284307089)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(67372036 4)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1083          1715284995294 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715284995295 2024.05.09 23:03:15)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 9f919b90c8c89f8899cb8ec59a989d999e99cb989d)
	(_ent
		(_time 1715284498965)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(33686018 50529027)
		(33751811 33686018)
		(50463491 50529027)
		(50463235 33686018)
		(50529027 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1581          1715284995300 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715284995301 2024.05.09 23:03:15)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 9f9090909cc9c88899918dc4cb999c989b999699c9)
	(_ent
		(_time 1715284551854)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 3 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_4_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_5))))(_trgt(6))(_sens(7(d_7_5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036 4)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715284995306 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715284995307 2024.05.09 23:03:15)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code afa0fdf8f8f9f9b9faffbef4fca9fba9aea8ada9fb)
	(_ent
		(_time 1715284356465)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715284995312 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715284995313 2024.05.09 23:03:15)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code afa0abfbaff9f9b9abf8b8f5f7a8aca8aba9aaa8ad)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1761          1715284995318 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715284995319 2024.05.09 23:03:15)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code afa0aaf8aff8aeb8aba9aea1e9f5ada9fca9aaa8adaaf9)
	(_ent
		(_time 1715284831401)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(197379)
		(771)
		(515)
		(770)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8458          1715284995324 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715284995325 2024.05.09 23:03:15)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code beb0bbeaeae8eaabbdbfafe5ecb8bfb9bebbe8bdbf)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU 1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 2 0 43(_ent (_in))))
				(_port(_int DATA_B 2 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 2 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 3 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 3 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 3 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 12 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 12 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 4 0 64(_ent (_in))))
				(_port(_int Data_out 4 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 5 0 76(_ent (_out(_string \"ZZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 11 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 11 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 6 0 83(_ent (_in))))
				(_port(_int RAM_OUT 7 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 8 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 9 0 95(_ent (_out(_string \"ZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 10 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU 13 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 14 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_4_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_4_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_4_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 96(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 132(_array -1((_dto i 2 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 148(_array -1((_dto i 1 i 0)))))
		(_sig(_int SU_SIGNAL 15 0 148(_arch(_uni(_string \"00"\)))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 16 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 16 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 155(_array -1((_dto i 4 i 0)))))
		(_sig(_int DATA_MAR_RAM 17 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 156(_array -1((_dto i 2 i 0)))))
		(_sig(_int DATA_CU_IR 18 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 16 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1174          1715285189174 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715285189175 2024.05.09 23:06:29)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f2fca1a2a3a4a3e4f1f2b1a9a6f4f3f4a1f5f7f4f3)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715285189182 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715285189183 2024.05.09 23:06:29)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 020c50040355551505024659560451040305060454)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715285189188 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715285189189 2024.05.09 23:06:29)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 020c07050554521503541759570754050004070405)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1188          1715285189194 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715285189195 2024.05.09 23:06:29)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 111e4217124613071444034b411745144717121747)
	(_ent
		(_time 1715284307089)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(67372036 4)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1175          1715285189200 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715285189201 2024.05.09 23:06:29)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 111e4016114611061745004b141613171017451613)
	(_ent
		(_time 1715284498965)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(50463234 50529027)
		(50528770 33751811)
		(50528770 50463491)
		(33751555 33686018)
		(33751811 33686018)
		(50463235 33686018)
		(50529027 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
		(33686018 50529027)
		(50463491 50529027)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1581          1715285189206 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715285189207 2024.05.09 23:06:29)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 111f4b1645474606171f034a451712161517181747)
	(_ent
		(_time 1715284551854)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 3 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_4_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_5))))(_trgt(6))(_sens(7(d_7_5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036 4)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715285189212 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715285189213 2024.05.09 23:06:29)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 212f2625217777377471307a722775272026232775)
	(_ent
		(_time 1715284356465)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715285189218 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715285189219 2024.05.09 23:06:29)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 212f7026767777372576367b792622262527242623)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1761          1715285189224 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715285189225 2024.05.09 23:06:29)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 212f7125767620362527202f677b232772272426232477)
	(_ent
		(_time 1715284831401)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(197379)
		(771)
		(515)
		(770)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8458          1715285189231 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715285189232 2024.05.09 23:06:29)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 303f6035316664253331216b623631373035663331)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU 1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 2 0 43(_ent (_in))))
				(_port(_int DATA_B 2 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 2 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 3 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 3 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 3 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 12 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 12 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 4 0 64(_ent (_in))))
				(_port(_int Data_out 4 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 5 0 76(_ent (_out(_string \"ZZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 11 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 11 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 6 0 83(_ent (_in))))
				(_port(_int RAM_OUT 7 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 8 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 9 0 95(_ent (_out(_string \"ZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 10 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU 13 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 14 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_4_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_4_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_4_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 96(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 132(_array -1((_dto i 2 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 148(_array -1((_dto i 1 i 0)))))
		(_sig(_int SU_SIGNAL 15 0 148(_arch(_uni(_string \"00"\)))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 16 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 16 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 155(_array -1((_dto i 4 i 0)))))
		(_sig(_int DATA_MAR_RAM 17 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 156(_array -1((_dto i 2 i 0)))))
		(_sig(_int DATA_CU_IR 18 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 16 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1174          1715285365375 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715285365376 2024.05.09 23:09:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 3d386f383a6b6c2b3e3d7e66693b3c3b6e3a383b3c)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715285365384 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715285365385 2024.05.09 23:09:25)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 4d481f4f1a1a1a5a4a4d0916194b1e4b4c4a494b1b)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715285365390 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715285365391 2024.05.09 23:09:25)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 4d48484e1c1b1d5a4c1b581618481b4a4f4b484b4a)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1188          1715285365396 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715285365397 2024.05.09 23:09:25)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 5c580f5e0d0b5e4a59094e060c5a08590a5a5f5a0a)
	(_ent
		(_time 1715284307089)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(67372036 4)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1198          1715285365402 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715285365403 2024.05.09 23:09:25)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 5c580d5f0e0b5c4b5a084d06595b5e5a5d5a085b5e)
	(_ent
		(_time 1715284498965)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(50463234 50529027)
		(50528770 33751811)
		(50528770 50463491)
		(33751810 33686018)
		(33751555 33686018)
		(33751811 33686018)
		(50529027 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
		(33686018 50529027)
		(50463491 50529027)
		(50463235 33686018)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1581          1715285365408 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715285365409 2024.05.09 23:09:25)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 5c59065f5a0a0b4b5a524e07085a5f5b585a555a0a)
	(_ent
		(_time 1715284551854)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 3 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_4_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_5))))(_trgt(6))(_sens(7(d_7_5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036 4)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715285365414 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715285365415 2024.05.09 23:09:25)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 6c696b6c3e3a3a7a393c7d373f6a386a6d6b6e6a38)
	(_ent
		(_time 1715284356465)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715285365420 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715285365421 2024.05.09 23:09:25)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 6c693d6f693a3a7a683b7b36346b6f6b686a696b6e)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1761          1715285365426 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715285365427 2024.05.09 23:09:25)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 6c693c6c693b6d7b686a6d622a366e6a3f6a696b6e693a)
	(_ent
		(_time 1715284831401)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(197379)
		(771)
		(515)
		(770)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8458          1715285365436 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715285365437 2024.05.09 23:09:25)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 7c782c7d2e2a28697f7d6d272e7a7d7b7c792a7f7d)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU 1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 2 0 43(_ent (_in))))
				(_port(_int DATA_B 2 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 2 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 3 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 3 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 3 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 12 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 12 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 4 0 64(_ent (_in))))
				(_port(_int Data_out 4 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 5 0 76(_ent (_out(_string \"ZZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 11 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 11 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 6 0 83(_ent (_in))))
				(_port(_int RAM_OUT 7 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 8 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 9 0 95(_ent (_out(_string \"ZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 10 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU 13 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 14 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_4_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_4_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_4_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 96(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 132(_array -1((_dto i 2 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 148(_array -1((_dto i 1 i 0)))))
		(_sig(_int SU_SIGNAL 15 0 148(_arch(_uni(_string \"00"\)))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 16 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 16 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 155(_array -1((_dto i 4 i 0)))))
		(_sig(_int DATA_MAR_RAM 17 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 156(_array -1((_dto i 2 i 0)))))
		(_sig(_int DATA_CU_IR 18 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 16 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1174          1715894211610 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715894211611 2024.05.17 00:16:51)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 16111511434047001516554d421017104511131017)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715894211634 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715894211635 2024.05.17 00:16:51)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 35323630336262223235716e613366333432313363)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715894211643 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715894211644 2024.05.17 00:16:51)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 35326131356365223463206e603063323733303332)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1188          1715894211649 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715894211650 2024.05.17 00:16:51)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 45434746421247534010571f154311401343464313)
	(_ent
		(_time 1715284307089)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(67372036 4)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1198          1715894211655 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715894211656 2024.05.17 00:16:51)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 45434547411245524311541f404247434443114247)
	(_ent
		(_time 1715284498965)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(50463234 50529027)
		(50528770 33751811)
		(50528770 50463491)
		(33751810 33686018)
		(33751555 33686018)
		(33751811 33686018)
		(50529027 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
		(33686018 50529027)
		(50463491 50529027)
		(50463235 33686018)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1581          1715894211661 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715894211662 2024.05.17 00:16:51)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 54535f5705020343525a460f0052575350525d5202)
	(_ent
		(_time 1715284551854)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 3 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_4_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_5))))(_trgt(6))(_sens(7(d_7_5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036 4)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715894211667 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715894211668 2024.05.17 00:16:51)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 54530257510202420104450f075200525553565200)
	(_ent
		(_time 1715284356465)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715894211673 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715894211674 2024.05.17 00:16:51)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 54535454060202425003430e0c5357535052515356)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1761          1715894211679 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715894211680 2024.05.17 00:16:51)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 646365643633657360626e60223e666237626163666132)
	(_ent
		(_time 1715284831401)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(197122)
		(131842)
		(197123)
		(197379)
		(197378)
		(515)
		(131587)
		(770)
		(771)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8458          1715894211689 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715894211690 2024.05.17 00:16:51)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 64626564613230716765753f366265636461326765)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU 1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 2 0 43(_ent (_in))))
				(_port(_int DATA_B 2 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 2 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 3 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 3 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 3 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 12 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 12 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 4 0 64(_ent (_in))))
				(_port(_int Data_out 4 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 5 0 76(_ent (_out(_string \"ZZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 11 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 11 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 6 0 83(_ent (_in))))
				(_port(_int RAM_OUT 7 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 8 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 9 0 95(_ent (_out(_string \"ZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 10 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU 13 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 14 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_4_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_4_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_4_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 96(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 132(_array -1((_dto i 2 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 148(_array -1((_dto i 1 i 0)))))
		(_sig(_int SU_SIGNAL 15 0 148(_arch(_uni(_string \"00"\)))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 16 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 16 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 155(_array -1((_dto i 4 i 0)))))
		(_sig(_int DATA_MAR_RAM 17 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 156(_array -1((_dto i 2 i 0)))))
		(_sig(_int DATA_CU_IR 18 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 16 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000050 55 1198          1715894311459 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715894311460 2024.05.17 00:18:31)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 2927232d217e293e2f7d38732c2e2b2f282f7d2e2b)
	(_ent
		(_time 1715284498965)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(50463234 50529027)
		(50528770 33751811)
		(50528770 50463491)
		(33751810 33686018)
		(33751555 33686018)
		(33751811 33686018)
		(50529027 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
		(33686018 50529027)
		(50463491 50529027)
		(50463235 33686018)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000045 55 1174          1715894425585 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715894425586 2024.05.17 00:20:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f6f5f2a6a3a0a7e0f5f6b5ada2f0f7f0a5f1f3f0f7)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715894425592 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715894425593 2024.05.17 00:20:25)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code f6f5f2a6f3a1a1e1f1f6b2ada2f0a5f0f7f1f2f0a0)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715894425598 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715894425599 2024.05.17 00:20:25)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 06055601055056110750135d530350010400030001)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1188          1715894425604 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715894425605 2024.05.17 00:20:25)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 06040001025104100353145c560052035000050050)
	(_ent
		(_time 1715284307089)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(67372036 4)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1175          1715894425610 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715894425611 2024.05.17 00:20:25)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 06040200015106110052175c030104000700520104)
	(_ent
		(_time 1715284498965)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(50463234 50529027)
		(33751555 33686018)
		(50528770 50463491)
		(33751810 33686018)
		(33751811 33686018)
		(50529027 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
		(33686018 50529027)
		(50463491 50529027)
		(50463235 33686018)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1581          1715894425616 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715894425617 2024.05.17 00:20:25)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 15161a1245434202131b074e4113161211131c1343)
	(_ent
		(_time 1715284551854)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 3 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_4_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_5))))(_trgt(6))(_sens(7(d_7_5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036 4)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715894425622 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715894425623 2024.05.17 00:20:25)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 15164712114343034045044e461341131412171341)
	(_ent
		(_time 1715284356465)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715894425628 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715894425629 2024.05.17 00:20:25)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 15161111464343031142024f4d1216121113101217)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1761          1715894425634 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715894425635 2024.05.17 00:20:25)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 252620217672243221232f21637f272376232022272073)
	(_ent
		(_time 1715284831401)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(197122)
		(131842)
		(197123)
		(197379)
		(197378)
		(515)
		(131587)
		(770)
		(771)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8458          1715894425641 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715894425642 2024.05.17 00:20:25)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 25272021217371302624347e772324222520732624)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU 1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 2 0 43(_ent (_in))))
				(_port(_int DATA_B 2 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 2 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 3 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 3 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 3 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 12 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 12 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 4 0 64(_ent (_in))))
				(_port(_int Data_out 4 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 5 0 76(_ent (_out(_string \"ZZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 11 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 11 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 6 0 83(_ent (_in))))
				(_port(_int RAM_OUT 7 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 8 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 9 0 95(_ent (_out(_string \"ZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 10 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU 13 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 14 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_4_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_4_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_4_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 96(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 132(_array -1((_dto i 2 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 148(_array -1((_dto i 1 i 0)))))
		(_sig(_int SU_SIGNAL 15 0 148(_arch(_uni(_string \"00"\)))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 16 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 16 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 155(_array -1((_dto i 4 i 0)))))
		(_sig(_int DATA_MAR_RAM 17 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 156(_array -1((_dto i 2 i 0)))))
		(_sig(_int DATA_CU_IR 18 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 16 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
I 000045 55 1174          1715894497725 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715894497726 2024.05.17 00:21:37)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c3c39496939592d5c0c3809897c5c2c590c4c6c5c2)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
I 000052 55 1281          1715894497732 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715894497733 2024.05.17 00:21:37)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code c3c39496c39494d4c4c3879897c590c5c2c4c7c595)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
I 000050 55 835           1715894497738 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715894497739 2024.05.17 00:21:37)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code c3c3c397c59593d4c295d69896c695c4c1c5c6c5c4)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
I 000051 55 1188          1715894497744 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715894497745 2024.05.17 00:21:37)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code d2d38481d285d0c4d787c08882d486d784d4d1d484)
	(_ent
		(_time 1715284307089)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(67372036 4)
	)
	(_model . behavorial 2 -1)
)
I 000050 55 1198          1715894497750 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715894497751 2024.05.17 00:21:37)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code d2d38680d185d2c5d486c388d7d5d0d4d3d486d5d0)
	(_ent
		(_time 1715284498965)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(50463234 50529027)
		(50528770 33751811)
		(50528770 50463491)
		(33751810 33686018)
		(33751555 33686018)
		(33751811 33686018)
		(50529027 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
		(33686018 50529027)
		(50463491 50529027)
		(50463235 33686018)
	)
	(_model . BEHAVORAL 1 -1)
)
I 000061 55 1581          1715894497756 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715894497757 2024.05.17 00:21:37)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code d2d28d80858485c5d4dcc08986d4d1d5d6d4dbd484)
	(_ent
		(_time 1715284551854)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 3 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_4_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_5))))(_trgt(6))(_sens(7(d_7_5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036 4)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
I 000044 55 809           1715894497762 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715894497763 2024.05.17 00:21:37)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code e2e2e0b1e1b4b4f4b7b2f3b9b1e4b6e4e3e5e0e4b6)
	(_ent
		(_time 1715284356465)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
I 000051 55 837           1715894497768 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715894497769 2024.05.17 00:21:37)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code e2e2b6b2b6b4b4f4e6b5f5b8bae5e1e5e6e4e7e5e0)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
I 000061 55 1761          1715894497774 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715894497775 2024.05.17 00:21:37)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code e2e2b7b1b6b5e3f5e6e4e8e6a4b8e0e4b1e4e7e5e0e7b4)
	(_ent
		(_time 1715284831401)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(197122)
		(131842)
		(197123)
		(197379)
		(197378)
		(515)
		(131587)
		(770)
		(771)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
I 000046 55 8458          1715894497780 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715894497781 2024.05.17 00:21:37)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code f2f3a7a2f1a4a6e7f1f3e3a9a0f4f3f5f2f7a4f1f3)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU 1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 2 0 43(_ent (_in))))
				(_port(_int DATA_B 2 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 2 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 3 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 3 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 3 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 12 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 12 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 4 0 64(_ent (_in))))
				(_port(_int Data_out 4 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 5 0 76(_ent (_out(_string \"ZZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 11 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 11 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 6 0 83(_ent (_in))))
				(_port(_int RAM_OUT 7 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 8 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 9 0 95(_ent (_out(_string \"ZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 10 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU 13 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 14 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_4_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_4_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_4_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 96(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 132(_array -1((_dto i 2 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 148(_array -1((_dto i 1 i 0)))))
		(_sig(_int SU_SIGNAL 15 0 148(_arch(_uni(_string \"00"\)))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 16 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 16 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 155(_array -1((_dto i 4 i 0)))))
		(_sig(_int DATA_MAR_RAM 17 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 156(_array -1((_dto i 2 i 0)))))
		(_sig(_int DATA_CU_IR 18 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 16 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
V 000045 55 1174          1715894709550 ARCH
(_unit VHDL(alu 0 32(arch 0 44))
	(_version vf5)
	(_time 1715894709551 2024.05.17 00:25:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 37606432636166213437746c633136316430323136)
	(_ent
		(_time 1715116956670)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 34(_ent(_in))))
		(_port(_int EU -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_A 1 0 36(_ent(_in))))
		(_port(_int DATA_B 1 0 37(_ent(_in))))
		(_port(_int DATA_OUT_BUS 1 0 38(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int RESULT 2 0 46(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(5))(_sens(0)(2)(3)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(67372036 67372036)
	)
	(_model . ARCH 2 -1)
)
V 000052 55 1281          1715894709558 ACCUMULATOR
(_unit VHDL(accumulator 0 28(accumulator 0 41))
	(_version vf5)
	(_time 1715894709559 2024.05.17 00:25:09)
	(_source(\../src/ACCUMULATOR.vhd\))
	(_parameters tan)
	(_code 37606432336060203037736c633164313630333161)
	(_ent
		(_time 1714863852162)
	)
	(_object
		(_port(_int LA_C -1 0 30(_ent(_in))))
		(_port(_int EA -1 0 31(_ent(_in))))
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 33(_ent(_in))))
		(_port(_int DATA_OUTPUT_BUS 0 0 34(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_port(_int DATA_OUTPUT_ALU 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int CONTENT 1 0 42(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(6))(_sens(2)(0)(3))(_dssslsensitivity 1))))
			(line__59(_arch 1 0 59(_assignment(_alias((DATA_OUTPUT_ALU)(CONTENT)))(_trgt(5))(_sens(6)))))
			(line__61(_arch 2 0 61(_assignment(_trgt(4))(_sens(1)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . ACCUMULATOR 3 -1)
)
V 000050 55 835           1715894709564 Behavoral
(_unit VHDL(output_register 0 28(behavoral 0 39))
	(_version vf5)
	(_time 1715894709565 2024.05.17 00:25:09)
	(_source(\../src/Output_Register.vhd\))
	(_parameters tan)
	(_code 37603333356167203661226c623261303531323130)
	(_ent
		(_time 1714853922850)
	)
	(_object
		(_port(_int Lo_c -1 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 32(_ent(_in))))
		(_port(_int Data_out 0 0 33(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavoral 1 -1)
)
V 000051 55 1188          1715894709570 behavorial
(_unit VHDL(program_counter 0 30(behavorial 0 42))
	(_version vf5)
	(_time 1715894709571 2024.05.17 00:25:09)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 47111544421045514212551d174113421141444111)
	(_ent
		(_time 1715284307089)
	)
	(_object
		(_port(_int Cp -1 0 32(_ent(_in))))
		(_port(_int Ep -1 0 33(_ent(_in))))
		(_port(_int Clk_c -1 0 34(_ent(_in)(_event))))
		(_port(_int Clr_c -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int Adress_out 0 0 36(_ent(_out(_string \"ZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int COUNTING 1 0 43(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(2))(_read(0)(3)(5)))))
			(line__65(_arch 1 0 65(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(67372036 4)
	)
	(_model . behavorial 2 -1)
)
V 000050 55 1221          1715894709576 BEHAVORAL
(_unit VHDL(ram 0 28(behavoral 0 38))
	(_version vf5)
	(_time 1715894709577 2024.05.17 00:25:09)
	(_source(\../src/RAM.vhd\))
	(_parameters tan)
	(_code 47111745411047504113561d424045414641134045)
	(_ent
		(_time 1715284498965)
	)
	(_object
		(_port(_int CE_c -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int ADDRESS_IN 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int RAM_OUT 1 0 32(_ent(_out(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
		(50463234 50529027)
		(50463490 33751811)
		(33751555 33686018)
		(33751810 33686018)
		(33751811 33686018)
		(50529027 33686018)
		(33751554 33686018)
		(33686018 33686019)
		(33686274 33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50529026)
		(33686018 50529027)
		(50463491 50529027)
		(50463235 33686018)
		(33686018 33686018)
		(33686018 50463490)
	)
	(_model . BEHAVORAL 1 -1)
)
V 000061 55 1581          1715894709582 INSTRUCTION_REGISTER
(_unit VHDL(instruction_register 0 28(instruction_register 0 42))
	(_version vf5)
	(_time 1715894709583 2024.05.17 00:25:09)
	(_source(\../src/INSTRUCTION_REGISTER.vhd\))
	(_parameters tan)
	(_code 47101c45151110504149551c1341444043414e4111)
	(_ent
		(_time 1715284551854)
	)
	(_object
		(_port(_int LI_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int EI_C -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int DATA_OUTPUT_BUS 1 0 35(_ent(_out(_string \"ZZZZZ"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int DATA_OUTPUT_CONTROLLER 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int content 3 0 43(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(7))(_sens(1)(2)(4))(_dssslsensitivity 1)(_read(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(3)(7(d_4_0))))))
			(line__66(_arch 2 0 66(_assignment(_alias((DATA_OUTPUT_CONTROLLER)(content(d_7_5))))(_trgt(6))(_sens(7(d_7_5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(67372036 4)
	)
	(_model . INSTRUCTION_REGISTER 3 -1)
)
V 000044 55 809           1715894709588 MAR
(_unit VHDL(mar 0 28(mar 0 39))
	(_version vf5)
	(_time 1715894709589 2024.05.17 00:25:09)
	(_source(\../src/MAR.vhd\))
	(_parameters tan)
	(_code 56015055510000400306470d055002505751545002)
	(_ent
		(_time 1715284356465)
	)
	(_object
		(_port(_int LM_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_RAM 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MAR 1 -1)
)
V 000051 55 837           1715894709594 B_REGISTER
(_unit VHDL(b_register 0 28(b_register 0 39))
	(_version vf5)
	(_time 1715894709595 2024.05.17 00:25:09)
	(_source(\../src/B_REGISTER.vhd\))
	(_parameters tan)
	(_code 56010656060000405201410c0e5155515250535154)
	(_ent
		(_time 1714854371131)
	)
	(_object
		(_port(_int LB_C -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int DATA_INPUT 0 0 32(_ent(_in))))
		(_port(_int DATA_OUTPUT_ALU 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . B_REGISTER 1 -1)
)
V 000061 55 1761          1715894709600 CONTROLLER_SEQUANCER
(_unit VHDL(controller_sequancer 0 28(controller_sequancer 0 49))
	(_version vf5)
	(_time 1715894709601 2024.05.17 00:25:09)
	(_source(\../src/CONTROLLER_SEQUANCER.vhd\))
	(_parameters tan)
	(_code 560107550601574152505c52100c545005505351545300)
	(_ent
		(_time 1715284831401)
	)
	(_object
		(_port(_int CP -1 0 30(_ent(_out))))
		(_port(_int EP -1 0 31(_ent(_out))))
		(_port(_int LM_C -1 0 32(_ent(_out))))
		(_port(_int CE_C -1 0 33(_ent(_out))))
		(_port(_int LI_C -1 0 34(_ent(_out))))
		(_port(_int EI_C -1 0 35(_ent(_out))))
		(_port(_int LA_C -1 0 36(_ent(_out))))
		(_port(_int EA -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int SU 0 0 38(_ent(_out))))
		(_port(_int EU -1 0 39(_ent(_out))))
		(_port(_int LB_C -1 0 40(_ent(_out))))
		(_port(_int LO_C -1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 42(_array -1((_dto i 2 i 0)))))
		(_port(_int OPCODE 1 0 42(_ent(_in))))
		(_port(_int CLK -1 0 43(_ent(_in)(_event))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 51(_scalar (_to i 0 i 5))))
		(_sig(_int counter 2 0 51(_arch(_uni((i 1))))))
		(_sig(_int IS_HALT -1 0 53(_arch(_uni((i 2))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(14)(15))(_sens(13)(14))(_read(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(197122)
		(131842)
		(197123)
		(197379)
		(197378)
		(515)
		(131587)
		(770)
		(771)
	)
	(_model . CONTROLLER_SEQUANCER 1 -1)
)
V 000046 55 8458          1715894709606 SAP_1
(_unit VHDL(sap_1 0 28(sap_1 0 37))
	(_version vf5)
	(_time 1715894709607 2024.05.17 00:25:09)
	(_source(\../src/SAP_1.vhd\))
	(_parameters tan)
	(_code 66303766613032736567773d346067616663306567)
	(_ent
		(_time 1715112638711)
	)
	(_comp
		(ALU
			(_object
				(_port(_int SU 1 0 41(_ent (_in))))
				(_port(_int EU -1 0 42(_ent (_in))))
				(_port(_int DATA_A 2 0 43(_ent (_in))))
				(_port(_int DATA_B 2 0 44(_ent (_in))))
				(_port(_int DATA_OUT_BUS 2 0 45(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(ACCUMULATOR
			(_object
				(_port(_int LA_C -1 0 51(_ent (_in))))
				(_port(_int EA -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int DATA_INPUT 3 0 54(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 3 0 55(_ent (_out(_string \"ZZZZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_ALU 3 0 56(_ent (_out))))
			)
		)
		(B_REGISTER
			(_object
				(_port(_int LB_C -1 0 111(_ent (_in))))
				(_port(_int CLK -1 0 112(_ent (_in))))
				(_port(_int DATA_INPUT 12 0 113(_ent (_in))))
				(_port(_int DATA_OUTPUT_ALU 12 0 114(_ent (_out))))
			)
		)
		(OUTPUT_REGISTER
			(_object
				(_port(_int Lo_c -1 0 62(_ent (_in))))
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int Data_in 4 0 64(_ent (_in))))
				(_port(_int Data_out 4 0 65(_ent (_out))))
			)
		)
		(program_Counter
			(_object
				(_port(_int Cp -1 0 72(_ent (_in))))
				(_port(_int Ep -1 0 73(_ent (_in))))
				(_port(_int Clk_c -1 0 74(_ent (_in))))
				(_port(_int Clr_c -1 0 75(_ent (_in))))
				(_port(_int Adress_out 5 0 76(_ent (_out(_string \"ZZZZZ"\)))))
			)
		)
		(MAR
			(_object
				(_port(_int LM_C -1 0 102(_ent (_in))))
				(_port(_int CLK -1 0 103(_ent (_in))))
				(_port(_int DATA_INPUT 11 0 104(_ent (_in))))
				(_port(_int DATA_OUTPUT_RAM 11 0 105(_ent (_out))))
			)
		)
		(RAM
			(_object
				(_port(_int CE_c -1 0 82(_ent (_in))))
				(_port(_int ADDRESS_IN 6 0 83(_ent (_in))))
				(_port(_int RAM_OUT 7 0 84(_ent (_out(_string \"ZZZZZZZZ"\)))))
			)
		)
		(INSTRUCTION_REGISTER
			(_object
				(_port(_int LI_C -1 0 90(_ent (_in))))
				(_port(_int CLK -1 0 91(_ent (_in))))
				(_port(_int CLR -1 0 92(_ent (_in))))
				(_port(_int EI_C -1 0 93(_ent (_in))))
				(_port(_int DATA_INPUT 8 0 94(_ent (_in))))
				(_port(_int DATA_OUTPUT_BUS 9 0 95(_ent (_out(_string \"ZZZZZ"\)))))
				(_port(_int DATA_OUTPUT_CONTROLLER 10 0 96(_ent (_out))))
			)
		)
		(CONTROLLER_SEQUANCER
			(_object
				(_port(_int CP -1 0 120(_ent (_out))))
				(_port(_int EP -1 0 121(_ent (_out))))
				(_port(_int LM_C -1 0 122(_ent (_out))))
				(_port(_int CE_C -1 0 123(_ent (_out))))
				(_port(_int LI_C -1 0 124(_ent (_out))))
				(_port(_int EI_C -1 0 125(_ent (_out))))
				(_port(_int LA_C -1 0 126(_ent (_out))))
				(_port(_int EA -1 0 127(_ent (_out))))
				(_port(_int SU 13 0 128(_ent (_out))))
				(_port(_int EU -1 0 129(_ent (_out))))
				(_port(_int LB_C -1 0 130(_ent (_out))))
				(_port(_int LO_C -1 0 131(_ent (_out))))
				(_port(_int OPCODE 14 0 132(_ent (_in))))
				(_port(_int CLK -1 0 133(_ent (_in))))
			)
		)
	)
	(_inst ALU_COM 0 166(_comp ALU)
		(_port
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((DATA_A)(DATA_ACC_ALU))
			((DATA_B)(DATA_B_ALU))
			((DATA_OUT_BUS)(BUS_SIGNAL))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ACC_COMP 0 174(_comp ACCUMULATOR)
		(_port
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_ACC_ALU))
		)
		(_use(_ent . ACCUMULATOR)
		)
	)
	(_inst B_REG_COMP 0 183(_comp B_REGISTER)
		(_port
			((LB_C)(LB_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_ALU)(DATA_B_ALU))
		)
		(_use(_ent . B_REGISTER)
		)
	)
	(_inst OUT_REG_COMP 0 191(_comp OUTPUT_REGISTER)
		(_port
			((Lo_c)(LO_C_SIGNAL))
			((Clk)(clk))
			((Data_in)(BUS_SIGNAL))
			((Data_out)(OUTPUT))
		)
		(_use(_ent . OUTPUT_REGISTER)
		)
	)
	(_inst PC_COMP 0 199(_comp program_Counter)
		(_port
			((Cp)(CP_SIGNAL))
			((Ep)(EP_SIGNAL))
			((Clk_c)(CLK_C_SIGNAL))
			((Clr_c)(CLR_C_SIGNAL))
			((Adress_out)(BUS_SIGNAL(d_4_0)))
		)
		(_use(_ent . program_Counter)
		)
	)
	(_inst MAR_COMP 0 208(_comp MAR)
		(_port
			((LM_C)(LM_C_SIGNAL))
			((CLK)(CLK))
			((DATA_INPUT)(BUS_SIGNAL(d_4_0)))
			((DATA_OUTPUT_RAM)(DATA_MAR_RAM))
		)
		(_use(_ent . MAR)
		)
	)
	(_inst RAM_COMP 0 216(_comp RAM)
		(_port
			((CE_c)(CE_C_SIGNAL))
			((ADDRESS_IN)(DATA_MAR_RAM))
			((RAM_OUT)(BUS_SIGNAL))
		)
		(_use(_ent . RAM)
		)
	)
	(_inst IR_COMP 0 223(_comp INSTRUCTION_REGISTER)
		(_port
			((LI_C)(LI_C_SIGNAL))
			((CLK)(CLK))
			((CLR)(CLR_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((DATA_INPUT)(BUS_SIGNAL))
			((DATA_OUTPUT_BUS)(BUS_SIGNAL(d_4_0)))
			((DATA_OUTPUT_CONTROLLER)(DATA_CU_IR))
		)
		(_use(_ent . INSTRUCTION_REGISTER)
		)
	)
	(_inst CU_COMP 0 234(_comp CONTROLLER_SEQUANCER)
		(_port
			((CP)(CP_SIGNAL))
			((EP)(EP_SIGNAL))
			((LM_C)(LM_C_SIGNAL))
			((CE_C)(CE_C_SIGNAL))
			((LI_C)(LI_C_SIGNAL))
			((EI_C)(EI_C_SIGNAL))
			((LA_C)(LA_C_SIGNAL))
			((EA)(EA_SIGNAL))
			((SU)(SU_SIGNAL))
			((EU)(EU_SIGNAL))
			((LB_C)(LB_C_SIGNAL))
			((LO_C)(LO_C_SIGNAL))
			((OPCODE)(DATA_CU_IR))
			((CLK)(CLK))
		)
		(_use(_ent . CONTROLLER_SEQUANCER)
		)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int OUTPUT 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 84(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 94(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 96(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 113(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 128(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 132(_array -1((_dto i 2 i 0)))))
		(_sig(_int CP_SIGNAL -1 0 137(_arch(_uni((i 2))))))
		(_sig(_int CLK_C_SIGNAL -1 0 138(_arch(_uni))))
		(_sig(_int CLR_SIGNAL -1 0 139(_arch(_uni((i 2))))))
		(_sig(_int CLR_C_SIGNAL -1 0 140(_arch(_uni((i 3))))))
		(_sig(_int EP_SIGNAL -1 0 141(_arch(_uni((i 2))))))
		(_sig(_int LM_C_SIGNAL -1 0 142(_arch(_uni((i 3))))))
		(_sig(_int CE_C_SIGNAL -1 0 143(_arch(_uni((i 3))))))
		(_sig(_int LI_C_SIGNAL -1 0 144(_arch(_uni((i 3))))))
		(_sig(_int EI_C_SIGNAL -1 0 145(_arch(_uni((i 3))))))
		(_sig(_int LA_C_SIGNAL -1 0 146(_arch(_uni((i 3))))))
		(_sig(_int EA_SIGNAL -1 0 147(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 148(_array -1((_dto i 1 i 0)))))
		(_sig(_int SU_SIGNAL 15 0 148(_arch(_uni(_string \"00"\)))))
		(_sig(_int EU_SIGNAL -1 0 149(_arch(_uni((i 2))))))
		(_sig(_int LB_C_SIGNAL -1 0 150(_arch(_uni((i 3))))))
		(_sig(_int LO_C_SIGNAL -1 0 151(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 153(_array -1((_dto i 7 i 0)))))
		(_sig(_int DATA_ACC_ALU 16 0 153(_arch(_uni))))
		(_sig(_int DATA_B_ALU 16 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 155(_array -1((_dto i 4 i 0)))))
		(_sig(_int DATA_MAR_RAM 17 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 156(_array -1((_dto i 2 i 0)))))
		(_sig(_int DATA_CU_IR 18 0 156(_arch(_uni))))
		(_sig(_int BUS_SIGNAL 16 0 158(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((CLK_C_SIGNAL)(CLK)))(_simpleassign "not")(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . SAP_1 1 -1)
)
