Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov 30 21:18:18 2024
| Host         : DESKTOP-RJ15DL8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BLACKJACK_timing_summary_routed.rpt -pb BLACKJACK_timing_summary_routed.pb -rpx BLACKJACK_timing_summary_routed.rpx -warn_on_violation
| Design       : BLACKJACK
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     22          
TIMING-18  Warning           Missing input or output delay   42          
TIMING-20  Warning           Non-clocked latch               396         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3328)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (448)
5. checking no_input_delay (4)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3328)
---------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: blckjack_pixl/bj/card_num2_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: blckjack_pixl/bj/card_num2_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: blckjack_pixl/bj/card_num_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: blckjack_pixl/bj/card_num_reg[3]/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[0]_rep/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[1]_rep/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[2]_rep/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[3]_rep/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[4]_rep/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[5]/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[9]/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[0]_rep/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[1]_rep/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[2]_rep/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[3]_rep/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[4]_rep/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[5]/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_univ_sseg/CLK_DIV/count_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[0]_rep/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[0]_rep__0/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[0]_rep__2/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_controller/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_controller/r_25MHz_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (448)
--------------------------------------------------
 There are 448 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.741        0.000                      0                  537        0.155        0.000                      0                  537        4.500        0.000                       0                   265  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.741        0.000                      0                  458        0.155        0.000                      0                  458        4.500        0.000                       0                   265  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.488        0.000                      0                   79        0.621        0.000                      0                   79  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/dealer_total_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[7][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 1.581ns (23.645%)  route 5.105ns (76.355%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.571     5.092    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X52Y43         FDCE                                         r  blckjack_pixl/bj/dealer_total_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.478     5.570 f  blckjack_pixl/bj/dealer_total_reg[0]/Q
                         net (fo=7, routed)           1.398     6.969    blckjack_pixl/bj/dealer_total_reg_n_2_[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I1_O)        0.295     7.264 r  blckjack_pixl/bj/FSM_sequential_PS[2]_i_5/O
                         net (fo=1, routed)           0.492     7.756    blckjack_pixl/bj/FSM_sequential_PS[2]_i_5_n_2
    SLICE_X56Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.880 r  blckjack_pixl/bj/FSM_sequential_PS[2]_i_4/O
                         net (fo=1, routed)           0.303     8.182    blckjack_pixl/bj/FSM_sequential_PS[2]_i_4_n_2
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.306 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_2/O
                         net (fo=3, routed)           0.566     8.872    blckjack_pixl/bj/FSM_sequential_PS[2]_i_2_n_2
    SLICE_X55Y32         LUT4 (Prop_lut4_I3_O)        0.118     8.990 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_4/O
                         net (fo=4, routed)           1.012    10.003    blckjack_pixl/bj/FSM_sequential_PS[1]_i_4_n_2
    SLICE_X54Y43         LUT5 (Prop_lut5_I1_O)        0.326    10.329 r  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=11, routed)          0.805    11.134    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X54Y48         LUT5 (Prop_lut5_I2_O)        0.116    11.250 r  blckjack_pixl/bj/dealer_cards[7][3]_i_1/O
                         net (fo=4, routed)           0.529    11.779    blckjack_pixl/bj/dealer_cards[7][3]_i_1_n_2
    SLICE_X53Y50         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.443    14.784    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[7][0]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X53Y50         FDRE (Setup_fdre_C_CE)      -0.409    14.519    blckjack_pixl/bj/dealer_cards_reg[7][0]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -11.779    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/dealer_total_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[8][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 1.582ns (23.621%)  route 5.115ns (76.379%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.571     5.092    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X52Y43         FDCE                                         r  blckjack_pixl/bj/dealer_total_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.478     5.570 f  blckjack_pixl/bj/dealer_total_reg[0]/Q
                         net (fo=7, routed)           1.398     6.969    blckjack_pixl/bj/dealer_total_reg_n_2_[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I1_O)        0.295     7.264 r  blckjack_pixl/bj/FSM_sequential_PS[2]_i_5/O
                         net (fo=1, routed)           0.492     7.756    blckjack_pixl/bj/FSM_sequential_PS[2]_i_5_n_2
    SLICE_X56Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.880 r  blckjack_pixl/bj/FSM_sequential_PS[2]_i_4/O
                         net (fo=1, routed)           0.303     8.182    blckjack_pixl/bj/FSM_sequential_PS[2]_i_4_n_2
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.306 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_2/O
                         net (fo=3, routed)           0.566     8.872    blckjack_pixl/bj/FSM_sequential_PS[2]_i_2_n_2
    SLICE_X55Y32         LUT4 (Prop_lut4_I3_O)        0.118     8.990 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_4/O
                         net (fo=4, routed)           1.012    10.003    blckjack_pixl/bj/FSM_sequential_PS[1]_i_4_n_2
    SLICE_X54Y43         LUT5 (Prop_lut5_I1_O)        0.326    10.329 r  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=11, routed)          0.816    11.145    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X54Y48         LUT5 (Prop_lut5_I2_O)        0.117    11.262 r  blckjack_pixl/bj/dealer_cards[8][3]_i_1/O
                         net (fo=4, routed)           0.528    11.790    blckjack_pixl/bj/dealer_cards[8][3]_i_1_n_2
    SLICE_X54Y50         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[8][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.443    14.784    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[8][0]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X54Y50         FDRE (Setup_fdre_C_CE)      -0.393    14.535    blckjack_pixl/bj/dealer_cards_reg[8][0]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/dealer_total_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[8][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 1.582ns (23.621%)  route 5.115ns (76.379%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.571     5.092    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X52Y43         FDCE                                         r  blckjack_pixl/bj/dealer_total_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.478     5.570 f  blckjack_pixl/bj/dealer_total_reg[0]/Q
                         net (fo=7, routed)           1.398     6.969    blckjack_pixl/bj/dealer_total_reg_n_2_[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I1_O)        0.295     7.264 r  blckjack_pixl/bj/FSM_sequential_PS[2]_i_5/O
                         net (fo=1, routed)           0.492     7.756    blckjack_pixl/bj/FSM_sequential_PS[2]_i_5_n_2
    SLICE_X56Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.880 r  blckjack_pixl/bj/FSM_sequential_PS[2]_i_4/O
                         net (fo=1, routed)           0.303     8.182    blckjack_pixl/bj/FSM_sequential_PS[2]_i_4_n_2
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.306 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_2/O
                         net (fo=3, routed)           0.566     8.872    blckjack_pixl/bj/FSM_sequential_PS[2]_i_2_n_2
    SLICE_X55Y32         LUT4 (Prop_lut4_I3_O)        0.118     8.990 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_4/O
                         net (fo=4, routed)           1.012    10.003    blckjack_pixl/bj/FSM_sequential_PS[1]_i_4_n_2
    SLICE_X54Y43         LUT5 (Prop_lut5_I1_O)        0.326    10.329 r  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=11, routed)          0.816    11.145    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X54Y48         LUT5 (Prop_lut5_I2_O)        0.117    11.262 r  blckjack_pixl/bj/dealer_cards[8][3]_i_1/O
                         net (fo=4, routed)           0.528    11.790    blckjack_pixl/bj/dealer_cards[8][3]_i_1_n_2
    SLICE_X54Y50         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[8][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.443    14.784    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[8][1]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X54Y50         FDRE (Setup_fdre_C_CE)      -0.393    14.535    blckjack_pixl/bj/dealer_cards_reg[8][1]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/dealer_total_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[8][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 1.582ns (23.621%)  route 5.115ns (76.379%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.571     5.092    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X52Y43         FDCE                                         r  blckjack_pixl/bj/dealer_total_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.478     5.570 f  blckjack_pixl/bj/dealer_total_reg[0]/Q
                         net (fo=7, routed)           1.398     6.969    blckjack_pixl/bj/dealer_total_reg_n_2_[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I1_O)        0.295     7.264 r  blckjack_pixl/bj/FSM_sequential_PS[2]_i_5/O
                         net (fo=1, routed)           0.492     7.756    blckjack_pixl/bj/FSM_sequential_PS[2]_i_5_n_2
    SLICE_X56Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.880 r  blckjack_pixl/bj/FSM_sequential_PS[2]_i_4/O
                         net (fo=1, routed)           0.303     8.182    blckjack_pixl/bj/FSM_sequential_PS[2]_i_4_n_2
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.306 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_2/O
                         net (fo=3, routed)           0.566     8.872    blckjack_pixl/bj/FSM_sequential_PS[2]_i_2_n_2
    SLICE_X55Y32         LUT4 (Prop_lut4_I3_O)        0.118     8.990 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_4/O
                         net (fo=4, routed)           1.012    10.003    blckjack_pixl/bj/FSM_sequential_PS[1]_i_4_n_2
    SLICE_X54Y43         LUT5 (Prop_lut5_I1_O)        0.326    10.329 r  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=11, routed)          0.816    11.145    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X54Y48         LUT5 (Prop_lut5_I2_O)        0.117    11.262 r  blckjack_pixl/bj/dealer_cards[8][3]_i_1/O
                         net (fo=4, routed)           0.528    11.790    blckjack_pixl/bj/dealer_cards[8][3]_i_1_n_2
    SLICE_X54Y50         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.443    14.784    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[8][2]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X54Y50         FDRE (Setup_fdre_C_CE)      -0.393    14.535    blckjack_pixl/bj/dealer_cards_reg[8][2]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/dealer_total_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[8][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 1.582ns (23.621%)  route 5.115ns (76.379%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.571     5.092    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X52Y43         FDCE                                         r  blckjack_pixl/bj/dealer_total_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.478     5.570 f  blckjack_pixl/bj/dealer_total_reg[0]/Q
                         net (fo=7, routed)           1.398     6.969    blckjack_pixl/bj/dealer_total_reg_n_2_[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I1_O)        0.295     7.264 r  blckjack_pixl/bj/FSM_sequential_PS[2]_i_5/O
                         net (fo=1, routed)           0.492     7.756    blckjack_pixl/bj/FSM_sequential_PS[2]_i_5_n_2
    SLICE_X56Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.880 r  blckjack_pixl/bj/FSM_sequential_PS[2]_i_4/O
                         net (fo=1, routed)           0.303     8.182    blckjack_pixl/bj/FSM_sequential_PS[2]_i_4_n_2
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.306 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_2/O
                         net (fo=3, routed)           0.566     8.872    blckjack_pixl/bj/FSM_sequential_PS[2]_i_2_n_2
    SLICE_X55Y32         LUT4 (Prop_lut4_I3_O)        0.118     8.990 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_4/O
                         net (fo=4, routed)           1.012    10.003    blckjack_pixl/bj/FSM_sequential_PS[1]_i_4_n_2
    SLICE_X54Y43         LUT5 (Prop_lut5_I1_O)        0.326    10.329 r  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=11, routed)          0.816    11.145    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X54Y48         LUT5 (Prop_lut5_I2_O)        0.117    11.262 r  blckjack_pixl/bj/dealer_cards[8][3]_i_1/O
                         net (fo=4, routed)           0.528    11.790    blckjack_pixl/bj/dealer_cards[8][3]_i_1_n_2
    SLICE_X54Y50         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[8][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.443    14.784    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[8][3]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X54Y50         FDRE (Setup_fdre_C_CE)      -0.393    14.535    blckjack_pixl/bj/dealer_cards_reg[8][3]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/dealer_total_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[6][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 1.582ns (23.390%)  route 5.181ns (76.610%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.571     5.092    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X52Y43         FDCE                                         r  blckjack_pixl/bj/dealer_total_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.478     5.570 f  blckjack_pixl/bj/dealer_total_reg[0]/Q
                         net (fo=7, routed)           1.398     6.969    blckjack_pixl/bj/dealer_total_reg_n_2_[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I1_O)        0.295     7.264 r  blckjack_pixl/bj/FSM_sequential_PS[2]_i_5/O
                         net (fo=1, routed)           0.492     7.756    blckjack_pixl/bj/FSM_sequential_PS[2]_i_5_n_2
    SLICE_X56Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.880 r  blckjack_pixl/bj/FSM_sequential_PS[2]_i_4/O
                         net (fo=1, routed)           0.303     8.182    blckjack_pixl/bj/FSM_sequential_PS[2]_i_4_n_2
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.306 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_2/O
                         net (fo=3, routed)           0.566     8.872    blckjack_pixl/bj/FSM_sequential_PS[2]_i_2_n_2
    SLICE_X55Y32         LUT4 (Prop_lut4_I3_O)        0.118     8.990 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_4/O
                         net (fo=4, routed)           1.012    10.003    blckjack_pixl/bj/FSM_sequential_PS[1]_i_4_n_2
    SLICE_X54Y43         LUT5 (Prop_lut5_I1_O)        0.326    10.329 r  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=11, routed)          0.863    11.192    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X56Y48         LUT5 (Prop_lut5_I4_O)        0.117    11.309 r  blckjack_pixl/bj/dealer_cards[6][3]_i_1/O
                         net (fo=4, routed)           0.547    11.856    blckjack_pixl/bj/dealer_cards[6][3]_i_1_n_2
    SLICE_X51Y49         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.453    14.794    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[6][1]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X51Y49         FDRE (Setup_fdre_C_CE)      -0.429    14.604    blckjack_pixl/bj/dealer_cards_reg[6][1]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/dealer_total_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[6][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 1.582ns (23.390%)  route 5.181ns (76.610%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.571     5.092    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X52Y43         FDCE                                         r  blckjack_pixl/bj/dealer_total_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.478     5.570 f  blckjack_pixl/bj/dealer_total_reg[0]/Q
                         net (fo=7, routed)           1.398     6.969    blckjack_pixl/bj/dealer_total_reg_n_2_[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I1_O)        0.295     7.264 r  blckjack_pixl/bj/FSM_sequential_PS[2]_i_5/O
                         net (fo=1, routed)           0.492     7.756    blckjack_pixl/bj/FSM_sequential_PS[2]_i_5_n_2
    SLICE_X56Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.880 r  blckjack_pixl/bj/FSM_sequential_PS[2]_i_4/O
                         net (fo=1, routed)           0.303     8.182    blckjack_pixl/bj/FSM_sequential_PS[2]_i_4_n_2
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.306 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_2/O
                         net (fo=3, routed)           0.566     8.872    blckjack_pixl/bj/FSM_sequential_PS[2]_i_2_n_2
    SLICE_X55Y32         LUT4 (Prop_lut4_I3_O)        0.118     8.990 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_4/O
                         net (fo=4, routed)           1.012    10.003    blckjack_pixl/bj/FSM_sequential_PS[1]_i_4_n_2
    SLICE_X54Y43         LUT5 (Prop_lut5_I1_O)        0.326    10.329 r  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=11, routed)          0.863    11.192    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X56Y48         LUT5 (Prop_lut5_I4_O)        0.117    11.309 r  blckjack_pixl/bj/dealer_cards[6][3]_i_1/O
                         net (fo=4, routed)           0.547    11.856    blckjack_pixl/bj/dealer_cards[6][3]_i_1_n_2
    SLICE_X51Y49         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.453    14.794    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[6][2]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X51Y49         FDRE (Setup_fdre_C_CE)      -0.429    14.604    blckjack_pixl/bj/dealer_cards_reg[6][2]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/dealer_total_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[6][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 1.582ns (23.390%)  route 5.181ns (76.610%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.571     5.092    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X52Y43         FDCE                                         r  blckjack_pixl/bj/dealer_total_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.478     5.570 f  blckjack_pixl/bj/dealer_total_reg[0]/Q
                         net (fo=7, routed)           1.398     6.969    blckjack_pixl/bj/dealer_total_reg_n_2_[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I1_O)        0.295     7.264 r  blckjack_pixl/bj/FSM_sequential_PS[2]_i_5/O
                         net (fo=1, routed)           0.492     7.756    blckjack_pixl/bj/FSM_sequential_PS[2]_i_5_n_2
    SLICE_X56Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.880 r  blckjack_pixl/bj/FSM_sequential_PS[2]_i_4/O
                         net (fo=1, routed)           0.303     8.182    blckjack_pixl/bj/FSM_sequential_PS[2]_i_4_n_2
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.306 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_2/O
                         net (fo=3, routed)           0.566     8.872    blckjack_pixl/bj/FSM_sequential_PS[2]_i_2_n_2
    SLICE_X55Y32         LUT4 (Prop_lut4_I3_O)        0.118     8.990 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_4/O
                         net (fo=4, routed)           1.012    10.003    blckjack_pixl/bj/FSM_sequential_PS[1]_i_4_n_2
    SLICE_X54Y43         LUT5 (Prop_lut5_I1_O)        0.326    10.329 r  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=11, routed)          0.863    11.192    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X56Y48         LUT5 (Prop_lut5_I4_O)        0.117    11.309 r  blckjack_pixl/bj/dealer_cards[6][3]_i_1/O
                         net (fo=4, routed)           0.547    11.856    blckjack_pixl/bj/dealer_cards[6][3]_i_1_n_2
    SLICE_X51Y49         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.453    14.794    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[6][3]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X51Y49         FDRE (Setup_fdre_C_CE)      -0.429    14.604    blckjack_pixl/bj/dealer_cards_reg[6][3]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/dealer_total_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[6][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 1.582ns (23.475%)  route 5.157ns (76.525%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.571     5.092    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X52Y43         FDCE                                         r  blckjack_pixl/bj/dealer_total_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.478     5.570 f  blckjack_pixl/bj/dealer_total_reg[0]/Q
                         net (fo=7, routed)           1.398     6.969    blckjack_pixl/bj/dealer_total_reg_n_2_[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I1_O)        0.295     7.264 r  blckjack_pixl/bj/FSM_sequential_PS[2]_i_5/O
                         net (fo=1, routed)           0.492     7.756    blckjack_pixl/bj/FSM_sequential_PS[2]_i_5_n_2
    SLICE_X56Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.880 r  blckjack_pixl/bj/FSM_sequential_PS[2]_i_4/O
                         net (fo=1, routed)           0.303     8.182    blckjack_pixl/bj/FSM_sequential_PS[2]_i_4_n_2
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.306 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_2/O
                         net (fo=3, routed)           0.566     8.872    blckjack_pixl/bj/FSM_sequential_PS[2]_i_2_n_2
    SLICE_X55Y32         LUT4 (Prop_lut4_I3_O)        0.118     8.990 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_4/O
                         net (fo=4, routed)           1.012    10.003    blckjack_pixl/bj/FSM_sequential_PS[1]_i_4_n_2
    SLICE_X54Y43         LUT5 (Prop_lut5_I1_O)        0.326    10.329 r  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=11, routed)          0.863    11.192    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X56Y48         LUT5 (Prop_lut5_I4_O)        0.117    11.309 r  blckjack_pixl/bj/dealer_cards[6][3]_i_1/O
                         net (fo=4, routed)           0.523    11.831    blckjack_pixl/bj/dealer_cards[6][3]_i_1_n_2
    SLICE_X53Y49         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.453    14.794    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[6][0]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X53Y49         FDRE (Setup_fdre_C_CE)      -0.429    14.604    blckjack_pixl/bj/dealer_cards_reg[6][0]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/dealer_total_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[7][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 1.581ns (23.645%)  route 5.105ns (76.355%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.571     5.092    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X52Y43         FDCE                                         r  blckjack_pixl/bj/dealer_total_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.478     5.570 f  blckjack_pixl/bj/dealer_total_reg[0]/Q
                         net (fo=7, routed)           1.398     6.969    blckjack_pixl/bj/dealer_total_reg_n_2_[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I1_O)        0.295     7.264 r  blckjack_pixl/bj/FSM_sequential_PS[2]_i_5/O
                         net (fo=1, routed)           0.492     7.756    blckjack_pixl/bj/FSM_sequential_PS[2]_i_5_n_2
    SLICE_X56Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.880 r  blckjack_pixl/bj/FSM_sequential_PS[2]_i_4/O
                         net (fo=1, routed)           0.303     8.182    blckjack_pixl/bj/FSM_sequential_PS[2]_i_4_n_2
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.306 f  blckjack_pixl/bj/FSM_sequential_PS[2]_i_2/O
                         net (fo=3, routed)           0.566     8.872    blckjack_pixl/bj/FSM_sequential_PS[2]_i_2_n_2
    SLICE_X55Y32         LUT4 (Prop_lut4_I3_O)        0.118     8.990 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_4/O
                         net (fo=4, routed)           1.012    10.003    blckjack_pixl/bj/FSM_sequential_PS[1]_i_4_n_2
    SLICE_X54Y43         LUT5 (Prop_lut5_I1_O)        0.326    10.329 r  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=11, routed)          0.805    11.134    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X54Y48         LUT5 (Prop_lut5_I2_O)        0.116    11.250 r  blckjack_pixl/bj/dealer_cards[7][3]_i_1/O
                         net (fo=4, routed)           0.529    11.779    blckjack_pixl/bj/dealer_cards[7][3]_i_1_n_2
    SLICE_X52Y50         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.443    14.784    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[7][1]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X52Y50         FDRE (Setup_fdre_C_CE)      -0.373    14.555    blckjack_pixl/bj/dealer_cards_reg[7][1]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                         -11.779    
  -------------------------------------------------------------------
                         slack                                  2.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/rand_user_inc2/random_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/rand_user_inc2/random_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.248%)  route 0.089ns (38.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.585     1.468    blckjack_pixl/bj/rand_user_inc2/clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  blckjack_pixl/bj/rand_user_inc2/random_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  blckjack_pixl/bj/rand_user_inc2/random_reg[0]/Q
                         net (fo=6, routed)           0.089     1.698    blckjack_pixl/bj/rand_user_inc2/random_reg_n_2_[0]
    SLICE_X59Y29         FDRE                                         r  blckjack_pixl/bj/rand_user_inc2/random_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.853     1.980    blckjack_pixl/bj/rand_user_inc2/clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  blckjack_pixl/bj/rand_user_inc2/random_reg[1]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y29         FDRE (Hold_fdre_C_D)         0.075     1.543    blckjack_pixl/bj/rand_user_inc2/random_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/rand_user_inc2/random_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/rand_user_inc2/rnd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.253%)  route 0.130ns (40.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.585     1.468    blckjack_pixl/bj/rand_user_inc2/clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  blckjack_pixl/bj/rand_user_inc2/random_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  blckjack_pixl/bj/rand_user_inc2/random_reg[0]/Q
                         net (fo=6, routed)           0.130     1.739    blckjack_pixl/bj/rand_user_inc2/random_reg_n_2_[0]
    SLICE_X58Y29         LUT5 (Prop_lut5_I0_O)        0.048     1.787 r  blckjack_pixl/bj/rand_user_inc2/rnd[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.787    blckjack_pixl/bj/rand_user_inc2/rnd[3]_i_1__1_n_2
    SLICE_X58Y29         FDRE                                         r  blckjack_pixl/bj/rand_user_inc2/rnd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.853     1.980    blckjack_pixl/bj/rand_user_inc2/clk_IBUF_BUFG
    SLICE_X58Y29         FDRE                                         r  blckjack_pixl/bj/rand_user_inc2/rnd_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X58Y29         FDRE (Hold_fdre_C_D)         0.107     1.588    blckjack_pixl/bj/rand_user_inc2/rnd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/rand_dealer_inc/random_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/rand_dealer_inc/random_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.655%)  route 0.075ns (23.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.564     1.447    blckjack_pixl/bj/rand_dealer_inc/clk_IBUF_BUFG
    SLICE_X52Y39         FDRE                                         r  blckjack_pixl/bj/rand_dealer_inc/random_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  blckjack_pixl/bj/rand_dealer_inc/random_reg[4]/Q
                         net (fo=5, routed)           0.075     1.670    blckjack_pixl/bj/rand_dealer_inc/random_reg_n_2_[4]
    SLICE_X52Y39         LUT3 (Prop_lut3_I0_O)        0.098     1.768 r  blckjack_pixl/bj/rand_dealer_inc/random[0]_i_1/O
                         net (fo=1, routed)           0.000     1.768    blckjack_pixl/bj/rand_dealer_inc/random[0]_i_1_n_2
    SLICE_X52Y39         FDRE                                         r  blckjack_pixl/bj/rand_dealer_inc/random_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.835     1.962    blckjack_pixl/bj/rand_dealer_inc/clk_IBUF_BUFG
    SLICE_X52Y39         FDRE                                         r  blckjack_pixl/bj/rand_dealer_inc/random_reg[0]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X52Y39         FDRE (Hold_fdre_C_D)         0.120     1.567    blckjack_pixl/bj/rand_dealer_inc/random_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/rand_user_inc2/random_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/rand_user_inc2/rnd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.195%)  route 0.131ns (40.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.585     1.468    blckjack_pixl/bj/rand_user_inc2/clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  blckjack_pixl/bj/rand_user_inc2/random_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  blckjack_pixl/bj/rand_user_inc2/random_reg[0]/Q
                         net (fo=6, routed)           0.131     1.740    blckjack_pixl/bj/rand_user_inc2/random_reg_n_2_[0]
    SLICE_X58Y29         LUT5 (Prop_lut5_I0_O)        0.049     1.789 r  blckjack_pixl/bj/rand_user_inc2/rnd[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.789    blckjack_pixl/bj/rand_user_inc2/rnd[2]_i_1__1_n_2
    SLICE_X58Y29         FDRE                                         r  blckjack_pixl/bj/rand_user_inc2/rnd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.853     1.980    blckjack_pixl/bj/rand_user_inc2/clk_IBUF_BUFG
    SLICE_X58Y29         FDRE                                         r  blckjack_pixl/bj/rand_user_inc2/rnd_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X58Y29         FDRE (Hold_fdre_C_D)         0.107     1.588    blckjack_pixl/bj/rand_user_inc2/rnd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/stand_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/sclk_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.390%)  route 0.127ns (40.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.559     1.442    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  signal_pulses/oneshotter/stand_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  signal_pulses/oneshotter/stand_pulse_reg/Q
                         net (fo=5, routed)           0.127     1.710    blckjack_pixl/bj/stand_pulse
    SLICE_X55Y32         LUT6 (Prop_lut6_I2_O)        0.045     1.755 r  blckjack_pixl/bj/sclk[0]_i_1/O
                         net (fo=1, routed)           0.000     1.755    blckjack_pixl/bj/sclk[0]_i_1_n_2
    SLICE_X55Y32         FDCE                                         r  blckjack_pixl/bj/sclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.829     1.956    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X55Y32         FDCE                                         r  blckjack_pixl/bj/sclk_reg[0]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X55Y32         FDCE (Hold_fdce_C_D)         0.092     1.549    blckjack_pixl/bj/sclk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/rand_user_inc2/random_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/rand_user_inc2/rnd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.866%)  route 0.130ns (41.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.585     1.468    blckjack_pixl/bj/rand_user_inc2/clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  blckjack_pixl/bj/rand_user_inc2/random_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  blckjack_pixl/bj/rand_user_inc2/random_reg[0]/Q
                         net (fo=6, routed)           0.130     1.739    blckjack_pixl/bj/rand_user_inc2/random_reg_n_2_[0]
    SLICE_X58Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.784 r  blckjack_pixl/bj/rand_user_inc2/rnd[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.784    blckjack_pixl/bj/rand_user_inc2/rnd[0]_i_1__1_n_2
    SLICE_X58Y29         FDRE                                         r  blckjack_pixl/bj/rand_user_inc2/rnd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.853     1.980    blckjack_pixl/bj/rand_user_inc2/clk_IBUF_BUFG
    SLICE_X58Y29         FDRE                                         r  blckjack_pixl/bj/rand_user_inc2/rnd_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X58Y29         FDRE (Hold_fdre_C_D)         0.091     1.572    blckjack_pixl/bj/rand_user_inc2/rnd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/rand_user_inc2/random_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/rand_user_inc2/rnd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.680%)  route 0.131ns (41.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.585     1.468    blckjack_pixl/bj/rand_user_inc2/clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  blckjack_pixl/bj/rand_user_inc2/random_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  blckjack_pixl/bj/rand_user_inc2/random_reg[0]/Q
                         net (fo=6, routed)           0.131     1.740    blckjack_pixl/bj/rand_user_inc2/random_reg_n_2_[0]
    SLICE_X58Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.785 r  blckjack_pixl/bj/rand_user_inc2/rnd[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.785    blckjack_pixl/bj/rand_user_inc2/rnd[1]_i_1__1_n_2
    SLICE_X58Y29         FDRE                                         r  blckjack_pixl/bj/rand_user_inc2/rnd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.853     1.980    blckjack_pixl/bj/rand_user_inc2/clk_IBUF_BUFG
    SLICE_X58Y29         FDRE                                         r  blckjack_pixl/bj/rand_user_inc2/rnd_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X58Y29         FDRE (Hold_fdre_C_D)         0.092     1.573    blckjack_pixl/bj/rand_user_inc2/rnd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/hit_after_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_pulses/oneshotter/hit_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.388%)  route 0.086ns (27.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.585     1.468    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  signal_pulses/oneshotter/hit_after_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.128     1.596 f  signal_pulses/oneshotter/hit_after_reg/Q
                         net (fo=1, routed)           0.086     1.682    signal_pulses/oneshotter/hit_after
    SLICE_X59Y29         LUT2 (Prop_lut2_I0_O)        0.098     1.780 r  signal_pulses/oneshotter/hit_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.780    signal_pulses/oneshotter/hit_pulse0
    SLICE_X59Y29         FDRE                                         r  signal_pulses/oneshotter/hit_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.853     1.980    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  signal_pulses/oneshotter/hit_pulse_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y29         FDRE (Hold_fdre_C_D)         0.092     1.560    signal_pulses/oneshotter/hit_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/rand_user_inc/random_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/rand_user_inc/random_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.213%)  route 0.092ns (28.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.584     1.467    blckjack_pixl/bj/rand_user_inc/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  blckjack_pixl/bj/rand_user_inc/random_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  blckjack_pixl/bj/rand_user_inc/random_reg[2]/Q
                         net (fo=6, routed)           0.092     1.687    blckjack_pixl/bj/rand_user_inc/random_reg_n_2_[2]
    SLICE_X58Y27         LUT3 (Prop_lut3_I1_O)        0.099     1.786 r  blckjack_pixl/bj/rand_user_inc/random[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.786    blckjack_pixl/bj/rand_user_inc/random[0]_i_1__0_n_2
    SLICE_X58Y27         FDRE                                         r  blckjack_pixl/bj/rand_user_inc/random_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.851     1.978    blckjack_pixl/bj/rand_user_inc/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  blckjack_pixl/bj/rand_user_inc/random_reg[0]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X58Y27         FDRE (Hold_fdre_C_D)         0.091     1.558    blckjack_pixl/bj/rand_user_inc/random_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/rand_dealer_inc/rnd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_total_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.729%)  route 0.181ns (49.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.565     1.448    blckjack_pixl/bj/rand_dealer_inc/clk_IBUF_BUFG
    SLICE_X51Y40         FDRE                                         r  blckjack_pixl/bj/rand_dealer_inc/rnd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  blckjack_pixl/bj/rand_dealer_inc/rnd_reg[0]/Q
                         net (fo=7, routed)           0.181     1.770    blckjack_pixl/bj/rand_dealer_inc/rnd[0]
    SLICE_X52Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.815 r  blckjack_pixl/bj/rand_dealer_inc/dealer_total[1]_i_1/O
                         net (fo=1, routed)           0.000     1.815    blckjack_pixl/bj/dealer_total[1]
    SLICE_X52Y43         FDCE                                         r  blckjack_pixl/bj/dealer_total_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.837     1.964    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X52Y43         FDCE                                         r  blckjack_pixl/bj/dealer_total_reg[1]/C
                         clock pessimism             -0.499     1.465    
    SLICE_X52Y43         FDCE (Hold_fdce_C_D)         0.120     1.585    blckjack_pixl/bj/dealer_total_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y32   blckjack_pixl/bj/FSM_sequential_PS_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y32   blckjack_pixl/bj/FSM_sequential_PS_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y32   blckjack_pixl/bj/FSM_sequential_PS_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X52Y33   blckjack_pixl/bj/bet_amnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y34   blckjack_pixl/bj/bet_amnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y37   blckjack_pixl/bj/bet_amnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y37   blckjack_pixl/bj/bet_amnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y34   blckjack_pixl/bj/bet_amnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y33   blckjack_pixl/bj/bet_amnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y32   blckjack_pixl/bj/FSM_sequential_PS_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y32   blckjack_pixl/bj/FSM_sequential_PS_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32   blckjack_pixl/bj/FSM_sequential_PS_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32   blckjack_pixl/bj/FSM_sequential_PS_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32   blckjack_pixl/bj/FSM_sequential_PS_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32   blckjack_pixl/bj/FSM_sequential_PS_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y33   blckjack_pixl/bj/bet_amnt_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y33   blckjack_pixl/bj/bet_amnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y34   blckjack_pixl/bj/bet_amnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y34   blckjack_pixl/bj/bet_amnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y32   blckjack_pixl/bj/FSM_sequential_PS_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y32   blckjack_pixl/bj/FSM_sequential_PS_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32   blckjack_pixl/bj/FSM_sequential_PS_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32   blckjack_pixl/bj/FSM_sequential_PS_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32   blckjack_pixl/bj/FSM_sequential_PS_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32   blckjack_pixl/bj/FSM_sequential_PS_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y33   blckjack_pixl/bj/bet_amnt_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y33   blckjack_pixl/bj/bet_amnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y34   blckjack_pixl/bj/bet_amnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y34   blckjack_pixl/bj/bet_amnt_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.488ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/h_sync_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.456ns (9.175%)  route 4.514ns (90.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.618     5.139    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=105, routed)         4.514    10.109    vga_controller/rst_pulse
    SLICE_X41Y29         FDCE                                         f  vga_controller/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.436    14.777    vga_controller/clk_IBUF_BUFG
    SLICE_X41Y29         FDCE                                         r  vga_controller/h_sync_reg_reg/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X41Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.597    vga_controller/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.109    
  -------------------------------------------------------------------
                         slack                                  4.488    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/h_count_reg_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.456ns (9.763%)  route 4.214ns (90.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.618     5.139    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=105, routed)         4.214     9.810    vga_controller/rst_pulse
    SLICE_X43Y27         FDCE                                         f  vga_controller/h_count_reg_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.433    14.774    vga_controller/clk_IBUF_BUFG
    SLICE_X43Y27         FDCE                                         r  vga_controller/h_count_reg_reg[0]_rep__1/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X43Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.594    vga_controller/h_count_reg_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/h_count_reg_reg[0]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.456ns (10.198%)  route 4.015ns (89.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.618     5.139    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=105, routed)         4.015     9.611    vga_controller/rst_pulse
    SLICE_X43Y33         FDCE                                         f  vga_controller/h_count_reg_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.440    14.781    vga_controller/clk_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  vga_controller/h_count_reg_reg[0]_rep/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X43Y33         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    vga_controller/h_count_reg_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/h_count_reg_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.456ns (10.198%)  route 4.015ns (89.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.618     5.139    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=105, routed)         4.015     9.611    vga_controller/rst_pulse
    SLICE_X43Y33         FDCE                                         f  vga_controller/h_count_reg_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.440    14.781    vga_controller/clk_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  vga_controller/h_count_reg_reg[0]_rep__0/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X43Y33         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    vga_controller/h_count_reg_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/h_count_reg_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.456ns (10.198%)  route 4.015ns (89.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.618     5.139    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=105, routed)         4.015     9.611    vga_controller/rst_pulse
    SLICE_X43Y33         FDCE                                         f  vga_controller/h_count_reg_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.440    14.781    vga_controller/clk_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  vga_controller/h_count_reg_reg[0]_rep__2/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X43Y33         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    vga_controller/h_count_reg_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 0.456ns (10.462%)  route 3.903ns (89.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.618     5.139    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=105, routed)         3.903     9.498    vga_controller/rst_pulse
    SLICE_X41Y40         FDCE                                         f  vga_controller/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.445    14.786    vga_controller/clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  vga_controller/v_count_reg_reg[0]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X41Y40         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    vga_controller/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 0.456ns (10.462%)  route 3.903ns (89.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.618     5.139    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=105, routed)         3.903     9.498    vga_controller/rst_pulse
    SLICE_X41Y40         FDCE                                         f  vga_controller/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.445    14.786    vga_controller/clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  vga_controller/v_count_reg_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X41Y40         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    vga_controller/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 0.456ns (10.462%)  route 3.903ns (89.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.618     5.139    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=105, routed)         3.903     9.498    vga_controller/rst_pulse
    SLICE_X41Y40         FDCE                                         f  vga_controller/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.445    14.786    vga_controller/clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  vga_controller/v_count_reg_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X41Y40         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    vga_controller/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_sync_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 0.456ns (10.462%)  route 3.903ns (89.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.618     5.139    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=105, routed)         3.903     9.498    vga_controller/rst_pulse
    SLICE_X41Y40         FDCE                                         f  vga_controller/v_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.445    14.786    vga_controller/clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  vga_controller/v_sync_reg_reg/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X41Y40         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    vga_controller/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 0.456ns (10.277%)  route 3.981ns (89.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.618     5.139    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=105, routed)         3.981     9.576    vga_controller/rst_pulse
    SLICE_X42Y39         FDCE                                         f  vga_controller/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.445    14.786    vga_controller/clk_IBUF_BUFG
    SLICE_X42Y39         FDCE                                         r  vga_controller/h_count_reg_reg[6]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X42Y39         FDCE (Recov_fdce_C_CLR)     -0.319    14.692    vga_controller/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  5.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/user_total_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.902%)  route 0.425ns (75.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.582     1.465    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=105, routed)         0.425     2.031    blckjack_pixl/bj/rst_pulse
    SLICE_X56Y31         FDCE                                         f  blckjack_pixl/bj/user_total_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.828     1.955    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y31         FDCE                                         r  blckjack_pixl/bj/user_total_reg[0]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X56Y31         FDCE (Remov_fdce_C_CLR)     -0.067     1.410    blckjack_pixl/bj/user_total_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/sclk_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.902%)  route 0.425ns (75.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.582     1.465    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=105, routed)         0.425     2.031    blckjack_pixl/bj/rst_pulse
    SLICE_X57Y31         FDCE                                         f  blckjack_pixl/bj/sclk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.828     1.955    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X57Y31         FDCE                                         r  blckjack_pixl/bj/sclk_reg[1]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    blckjack_pixl/bj/sclk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/card_num_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.141ns (20.854%)  route 0.535ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.582     1.465    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=105, routed)         0.535     2.141    blckjack_pixl/bj/rst_pulse
    SLICE_X54Y30         FDCE                                         f  blckjack_pixl/bj/card_num_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.827     1.954    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X54Y30         FDCE                                         r  blckjack_pixl/bj/card_num_reg[1]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X54Y30         FDCE (Remov_fdce_C_CLR)     -0.067     1.409    blckjack_pixl/bj/card_num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/user_total_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.141ns (20.854%)  route 0.535ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.582     1.465    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=105, routed)         0.535     2.141    blckjack_pixl/bj/rst_pulse
    SLICE_X54Y30         FDCE                                         f  blckjack_pixl/bj/user_total_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.827     1.954    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X54Y30         FDCE                                         r  blckjack_pixl/bj/user_total_reg[1]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X54Y30         FDCE (Remov_fdce_C_CLR)     -0.067     1.409    blckjack_pixl/bj/user_total_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/user_total_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.141ns (20.854%)  route 0.535ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.582     1.465    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=105, routed)         0.535     2.141    blckjack_pixl/bj/rst_pulse
    SLICE_X55Y30         FDCE                                         f  blckjack_pixl/bj/user_total_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.827     1.954    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X55Y30         FDCE                                         r  blckjack_pixl/bj/user_total_reg[2]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X55Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.384    blckjack_pixl/bj/user_total_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/user_total_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.141ns (20.587%)  route 0.544ns (79.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.582     1.465    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=105, routed)         0.544     2.150    blckjack_pixl/bj/rst_pulse
    SLICE_X57Y30         FDCE                                         f  blckjack_pixl/bj/user_total_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.827     1.954    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X57Y30         FDCE                                         r  blckjack_pixl/bj/user_total_reg[3]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X57Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.384    blckjack_pixl/bj/user_total_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/user_total_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.141ns (20.587%)  route 0.544ns (79.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.582     1.465    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=105, routed)         0.544     2.150    blckjack_pixl/bj/rst_pulse
    SLICE_X57Y30         FDCE                                         f  blckjack_pixl/bj/user_total_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.827     1.954    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X57Y30         FDCE                                         r  blckjack_pixl/bj/user_total_reg[4]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X57Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.384    blckjack_pixl/bj/user_total_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/card_num_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.141ns (19.297%)  route 0.590ns (80.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.582     1.465    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=105, routed)         0.590     2.196    blckjack_pixl/bj/rst_pulse
    SLICE_X53Y29         FDCE                                         f  blckjack_pixl/bj/card_num_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.826     1.953    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X53Y29         FDCE                                         r  blckjack_pixl/bj/card_num_reg[0]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X53Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    blckjack_pixl/bj/card_num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/card_num_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.141ns (19.297%)  route 0.590ns (80.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.582     1.465    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=105, routed)         0.590     2.196    blckjack_pixl/bj/rst_pulse
    SLICE_X53Y29         FDCE                                         f  blckjack_pixl/bj/card_num_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.826     1.953    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X53Y29         FDCE                                         r  blckjack_pixl/bj/card_num_reg[2]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X53Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    blckjack_pixl/bj/card_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/card_num_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.141ns (19.297%)  route 0.590ns (80.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.582     1.465    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=105, routed)         0.590     2.196    blckjack_pixl/bj/rst_pulse
    SLICE_X53Y29         FDCE                                         f  blckjack_pixl/bj/card_num_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.826     1.953    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X53Y29         FDCE                                         r  blckjack_pixl/bj/card_num_reg[3]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X53Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    blckjack_pixl/bj/card_num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.813    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           376 Endpoints
Min Delay           376 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.210ns  (logic 5.676ns (25.555%)  route 16.534ns (74.445%))
  Logic Levels:           12  (LDCE=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/G
    SLICE_X52Y64         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/Q
                         net (fo=124, routed)         4.331     4.956    blckjack_pixl/dealer_box/ace_rom/n_1_3391_BUFG_inst[0]
    SLICE_X38Y58         LUT5 (Prop_lut5_I0_O)        0.124     5.080 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_1923/O
                         net (fo=10, routed)          2.308     7.388    blckjack_pixl/dealer_box/ace_rom/h_count_reg_reg[0]_rep__0_5
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.512 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_1444/O
                         net (fo=1, routed)           0.000     7.512    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_1444_n_2
    SLICE_X55Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     7.750 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_820/O
                         net (fo=1, routed)           0.000     7.750    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_820_n_2
    SLICE_X55Y58         MUXF8 (Prop_muxf8_I0_O)      0.104     7.854 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_376/O
                         net (fo=1, routed)           1.515     9.369    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_376_n_2
    SLICE_X54Y54         LUT6 (Prop_lut6_I1_O)        0.316     9.685 r  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_139/O
                         net (fo=1, routed)           0.963    10.647    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_21_1
    SLICE_X52Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.771 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_51/O
                         net (fo=1, routed)           0.960    11.731    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_51_n_2
    SLICE_X52Y50         LUT5 (Prop_lut5_I1_O)        0.124    11.855 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_21/O
                         net (fo=2, routed)           0.977    12.833    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_2_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.957 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           1.082    14.039    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_6_n_2
    SLICE_X54Y47         LUT6 (Prop_lut6_I0_O)        0.124    14.163 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.751    14.914    vga_controller/rgb[0]
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124    15.038 r  vga_controller/rgb_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           3.648    18.685    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    22.210 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.210    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.096ns  (logic 5.654ns (25.589%)  route 16.442ns (74.411%))
  Logic Levels:           12  (LDCE=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/G
    SLICE_X52Y64         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/Q
                         net (fo=124, routed)         4.331     4.956    blckjack_pixl/dealer_box/ace_rom/n_1_3391_BUFG_inst[0]
    SLICE_X38Y58         LUT5 (Prop_lut5_I0_O)        0.124     5.080 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_1923/O
                         net (fo=10, routed)          2.308     7.388    blckjack_pixl/dealer_box/ace_rom/h_count_reg_reg[0]_rep__0_5
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.512 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_1444/O
                         net (fo=1, routed)           0.000     7.512    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_1444_n_2
    SLICE_X55Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     7.750 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_820/O
                         net (fo=1, routed)           0.000     7.750    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_820_n_2
    SLICE_X55Y58         MUXF8 (Prop_muxf8_I0_O)      0.104     7.854 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_376/O
                         net (fo=1, routed)           1.515     9.369    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_376_n_2
    SLICE_X54Y54         LUT6 (Prop_lut6_I1_O)        0.316     9.685 r  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_139/O
                         net (fo=1, routed)           0.963    10.647    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_21_1
    SLICE_X52Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.771 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_51/O
                         net (fo=1, routed)           0.960    11.731    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_51_n_2
    SLICE_X52Y50         LUT5 (Prop_lut5_I1_O)        0.124    11.855 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_21/O
                         net (fo=2, routed)           0.571    12.427    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_2_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124    12.551 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           0.978    13.529    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_6_n_2
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.653 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.324    14.977    vga_controller/deal_color[0]
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124    15.101 r  vga_controller/rgb_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           3.492    18.593    rgb_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         3.503    22.096 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.096    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.911ns  (logic 5.680ns (25.924%)  route 16.231ns (74.076%))
  Logic Levels:           12  (LDCE=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/G
    SLICE_X52Y64         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/Q
                         net (fo=124, routed)         4.331     4.956    blckjack_pixl/dealer_box/ace_rom/n_1_3391_BUFG_inst[0]
    SLICE_X38Y58         LUT5 (Prop_lut5_I0_O)        0.124     5.080 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_1923/O
                         net (fo=10, routed)          2.308     7.388    blckjack_pixl/dealer_box/ace_rom/h_count_reg_reg[0]_rep__0_5
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.512 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_1444/O
                         net (fo=1, routed)           0.000     7.512    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_1444_n_2
    SLICE_X55Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     7.750 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_820/O
                         net (fo=1, routed)           0.000     7.750    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_820_n_2
    SLICE_X55Y58         MUXF8 (Prop_muxf8_I0_O)      0.104     7.854 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_376/O
                         net (fo=1, routed)           1.515     9.369    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_376_n_2
    SLICE_X54Y54         LUT6 (Prop_lut6_I1_O)        0.316     9.685 r  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_139/O
                         net (fo=1, routed)           0.963    10.647    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_21_1
    SLICE_X52Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.771 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_51/O
                         net (fo=1, routed)           0.960    11.731    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_51_n_2
    SLICE_X52Y50         LUT5 (Prop_lut5_I1_O)        0.124    11.855 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_21/O
                         net (fo=2, routed)           0.571    12.427    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_2_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124    12.551 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           0.978    13.529    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_6_n_2
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.653 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.324    14.977    vga_controller/deal_color[0]
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124    15.101 r  vga_controller/rgb_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           3.281    18.382    rgb_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    21.911 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.911    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.815ns  (logic 5.670ns (25.991%)  route 16.145ns (74.009%))
  Logic Levels:           12  (LDCE=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/G
    SLICE_X52Y64         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/Q
                         net (fo=124, routed)         4.331     4.956    blckjack_pixl/dealer_box/ace_rom/n_1_3391_BUFG_inst[0]
    SLICE_X38Y58         LUT5 (Prop_lut5_I0_O)        0.124     5.080 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_1923/O
                         net (fo=10, routed)          2.308     7.388    blckjack_pixl/dealer_box/ace_rom/h_count_reg_reg[0]_rep__0_5
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.512 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_1444/O
                         net (fo=1, routed)           0.000     7.512    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_1444_n_2
    SLICE_X55Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     7.750 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_820/O
                         net (fo=1, routed)           0.000     7.750    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_820_n_2
    SLICE_X55Y58         MUXF8 (Prop_muxf8_I0_O)      0.104     7.854 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_376/O
                         net (fo=1, routed)           1.515     9.369    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_376_n_2
    SLICE_X54Y54         LUT6 (Prop_lut6_I1_O)        0.316     9.685 r  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_139/O
                         net (fo=1, routed)           0.963    10.647    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_21_1
    SLICE_X52Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.771 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_51/O
                         net (fo=1, routed)           0.960    11.731    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_51_n_2
    SLICE_X52Y50         LUT5 (Prop_lut5_I1_O)        0.124    11.855 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_21/O
                         net (fo=2, routed)           0.977    12.833    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_2_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.957 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           0.632    13.589    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_6_n_2
    SLICE_X54Y48         LUT6 (Prop_lut6_I4_O)        0.124    13.713 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.227    14.940    vga_controller/rgb[1]_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I4_O)        0.124    15.064 r  vga_controller/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.232    18.296    rgb_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         3.519    21.815 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.815    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.665ns  (logic 5.681ns (26.224%)  route 15.984ns (73.776%))
  Logic Levels:           12  (LDCE=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/G
    SLICE_X52Y64         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/Q
                         net (fo=124, routed)         4.331     4.956    blckjack_pixl/dealer_box/ace_rom/n_1_3391_BUFG_inst[0]
    SLICE_X38Y58         LUT5 (Prop_lut5_I0_O)        0.124     5.080 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_1923/O
                         net (fo=10, routed)          2.308     7.388    blckjack_pixl/dealer_box/ace_rom/h_count_reg_reg[0]_rep__0_5
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.512 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_1444/O
                         net (fo=1, routed)           0.000     7.512    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_1444_n_2
    SLICE_X55Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     7.750 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_820/O
                         net (fo=1, routed)           0.000     7.750    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_820_n_2
    SLICE_X55Y58         MUXF8 (Prop_muxf8_I0_O)      0.104     7.854 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_376/O
                         net (fo=1, routed)           1.515     9.369    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_376_n_2
    SLICE_X54Y54         LUT6 (Prop_lut6_I1_O)        0.316     9.685 r  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_139/O
                         net (fo=1, routed)           0.963    10.647    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_21_1
    SLICE_X52Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.771 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_51/O
                         net (fo=1, routed)           0.960    11.731    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_51_n_2
    SLICE_X52Y50         LUT5 (Prop_lut5_I1_O)        0.124    11.855 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_21/O
                         net (fo=2, routed)           0.977    12.833    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_2_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.957 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           1.082    14.039    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_6_n_2
    SLICE_X54Y47         LUT6 (Prop_lut6_I0_O)        0.124    14.163 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.751    14.914    vga_controller/rgb[0]
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.124    15.038 r  vga_controller/rgb_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           3.097    18.135    rgb_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    21.665 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.665    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.523ns  (logic 5.646ns (26.233%)  route 15.877ns (73.767%))
  Logic Levels:           12  (LDCE=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/G
    SLICE_X52Y64         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/Q
                         net (fo=124, routed)         4.331     4.956    blckjack_pixl/dealer_box/ace_rom/n_1_3391_BUFG_inst[0]
    SLICE_X38Y58         LUT5 (Prop_lut5_I0_O)        0.124     5.080 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_1923/O
                         net (fo=10, routed)          2.308     7.388    blckjack_pixl/dealer_box/ace_rom/h_count_reg_reg[0]_rep__0_5
    SLICE_X55Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.512 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_1444/O
                         net (fo=1, routed)           0.000     7.512    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_1444_n_2
    SLICE_X55Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     7.750 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_820/O
                         net (fo=1, routed)           0.000     7.750    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_820_n_2
    SLICE_X55Y58         MUXF8 (Prop_muxf8_I0_O)      0.104     7.854 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_376/O
                         net (fo=1, routed)           1.515     9.369    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_376_n_2
    SLICE_X54Y54         LUT6 (Prop_lut6_I1_O)        0.316     9.685 r  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_139/O
                         net (fo=1, routed)           0.963    10.647    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_21_1
    SLICE_X52Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.771 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_51/O
                         net (fo=1, routed)           0.960    11.731    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_51_n_2
    SLICE_X52Y50         LUT5 (Prop_lut5_I1_O)        0.124    11.855 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[5]_inst_i_21/O
                         net (fo=2, routed)           0.571    12.427    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_2_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124    12.551 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           0.827    13.378    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_6_n_2
    SLICE_X52Y49         LUT6 (Prop_lut6_I1_O)        0.124    13.502 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.163    14.665    vga_controller/rgb[3]
    SLICE_X49Y41         LUT6 (Prop_lut6_I1_O)        0.124    14.789 r  vga_controller/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.239    18.028    rgb_OBUF[3]
    N18                  OBUF (Prop_obuf_I_O)         3.495    21.523 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.523    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/draw_card2_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.681ns  (logic 4.874ns (33.202%)  route 9.807ns (66.798%))
  Logic Levels:           8  (LDCE=1 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         LDCE                         0.000     0.000 r  blckjack_pixl/draw_card2_reg[8]/G
    SLICE_X54Y47         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  blckjack_pixl/draw_card2_reg[8]/Q
                         net (fo=1, routed)           0.879     1.504    blckjack_pixl/dealer_box/Q[8]
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.124     1.628 f  blckjack_pixl/dealer_box/rom_addr_reg[6]_i_8__0/O
                         net (fo=10, routed)          1.747     3.375    blckjack_pixl/bj/rom_addr129_out_8
    SLICE_X52Y50         LUT6 (Prop_lut6_I5_O)        0.124     3.499 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_87/O
                         net (fo=2, routed)           1.030     4.529    blckjack_pixl/bj/rgb_OBUF[11]_inst_i_87_n_2
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.124     4.653 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_49/O
                         net (fo=1, routed)           0.754     5.407    blckjack_pixl/bj/rgb_OBUF[11]_inst_i_49_n_2
    SLICE_X56Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.531 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_26/O
                         net (fo=1, routed)           0.917     6.448    blckjack_pixl/bj/rgb_OBUF[11]_inst_i_26_n_2
    SLICE_X52Y49         LUT6 (Prop_lut6_I4_O)        0.124     6.572 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_6/O
                         net (fo=2, routed)           1.015     7.587    blckjack_pixl/bj/dealer_cards_reg[9][1]_0
    SLICE_X49Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.711 r  blckjack_pixl/bj/rgb_OBUF[9]_inst_i_1/O
                         net (fo=3, routed)           3.465    11.176    rgb_OBUF[6]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.681 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.681    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/draw_card2_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.570ns  (logic 4.893ns (33.582%)  route 9.677ns (66.418%))
  Logic Levels:           8  (LDCE=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         LDCE                         0.000     0.000 r  blckjack_pixl/draw_card2_reg[8]/G
    SLICE_X54Y47         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  blckjack_pixl/draw_card2_reg[8]/Q
                         net (fo=1, routed)           0.879     1.504    blckjack_pixl/dealer_box/Q[8]
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.124     1.628 f  blckjack_pixl/dealer_box/rom_addr_reg[6]_i_8__0/O
                         net (fo=10, routed)          1.747     3.375    blckjack_pixl/bj/rom_addr129_out_8
    SLICE_X52Y50         LUT6 (Prop_lut6_I5_O)        0.124     3.499 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_87/O
                         net (fo=2, routed)           1.030     4.529    blckjack_pixl/bj/rgb_OBUF[11]_inst_i_87_n_2
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.124     4.653 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_49/O
                         net (fo=1, routed)           0.754     5.407    blckjack_pixl/bj/rgb_OBUF[11]_inst_i_49_n_2
    SLICE_X56Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.531 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_26/O
                         net (fo=1, routed)           0.917     6.448    blckjack_pixl/bj/rgb_OBUF[11]_inst_i_26_n_2
    SLICE_X52Y49         LUT6 (Prop_lut6_I4_O)        0.124     6.572 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_6/O
                         net (fo=2, routed)           1.010     7.582    vga_controller/rgb[11]_1
    SLICE_X49Y34         LUT6 (Prop_lut6_I4_O)        0.124     7.706 r  vga_controller/rgb_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.340    11.046    rgb_OBUF[11]
    G19                  OBUF (Prop_obuf_I_O)         3.524    14.570 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.570    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/draw_card2_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.417ns  (logic 4.893ns (33.939%)  route 9.524ns (66.061%))
  Logic Levels:           8  (LDCE=1 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         LDCE                         0.000     0.000 r  blckjack_pixl/draw_card2_reg[8]/G
    SLICE_X54Y47         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  blckjack_pixl/draw_card2_reg[8]/Q
                         net (fo=1, routed)           0.879     1.504    blckjack_pixl/dealer_box/Q[8]
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.124     1.628 f  blckjack_pixl/dealer_box/rom_addr_reg[6]_i_8__0/O
                         net (fo=10, routed)          1.747     3.375    blckjack_pixl/bj/rom_addr129_out_8
    SLICE_X52Y50         LUT6 (Prop_lut6_I5_O)        0.124     3.499 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_87/O
                         net (fo=2, routed)           1.030     4.529    blckjack_pixl/bj/rgb_OBUF[11]_inst_i_87_n_2
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.124     4.653 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_49/O
                         net (fo=1, routed)           0.754     5.407    blckjack_pixl/bj/rgb_OBUF[11]_inst_i_49_n_2
    SLICE_X56Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.531 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_26/O
                         net (fo=1, routed)           0.917     6.448    blckjack_pixl/bj/rgb_OBUF[11]_inst_i_26_n_2
    SLICE_X52Y49         LUT6 (Prop_lut6_I4_O)        0.124     6.572 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_6/O
                         net (fo=2, routed)           1.015     7.587    blckjack_pixl/bj/dealer_cards_reg[9][1]_0
    SLICE_X49Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.711 r  blckjack_pixl/bj/rgb_OBUF[9]_inst_i_1/O
                         net (fo=3, routed)           3.182    10.893    rgb_OBUF[6]
    J19                  OBUF (Prop_obuf_I_O)         3.524    14.417 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.417    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/draw_card2_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.353ns  (logic 4.890ns (34.068%)  route 9.464ns (65.932%))
  Logic Levels:           8  (LDCE=1 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         LDCE                         0.000     0.000 r  blckjack_pixl/draw_card2_reg[8]/G
    SLICE_X54Y47         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  blckjack_pixl/draw_card2_reg[8]/Q
                         net (fo=1, routed)           0.879     1.504    blckjack_pixl/dealer_box/Q[8]
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.124     1.628 f  blckjack_pixl/dealer_box/rom_addr_reg[6]_i_8__0/O
                         net (fo=10, routed)          1.747     3.375    blckjack_pixl/bj/rom_addr129_out_8
    SLICE_X52Y50         LUT6 (Prop_lut6_I5_O)        0.124     3.499 r  blckjack_pixl/bj/rgb_OBUF[11]_inst_i_87/O
                         net (fo=2, routed)           0.464     3.963    blckjack_pixl/bj/rgb_OBUF[11]_inst_i_87_n_2
    SLICE_X52Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.087 r  blckjack_pixl/bj/rgb_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           1.160     5.247    blckjack_pixl/bj/rgb_OBUF[10]_inst_i_20_n_2
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124     5.371 r  blckjack_pixl/bj/rgb_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.984     6.355    blckjack_pixl/bj/rgb_OBUF[10]_inst_i_12_n_2
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.479 r  blckjack_pixl/bj/rgb_OBUF[10]_inst_i_5/O
                         net (fo=2, routed)           1.024     7.503    vga_controller/deal_color[1]
    SLICE_X48Y41         LUT5 (Prop_lut5_I2_O)        0.124     7.627 r  vga_controller/rgb_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.206    10.833    rgb_OBUF[7]
    J17                  OBUF (Prop_obuf_I_O)         3.521    14.353 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.353    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_univ_sseg/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_univ_sseg/m_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE                         0.000     0.000 r  my_univ_sseg/m_cnt_reg[0]/C
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  my_univ_sseg/m_cnt_reg[0]/Q
                         net (fo=12, routed)          0.233     0.397    my_univ_sseg/Q[0]
    SLICE_X64Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.442 r  my_univ_sseg/m_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.442    my_univ_sseg/p_0_in[0]
    SLICE_X64Y32         FDRE                                         r  my_univ_sseg/m_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_univ_sseg/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_univ_sseg/m_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.546ns  (logic 0.184ns (33.701%)  route 0.362ns (66.299%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE                         0.000     0.000 r  my_univ_sseg/m_cnt_reg[1]/C
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_univ_sseg/m_cnt_reg[1]/Q
                         net (fo=11, routed)          0.182     0.323    my_univ_sseg/Q[1]
    SLICE_X63Y32         LUT2 (Prop_lut2_I0_O)        0.043     0.366 r  my_univ_sseg/m_cnt[1]_i_1/O
                         net (fo=1, routed)           0.180     0.546    my_univ_sseg/p_0_in[1]
    SLICE_X63Y32         FDRE                                         r  my_univ_sseg/m_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/player_box/rom_addr_reg[0]_rep/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/player_box/eight_rom/rom_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.203ns (36.272%)  route 0.357ns (63.727%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         LDCE                         0.000     0.000 r  blckjack_pixl/player_box/rom_addr_reg[0]_rep/G
    SLICE_X43Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  blckjack_pixl/player_box/rom_addr_reg[0]_rep/Q
                         net (fo=166, routed)         0.235     0.393    blckjack_pixl/player_box/eight_rom/rom_data_reg[36]_i_1__5_2
    SLICE_X36Y32         LUT6 (Prop_lut6_I0_O)        0.045     0.438 r  blckjack_pixl/player_box/eight_rom/rom_data_reg[22]_i_1__4/O
                         net (fo=1, routed)           0.122     0.560    blckjack_pixl/player_box/eight_rom/rom_data_reg[22]_i_1__4_n_2
    SLICE_X36Y32         LDCE                                         r  blckjack_pixl/player_box/eight_rom/rom_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/rom_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/dealer_box/seven_rom/rom_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.248ns (44.313%)  route 0.312ns (55.687%))
  Logic Levels:           2  (LDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/rom_addr_reg[5]/G
    SLICE_X43Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blckjack_pixl/dealer_box/rom_addr_reg[5]/Q
                         net (fo=176, routed)         0.312     0.470    blckjack_pixl/dealer_box/seven_rom/rom_data_reg[37]_i_1__14_0[5]
    SLICE_X42Y60         MUXF7 (Prop_muxf7_S_O)       0.090     0.560 r  blckjack_pixl/dealer_box/seven_rom/rom_data_reg[12]_i_1__11/O
                         net (fo=1, routed)           0.000     0.560    blckjack_pixl/dealer_box/seven_rom/rom_data_reg[12]_i_1__11_n_2
    SLICE_X42Y60         LDCE                                         r  blckjack_pixl/dealer_box/seven_rom/rom_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/rom_addr_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/dealer_box/seven_rom/rom_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.265ns (45.633%)  route 0.316ns (54.367%))
  Logic Levels:           3  (LDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/rom_addr_reg[6]/G
    SLICE_X43Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blckjack_pixl/dealer_box/rom_addr_reg[6]/Q
                         net (fo=242, routed)         0.316     0.474    blckjack_pixl/dealer_box/seven_rom/rom_data_reg[37]_i_1__14_0[6]
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.519 r  blckjack_pixl/dealer_box/seven_rom/rom_data_reg[8]_i_2__10/O
                         net (fo=1, routed)           0.000     0.519    blckjack_pixl/dealer_box/seven_rom/rom_data_reg[8]_i_2__10_n_2
    SLICE_X43Y60         MUXF7 (Prop_muxf7_I0_O)      0.062     0.581 r  blckjack_pixl/dealer_box/seven_rom/rom_data_reg[8]_i_1__11/O
                         net (fo=1, routed)           0.000     0.581    blckjack_pixl/dealer_box/seven_rom/rom_data_reg[8]_i_1__11_n_2
    SLICE_X43Y60         LDCE                                         r  blckjack_pixl/dealer_box/seven_rom/rom_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/rom_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/dealer_box/three_rom/rom_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.248ns (41.797%)  route 0.345ns (58.203%))
  Logic Levels:           2  (LDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/rom_addr_reg[5]/G
    SLICE_X43Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blckjack_pixl/dealer_box/rom_addr_reg[5]/Q
                         net (fo=176, routed)         0.345     0.503    blckjack_pixl/dealer_box/three_rom/rom_data_reg[38]_i_1__13_0[5]
    SLICE_X46Y59         MUXF7 (Prop_muxf7_S_O)       0.090     0.593 r  blckjack_pixl/dealer_box/three_rom/rom_data_reg[21]_i_1__5/O
                         net (fo=1, routed)           0.000     0.593    blckjack_pixl/dealer_box/three_rom/rom_data_reg[21]_i_1__5_n_2
    SLICE_X46Y59         LDCE                                         r  blckjack_pixl/dealer_box/three_rom/rom_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/rom_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/dealer_box/seven_rom/rom_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.243ns (39.138%)  route 0.378ns (60.862%))
  Logic Levels:           2  (LDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/rom_addr_reg[5]/G
    SLICE_X43Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blckjack_pixl/dealer_box/rom_addr_reg[5]/Q
                         net (fo=176, routed)         0.378     0.536    blckjack_pixl/dealer_box/seven_rom/rom_data_reg[37]_i_1__14_0[5]
    SLICE_X45Y60         MUXF7 (Prop_muxf7_S_O)       0.085     0.621 r  blckjack_pixl/dealer_box/seven_rom/rom_data_reg[10]_i_1__15/O
                         net (fo=1, routed)           0.000     0.621    blckjack_pixl/dealer_box/seven_rom/rom_data_reg[10]_i_1__15_n_2
    SLICE_X45Y60         LDCE                                         r  blckjack_pixl/dealer_box/seven_rom/rom_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/rom_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/dealer_box/five_rom/rom_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.623ns  (logic 0.243ns (39.020%)  route 0.380ns (60.980%))
  Logic Levels:           2  (LDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/rom_addr_reg[5]/G
    SLICE_X43Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blckjack_pixl/dealer_box/rom_addr_reg[5]/Q
                         net (fo=176, routed)         0.380     0.538    blckjack_pixl/dealer_box/five_rom/rom_data_reg[10]_i_1__10_0[5]
    SLICE_X40Y61         MUXF7 (Prop_muxf7_S_O)       0.085     0.623 r  blckjack_pixl/dealer_box/five_rom/rom_data_reg[9]_i_1__12/O
                         net (fo=1, routed)           0.000     0.623    blckjack_pixl/dealer_box/five_rom/rom_data_reg[9]_i_1__12_n_2
    SLICE_X40Y61         LDCE                                         r  blckjack_pixl/dealer_box/five_rom/rom_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/rom_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/dealer_box/four_rom/rom_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.248ns (39.188%)  route 0.385ns (60.812%))
  Logic Levels:           2  (LDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/rom_addr_reg[5]/G
    SLICE_X43Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blckjack_pixl/dealer_box/rom_addr_reg[5]/Q
                         net (fo=176, routed)         0.385     0.543    blckjack_pixl/dealer_box/four_rom/rom_data_reg[10]_i_1__11_0[5]
    SLICE_X38Y60         MUXF7 (Prop_muxf7_S_O)       0.090     0.633 r  blckjack_pixl/dealer_box/four_rom/rom_data_reg[10]_i_1__11/O
                         net (fo=1, routed)           0.000     0.633    blckjack_pixl/dealer_box/four_rom/rom_data_reg[10]_i_1__11_n_2
    SLICE_X38Y60         LDCE                                         r  blckjack_pixl/dealer_box/four_rom/rom_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/player_box/rom_addr_reg[2]_rep/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/player_box/four_rom/rom_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.268ns (40.837%)  route 0.388ns (59.163%))
  Logic Levels:           3  (LDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         LDCE                         0.000     0.000 r  blckjack_pixl/player_box/rom_addr_reg[2]_rep/G
    SLICE_X43Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blckjack_pixl/player_box/rom_addr_reg[2]_rep/Q
                         net (fo=154, routed)         0.388     0.546    blckjack_pixl/player_box/four_rom/rom_data_reg[38]_i_1__3_3
    SLICE_X36Y27         LUT6 (Prop_lut6_I3_O)        0.045     0.591 r  blckjack_pixl/player_box/four_rom/rom_data_reg[9]_i_3__0/O
                         net (fo=1, routed)           0.000     0.591    blckjack_pixl/player_box/four_rom/rom_data_reg[9]_i_3__0_n_2
    SLICE_X36Y27         MUXF7 (Prop_muxf7_I1_O)      0.065     0.656 r  blckjack_pixl/player_box/four_rom/rom_data_reg[9]_i_1__4/O
                         net (fo=1, routed)           0.000     0.656    blckjack_pixl/player_box/four_rom/rom_data_reg[9]_i_1__4_n_2
    SLICE_X36Y27         LDCE                                         r  blckjack_pixl/player_box/four_rom/rom_data_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           134 Endpoints
Min Delay           134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blckjack_pixl/bj/player_money_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.032ns  (logic 5.900ns (24.548%)  route 18.133ns (75.452%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.563     5.084    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X49Y34         FDCE                                         r  blckjack_pixl/bj/player_money_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  blckjack_pixl/bj/player_money_reg[3]/Q
                         net (fo=30, routed)          1.906     7.446    blckjack_pixl/bj/money[3]
    SLICE_X52Y38         LUT2 (Prop_lut2_I0_O)        0.148     7.594 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_229/O
                         net (fo=2, routed)           0.819     8.413    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_229_n_2
    SLICE_X53Y39         LUT6 (Prop_lut6_I3_O)        0.328     8.741 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_331/O
                         net (fo=18, routed)          2.343    11.083    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_331_n_2
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.207 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_374/O
                         net (fo=1, routed)           0.932    12.140    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_374_n_2
    SLICE_X59Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.264 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_215/O
                         net (fo=20, routed)          1.933    14.196    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_215_n_2
    SLICE_X58Y36         LUT4 (Prop_lut4_I0_O)        0.152    14.348 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_143/O
                         net (fo=4, routed)           1.314    15.662    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_143_n_2
    SLICE_X59Y33         LUT6 (Prop_lut6_I5_O)        0.326    15.988 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_115/O
                         net (fo=14, routed)          1.427    17.416    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_115_n_2
    SLICE_X63Y37         LUT6 (Prop_lut6_I3_O)        0.124    17.540 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_98/O
                         net (fo=1, routed)           0.151    17.691    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_98_n_2
    SLICE_X63Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.815 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_44/O
                         net (fo=14, routed)          1.475    19.290    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_44_n_2
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124    19.414 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_46/O
                         net (fo=3, routed)           1.474    20.888    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_46_n_2
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.124    21.012 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.859    21.870    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_10_n_2
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.994 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.048    23.043    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_2_n_2
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.167 r  blckjack_pixl/bj/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.452    25.619    sseg_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.498    29.117 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    29.117    sseg[0]
    V7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/player_money_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.923ns  (logic 5.933ns (24.802%)  route 17.990ns (75.198%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.563     5.084    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X49Y34         FDCE                                         r  blckjack_pixl/bj/player_money_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  blckjack_pixl/bj/player_money_reg[3]/Q
                         net (fo=30, routed)          1.906     7.446    blckjack_pixl/bj/money[3]
    SLICE_X52Y38         LUT2 (Prop_lut2_I0_O)        0.148     7.594 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_229/O
                         net (fo=2, routed)           0.819     8.413    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_229_n_2
    SLICE_X53Y39         LUT6 (Prop_lut6_I3_O)        0.328     8.741 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_331/O
                         net (fo=18, routed)          2.343    11.083    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_331_n_2
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.207 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_374/O
                         net (fo=1, routed)           0.932    12.140    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_374_n_2
    SLICE_X59Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.264 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_215/O
                         net (fo=20, routed)          1.933    14.196    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_215_n_2
    SLICE_X58Y36         LUT4 (Prop_lut4_I0_O)        0.152    14.348 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_143/O
                         net (fo=4, routed)           1.314    15.662    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_143_n_2
    SLICE_X59Y33         LUT6 (Prop_lut6_I5_O)        0.326    15.988 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_115/O
                         net (fo=14, routed)          1.427    17.416    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_115_n_2
    SLICE_X63Y37         LUT6 (Prop_lut6_I3_O)        0.124    17.540 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_98/O
                         net (fo=1, routed)           0.151    17.691    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_98_n_2
    SLICE_X63Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.815 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_44/O
                         net (fo=14, routed)          1.475    19.290    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_44_n_2
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124    19.414 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_46/O
                         net (fo=3, routed)           1.474    20.888    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_46_n_2
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.124    21.012 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.859    21.870    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_10_n_2
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.994 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.047    23.042    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_2_n_2
    SLICE_X65Y31         LUT6 (Prop_lut6_I1_O)        0.124    23.166 r  blckjack_pixl/bj/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.310    25.476    sseg_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.531    29.007 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    29.007    sseg[1]
    U7                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/player_money_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.575ns  (logic 7.188ns (30.490%)  route 16.387ns (69.510%))
  Logic Levels:           16  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.563     5.084    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X49Y34         FDCE                                         r  blckjack_pixl/bj/player_money_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  blckjack_pixl/bj/player_money_reg[3]/Q
                         net (fo=30, routed)          2.201     7.741    blckjack_pixl/bj/money[3]
    SLICE_X50Y39         LUT5 (Prop_lut5_I2_O)        0.146     7.887 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_64/O
                         net (fo=3, routed)           0.670     8.557    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_64_n_2
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.328     8.885 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_60/O
                         net (fo=13, routed)          1.616    10.501    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_60_n_2
    SLICE_X57Y35         LUT2 (Prop_lut2_I1_O)        0.150    10.651 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_218/O
                         net (fo=4, routed)           0.849    11.500    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_218_n_2
    SLICE_X58Y34         LUT6 (Prop_lut6_I2_O)        0.326    11.826 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_126/O
                         net (fo=19, routed)          2.068    13.894    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_126_n_2
    SLICE_X61Y38         LUT1 (Prop_lut1_I0_O)        0.124    14.018 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_259/O
                         net (fo=1, routed)           0.000    14.018    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_259_n_2
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.416 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.416    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_151_n_2
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.530 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.530    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_178_n_2
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.864 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_391/O[1]
                         net (fo=1, routed)           0.964    15.828    blckjack_pixl_n_187
    SLICE_X59Y39         LUT4 (Prop_lut4_I3_O)        0.303    16.131 f  sseg_OBUF[7]_inst_i_278/O
                         net (fo=2, routed)           1.260    17.392    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_85_1
    SLICE_X65Y35         LUT5 (Prop_lut5_I3_O)        0.124    17.516 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_160/O
                         net (fo=1, routed)           0.433    17.949    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_160_n_2
    SLICE_X65Y35         LUT5 (Prop_lut5_I2_O)        0.124    18.073 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_85/O
                         net (fo=3, routed)           1.185    19.258    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_85_n_2
    SLICE_X64Y34         LUT6 (Prop_lut6_I2_O)        0.124    19.382 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_39/O
                         net (fo=12, routed)          1.333    20.715    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_39_n_2
    SLICE_X62Y31         LUT5 (Prop_lut5_I2_O)        0.152    20.867 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_19/O
                         net (fo=2, routed)           0.674    21.541    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_19_n_2
    SLICE_X63Y31         LUT6 (Prop_lut6_I2_O)        0.326    21.867 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           1.044    22.911    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_5_n_2
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.124    23.035 r  blckjack_pixl/bj/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.089    25.124    sseg_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.535    28.659 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    28.659    sseg[5]
    U8                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/player_money_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.512ns  (logic 5.938ns (25.254%)  route 17.574ns (74.746%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.563     5.084    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X49Y34         FDCE                                         r  blckjack_pixl/bj/player_money_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  blckjack_pixl/bj/player_money_reg[3]/Q
                         net (fo=30, routed)          1.906     7.446    blckjack_pixl/bj/money[3]
    SLICE_X52Y38         LUT2 (Prop_lut2_I0_O)        0.148     7.594 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_229/O
                         net (fo=2, routed)           0.819     8.413    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_229_n_2
    SLICE_X53Y39         LUT6 (Prop_lut6_I3_O)        0.328     8.741 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_331/O
                         net (fo=18, routed)          2.343    11.083    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_331_n_2
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.207 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_374/O
                         net (fo=1, routed)           0.932    12.140    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_374_n_2
    SLICE_X59Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.264 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_215/O
                         net (fo=20, routed)          1.933    14.196    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_215_n_2
    SLICE_X58Y36         LUT4 (Prop_lut4_I0_O)        0.152    14.348 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_143/O
                         net (fo=4, routed)           1.314    15.662    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_143_n_2
    SLICE_X59Y33         LUT6 (Prop_lut6_I5_O)        0.326    15.988 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_115/O
                         net (fo=14, routed)          1.427    17.416    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_115_n_2
    SLICE_X63Y37         LUT6 (Prop_lut6_I3_O)        0.124    17.540 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_98/O
                         net (fo=1, routed)           0.151    17.691    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_98_n_2
    SLICE_X63Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.815 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_44/O
                         net (fo=14, routed)          1.475    19.290    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_44_n_2
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124    19.414 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_46/O
                         net (fo=3, routed)           1.474    20.888    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_46_n_2
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.124    21.012 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.859    21.870    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_10_n_2
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.994 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.841    22.836    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_2_n_2
    SLICE_X64Y31         LUT6 (Prop_lut6_I1_O)        0.124    22.960 r  blckjack_pixl/bj/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.100    25.060    sseg_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.536    28.596 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    28.596    sseg[4]
    V8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/player_money_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.506ns  (logic 5.922ns (25.193%)  route 17.584ns (74.807%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.563     5.084    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X49Y34         FDCE                                         r  blckjack_pixl/bj/player_money_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  blckjack_pixl/bj/player_money_reg[3]/Q
                         net (fo=30, routed)          1.906     7.446    blckjack_pixl/bj/money[3]
    SLICE_X52Y38         LUT2 (Prop_lut2_I0_O)        0.148     7.594 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_229/O
                         net (fo=2, routed)           0.819     8.413    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_229_n_2
    SLICE_X53Y39         LUT6 (Prop_lut6_I3_O)        0.328     8.741 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_331/O
                         net (fo=18, routed)          2.343    11.083    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_331_n_2
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.207 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_374/O
                         net (fo=1, routed)           0.932    12.140    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_374_n_2
    SLICE_X59Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.264 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_215/O
                         net (fo=20, routed)          1.933    14.196    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_215_n_2
    SLICE_X58Y36         LUT4 (Prop_lut4_I0_O)        0.152    14.348 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_143/O
                         net (fo=4, routed)           1.314    15.662    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_143_n_2
    SLICE_X59Y33         LUT6 (Prop_lut6_I5_O)        0.326    15.988 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_115/O
                         net (fo=14, routed)          1.427    17.416    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_115_n_2
    SLICE_X63Y37         LUT6 (Prop_lut6_I3_O)        0.124    17.540 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_98/O
                         net (fo=1, routed)           0.151    17.691    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_98_n_2
    SLICE_X63Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.815 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_44/O
                         net (fo=14, routed)          1.475    19.290    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_44_n_2
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124    19.414 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_46/O
                         net (fo=3, routed)           1.474    20.888    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_46_n_2
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.124    21.012 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.859    21.870    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_10_n_2
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.994 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.844    22.839    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_2_n_2
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.124    22.963 r  blckjack_pixl/bj/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.108    25.071    sseg_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520    28.591 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    28.591    sseg[3]
    U5                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/player_money_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.468ns  (logic 5.906ns (25.167%)  route 17.562ns (74.833%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.563     5.084    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X49Y34         FDCE                                         r  blckjack_pixl/bj/player_money_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  blckjack_pixl/bj/player_money_reg[3]/Q
                         net (fo=30, routed)          1.906     7.446    blckjack_pixl/bj/money[3]
    SLICE_X52Y38         LUT2 (Prop_lut2_I0_O)        0.148     7.594 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_229/O
                         net (fo=2, routed)           0.819     8.413    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_229_n_2
    SLICE_X53Y39         LUT6 (Prop_lut6_I3_O)        0.328     8.741 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_331/O
                         net (fo=18, routed)          2.343    11.083    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_331_n_2
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.207 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_374/O
                         net (fo=1, routed)           0.932    12.140    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_374_n_2
    SLICE_X59Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.264 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_215/O
                         net (fo=20, routed)          1.933    14.196    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_215_n_2
    SLICE_X58Y36         LUT4 (Prop_lut4_I0_O)        0.152    14.348 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_143/O
                         net (fo=4, routed)           1.314    15.662    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_143_n_2
    SLICE_X59Y33         LUT6 (Prop_lut6_I5_O)        0.326    15.988 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_115/O
                         net (fo=14, routed)          1.427    17.416    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_115_n_2
    SLICE_X63Y37         LUT6 (Prop_lut6_I3_O)        0.124    17.540 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_98/O
                         net (fo=1, routed)           0.151    17.691    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_98_n_2
    SLICE_X63Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.815 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_44/O
                         net (fo=14, routed)          1.475    19.290    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_44_n_2
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124    19.414 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_46/O
                         net (fo=3, routed)           1.474    20.888    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_46_n_2
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.124    21.012 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.859    21.870    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_10_n_2
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.994 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.668    22.663    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_2_n_2
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.124    22.787 r  blckjack_pixl/bj/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.261    25.048    sseg_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.504    28.553 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.553    sseg[2]
    V5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/player_money_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.257ns  (logic 5.913ns (25.423%)  route 17.344ns (74.577%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.563     5.084    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X49Y34         FDCE                                         r  blckjack_pixl/bj/player_money_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  blckjack_pixl/bj/player_money_reg[3]/Q
                         net (fo=30, routed)          1.906     7.446    blckjack_pixl/bj/money[3]
    SLICE_X52Y38         LUT2 (Prop_lut2_I0_O)        0.148     7.594 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_229/O
                         net (fo=2, routed)           0.819     8.413    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_229_n_2
    SLICE_X53Y39         LUT6 (Prop_lut6_I3_O)        0.328     8.741 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_331/O
                         net (fo=18, routed)          2.343    11.083    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_331_n_2
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.207 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_374/O
                         net (fo=1, routed)           0.932    12.140    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_374_n_2
    SLICE_X59Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.264 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_215/O
                         net (fo=20, routed)          1.933    14.196    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_215_n_2
    SLICE_X58Y36         LUT4 (Prop_lut4_I0_O)        0.152    14.348 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_143/O
                         net (fo=4, routed)           1.314    15.662    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_143_n_2
    SLICE_X59Y33         LUT6 (Prop_lut6_I5_O)        0.326    15.988 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_115/O
                         net (fo=14, routed)          1.427    17.416    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_115_n_2
    SLICE_X63Y37         LUT6 (Prop_lut6_I3_O)        0.124    17.540 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_98/O
                         net (fo=1, routed)           0.151    17.691    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_98_n_2
    SLICE_X63Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.815 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_44/O
                         net (fo=14, routed)          1.475    19.290    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_44_n_2
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124    19.414 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_46/O
                         net (fo=3, routed)           1.474    20.888    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_46_n_2
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.124    21.012 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.859    21.870    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_10_n_2
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.994 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.663    22.658    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_2_n_2
    SLICE_X65Y31         LUT6 (Prop_lut6_I0_O)        0.124    22.782 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.049    24.831    sseg_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.511    28.341 r  sseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    28.341    sseg[7]
    W7                                                                r  sseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/player_money_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.056ns  (logic 5.931ns (25.725%)  route 17.125ns (74.275%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.563     5.084    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X49Y34         FDCE                                         r  blckjack_pixl/bj/player_money_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  blckjack_pixl/bj/player_money_reg[3]/Q
                         net (fo=30, routed)          1.906     7.446    blckjack_pixl/bj/money[3]
    SLICE_X52Y38         LUT2 (Prop_lut2_I0_O)        0.148     7.594 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_229/O
                         net (fo=2, routed)           0.819     8.413    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_229_n_2
    SLICE_X53Y39         LUT6 (Prop_lut6_I3_O)        0.328     8.741 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_331/O
                         net (fo=18, routed)          2.343    11.083    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_331_n_2
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.207 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_374/O
                         net (fo=1, routed)           0.932    12.140    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_374_n_2
    SLICE_X59Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.264 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_215/O
                         net (fo=20, routed)          1.933    14.196    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_215_n_2
    SLICE_X58Y36         LUT4 (Prop_lut4_I0_O)        0.152    14.348 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_143/O
                         net (fo=4, routed)           1.314    15.662    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_143_n_2
    SLICE_X59Y33         LUT6 (Prop_lut6_I5_O)        0.326    15.988 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_115/O
                         net (fo=14, routed)          1.427    17.416    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_115_n_2
    SLICE_X63Y37         LUT6 (Prop_lut6_I3_O)        0.124    17.540 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_98/O
                         net (fo=1, routed)           0.151    17.691    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_98_n_2
    SLICE_X63Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.815 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_44/O
                         net (fo=14, routed)          1.475    19.290    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_44_n_2
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.124    19.414 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_46/O
                         net (fo=3, routed)           1.474    20.888    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_46_n_2
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.124    21.012 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.859    21.870    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_10_n_2
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.994 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.454    22.449    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_2_n_2
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.124    22.573 r  blckjack_pixl/bj/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.039    24.611    sseg_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.529    28.141 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    28.141    sseg[6]
    W6                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/h_count_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.918ns  (logic 5.800ns (25.309%)  route 17.118ns (74.691%))
  Logic Levels:           12  (CARRY4=1 LUT1=1 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.549     5.070    vga_controller/clk_IBUF_BUFG
    SLICE_X43Y27         FDCE                                         r  vga_controller/h_count_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.456     5.526 f  vga_controller/h_count_reg_reg[0]_rep__1/Q
                         net (fo=121, routed)         2.505     8.032    vga_controller/h_count_reg_reg[0]_rep__1_1
    SLICE_X46Y21         LUT1 (Prop_lut1_I0_O)        0.124     8.156 r  vga_controller/rgb_OBUF[5]_inst_i_1020/O
                         net (fo=1, routed)           0.000     8.156    vga_controller/rgb_OBUF[5]_inst_i_1020_n_2
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.583 r  vga_controller/rgb_OBUF[5]_inst_i_469/O[1]
                         net (fo=52, routed)          2.342    10.925    blckjack_pixl/player_box/ace_rom/rgb_OBUF[5]_inst_i_475_0[0]
    SLICE_X56Y19         LUT5 (Prop_lut5_I2_O)        0.306    11.231 f  blckjack_pixl/player_box/ace_rom/rgb_OBUF[5]_inst_i_1666/O
                         net (fo=10, routed)          2.444    13.675    blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_484_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I4_O)        0.124    13.799 f  blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_1039/O
                         net (fo=1, routed)           0.799    14.598    blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_1039_n_2
    SLICE_X40Y26         LUT5 (Prop_lut5_I4_O)        0.124    14.722 f  blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_484/O
                         net (fo=1, routed)           0.928    15.650    blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_484_n_2
    SLICE_X47Y26         LUT5 (Prop_lut5_I4_O)        0.124    15.774 f  blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_178/O
                         net (fo=1, routed)           1.045    16.819    blckjack_pixl/player_box/seven_rom/rgb_OBUF[5]_inst_i_27_2
    SLICE_X50Y26         LUT6 (Prop_lut6_I5_O)        0.124    16.943 r  blckjack_pixl/player_box/seven_rom/rgb_OBUF[5]_inst_i_64/O
                         net (fo=1, routed)           0.632    17.575    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_9_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I2_O)        0.124    17.699 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_27/O
                         net (fo=2, routed)           0.996    18.695    vga_controller/rgb_OBUF[5]_inst_i_3_2
    SLICE_X52Y28         LUT6 (Prop_lut6_I3_O)        0.124    18.819 r  vga_controller/rgb_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           0.613    19.432    vga_controller/rgb_OBUF[5]_inst_i_9_n_2
    SLICE_X50Y27         LUT6 (Prop_lut6_I2_O)        0.124    19.556 r  vga_controller/rgb_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           1.574    21.131    vga_controller/blckjack_pixl/user_color[5]
    SLICE_X49Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.255 r  vga_controller/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.239    24.493    rgb_OBUF[3]
    N18                  OBUF (Prop_obuf_I_O)         3.495    27.989 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.989    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/h_count_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.769ns  (logic 5.808ns (25.509%)  route 16.961ns (74.491%))
  Logic Levels:           12  (CARRY4=1 LUT1=1 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.549     5.070    vga_controller/clk_IBUF_BUFG
    SLICE_X43Y27         FDCE                                         r  vga_controller/h_count_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.456     5.526 f  vga_controller/h_count_reg_reg[0]_rep__1/Q
                         net (fo=121, routed)         2.505     8.032    vga_controller/h_count_reg_reg[0]_rep__1_1
    SLICE_X46Y21         LUT1 (Prop_lut1_I0_O)        0.124     8.156 r  vga_controller/rgb_OBUF[5]_inst_i_1020/O
                         net (fo=1, routed)           0.000     8.156    vga_controller/rgb_OBUF[5]_inst_i_1020_n_2
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.583 r  vga_controller/rgb_OBUF[5]_inst_i_469/O[1]
                         net (fo=52, routed)          2.342    10.925    blckjack_pixl/player_box/ace_rom/rgb_OBUF[5]_inst_i_475_0[0]
    SLICE_X56Y19         LUT5 (Prop_lut5_I2_O)        0.306    11.231 f  blckjack_pixl/player_box/ace_rom/rgb_OBUF[5]_inst_i_1666/O
                         net (fo=10, routed)          2.444    13.675    blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_484_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I4_O)        0.124    13.799 f  blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_1039/O
                         net (fo=1, routed)           0.799    14.598    blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_1039_n_2
    SLICE_X40Y26         LUT5 (Prop_lut5_I4_O)        0.124    14.722 f  blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_484/O
                         net (fo=1, routed)           0.928    15.650    blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_484_n_2
    SLICE_X47Y26         LUT5 (Prop_lut5_I4_O)        0.124    15.774 f  blckjack_pixl/player_box/four_rom/rgb_OBUF[5]_inst_i_178/O
                         net (fo=1, routed)           1.045    16.819    blckjack_pixl/player_box/seven_rom/rgb_OBUF[5]_inst_i_27_2
    SLICE_X50Y26         LUT6 (Prop_lut6_I5_O)        0.124    16.943 r  blckjack_pixl/player_box/seven_rom/rgb_OBUF[5]_inst_i_64/O
                         net (fo=1, routed)           0.632    17.575    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_9_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I2_O)        0.124    17.699 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_27/O
                         net (fo=2, routed)           0.996    18.695    vga_controller/rgb_OBUF[5]_inst_i_3_2
    SLICE_X52Y28         LUT6 (Prop_lut6_I3_O)        0.124    18.819 r  vga_controller/rgb_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           0.613    19.432    vga_controller/rgb_OBUF[5]_inst_i_9_n_2
    SLICE_X50Y27         LUT6 (Prop_lut6_I2_O)        0.124    19.556 r  vga_controller/rgb_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           1.164    20.720    vga_controller/blckjack_pixl/user_color[5]
    SLICE_X48Y41         LUT6 (Prop_lut6_I4_O)        0.124    20.844 r  vga_controller/rgb_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           3.492    24.336    rgb_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         3.503    27.840 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    27.840    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_controller/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (56.977%)  route 0.140ns (43.023%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.560     1.443    vga_controller/clk_IBUF_BUFG
    SLICE_X43Y37         FDCE                                         r  vga_controller/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  vga_controller/h_count_reg_reg[0]/Q
                         net (fo=4, routed)           0.140     1.725    vga_controller/x[0]
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.770 r  vga_controller/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.770    vga_controller/h_count_next[0]
    SLICE_X44Y37         FDCE                                         r  vga_controller/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.295%)  route 0.157ns (45.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.563     1.446    vga_controller/clk_IBUF_BUFG
    SLICE_X45Y41         FDCE                                         r  vga_controller/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_controller/v_count_reg_reg[7]/Q
                         net (fo=19, routed)          0.157     1.744    vga_controller/y[7]
    SLICE_X44Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.789 r  vga_controller/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.789    vga_controller/v_count_next[8]_i_1_n_2
    SLICE_X44Y41         FDCE                                         r  vga_controller/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.137%)  route 0.158ns (45.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.563     1.446    vga_controller/clk_IBUF_BUFG
    SLICE_X45Y41         FDCE                                         r  vga_controller/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_controller/v_count_reg_reg[7]/Q
                         net (fo=19, routed)          0.158     1.745    vga_controller/y[7]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.790 r  vga_controller/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.790    vga_controller/v_count_next[7]_i_1_n_2
    SLICE_X44Y41         FDCE                                         r  vga_controller/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.855%)  route 0.180ns (49.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.563     1.446    vga_controller/clk_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  vga_controller/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_controller/v_count_reg_reg[5]/Q
                         net (fo=28, routed)          0.180     1.767    vga_controller/y[5]
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.812 r  vga_controller/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.812    vga_controller/v_count_next[5]_i_1_n_2
    SLICE_X44Y40         FDCE                                         r  vga_controller/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.186ns (46.957%)  route 0.210ns (53.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.562     1.445    vga_controller/clk_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  vga_controller/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga_controller/v_count_reg_reg[4]/Q
                         net (fo=27, routed)          0.210     1.796    vga_controller/y[4]
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.841 r  vga_controller/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.841    vga_controller/v_count_next[6]_i_1_n_2
    SLICE_X43Y40         FDCE                                         r  vga_controller/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.186ns (45.531%)  route 0.223ns (54.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.563     1.446    vga_controller/clk_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  vga_controller/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_controller/v_count_reg_reg[9]/Q
                         net (fo=14, routed)          0.223     1.810    vga_controller/y[9]
    SLICE_X44Y40         LUT5 (Prop_lut5_I0_O)        0.045     1.855 r  vga_controller/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.855    vga_controller/v_count_next[9]_i_2_n_2
    SLICE_X44Y40         FDCE                                         r  vga_controller/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.186ns (44.815%)  route 0.229ns (55.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.560     1.443    vga_controller/clk_IBUF_BUFG
    SLICE_X43Y37         FDCE                                         r  vga_controller/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  vga_controller/h_count_reg_reg[9]/Q
                         net (fo=81, routed)          0.229     1.813    vga_controller/x[9]
    SLICE_X42Y37         LUT5 (Prop_lut5_I3_O)        0.045     1.858 r  vga_controller/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.858    vga_controller/h_count_next[9]
    SLICE_X42Y37         FDCE                                         r  vga_controller/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/card_num2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/draw_card2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.128ns (29.668%)  route 0.303ns (70.332%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.566     1.449    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  blckjack_pixl/bj/card_num2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.128     1.577 r  blckjack_pixl/bj/card_num2_reg[3]/Q
                         net (fo=24, routed)          0.303     1.881    blckjack_pixl/card_num2[3]
    SLICE_X55Y47         LDCE                                         r  blckjack_pixl/draw_card2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/card_num2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/draw_card2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.186ns (42.849%)  route 0.248ns (57.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.566     1.449    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  blckjack_pixl/bj/card_num2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  blckjack_pixl/bj/card_num2_reg[2]/Q
                         net (fo=21, routed)          0.248     1.838    blckjack_pixl/bj/card_num2[2]
    SLICE_X54Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.883 r  blckjack_pixl/bj/draw_card2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    blckjack_pixl/draw_card2__0[1]
    SLICE_X54Y46         LDCE                                         r  blckjack_pixl/draw_card2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/card_num2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/draw_card2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.186ns (42.458%)  route 0.252ns (57.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.566     1.449    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  blckjack_pixl/bj/card_num2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  blckjack_pixl/bj/card_num2_reg[2]/Q
                         net (fo=21, routed)          0.252     1.842    blckjack_pixl/bj/card_num2[2]
    SLICE_X54Y46         LUT4 (Prop_lut4_I1_O)        0.045     1.887 r  blckjack_pixl/bj/draw_card2_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.887    blckjack_pixl/draw_card2__0[4]
    SLICE_X54Y46         LDCE                                         r  blckjack_pixl/draw_card2_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/staller_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.634ns  (logic 1.813ns (23.754%)  route 5.820ns (76.246%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           3.417     4.858    blckjack_pixl/bj/start_IBUF
    SLICE_X54Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.982 r  blckjack_pixl/bj/FSM_sequential_PS[0]_i_4/O
                         net (fo=1, routed)           0.378     5.361    blckjack_pixl/bj/FSM_sequential_PS[0]_i_4_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.485 f  blckjack_pixl/bj/FSM_sequential_PS[0]_i_2/O
                         net (fo=2, routed)           0.422     5.907    blckjack_pixl/bj/FSM_sequential_PS[0]_i_2_n_2
    SLICE_X57Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.031 r  blckjack_pixl/bj/staller[31]_i_1/O
                         net (fo=32, routed)          1.603     7.634    blckjack_pixl/bj/staller[31]_i_1_n_2
    SLICE_X62Y24         FDRE                                         r  blckjack_pixl/bj/staller_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.502     4.843    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  blckjack_pixl/bj/staller_reg[17]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/staller_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.634ns  (logic 1.813ns (23.754%)  route 5.820ns (76.246%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           3.417     4.858    blckjack_pixl/bj/start_IBUF
    SLICE_X54Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.982 r  blckjack_pixl/bj/FSM_sequential_PS[0]_i_4/O
                         net (fo=1, routed)           0.378     5.361    blckjack_pixl/bj/FSM_sequential_PS[0]_i_4_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.485 f  blckjack_pixl/bj/FSM_sequential_PS[0]_i_2/O
                         net (fo=2, routed)           0.422     5.907    blckjack_pixl/bj/FSM_sequential_PS[0]_i_2_n_2
    SLICE_X57Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.031 r  blckjack_pixl/bj/staller[31]_i_1/O
                         net (fo=32, routed)          1.603     7.634    blckjack_pixl/bj/staller[31]_i_1_n_2
    SLICE_X62Y24         FDRE                                         r  blckjack_pixl/bj/staller_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.502     4.843    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  blckjack_pixl/bj/staller_reg[18]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/staller_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.634ns  (logic 1.813ns (23.754%)  route 5.820ns (76.246%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           3.417     4.858    blckjack_pixl/bj/start_IBUF
    SLICE_X54Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.982 r  blckjack_pixl/bj/FSM_sequential_PS[0]_i_4/O
                         net (fo=1, routed)           0.378     5.361    blckjack_pixl/bj/FSM_sequential_PS[0]_i_4_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.485 f  blckjack_pixl/bj/FSM_sequential_PS[0]_i_2/O
                         net (fo=2, routed)           0.422     5.907    blckjack_pixl/bj/FSM_sequential_PS[0]_i_2_n_2
    SLICE_X57Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.031 r  blckjack_pixl/bj/staller[31]_i_1/O
                         net (fo=32, routed)          1.603     7.634    blckjack_pixl/bj/staller[31]_i_1_n_2
    SLICE_X62Y24         FDRE                                         r  blckjack_pixl/bj/staller_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.502     4.843    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  blckjack_pixl/bj/staller_reg[19]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/staller_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.634ns  (logic 1.813ns (23.754%)  route 5.820ns (76.246%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           3.417     4.858    blckjack_pixl/bj/start_IBUF
    SLICE_X54Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.982 r  blckjack_pixl/bj/FSM_sequential_PS[0]_i_4/O
                         net (fo=1, routed)           0.378     5.361    blckjack_pixl/bj/FSM_sequential_PS[0]_i_4_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.485 f  blckjack_pixl/bj/FSM_sequential_PS[0]_i_2/O
                         net (fo=2, routed)           0.422     5.907    blckjack_pixl/bj/FSM_sequential_PS[0]_i_2_n_2
    SLICE_X57Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.031 r  blckjack_pixl/bj/staller[31]_i_1/O
                         net (fo=32, routed)          1.603     7.634    blckjack_pixl/bj/staller[31]_i_1_n_2
    SLICE_X62Y24         FDRE                                         r  blckjack_pixl/bj/staller_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.502     4.843    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  blckjack_pixl/bj/staller_reg[20]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/staller_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.484ns  (logic 1.813ns (24.229%)  route 5.671ns (75.771%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           3.417     4.858    blckjack_pixl/bj/start_IBUF
    SLICE_X54Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.982 r  blckjack_pixl/bj/FSM_sequential_PS[0]_i_4/O
                         net (fo=1, routed)           0.378     5.361    blckjack_pixl/bj/FSM_sequential_PS[0]_i_4_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.485 f  blckjack_pixl/bj/FSM_sequential_PS[0]_i_2/O
                         net (fo=2, routed)           0.422     5.907    blckjack_pixl/bj/FSM_sequential_PS[0]_i_2_n_2
    SLICE_X57Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.031 r  blckjack_pixl/bj/staller[31]_i_1/O
                         net (fo=32, routed)          1.453     7.484    blckjack_pixl/bj/staller[31]_i_1_n_2
    SLICE_X62Y21         FDRE                                         r  blckjack_pixl/bj/staller_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.507     4.848    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  blckjack_pixl/bj/staller_reg[4]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/staller_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.484ns  (logic 1.813ns (24.229%)  route 5.671ns (75.771%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           3.417     4.858    blckjack_pixl/bj/start_IBUF
    SLICE_X54Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.982 r  blckjack_pixl/bj/FSM_sequential_PS[0]_i_4/O
                         net (fo=1, routed)           0.378     5.361    blckjack_pixl/bj/FSM_sequential_PS[0]_i_4_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.485 f  blckjack_pixl/bj/FSM_sequential_PS[0]_i_2/O
                         net (fo=2, routed)           0.422     5.907    blckjack_pixl/bj/FSM_sequential_PS[0]_i_2_n_2
    SLICE_X57Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.031 r  blckjack_pixl/bj/staller[31]_i_1/O
                         net (fo=32, routed)          1.453     7.484    blckjack_pixl/bj/staller[31]_i_1_n_2
    SLICE_X62Y21         FDRE                                         r  blckjack_pixl/bj/staller_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.507     4.848    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  blckjack_pixl/bj/staller_reg[5]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/staller_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.484ns  (logic 1.813ns (24.229%)  route 5.671ns (75.771%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           3.417     4.858    blckjack_pixl/bj/start_IBUF
    SLICE_X54Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.982 r  blckjack_pixl/bj/FSM_sequential_PS[0]_i_4/O
                         net (fo=1, routed)           0.378     5.361    blckjack_pixl/bj/FSM_sequential_PS[0]_i_4_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.485 f  blckjack_pixl/bj/FSM_sequential_PS[0]_i_2/O
                         net (fo=2, routed)           0.422     5.907    blckjack_pixl/bj/FSM_sequential_PS[0]_i_2_n_2
    SLICE_X57Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.031 r  blckjack_pixl/bj/staller[31]_i_1/O
                         net (fo=32, routed)          1.453     7.484    blckjack_pixl/bj/staller[31]_i_1_n_2
    SLICE_X62Y21         FDRE                                         r  blckjack_pixl/bj/staller_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.507     4.848    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  blckjack_pixl/bj/staller_reg[6]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/staller_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.484ns  (logic 1.813ns (24.229%)  route 5.671ns (75.771%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           3.417     4.858    blckjack_pixl/bj/start_IBUF
    SLICE_X54Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.982 r  blckjack_pixl/bj/FSM_sequential_PS[0]_i_4/O
                         net (fo=1, routed)           0.378     5.361    blckjack_pixl/bj/FSM_sequential_PS[0]_i_4_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.485 f  blckjack_pixl/bj/FSM_sequential_PS[0]_i_2/O
                         net (fo=2, routed)           0.422     5.907    blckjack_pixl/bj/FSM_sequential_PS[0]_i_2_n_2
    SLICE_X57Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.031 r  blckjack_pixl/bj/staller[31]_i_1/O
                         net (fo=32, routed)          1.453     7.484    blckjack_pixl/bj/staller[31]_i_1_n_2
    SLICE_X62Y21         FDRE                                         r  blckjack_pixl/bj/staller_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.507     4.848    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  blckjack_pixl/bj/staller_reg[7]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/staller_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.458ns  (logic 1.813ns (24.314%)  route 5.644ns (75.686%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           3.417     4.858    blckjack_pixl/bj/start_IBUF
    SLICE_X54Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.982 r  blckjack_pixl/bj/FSM_sequential_PS[0]_i_4/O
                         net (fo=1, routed)           0.378     5.361    blckjack_pixl/bj/FSM_sequential_PS[0]_i_4_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.485 f  blckjack_pixl/bj/FSM_sequential_PS[0]_i_2/O
                         net (fo=2, routed)           0.422     5.907    blckjack_pixl/bj/FSM_sequential_PS[0]_i_2_n_2
    SLICE_X57Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.031 r  blckjack_pixl/bj/staller[31]_i_1/O
                         net (fo=32, routed)          1.427     7.458    blckjack_pixl/bj/staller[31]_i_1_n_2
    SLICE_X60Y21         FDRE                                         r  blckjack_pixl/bj/staller_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.506     4.847    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  blckjack_pixl/bj/staller_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/staller_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.458ns  (logic 1.813ns (24.314%)  route 5.644ns (75.686%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           3.417     4.858    blckjack_pixl/bj/start_IBUF
    SLICE_X54Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.982 r  blckjack_pixl/bj/FSM_sequential_PS[0]_i_4/O
                         net (fo=1, routed)           0.378     5.361    blckjack_pixl/bj/FSM_sequential_PS[0]_i_4_n_2
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.485 f  blckjack_pixl/bj/FSM_sequential_PS[0]_i_2/O
                         net (fo=2, routed)           0.422     5.907    blckjack_pixl/bj/FSM_sequential_PS[0]_i_2_n_2
    SLICE_X57Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.031 r  blckjack_pixl/bj/staller[31]_i_1/O
                         net (fo=32, routed)          1.427     7.458    blckjack_pixl/bj/staller[31]_i_1_n_2
    SLICE_X60Y21         FDRE                                         r  blckjack_pixl/bj/staller_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.506     4.847    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  blckjack_pixl/bj/staller_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_controller/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE                         0.000     0.000 r  vga_controller/v_count_next_reg[3]/C
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_controller/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.116     0.257    vga_controller/v_count_next_reg_n_2_[3]
    SLICE_X43Y41         FDCE                                         r  vga_controller/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.832     1.959    vga_controller/clk_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  vga_controller/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_controller/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE                         0.000     0.000 r  vga_controller/v_count_next_reg[7]/C
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_controller/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.118     0.259    vga_controller/v_count_next_reg_n_2_[7]
    SLICE_X45Y41         FDCE                                         r  vga_controller/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.833     1.960    vga_controller/clk_IBUF_BUFG
    SLICE_X45Y41         FDCE                                         r  vga_controller/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_controller/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE                         0.000     0.000 r  vga_controller/h_count_next_reg[7]/C
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_controller/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.101     0.265    vga_controller/h_count_next_reg_n_2_[7]
    SLICE_X41Y36         FDCE                                         r  vga_controller/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.828     1.955    vga_controller/clk_IBUF_BUFG
    SLICE_X41Y36         FDCE                                         r  vga_controller/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_controller/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.718%)  route 0.132ns (48.282%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE                         0.000     0.000 r  vga_controller/h_count_next_reg[0]/C
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_controller/h_count_next_reg[0]/Q
                         net (fo=5, routed)           0.132     0.273    vga_controller/h_count_next_reg_n_2_[0]
    SLICE_X43Y37         FDCE                                         r  vga_controller/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.829     1.956    vga_controller/clk_IBUF_BUFG
    SLICE_X43Y37         FDCE                                         r  vga_controller/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_controller/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.588%)  route 0.157ns (51.412%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE                         0.000     0.000 r  vga_controller/v_count_next_reg[1]/C
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga_controller/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.157     0.305    vga_controller/v_count_next_reg_n_2_[1]
    SLICE_X41Y40         FDCE                                         r  vga_controller/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.832     1.959    vga_controller/clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  vga_controller/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_controller/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.394%)  route 0.164ns (52.606%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE                         0.000     0.000 r  vga_controller/h_count_next_reg[3]/C
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga_controller/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.164     0.312    vga_controller/h_count_next_reg_n_2_[3]
    SLICE_X41Y36         FDCE                                         r  vga_controller/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.828     1.955    vga_controller/clk_IBUF_BUFG
    SLICE_X41Y36         FDCE                                         r  vga_controller/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_controller/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDCE                         0.000     0.000 r  vga_controller/h_count_next_reg[8]/C
    SLICE_X44Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_controller/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.172     0.313    vga_controller/h_count_next_reg_n_2_[8]
    SLICE_X45Y39         FDCE                                         r  vga_controller/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.832     1.959    vga_controller/clk_IBUF_BUFG
    SLICE_X45Y39         FDCE                                         r  vga_controller/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_controller/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDCE                         0.000     0.000 r  vga_controller/v_count_next_reg[9]/C
    SLICE_X44Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_controller/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.172     0.313    vga_controller/v_count_next_reg_n_2_[9]
    SLICE_X45Y40         FDCE                                         r  vga_controller/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.833     1.960    vga_controller/clk_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  vga_controller/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_controller/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE                         0.000     0.000 r  vga_controller/v_count_next_reg[8]/C
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_controller/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.174     0.315    vga_controller/v_count_next_reg_n_2_[8]
    SLICE_X45Y41         FDCE                                         r  vga_controller/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.833     1.960    vga_controller/clk_IBUF_BUFG
    SLICE_X45Y41         FDCE                                         r  vga_controller/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_controller/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE                         0.000     0.000 r  vga_controller/h_count_next_reg[2]/C
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_controller/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.153     0.317    vga_controller/h_count_next_reg_n_2_[2]
    SLICE_X41Y36         FDCE                                         r  vga_controller/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.828     1.955    vga_controller/clk_IBUF_BUFG
    SLICE_X41Y36         FDCE                                         r  vga_controller/h_count_reg_reg[2]/C





