// Seed: 4188911291
module module_0 #(
    parameter id_6 = 32'd62
) (
    output tri0 id_0,
    output tri0 id_1
    , _id_6,
    output wand id_2,
    input  wire id_3,
    output wand id_4
);
  wire id_7;
  wire [-  (  id_6  ) : -1] id_8, id_9, id_10, id_11;
  assign id_2 = -1;
  timeprecision 1ps;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri0 id_6,
    input tri1 id_7,
    output logic id_8,
    output wand id_9
);
  always id_8 = #(-1) ~id_2;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_5,
      id_7,
      id_5
  );
endmodule
