#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027b6c964830 .scope module, "top_tb" "top_tb" 2 1;
 .timescale 0 0;
v0000027b6c9e1c40_0 .var "clk", 0 0;
v0000027b6c9e1920_0 .var "reset", 0 0;
S_0000027b6c9168a0 .scope module, "uut" "top" 2 7, 3 1 0, S_0000027b6c964830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0000027b6c977750 .functor BUFZ 32, L_0000027b6c9e0d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027b6c9d7cc0_0 .net "alu_ctrl_wire", 2 0, v0000027b6c963f00_0;  1 drivers
v0000027b6c9d7d60_0 .net "alu_result", 31 0, v0000027b6c963d20_0;  1 drivers
v0000027b6c9d7ea0_0 .net "alu_src_wire", 0 0, v0000027b6c9d7180_0;  1 drivers
v0000027b6c9e17e0_0 .net "clk", 0 0, v0000027b6c9e1c40_0;  1 drivers
v0000027b6c9e2140_0 .net "imm_ext", 31 0, L_0000027b6c9e0d40;  1 drivers
v0000027b6c9e0ac0_0 .net "instr", 31 0, L_0000027b6c9777c0;  1 drivers
v0000027b6c9e1f60_0 .net "pc_next", 31 0, L_0000027b6c9e2780;  1 drivers
v0000027b6c9e11a0_0 .net "pc_out", 31 0, v0000027b6c9d83a0_0;  1 drivers
v0000027b6c9e0f20_0 .net "reg_write_wire", 0 0, v0000027b6c9d7540_0;  1 drivers
v0000027b6c9e1880_0 .net "reset", 0 0, v0000027b6c9e1920_0;  1 drivers
v0000027b6c9e1b00_0 .net "srcA", 31 0, L_0000027b6c9e0c00;  1 drivers
v0000027b6c9e08e0_0 .net "srcB_mux", 31 0, L_0000027b6c977750;  1 drivers
v0000027b6c9e12e0_0 .net "srcB_reg", 31 0, L_0000027b6c9e2000;  1 drivers
v0000027b6c9e26e0_0 .net "zero", 0 0, L_0000027b6c9e1740;  1 drivers
L_0000027b6c9e0980 .part L_0000027b6c9777c0, 0, 7;
L_0000027b6c9e0fc0 .part L_0000027b6c9777c0, 12, 3;
L_0000027b6c9e0a20 .part L_0000027b6c9777c0, 25, 7;
L_0000027b6c9e2280 .part L_0000027b6c9777c0, 15, 5;
L_0000027b6c9e1240 .part L_0000027b6c9777c0, 20, 5;
L_0000027b6c9e20a0 .part L_0000027b6c9777c0, 7, 5;
S_0000027b6c916a30 .scope module, "alu_unit" "alu" 3 73, 4 1 0, S_0000027b6c9168a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1";
    .port_info 1 /INPUT 32 "src2";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0000027b6ca20358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027b6c963b40_0 .net/2u *"_ivl_0", 31 0, L_0000027b6ca20358;  1 drivers
v0000027b6c963a00_0 .net *"_ivl_2", 0 0, L_0000027b6c9e0e80;  1 drivers
L_0000027b6ca203a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027b6c963500_0 .net/2u *"_ivl_4", 0 0, L_0000027b6ca203a0;  1 drivers
L_0000027b6ca203e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027b6c963aa0_0 .net/2u *"_ivl_6", 0 0, L_0000027b6ca203e8;  1 drivers
v0000027b6c963be0_0 .net "alu_control", 2 0, v0000027b6c963f00_0;  alias, 1 drivers
v0000027b6c963d20_0 .var "result", 31 0;
v0000027b6c963dc0_0 .net "src1", 31 0, L_0000027b6c9e0c00;  alias, 1 drivers
v0000027b6c963e60_0 .net "src2", 31 0, L_0000027b6c977750;  alias, 1 drivers
v0000027b6c963fa0_0 .net "zero", 0 0, L_0000027b6c9e1740;  alias, 1 drivers
E_0000027b6c95d860 .event anyedge, v0000027b6c963be0_0, v0000027b6c963dc0_0, v0000027b6c963e60_0;
L_0000027b6c9e0e80 .cmp/eq 32, v0000027b6c963d20_0, L_0000027b6ca20358;
L_0000027b6c9e1740 .functor MUXZ 1, L_0000027b6ca203e8, L_0000027b6ca203a0, L_0000027b6c9e0e80, C4<>;
S_0000027b6c96fe20 .scope module, "control_unit" "control" 3 48, 5 1 0, S_0000027b6c9168a0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_control";
v0000027b6c963f00_0 .var "alu_control", 2 0;
v0000027b6c9d7180_0 .var "alu_src", 0 0;
v0000027b6c9d8120_0 .net "funct3", 2 0, L_0000027b6c9e0fc0;  1 drivers
v0000027b6c9d84e0_0 .net "funct7", 6 0, L_0000027b6c9e0a20;  1 drivers
v0000027b6c9d7900_0 .net "opcode", 6 0, L_0000027b6c9e0980;  1 drivers
v0000027b6c9d7540_0 .var "reg_write", 0 0;
E_0000027b6c95d3e0 .event anyedge, v0000027b6c9d7900_0, v0000027b6c9d8120_0, v0000027b6c9d84e0_0;
S_0000027b6c96ffb0 .scope module, "gen_unit" "imm_gen" 3 68, 6 1 0, S_0000027b6c9168a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_ext";
v0000027b6c9d7f40_0 .net *"_ivl_1", 0 0, L_0000027b6c9e1380;  1 drivers
v0000027b6c9d7c20_0 .net *"_ivl_2", 19 0, L_0000027b6c9e2320;  1 drivers
v0000027b6c9d6f00_0 .net *"_ivl_5", 11 0, L_0000027b6c9e1ce0;  1 drivers
v0000027b6c9d6e60_0 .net "imm_ext", 31 0, L_0000027b6c9e0d40;  alias, 1 drivers
v0000027b6c9d86c0_0 .net "instr", 31 0, L_0000027b6c9777c0;  alias, 1 drivers
L_0000027b6c9e1380 .part L_0000027b6c9777c0, 31, 1;
LS_0000027b6c9e2320_0_0 .concat [ 1 1 1 1], L_0000027b6c9e1380, L_0000027b6c9e1380, L_0000027b6c9e1380, L_0000027b6c9e1380;
LS_0000027b6c9e2320_0_4 .concat [ 1 1 1 1], L_0000027b6c9e1380, L_0000027b6c9e1380, L_0000027b6c9e1380, L_0000027b6c9e1380;
LS_0000027b6c9e2320_0_8 .concat [ 1 1 1 1], L_0000027b6c9e1380, L_0000027b6c9e1380, L_0000027b6c9e1380, L_0000027b6c9e1380;
LS_0000027b6c9e2320_0_12 .concat [ 1 1 1 1], L_0000027b6c9e1380, L_0000027b6c9e1380, L_0000027b6c9e1380, L_0000027b6c9e1380;
LS_0000027b6c9e2320_0_16 .concat [ 1 1 1 1], L_0000027b6c9e1380, L_0000027b6c9e1380, L_0000027b6c9e1380, L_0000027b6c9e1380;
LS_0000027b6c9e2320_1_0 .concat [ 4 4 4 4], LS_0000027b6c9e2320_0_0, LS_0000027b6c9e2320_0_4, LS_0000027b6c9e2320_0_8, LS_0000027b6c9e2320_0_12;
LS_0000027b6c9e2320_1_4 .concat [ 4 0 0 0], LS_0000027b6c9e2320_0_16;
L_0000027b6c9e2320 .concat [ 16 4 0 0], LS_0000027b6c9e2320_1_0, LS_0000027b6c9e2320_1_4;
L_0000027b6c9e1ce0 .part L_0000027b6c9777c0, 20, 12;
L_0000027b6c9e0d40 .concat [ 12 20 0 0], L_0000027b6c9e1ce0, L_0000027b6c9e2320;
S_0000027b6c96d7b0 .scope module, "imem_unit" "imem" 3 43, 7 1 0, S_0000027b6c9168a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000027b6c9777c0 .functor BUFZ 32, L_0000027b6c9e1ec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027b6c9d72c0 .array "RAM", 0 63, 31 0;
v0000027b6c9d7680_0 .net *"_ivl_0", 31 0, L_0000027b6c9e1ec0;  1 drivers
v0000027b6c9d81c0_0 .net *"_ivl_3", 29 0, L_0000027b6c9e1ba0;  1 drivers
v0000027b6c9d8760_0 .net "a", 31 0, v0000027b6c9d83a0_0;  alias, 1 drivers
v0000027b6c9d6dc0_0 .net "rd", 31 0, L_0000027b6c9777c0;  alias, 1 drivers
L_0000027b6c9e1ec0 .array/port v0000027b6c9d72c0, L_0000027b6c9e1ba0;
L_0000027b6c9e1ba0 .part v0000027b6c9d83a0_0, 2, 30;
S_0000027b6c96d940 .scope module, "pc_adder_unit" "pc_adder" 3 38, 8 1 0, S_0000027b6c9168a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
L_0000027b6ca20088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027b6c9d7360_0 .net/2u *"_ivl_0", 31 0, L_0000027b6ca20088;  1 drivers
v0000027b6c9d6fa0_0 .net "a", 31 0, v0000027b6c9d83a0_0;  alias, 1 drivers
v0000027b6c9d8260_0 .net "y", 31 0, L_0000027b6c9e2780;  alias, 1 drivers
L_0000027b6c9e2780 .arith/sum 32, v0000027b6c9d83a0_0, L_0000027b6ca20088;
S_0000027b6c96a710 .scope module, "pc_unit" "pc" 3 30, 9 1 0, S_0000027b6c9168a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_next";
    .port_info 3 /OUTPUT 32 "pc";
v0000027b6c9d68c0_0 .net "clk", 0 0, v0000027b6c9e1c40_0;  alias, 1 drivers
v0000027b6c9d83a0_0 .var "pc", 31 0;
v0000027b6c9d8080_0 .net "pc_next", 31 0, L_0000027b6c9e2780;  alias, 1 drivers
v0000027b6c9d8300_0 .net "rst", 0 0, v0000027b6c9e1920_0;  alias, 1 drivers
E_0000027b6c95ca20 .event posedge, v0000027b6c9d68c0_0;
S_0000027b6c96a8a0 .scope module, "reg_unit" "regfile" 3 57, 10 1 0, S_0000027b6c9168a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0000027b6c9d75e0_0 .net *"_ivl_0", 31 0, L_0000027b6c9e1060;  1 drivers
v0000027b6c9d7fe0_0 .net *"_ivl_10", 6 0, L_0000027b6c9e14c0;  1 drivers
L_0000027b6ca20160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027b6c9d8440_0 .net *"_ivl_13", 1 0, L_0000027b6ca20160;  1 drivers
L_0000027b6ca201a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027b6c9d8580_0 .net/2u *"_ivl_14", 31 0, L_0000027b6ca201a8;  1 drivers
v0000027b6c9d77c0_0 .net *"_ivl_18", 31 0, L_0000027b6c9e0ca0;  1 drivers
L_0000027b6ca201f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027b6c9d8620_0 .net *"_ivl_21", 26 0, L_0000027b6ca201f0;  1 drivers
L_0000027b6ca20238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027b6c9d7040_0 .net/2u *"_ivl_22", 31 0, L_0000027b6ca20238;  1 drivers
v0000027b6c9d7ae0_0 .net *"_ivl_24", 0 0, L_0000027b6c9e0de0;  1 drivers
v0000027b6c9d6a00_0 .net *"_ivl_26", 31 0, L_0000027b6c9e1560;  1 drivers
v0000027b6c9d7400_0 .net *"_ivl_28", 6 0, L_0000027b6c9e1600;  1 drivers
L_0000027b6ca200d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027b6c9d70e0_0 .net *"_ivl_3", 26 0, L_0000027b6ca200d0;  1 drivers
L_0000027b6ca20280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027b6c9d6960_0 .net *"_ivl_31", 1 0, L_0000027b6ca20280;  1 drivers
L_0000027b6ca202c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027b6c9d6aa0_0 .net/2u *"_ivl_32", 31 0, L_0000027b6ca202c8;  1 drivers
L_0000027b6ca20118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027b6c9d7e00_0 .net/2u *"_ivl_4", 31 0, L_0000027b6ca20118;  1 drivers
v0000027b6c9d7220_0 .net *"_ivl_6", 0 0, L_0000027b6c9e0b60;  1 drivers
v0000027b6c9d74a0_0 .net *"_ivl_8", 31 0, L_0000027b6c9e1420;  1 drivers
v0000027b6c9d6b40_0 .net "a1", 4 0, L_0000027b6c9e2280;  1 drivers
v0000027b6c9d6be0_0 .net "a2", 4 0, L_0000027b6c9e1240;  1 drivers
v0000027b6c9d6c80_0 .net "a3", 4 0, L_0000027b6c9e20a0;  1 drivers
v0000027b6c9d7b80_0 .net "clk", 0 0, v0000027b6c9e1c40_0;  alias, 1 drivers
v0000027b6c9d7720_0 .net "rd1", 31 0, L_0000027b6c9e0c00;  alias, 1 drivers
v0000027b6c9d6d20_0 .net "rd2", 31 0, L_0000027b6c9e2000;  alias, 1 drivers
v0000027b6c9d7860 .array "rf", 0 31, 31 0;
v0000027b6c9d79a0_0 .net "wd3", 31 0, v0000027b6c963d20_0;  alias, 1 drivers
L_0000027b6ca20310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027b6c9d7a40_0 .net "we3", 0 0, L_0000027b6ca20310;  1 drivers
L_0000027b6c9e1060 .concat [ 5 27 0 0], L_0000027b6c9e2280, L_0000027b6ca200d0;
L_0000027b6c9e0b60 .cmp/ne 32, L_0000027b6c9e1060, L_0000027b6ca20118;
L_0000027b6c9e1420 .array/port v0000027b6c9d7860, L_0000027b6c9e14c0;
L_0000027b6c9e14c0 .concat [ 5 2 0 0], L_0000027b6c9e2280, L_0000027b6ca20160;
L_0000027b6c9e0c00 .functor MUXZ 32, L_0000027b6ca201a8, L_0000027b6c9e1420, L_0000027b6c9e0b60, C4<>;
L_0000027b6c9e0ca0 .concat [ 5 27 0 0], L_0000027b6c9e1240, L_0000027b6ca201f0;
L_0000027b6c9e0de0 .cmp/ne 32, L_0000027b6c9e0ca0, L_0000027b6ca20238;
L_0000027b6c9e1560 .array/port v0000027b6c9d7860, L_0000027b6c9e1600;
L_0000027b6c9e1600 .concat [ 5 2 0 0], L_0000027b6c9e1240, L_0000027b6ca20280;
L_0000027b6c9e2000 .functor MUXZ 32, L_0000027b6ca202c8, L_0000027b6c9e1560, L_0000027b6c9e0de0, C4<>;
    .scope S_0000027b6c96a710;
T_0 ;
    %wait E_0000027b6c95ca20;
    %load/vec4 v0000027b6c9d8300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b6c9d83a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027b6c9d8080_0;
    %assign/vec4 v0000027b6c9d83a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027b6c96d7b0;
T_1 ;
    %vpi_call 7 9 "$readmemh", "src/program.hex", v0000027b6c9d72c0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000027b6c96fe20;
T_2 ;
    %wait E_0000027b6c95d3e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b6c9d7540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b6c9d7180_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027b6c963f00_0, 0, 3;
    %load/vec4 v0000027b6c9d7900_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b6c9d7540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b6c9d7180_0, 0, 1;
    %load/vec4 v0000027b6c9d8120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.3 ;
    %load/vec4 v0000027b6c9d84e0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027b6c963f00_0, 0, 3;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027b6c963f00_0, 0, 3;
T_2.12 ;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000027b6c963f00_0, 0, 3;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000027b6c963f00_0, 0, 3;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000027b6c963f00_0, 0, 3;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000027b6c963f00_0, 0, 3;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027b6c963f00_0, 0, 3;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027b6c963f00_0, 0, 3;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2.2;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b6c9d7540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b6c9d7180_0, 0, 1;
    %load/vec4 v0000027b6c9d8120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027b6c963f00_0, 0, 3;
    %jmp T_2.19;
T_2.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027b6c963f00_0, 0, 3;
    %jmp T_2.19;
T_2.14 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027b6c963f00_0, 0, 3;
    %jmp T_2.19;
T_2.15 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027b6c963f00_0, 0, 3;
    %jmp T_2.19;
T_2.16 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000027b6c963f00_0, 0, 3;
    %jmp T_2.19;
T_2.17 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000027b6c963f00_0, 0, 3;
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000027b6c96a8a0;
T_3 ;
    %wait E_0000027b6c95ca20;
    %load/vec4 v0000027b6c9d7a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000027b6c9d79a0_0;
    %load/vec4 v0000027b6c9d6c80_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000027b6c9d7860, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027b6c916a30;
T_4 ;
    %wait E_0000027b6c95d860;
    %load/vec4 v0000027b6c963be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b6c963d20_0, 0, 32;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0000027b6c963dc0_0;
    %load/vec4 v0000027b6c963e60_0;
    %add;
    %store/vec4 v0000027b6c963d20_0, 0, 32;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0000027b6c963dc0_0;
    %load/vec4 v0000027b6c963e60_0;
    %sub;
    %store/vec4 v0000027b6c963d20_0, 0, 32;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0000027b6c963dc0_0;
    %load/vec4 v0000027b6c963e60_0;
    %and;
    %store/vec4 v0000027b6c963d20_0, 0, 32;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0000027b6c963dc0_0;
    %load/vec4 v0000027b6c963e60_0;
    %or;
    %store/vec4 v0000027b6c963d20_0, 0, 32;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0000027b6c963dc0_0;
    %load/vec4 v0000027b6c963e60_0;
    %xor;
    %store/vec4 v0000027b6c963d20_0, 0, 32;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0000027b6c963dc0_0;
    %load/vec4 v0000027b6c963e60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %store/vec4 v0000027b6c963d20_0, 0, 32;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0000027b6c963dc0_0;
    %load/vec4 v0000027b6c963e60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000027b6c963d20_0, 0, 32;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0000027b6c963dc0_0;
    %load/vec4 v0000027b6c963e60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000027b6c963d20_0, 0, 32;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000027b6c964830;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0000027b6c9e1c40_0;
    %inv;
    %store/vec4 v0000027b6c9e1c40_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027b6c964830;
T_6 ;
    %vpi_call 2 16 "$dumpfile", "cpu_test.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027b6c964830 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b6c9e1c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b6c9e1920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b6c9e1920_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb/top_tb.v";
    "src/top.v";
    "src/alu.v";
    "src/control.v";
    "src/imm_gen.v";
    "src/imem.v";
    "src/pc_adder.v";
    "src/pc.v";
    "src/regfile.v";
