;redcode
;assert 1
	SPL 0, <-202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #621, 600
	SUB 6, -0
	SUB @127, 106
	ADD #-270, <-1
	DJN 720, <312
	SUB 6, -0
	SPL 1, @11
	CMP @121, 103
	SUB 106, 200
	JMZ -800, -609
	SUB 60, 0
	JMZ -800, -609
	ADD <-335, 4
	MOV 205, -132
	CMP 280, 60
	SPL 100, 104
	ADD @0, <40
	MOV 205, -132
	SUB 1, <-11
	ADD <-335, 4
	ADD 1, <-11
	CMP @1, 2
	SPL 5, <132
	JMN 0, <-202
	SUB #-72, @280
	SLT <-335, 4
	SLT <-335, 4
	SUB 1, <-11
	ADD 1, <-11
	ADD <-335, 4
	ADD @0, <40
	SLT <-335, 4
	SLT <-335, 4
	MOV 205, -132
	SPL @-72, #280
	JMP 200, #1
	ADD @0, <40
	JMP 200, #1
	SPL 0, <-202
	ADD 565, @21
	SPL 0, <-202
	SUB #721, 800
	ADD 3, @21
	SUB #721, 800
	SPL 0, <-202
