// Seed: 2807704590
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4
);
  type_7(
      1, id_3, 1'd0
  );
  assign id_0 = id_4;
  logic id_5;
endmodule
