<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />
<meta content="The JESD204, JESD204A, JESD204B and the JESD204C data converter serial interface standard was created through the JEDEC committee to standardize and reduce the number of data inputs/outputs between high-speed data converters and other devices, such as FPGAs (field-programmable gate arrays)." name="description" />

    <title>JESD204 Interface Framework &#8212; HDL  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=8e8a900e" />
    <link rel="stylesheet" type="text/css" href="../../_static/app.min.css?v=8d0b0339" />
    <script async="async" src="../../_static/app.umd.js?v=2f9373fc"></script>
    <link rel="icon" href="../../_static/icon.svg"/>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Generic JESD204 block designs" href="generic_jesd_bds/index.html" />
    <link rel="prev" title="Control Interface" href="../i3c_controller/interface.html" />
   
  
  
  <meta name="repository" content="hdl">
  <meta name="version" content="">
  
    <meta name="page_source_suffix" content=".rst">
  
  
  


<style>
  body {
    
  }

  body.dark {
    
  }

  @media (prefers-color-scheme: dark) {
    body:not(.light) {
      
    }
  }
</style>
  </head><body>
  <input type="checkbox" id="input-show-toc">
  <input type="checkbox" id="input-show-localtoc">
  <input type="checkbox" id="input-show-repotoc">

  
  <div class="search-area">
    <form action="" method="get">
      <input type="text" name="q" aria-labelledby="search-documentation" value="" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" role="search" placeholder="Search"/>
      <button class="icon"></button>
    </form>
  </div>
  

  <header>
    <div id="left">
      <label id="show-sidebar" class="icon" for="input-show-toc" title="Show/hide index"></label>
    </div>
    <div id="right">
      <span>
        <a id="logo-org" href="https://analog.com" aria-label="Analog Devices Inc. landing page"></a>
        <div class="vertical-divider"></div>
        
        <label id="show-repotoc" for="input-show-repotoc" title="Show/hide docs" tabindex="0">Docs</label>
        
        <a id="logo" href="../../index.html">
          <div>HDL</div>
        </a>
      </span>
      <span class="reverse">
        <label id="show-localtoc" class="icon" for="input-show-localtoc" title="Show/hide contents"></label>
      </span>
    </div>
  </header>


  <div class="repotoc-tree overlay">
    <root>
  <a href="../../index.html" class="current">HDL</a>
</root>

  </div>
    <div class="localtoc">
      <div class="tocwrapper">
        <div class="header localtoc-header">
          <a id="scroll-up" href="#top-anchor" title="Back to top"></a>
        </div>
        <nav>
          <ul>
<li><a class="reference internal" href="#">JESD204 Interface Framework</a><ul>
<li><a class="reference internal" href="#how-to-obtain-a-license">How to Obtain a License</a></li>
<li><a class="reference internal" href="#details-on-the-jesd204-standard">Details on the JESD204 standard</a><ul>
<li><a class="reference internal" href="#glossary">Glossary</a></li>
<li><a class="reference internal" href="#overview">Overview</a></li>
<li><a class="reference internal" href="#key-aspects-of-jesd204-standards">Key Aspects of JESD204 Standards</a></li>
<li><a class="reference internal" href="#deterministic-latency-in-jesd204b">Deterministic Latency in JESD204B</a></li>
<li><a class="reference internal" href="#jesd204-interface-framework-overview">JESD204 Interface Framework Overview</a></li>
</ul>
</li>
<li><a class="reference internal" href="#fpga-hdl-support">FPGA HDL Support</a><ul>
<li><a class="reference internal" href="#physical-layer">Physical Layer</a></li>
<li><a class="reference internal" href="#link-layer">Link Layer</a></li>
<li><a class="reference internal" href="#transport-layer">Transport Layer</a></li>
<li><a class="reference internal" href="#interfaces">Interfaces</a></li>
</ul>
</li>
<li><a class="reference internal" href="#software-support">Software Support</a><ul>
<li><a class="reference internal" href="#linux">Linux</a></li>
<li><a class="reference internal" href="#no-os">No-OS</a></li>
</ul>
</li>
<li><a class="reference internal" href="#tutorial">Tutorial</a></li>
<li><a class="reference internal" href="#hdl-example-projects">HDL Example Projects</a><ul>
<li><a class="reference internal" href="#technical-articles">Technical Articles</a></li>
<li><a class="reference internal" href="#jesd204b-rapid-prototyping-platforms">JESD204B Rapid Prototyping Platforms</a></li>
<li><a class="reference internal" href="#jesd204b-adcs">JESD204B ADCs</a></li>
<li><a class="reference internal" href="#jesd204b-dacs">JESD204B DACs</a></li>
<li><a class="reference internal" href="#jesd204b-rf-transceivers">JESD204B RF Transceivers</a></li>
<li><a class="reference internal" href="#jesd204b-c-mixed-signal-front-ends">JESD204B/C Mixed-Signal Front Ends</a></li>
<li><a class="reference internal" href="#jesd204b-clocking-solutions">JESD204B Clocking Solutions</a></li>
</ul>
</li>
<li><a class="reference internal" href="#id1">Software Support</a></li>
<li><a class="reference internal" href="#references">References</a></li>
</ul>
</li>
</ul>

        </nav>
      </div>
    </div>

  
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
    <a id="logo" href="../../index.html">
      <img class="only-light" src="../../_static/HDL_logo_cropped.svg"/>
      <img class="only-dark" src="../../_static/HDL_logo_w_cropped.svg"/>
    </a><input id="input-switch-toc" type="checkbox">
<label id="show-repotoc" for="input-switch-toc">
All content
</label>
<label id="show-toc" for="input-switch-toc">
Content on this topic
</label>
<div class="repotoc-tree">
  <root>
  <a href="../../index.html" class="current">HDL</a>
</root>

</div>
<div class="toc-tree">
  <html>
  <body><ul>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1" id="toctree-collapse-1"/><div class="collapse"><a class="reference internal" href="../../user_guide/index.html">User Guide</a><label for="toctree-collapse-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/git_repository.html">Git repository</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/releases.html">Releases</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/build_hdl.html">Build an HDL project</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/build_boot_bin.html">Build the BOOT.BIN</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/build_intel_boot_image.html">Build the Intel Boot Image</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/architecture.html">HDL architecture</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1-1" id="toctree-collapse-1-1"/><div class="collapse"><a class="reference internal" href="../../user_guide/ip_cores/index.html">IP cores</a><label for="toctree-collapse-1-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/creating_new_ip.html">Creating a new IP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/use_adi_ips.html">Use ADI IPs into your own project</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/interfaces.html">Interfaces</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/axi_adc/index.html">Generic AXI ADC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/axi_dac/index.html">Generic AXI DAC</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/porting_project.html">Porting HDL projects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/customize_hdl.html">Customize HDL projects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/hdl_coding_guidelines.html">HDL coding guidelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/docs_guidelines.html">Documentation guidelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/contributing.html">Contributing to HDL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/third_party.html">Third party forks</a></li>
</ul>
</li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2" id="toctree-collapse-2" checked=""/><div class="collapse"><a class="reference internal" href="../index.html">IP Cores</a><label for="toctree-collapse-2"><div class="icon"></div></label></div><ul class="current">
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-1" id="toctree-collapse-2-1"/><div class="collapse"><a class="reference internal" href="../i3c_controller/index.html">I3C Controller</a><label for="toctree-collapse-2-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../i3c_controller/i3c_controller_host_interface.html">Host Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../i3c_controller/i3c_controller_core.html">Core Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../i3c_controller/interface.html">Interface</a></li>
</ul>
</li>
<li class="toctree-l2 current"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-2" id="toctree-collapse-2-2" checked=""/><div class="collapse"><a class="current reference internal" href="#">JESD204 Interface Framework</a><label for="toctree-collapse-2-2"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="generic_jesd_bds/index.html">Generic JESD204 block designs</a></li>
<li class="toctree-l3"><a class="reference internal" href="axi_jesd204_tx/index.html">JESD204B/C Link Transmit Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="axi_jesd204_rx/index.html">JESD204B/C Link Receive Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="ad_ip_jesd204_tpl_adc/index.html">ADC JESD204B/C Transport Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="ad_ip_jesd204_tpl_dac/index.html">DAC JESD204B/C Transport Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="xgt_wizard/index.html">Xilinx FPGAs Transceivers Wizard</a></li>
<li class="toctree-l3"><a class="reference internal" href="troubleshoot/troubleshoot_jesd204_tx.html">Troubleshooting JESD204 TX links</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-3" id="toctree-collapse-2-3"/><div class="collapse"><a class="reference internal" href="../spi_engine/index.html">SPI Engine</a><label for="toctree-collapse-2-3"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/spi_engine_execution.html">Execution Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/axi_spi_engine.html">AXI Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/spi_engine_offload.html">Offload Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/spi_engine_interconnect.html">Interconnect Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/control-interface.html">Control Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/offload-control-interface.html">Offload Control Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/spi-bus-interface.html">SPI Bus Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/instruction-format.html">Instruction Set Specification</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/pipeline-delays.html">Pipeline Delays</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/tutorial.html">Tutorial - PulSAR ADC</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad35xxr/index.html">AXI AD35XXR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad408x/index.html">AXI AD408x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad485x/index.html">AXI AD485x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad7405/index.html">AXI AD7405</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad7606x/index.html">AXI AD7606x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad7616/index.html">AXI AD7616</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad7768/index.html">AXI AD7768</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad777x/index.html">AXI AD777x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9265/index.html">AXI AD9265</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9361/index.html">AXI AD9361</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9467/index.html">AXI AD9467</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9783/index.html">AXI AD9783</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9963/index.html">AXI AD9963</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ada4355/index.html">AXI ADA4355</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_adaq8092/index.html">AXI ADAQ8092</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_adrv9001/index.html">AXI ADRV9001</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ltc235x/index.html">AXI LTC235X</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ltc2387/index.html">AXI LTC2387</a></li>
<li class="toctree-l2"><a class="reference internal" href="../data_offload/index.html">Data Offload</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_dmac/index.html">AXI DMAC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_hdmi_rx/index.html">AXI HDMI RX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_hdmi_tx/index.html">AXI HDMI TX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_adc_decimate/index.html">AXI ADC Decimate</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_adc_trigger/index.html">AXI ADC Trigger</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_adxcvr/index.html">AXI ADXCVR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_clkgen/index.html">AXI CLK Generator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_clock_monitor/index.html">AXI Clock Monitor</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_dac_interpolate/index.html">AXI DAC Interpolate</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_fan_control/index.html">AXI Fan Control</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_laser_driver/index.html">AXI Laser Driver</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_logic_analyzer/index.html">AXI Logic Analyzer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_pwm_gen/index.html">AXI PWM Generator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_sysid/index.html">AXI System ID</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_tdd/index.html">AXI TDD</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-4" id="toctree-collapse-2-4"/><div class="collapse"><a class="reference internal" href="../cn0363/index.html">CN0363</a><label for="toctree-collapse-2-4"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../cn0363/cn0363_dma_sequencer.html">CN0363 DMA Sequencer</a></li>
<li class="toctree-l3"><a class="reference internal" href="../cn0363/cn0363_phase_data_sync.html">CN0363 Phase Data Sync</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../common/ad_dds/index.html">AD Direct Digital Synthesis</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-5" id="toctree-collapse-2-5"/><div class="collapse"><a class="reference internal" href="../corundum/index.html">Corundum Network Stack</a><label for="toctree-collapse-2-5"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../corundum/corundum_core/index.html">Corundum Core</a></li>
<li class="toctree-l3"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-5-1" id="toctree-collapse-2-5-1"/><div class="collapse"><a class="reference internal" href="../corundum/ethernet/index.html">Corundum Ethernet Core</a><label for="toctree-collapse-2-5-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l4"><a class="reference internal" href="../corundum/ethernet/vcu118/index.html">VCU118</a></li>
<li class="toctree-l4"><a class="reference internal" href="../corundum/ethernet/k26/index.html">K26</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../util_axis_fifo/index.html">AXI Stream FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_axis_fifo_asym/index.html">Asymmetric AXI Stream FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_extract/index.html">Util Extract</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_mii_to_rmii/index.html">Util MII to RMII</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_pack/util_cpack2.html">Channel CPACK Utility</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_pack/util_upack2.html">Channel UPACK Utility</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_rfifo/index.html">Util RFIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_sigma_delta_spi/index.html">Util Sigma Delta SPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_var_fifo/index.html">Util VAR FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_wfifo/index.html">Util WFIFO</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-6" id="toctree-collapse-2-6"/><div class="collapse"><a class="reference internal" href="../xilinx/index.html">AMD Xilinx Specific IPs</a><label for="toctree-collapse-2-6"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../xilinx/util_adxcvr/index.html">UTIL_ADXCVR</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9144/index.html">AXI AD9144 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9371/index.html">AXI AD9371 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9643/index.html">AXI AD9643 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9671/index.html">AXI AD9671 (OBSOLETE)</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-3" id="toctree-collapse-3"/><div class="collapse"><a class="reference internal" href="../../projects/index.html">Projects</a><label for="toctree-collapse-3"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad_gmsl2eth_sl/index.html">AD-GMSL2ETH-SL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad_quadmxfe1_ebz/index.html">AD-QUADMXFE1-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad353xr/index.html">AD353XR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad35xxr_evb/index.html">AD35XXR-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad4052_ardz/index.html">AD4052-ARDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad4062_ardz/index.html">AD4062-ARDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad408x_fmc_evb/index.html">AD408X-FMC-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad4110/index.html">AD4110-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad411x_ad717x/index.html">AD411x-AD717x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad4134_fmc/index.html">AD4134-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad4170_asdz/index.html">AD4170-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad4630_fmc/index.html">AD4630-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad469x_evb/index.html">AD469X-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad485x_fmcz/index.html">AD485X-FMCZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad488x_fmc_evb/index.html">AD488X-FMC-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad5758_sdz/index.html">AD5758-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad5766_sdz/index.html">AD5766-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad57xx_ardz/index.html">AD57XX-ARDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad6676evb/index.html">AD6676EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad7124_asdz/index.html">AD7124-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad7134_fmc/index.html">AD7134-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad719x_asdz/index.html">AD719X-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad738x_fmc/index.html">AD738X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad7405_fmc/index.html">AD7405-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad7606x_fmc/index.html">AD7606X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad7616_sdz/index.html">AD7616-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad77681evb/index.html">AD7768-1-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad7768evb/index.html">AD7768-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad777x_fmcz/index.html">AD777X-FMCZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9081_fmca_ebz/index.html">AD9081-FMCA-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9081_fmca_ebz_x_band/index.html">AD9081-FMCA-EBZ-X-BAND</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9083_evb/index.html">AD9083-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9084_ebz/index.html">AD9084-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad916x_fmc/index.html">AD916x-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9208_dual_ebz/index.html">AD9208-DUAL-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9209_fmca_ebz/index.html">AD9209-FMCA-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9213_dual_ebz/index.html">AD9213-DUAL-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9213_evb/index.html">AD9213-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9265_fmc/index.html">AD9265-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9434_fmc/index.html">AD9434-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9467_fmc/index.html">AD9467-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9656_fmc/index.html">AD9656-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9694_fmc/index.html">AD9694-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9695_fmc/index.html">AD9695-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9783_ebz/index.html">AD9783-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ada4355_fmc/index.html">ADA4355-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/adaq7980_sdz/index.html">ADAQ7980-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/adaq8092_fmc/index.html">ADAQ8092-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/admx6001_ebz/index.html">ADMX6001-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/adrv9001/index.html">ADRV9001</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/adrv9001_dual/index.html">ADRV9001-DUAL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/adrv9009/index.html">ADRV9009</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/adrv9009zu11eg/index.html">ADRV9009-ZU11EG</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/adrv9026/index.html">ADRV9026</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/adrv904x/index.html">ADRV904x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/adrv9361z7035/index.html">ADRV9361Z7035</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/adrv9364z7020/index.html">ADRV9364Z7020</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/adrv9371x/index.html">ADRV9371x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/adv7511/index.html">ADV7511</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/adv7513/index.html">ADV7513</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/arradio/index.html">ARRADIO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/cn0363/index.html">CN0363</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/cn0506/index.html">CN0506</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/cn0540/index.html">CN0540</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/cn0561/index.html">CN0561</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/cn0577/index.html">CN0577</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/cn0579/index.html">CN0579</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/cn0585/index.html">CN0585</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/dac_fmc_ebz/index.html">DAC-FMC-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/daq2/index.html">DAQ2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/daq3/index.html">DAQ3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/dc2677a/index.html">DC2677A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/fmcomms2/index.html">FMCOMMS2/3/4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/fmcomms5/index.html">FMCOMMS5</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/fmcomms8/index.html">FMCOMMS8</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/fmcomms11/index.html">FMCOMMS11</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/jupiter_sdr/index.html">JUPITER-SDR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/m2k/index.html">M2K</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/max96724/index.html">MAX96724</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/pluto/index.html">PLUTO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/pulsar_adc/index.html">PULSAR-ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/pulsar_lvds_adc/index.html">PULSAR-LVDS-ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9739a_fmc/index.html">AD9739A-FMC (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad_fmclidar1_ebz/index.html">AD-FMCLIDAR1-EBZ (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/fmcadc2/index.html">FMCADC2 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/fmcadc5/index.html">FMCADC5 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/fmcjesdadc1/index.html">FMCJESDADC1 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/imageon/index.html">IMAGEON (OBSOLETE)</a></li>
</ul>
</li>
</ul>
</body>
</html>

</div>
        </div>
      </div>

  <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper" id="top-anchor">
          <div class="body-header">
  <nav class="breadcrumb"><ol><li><a href="../index.html">IP Cores</a></li></ol></nav>
</div>
          <div class="body" role="main">
            
  <section id="jesd204-interface-framework">
<span id="jesd204"></span><h1>JESD204 Interface Framework<a class="headerlink" href="#jesd204-interface-framework" title="Permalink to this heading"></a></h1>
<div class="toctree-wrapper compound">
<ul>
<li class="toctree-l1"><a class="reference internal" href="generic_jesd_bds/index.html">Generic JESD204 block designs</a></li>
<li class="toctree-l1"><a class="reference internal" href="axi_jesd204_tx/index.html">JESD204B/C Link Transmit Peripheral</a></li>
<li class="toctree-l1"><a class="reference internal" href="axi_jesd204_rx/index.html">JESD204B/C Link Receive Peripheral</a></li>
<li class="toctree-l1"><a class="reference internal" href="ad_ip_jesd204_tpl_adc/index.html">ADC JESD204B/C Transport Peripheral</a></li>
<li class="toctree-l1"><a class="reference internal" href="ad_ip_jesd204_tpl_dac/index.html">DAC JESD204B/C Transport Peripheral</a></li>
<li class="toctree-l1"><a class="reference internal" href="xgt_wizard/index.html">Xilinx FPGAs Transceivers Wizard</a></li>
<li class="toctree-l1"><a class="reference internal" href="troubleshoot/troubleshoot_jesd204_tx.html">Troubleshooting JESD204 TX links</a></li>
</ul>
</div>
<p>The JESD204, JESD204A, JESD204B and the JESD204C data converter serial interface
standard was created through the JEDEC committee to standardize and reduce the
number of data inputs/outputs between high-speed data converters and other
devices, such as FPGAs (field-programmable gate arrays).</p>
<p>Fewer interconnects simplifies layout and allows smaller form factor realization
without impacting overall system performance. These attributes are important to
address the system size and cost constraints of a range of high-speed ADC
applications, including wireless infrastructure (GSM, EDGE, W-CDMA, LTE,
CDMA2000, WiMAX, TD-SCDMA) transceiver architectures, software-defined radios,
portable instrumentation, medical ultrasound equipment, and Mil/Aero applications
such as radar and secure communications.</p>
<p><a class="icon adi reference external" href="https://www.analog.com/" target="_blank">Analog Devices, Inc. (ADI)</a> is an original participating member of the JEDEC
JESD204 standards committee and we have concurrently developed compliant data
converter technology and tools, and a comprehensive product roadmap to fully
enable our customers to take advantage of this significant interfacing
breakthrough.</p>
<p><a class="icon adi reference external" href="https://www.analog.com/" target="_blank">ADI</a> supplies a full-stack supporting JESD204B/C which provides a
fully integrated system level experience. This solution includes:</p>
<div class="admonition hint">
<p class="admonition-title">Hint</p>
<ul class="simple">
<li><p><a class="reference internal" href="#rapid-prototyping-label"><span class="std std-ref">Reference hardware platforms</span></a> for
rapid-prototyping</p></li>
<li><p><a class="reference internal" href="#fpga-hdl-support-label"><span class="std std-ref">FPGA HDL support</span></a> for interfacing JESD204B/C ADCs,
DACs, and RF Transceivers</p></li>
<li><p><a class="reference internal" href="#software-support-label"><span class="std std-ref">Software support</span></a> to configure the converter
devices and FPGA HDL peripherals</p></li>
</ul>
</div>
<section id="how-to-obtain-a-license">
<h2>How to Obtain a License<a class="headerlink" href="#how-to-obtain-a-license" title="Permalink to this heading"></a></h2>
<p>When customers and partners download/use software from GitHub, e-mail or
similar ways, they are obligated to comply to the terms and conditions of
the <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/LICENSE_ADIJESD204" target="_blank">Software License Agreement</a>.
This core is released under two different licenses. You may choose either:</p>
<ul class="simple">
<li><p>Commercial licenses may be purchased from <a class="icon adi reference external" href="https://www.analog.com/" target="_blank">ADI</a> or any
authorized distributor by ordering
<a class="icon adi reference external" href="https://www.analog.com/en/design-center/evaluation-hardware-and-software/jesd204-interface-framework.html" target="_blank">IP-JESD204</a>.
This will allow you to use the core in a closed system.</p></li>
<li><p>GPL 2, this allows you to use the core for any purpose, but you must release
anything else that links to the JESD204 core (this would normally be your
algorithmic IP). <strong>You do not need to sign or purchase</strong> anything to use
the JESD204 core under the GPL license.</p></li>
</ul>
<p>There is only one core – the only difference is the license and support.
If you have a question about the license, you can email
<a class="reference external" href="mailto:jesd204-licensing&#37;&#52;&#48;analog&#46;com">jesd204-licensing<span>&#64;</span>analog<span>&#46;</span>com</a>.</p>
</section>
<section id="details-on-the-jesd204-standard">
<h2>Details on the JESD204 standard<a class="headerlink" href="#details-on-the-jesd204-standard" title="Permalink to this heading"></a></h2>
<section id="glossary">
<span id="jesd204-glossary"></span><h3>Glossary<a class="headerlink" href="#glossary" title="Permalink to this heading"></a></h3>
<p><strong>Control characters</strong></p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Representation</p></th>
<th class="head"><p>Character</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><strong>/R/</strong></p></td>
<td><p>K28.0</p></td>
<td><p>Initial lane alignment sequence multi-frame start</p></td>
</tr>
<tr class="row-odd"><td><p><strong>/A/</strong></p></td>
<td><p>K28.3</p></td>
<td><p>Lane alignment</p></td>
</tr>
<tr class="row-even"><td><p><strong>/Q/</strong></p></td>
<td><p>K28.4</p></td>
<td><p>Initial lane alignment sequence configuration marker</p></td>
</tr>
<tr class="row-odd"><td><p><strong>/K/</strong></p></td>
<td><p>K28.5</p></td>
<td><p>Code group synchronization</p></td>
</tr>
<tr class="row-even"><td><p><strong>/F/</strong></p></td>
<td><p>K28.7</p></td>
<td><p>Frame synchronization</p></td>
</tr>
</tbody>
</table>
</div>
<p><strong>Abbreviations</strong></p>
<ul class="simple">
<li><p><strong>CGS</strong> - Code Group Synchronization</p></li>
<li><p><strong>ILAS</strong> - Initial Lane Alignment Sequence</p></li>
<li><p><strong>LMFC</strong> - Local Multi Frame Clock</p></li>
<li><p><strong>LEMC</strong> - Local Extended Multiblock Clock</p></li>
<li><p><strong>MCDA</strong> - Multiple Converter Device Alignment</p></li>
<li><p><strong>NMCDA</strong> - No Multiple Converter Device Alignment</p></li>
<li><p><strong>RBD</strong> - RX Buffer Delay</p></li>
<li><p><strong>EMB</strong> - Extended Multiblock</p></li>
<li><p><strong>EoMB</strong> - End-of-multiblock sequence (00001)</p></li>
<li><p><strong>EoEMB</strong> - End of extended multiblock identifier bit</p></li>
</ul>
<p><strong>Link parameters</strong></p>
<ul class="simple">
<li><p><strong>L</strong> - Lane Count</p></li>
<li><p><strong>M</strong> - Converter Count</p></li>
<li><p><strong>F</strong> - Octets per Frame per Lane</p></li>
<li><p><strong>S</strong> - Samples per Converter per Frame</p></li>
<li><p><strong>NP</strong> - Total Number of Bits per Sample</p></li>
<li><p><strong>N</strong> - Converter Resolution</p></li>
<li><p><strong>K</strong> - Frames per Multiframe</p></li>
<li><p><strong>HD</strong> - High Density User Data Format</p></li>
<li><p><strong>E</strong> - Number of multiblocks in an extended multiblock</p></li>
</ul>
<p><strong>Clocks</strong></p>
<ul class="simple">
<li><p><strong>character clock</strong> - Clock with which 8b10b characters and octets are
generated.</p></li>
<li><p><strong>conversion clock</strong> - Clock used by a converter device to perform the A2D
or D2A conversion.</p></li>
<li><p><strong>link clock</strong> - Link parallel clock feeding the link layer, lane rate / 40
or lane rate / 80 for 204B links, lane rate / 66 for 204C 64b66b links</p></li>
<li><p><strong>device clock</strong> - Master clock supplied to the JESD204B device from which
all other clock signals must be derived. In context of FPGA is an integer
multiple of frame clock, used directly in link, transport and application
layers.</p></li>
<li><p><strong>frame clock</strong> - Clock rate at which samples are generated/processed. Has
the same rate as the conversion clock, except for interpolating DACs or
decimating DACs, where it is slower by the interpolation/decimation factor.</p></li>
<li><p><strong>line clock</strong> - Clock for the high-speed serial interface.</p></li>
<li><p><strong>local clock</strong> - A clock generated inside a JESD204B device.</p></li>
<li><p><strong>SYSREF clock</strong> - Slow clock used for cross-device synchronization purposes.</p></li>
</ul>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>All clocks inside a JESD204B system must have an integer relationship.</p>
</div>
</section>
<section id="overview">
<h3>Overview<a class="headerlink" href="#overview" title="Permalink to this heading"></a></h3>
<p>JESD204B/C is a high-speed serial link for data converters between converter and
logic device (FPGA/ASIC):</p>
<ul class="simple">
<li><p>(JESD204B) up to 12.5 Gbps (raw data) per lane, with 8B10B encoding</p></li>
<li><p>(JESD204C) up to 32.5 Gbps per lane, with 64B66B encoding</p></li>
<li><p>Up to 32 lanes per link</p></li>
<li><p>Handles data mapping and framing</p></li>
<li><p>Multi-chip synchronization</p></li>
<li><p>Deterministic latency</p></li>
</ul>
</section>
<section id="key-aspects-of-jesd204-standards">
<h3>Key Aspects of JESD204 Standards<a class="headerlink" href="#key-aspects-of-jesd204-standards" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p>8b/10b Embedded Clock</p>
<ul>
<li><p>DC balanced encoding which guarantees significant transition frequency for
use with clock and data recovery (CDR) designs</p></li>
<li><p>Encoding allows both data and control characters - control characters can
be used to specify link alignment, maintenance, monitoring, etc</p></li>
<li><p>Detection of single bit error events on the link</p></li>
</ul>
</li>
<li><p>Serial Lane Alignment</p>
<ul>
<li><p>Using special training patterns with control characters, lanes can be
aligned across a “link”</p></li>
<li><p>Trace-to-trace tolerance may be relaxed, relative to synchronous sampling
parallel LVDS designs</p></li>
</ul>
</li>
<li><p>Serial Lane Maintenance/Monitoring</p>
<ul>
<li><p>Alignment maintained through the super-frame structure and use of specific
“characters” to guarantee alignment</p></li>
<li><p>Link quality monitored at receiver on a lane by lane basis</p></li>
<li><p>Link established and dropped by the receiver based on error thresholds</p></li>
</ul>
</li>
<li><p>Device Clock: A clock signal in the system which is a harmonic of the frame
rate of the data on the link. In JESD204B systems, the frame clock is no
longer the master system reference.</p></li>
<li><p>SYNC~</p>
<ul>
<li><p>A system synchronous, active low signal from the receiver to the transmitter
which denotes the state of synchronization</p></li>
<li><p>Synchronous to the local multiframe clock (LMFC)</p></li>
<li><p>When SYNC~ is low, the receiver and transmitter are synchronizing</p></li>
<li><p>SYNC~ and frame clock should have similar compliance in order to ensure
proper capture/transmission timing (i.e., LVDS, CMOS, CML)</p></li>
<li><p>SYNC~ signals may be combined if multiple DACs/ADCs are involved.</p></li>
</ul>
</li>
<li><p>Lane 0, … , L-1</p>
<ul>
<li><p>Differential lanes on the link (typically high speed CML)</p></li>
<li><p>8B/10B code groups are transmitted MSB first/LSB last</p></li>
</ul>
</li>
<li><p>SYSREF (Optional)</p>
<ul>
<li><p>An optional source-synchronous, high slew rate timing resolution signal
responsible for resetting device clock dividers (including LMFC) to ensure
deterministic latency</p></li>
<li><p>One shot, “gapped periodic” or periodic</p></li>
<li><p>Distributed to both ADCs/DACs and ASIC/FPGA logic devices in the system</p></li>
<li><p>When available, SYSREF is the master timing reference in JESD204B systems
since it is responsible for resetting the LMFC references</p></li>
</ul>
</li>
</ul>
</section>
<section id="deterministic-latency-in-jesd204b">
<h3>Deterministic Latency in JESD204B<a class="headerlink" href="#deterministic-latency-in-jesd204b" title="Permalink to this heading"></a></h3>
<p>Latency can be defined as deterministic when the time from the input of the
JESD204x transmitter to the output of the JESD204x receiver is consistently the
same number of clock cycles. In parallel implementations, deterministic latency
is rather simple - clocks are carried with the data. In serial implementations,
multiple clock domains exist, which can cause nondeterminism. JESD204 and
JESD204A do not contain provisions for guaranteeing deterministic latency.</p>
<p>JESD204B looks to address the deterministic latency issue by specifying 3
device subclasses:</p>
<ul class="simple">
<li><p>Device Subclass 0 - no support for deterministic latency</p></li>
<li><p>Device Subclass 1 - deterministic latency using SYSREF (above 500 MSPS)</p></li>
<li><p>Device Subclass 2 - deterministic latency using SYNC~ (up to 500 MSPS)</p></li>
</ul>
</section>
<section id="jesd204-interface-framework-overview">
<h3>JESD204 Interface Framework Overview<a class="headerlink" href="#jesd204-interface-framework-overview" title="Permalink to this heading"></a></h3>
<p>The JESD204 Interface Framework is a system-level integrated HDL and software
framework that handles system-level as well as component-level constraints and
dependencies:</p>
<ul class="simple">
<li><p>Valid operating values of a configuration settings</p></li>
<li><p>Relationship between different configuration settings</p></li>
<li><p>Constraints are propagated between connected components</p></li>
<li><p>PLL out frequency constraints will affect converter sample rate constraints
and vice versa</p></li>
<li><p>Diagnostics to detect failure source.</p></li>
</ul>
<p>It is an integrated framework covering the whole stack on different facets of
system design:</p>
<ul class="simple">
<li><p>Hardware: Reference and rapid prototyping systems</p></li>
<li><p>HDL: IPs for JESD204 protocol handling</p></li>
<li><p>Software: Drivers to manage clock-chips, converters and HDL</p></li>
<li><p>Components have been co-designed for improved interoperability</p></li>
</ul>
<p>Key features:</p>
<ul class="simple">
<li><p>Automatic interface configuration based on application settings</p></li>
<li><p>High-level API</p></li>
<li><p>Dynamic re-configuration</p></li>
<li><p>Integration with Matlab/Simulink, Python and GNU radio</p></li>
</ul>
<p>The JESD204B standard defines multiple layers, each layer being responsible
for a particular function.</p>
<p>The <a class="icon adi reference external" href="https://www.analog.com/" target="_blank">Analog Devices</a> JESD204B HDL solution follows the standard here
and defines 4 layers: physical layer, link layer, transport layer and
application layer. For the first three layers Analog Devices provides
tandard components that can be linked up to provide a full JESD204B protocol
processing chain.</p>
<p>Depending on the FPGA and converter combinations that are being interfaced,
different components can be chosen for the physical and transport layer.
The FPGA defines which physical layer component should be used and the
interfaced converter defines which transport layer component should be used.</p>
<p>The link layer component is selected based on the direction of the JESD204B
link.</p>
<p>The application layer is user defined and can be used to implement application
specific signal processing.</p>
</section>
</section>
<section id="fpga-hdl-support">
<span id="fpga-hdl-support-label"></span><h2>FPGA HDL Support<a class="headerlink" href="#fpga-hdl-support" title="Permalink to this heading"></a></h2>
<img alt="JESD204B/C Layers" class="align-center" src="../../_images/jesd204_layers.svg" /><p>The JESD204B/C standard defines multiple layers, each layer being responsible
for a particular function. The Analog Devices JESD204B/C HDL solution follows
the current standard and defines 4 layers. Physical layer, link layer, transport
layer and application layer. For the first three layers, <a class="icon adi reference external" href="https://www.analog.com/" target="_blank">ADI</a> provides
standard components that can be linked to provide a full JESD204B/C protocol
processing chain.</p>
<p>Depending on the FPGA and converter combinations that are being interfaced,
different components can be chosen for the physical and transport layer. The
FPGA defines which <strong>physical</strong> layer component should be used, meanwhile the
interfaced converter defines which <strong>transport</strong> layer component should be used.</p>
<p>The <strong>link</strong> layer component is selected based on the direction of the
JESD204B/C link.</p>
<p>The <strong>application</strong> layer is user-defined and can be used to implement
application-specific signal processing.</p>
<a class="reference internal image-reference" href="../../_images/jesd204_chain.svg"><img alt="JESD204B/C chain" class="align-center" src="../../_images/jesd204_chain.svg" width="600" /></a>
<section id="physical-layer">
<span id="jesd204-physical-layer"></span><h3>Physical Layer<a class="headerlink" href="#physical-layer" title="Permalink to this heading"></a></h3>
<p>Physical layer peripherals are responsible for interfacing and configuring the
high-speed serial transceivers. Currently, we have support for GTXE2, GTHE3,
GTHE4, GTYE4 for AMD Xilinx and Arria 10 transceivers for Intel.</p>
<ul class="simple">
<li><p><a class="reference internal" href="../axi_adxcvr/index.html#axi-adxcvr"><span class="std std-ref">AXI ADXCVR</span></a>: JESD204B Gigabit
Transceiver Register Configuration Peripheral</p></li>
<li><p><a class="reference internal" href="../xilinx/util_adxcvr/index.html#util-adxcvr"><span class="std std-ref">UTIL_ADXCVR</span></a>: JESD204B Gigabit
Transceiver Interface Peripheral for AMD Xilinx FPGAs</p></li>
</ul>
</section>
<section id="link-layer">
<h3>Link Layer<a class="headerlink" href="#link-layer" title="Permalink to this heading"></a></h3>
<p>Link layer peripherals are responsible for JESD204B/C protocol handling,
including scrambling/descrambling, lane alignment, character replacement and
alignment monitoring.</p>
<ul class="simple">
<li><p><a class="reference internal" href="axi_jesd204_tx/index.html#axi-jesd204-tx"><span class="std std-ref">JESD204B/C Transmit Peripheral</span></a>:
JESD204B/C Link Layer Transmit Peripheral</p></li>
<li><p><a class="reference internal" href="axi_jesd204_rx/index.html#axi-jesd204-rx"><span class="std std-ref">JESD204B/C Receive Peripheral</span></a>:
JESD204B/C Link Layer Receive Peripheral</p></li>
</ul>
</section>
<section id="transport-layer">
<span id="jesd204-transport-layer"></span><h3>Transport Layer<a class="headerlink" href="#transport-layer" title="Permalink to this heading"></a></h3>
<p>Transport layer peripherals are responsible for converter specific data framing
and de-framing.</p>
<ul class="simple">
<li><p><a class="reference internal" href="ad_ip_jesd204_tpl_adc/index.html#ad-ip-jesd204-tpl-adc"><span class="std std-ref">ADC JESD204B/C Transport Peripheral</span></a>:
JESD204B/C Transport Layer Receive Peripheral</p></li>
<li><p><a class="reference internal" href="ad_ip_jesd204_tpl_dac/index.html#ad-ip-jesd204-tpl-dac"><span class="std std-ref">DAC JESD204B/C Transport Peripheral</span></a>:
JESD204B/C Transport Layer Transmit Peripheral</p></li>
</ul>
</section>
<section id="interfaces">
<h3>Interfaces<a class="headerlink" href="#interfaces" title="Permalink to this heading"></a></h3>
<p>Interfaces are a well-defined collection of wires that are used to communicate
between components. The following interfaces are used to connect components of
the HDL JESD204B/C processing stack.</p>
</section>
</section>
<section id="software-support">
<span id="software-support-label"></span><h2>Software Support<a class="headerlink" href="#software-support" title="Permalink to this heading"></a></h2>
<section id="linux">
<h3>Linux<a class="headerlink" href="#linux" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/linux-drivers/jesd204/jesd204-fsm-framework" target="_blank">JESD204 (FSM) Interface Linux Kernel Framework</a></p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/linux-drivers/jesd204/axi_jesd204_tx" target="_blank">JESD204B/C Transmit Linux Driver</a>:
Linux driver for the JESD204B transmit core.</p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/linux-drivers/jesd204/axi_jesd204_rx" target="_blank">JESD204B/C Receive Linux Driver</a>:
Linux driver for the JESD204B receive core.</p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/linux-drivers/jesd204/axi_adxcvr" target="_blank">JESD204B/C AXI_ADXCVR Highspeed Transceivers Linux Driver</a></p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/linux-software/jesd_eye_scan" target="_blank">JESD204B Statistical Eyescan Application</a></p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/linux-software/jesd_status" target="_blank">JESD204B Status Utility</a></p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/linux-drivers/iio-dds/axi-dac-dds-hdl" target="_blank">AXI DAC HDL Linux Driver</a></p>
<ul>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/linux-drivers/iio-dds/ad9172" target="_blank">AD9172 DAC Linux Driver</a></p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/linux-drivers/iio-mxfe/ad9081" target="_blank">AD9081 MxFE Linux Driver</a></p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/linux-drivers/iio-transceiver/adrv9009" target="_blank">ADRV9009, ADRV9008 highly integrated, wideband RF transceiver Linux device driver</a></p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/linux-drivers/iio-transceiver/ad9371" target="_blank">AD9371, AD9375 highly integrated, wideband RF transceiver Linux device driver</a></p></li>
</ul>
</li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/linux-drivers/iio-adc/axi-adc-hdl" target="_blank">AXI ADC HDL Linux Driver</a></p>
<ul>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/linux-drivers/iio-adc/ad9208" target="_blank">AD9208 ADC Linux Driver</a></p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/linux-drivers/iio-mxfe/ad9081" target="_blank">AD9081 MxFE Linux Driver</a></p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/linux-drivers/iio-transceiver/adrv9009" target="_blank">ADRV9009, ADRV9008 highly integrated, wideband RF transceiver Linux device driver</a></p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/linux-drivers/iio-transceiver/ad9371" target="_blank">AD9371, AD9375 highly integrated, wideband RF transceiver Linux device driver</a></p></li>
</ul>
</li>
</ul>
</section>
<section id="no-os">
<h3>No-OS<a class="headerlink" href="#no-os" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/uc-drivers/jesd204/axi_adxcvr" target="_blank">ADI JESD204B/C AXI_ADXCVR Highspeed Transceivers No-OS Driver</a></p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/uc-drivers/jesd204/axi_jesd204_rx" target="_blank">ADI JESD204B/C Receive Peripheral No-OS Driver</a></p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/uc-drivers/jesd204/axi_jesd204_tx" target="_blank">ADI JESD204B/C Transmit Peripheral No-OS Driver</a></p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/uc-drivers/jesd204/axi_adc_core" target="_blank">AXI ADC No-OS Driver</a></p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/tools-software/uc-drivers/jesd204/axi_dac_core" target="_blank">AXI DAC No-OS Driver</a></p></li>
</ul>
</section>
</section>
<section id="tutorial">
<h2>Tutorial<a class="headerlink" href="#tutorial" title="Permalink to this heading"></a></h2>
<ol class="arabic simple">
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/fpga/peripherals/jesd204/tutorial/system_architecture" target="_blank">System Architecture</a></p></li>
<li><p><a class="reference internal" href="generic_jesd_bds/index.html#generic-jesd-bds"><span class="std std-ref">Generic JESD204 block designs</span></a>.
This will help you understand the generic blocks for the next steps.</p></li>
<li><p>Checkout the <a class="reference internal" href="../../user_guide/build_hdl.html#build-hdl"><span class="std std-ref">HDL Source</span></a>, and then build either one of:</p>
<ol class="arabic simple">
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/fpga/peripherals/jesd204/tutorial/hdl_xilinx" target="_blank">HDL AMD Xilinx</a></p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/fpga/peripherals/jesd204/tutorial/hdl_altera" target="_blank">HDL Altera</a></p></li>
</ol>
</li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/fpga/peripherals/jesd204/tutorial/linux" target="_blank">Linux</a></p></li>
</ol>
</section>
<section id="hdl-example-projects">
<h2>HDL Example Projects<a class="headerlink" href="#hdl-example-projects" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p><a class="reference internal" href="../../projects/fmcadc2/index.html#fmcadc2"><span class="std std-ref">AD-FMCADC2-EBZ Reference Design (RETIRED)</span></a></p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/fpga/xilinx/fmc/ad-fmcadc3-ebz" target="_blank">AD-FMCADC3-EBZ Reference Design (RETIRED)</a></p></li>
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/fpga/xilinx/fmc/ad-fmcadc4-ebz" target="_blank">AD-FMCADC4-EBZ Reference Design (RETIRED)</a> on:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/hdl_2018_r2/projects/fmcadc4/zc706" target="_blank">AMD Xilinx ZC706</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/fmcadc5/index.html#fmcadc5"><span class="std std-ref">AD-FMCADC5-EBZ Reference Design (RETIRED)</span></a></p></li>
<li><p><a class="reference internal" href="../../projects/fmcjesdadc1/index.html#fmcjesdadc1"><span class="std std-ref">AD-FMCJESDADC1-EBZ Reference Design (RETIRED)</span></a></p></li>
<li><p><a class="reference internal" href="../../projects/fmcomms8/index.html#fmcomms8"><span class="std std-ref">AD-FMCOMMS8-EBZ Reference Design</span></a> on:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/fmcomms8/a10soc" target="_blank">Intel Arria 10 SoC</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/fmcomms8/zcu102" target="_blank">AMD Xilinx ZCU102</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/fmcomms11/index.html#fmcomms11"><span class="std std-ref">AD-FMCOMMS11-EBZ Reference Design</span></a> on:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/fmcomms11/zc706" target="_blank">AMD Xilinx ZC706</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/daq2/index.html#daq2"><span class="std std-ref">AD-FMCDAQ2-EBZ Reference Design</span></a> on:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/daq2/a10soc" target="_blank">Intel Arria 10 SoC</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/hdl_2021_r1/projects/daq2/a10gx" target="_blank">Intel A10Gx (RETIRED)</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/hdl_2023_r2/projects/daq2/kc705" target="_blank">AMD Xilinx KC705 (RETIRED)</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/daq2/kcu105" target="_blank">AMD Xilinx KCU105</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/hdl_2018_r2/projects/daq2/vc707" target="_blank">AMD Xilinx VC707 (RETIRED)</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/daq2/zc706" target="_blank">AMD Xilinx ZC706</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/daq2/zcu102" target="_blank">AMD Xilinx ZCU102</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/daq3/index.html#daq3"><span class="std std-ref">AD-FMCDAQ3-EBZ Reference Design</span></a> on:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/hdl_2021_r1/projects/daq3/a10gx" target="_blank">Intel A10Gx (RETIRED)</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/daq3/kcu105" target="_blank">AMD Xilinx KCU105</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/daq3/vcu118" target="_blank">AMD Xilinx VCU118</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/daq3/zc706" target="_blank">AMD Xilinx ZC706</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/daq3/zcu102" target="_blank">AMD Xilinx ZCU102</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/adrv9371x/index.html#adrv9371x"><span class="std std-ref">ADRV9371X Reference Design</span></a> on:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/adrv9371x/a10soc" target="_blank">Intel Arria 10 SoC</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/hdl_2021_r1/projects/adrv9371x/a10gx" target="_blank">Intel A10Gx (RETIRED)</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/adrv9371x/kcu105" target="_blank">AMD Xilinx KCU105</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/adrv9371x/zc706" target="_blank">AMD Xilinx ZC706</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/adrv9371x/zcu102" target="_blank">AMD Xilinx ZCU102</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/adrv9009/index.html#adrv9009"><span class="std std-ref">ADRV9009 Reference Design</span></a> on:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/adrv9009/zcu102" target="_blank">AMD Xilinx ZCU102</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/adrv9009zu11eg/index.html#adrv9009zu11eg"><span class="std std-ref">ADRV9009-ZU11EG-SOM Reference Design</span></a> on:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/adrv9009zu11eg/a10soc" target="_blank">Intel Arria 10 SoC</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/hdl_2021_r1/projects/adrv9009zu11eg/a10gx" target="_blank">Intel A10Gx (RETIRED)</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/adrv9009zu11eg/zc706" target="_blank">AMD Xilinx ZC706</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/adrv9009zu11eg" target="_blank">ADRV9009-ZU11EG-SOM</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/dac_fmc_ebz/index.html#dac-fmc-ebz"><span class="std std-ref">AD913x/AD917x/AD9144/AD915x Reference Design (dac_fmc_ebz)</span></a> on:</p>
<ul>
<li><p>See the <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/dac_fmc_ebz#readme" target="_blank">list of supported parts</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/dac_fmc_ebz/a10soc" target="_blank">Intel Arria 10 SoC</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/dac_fmc_ebz/vcu118" target="_blank">AMD Xilinx VCU118</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/dac_fmc_ebz/zc706" target="_blank">AMD Xilinx ZC706</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/dac_fmc_ebz/zcu102" target="_blank">AMD Xilinx ZCU102</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/ad916x_fmc/index.html#ad916x-fmc"><span class="std std-ref">AD916x Reference Design</span></a> on:</p>
<ul>
<li><p>See the <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad916x_fmc#readme" target="_blank">list of supported parts</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad916x_fmc/zcu102" target="_blank">AMD Xilinx ZCU102</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/ad9081_fmca_ebz/index.html#ad9081-fmca-ebz"><span class="std std-ref">AD9081-FMCA-EBZ/AD9082-FMCA-EBZ</span></a> on:</p>
<ul>
<li><p>(AD9081) <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad9081_fmca_ebz/a10soc" target="_blank">Intel Arria 10 SoC</a></p></li>
<li><p>(AD9081) <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad9081_fmca_ebz/fm87" target="_blank">Intel FM87</a></p></li>
<li><p>(AD9081) <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad9081_fmca_ebz/zc706" target="_blank">AMD Xilinx ZC706</a></p></li>
<li><p>(AD9081) <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad9081_fmca_ebz/zcu102" target="_blank">AMD Xilinx ZCU102</a></p></li>
<li><p>(AD9081) <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad9081_fmca_ebz/vcu118" target="_blank">AMD Xilinx VCU118</a></p></li>
<li><p>(AD9081) <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/hdl_2023_r2/projects/ad9081_fmca_ebz/vcu128" target="_blank">AMD Xilinx VCU128 (RETIRED)</a></p></li>
<li><p>(AD9081) <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad9081_fmca_ebz/vck190" target="_blank">AMD Xilinx VCK190</a></p></li>
<li><p>(AD9082) <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad9082_fmca_ebz/vck190" target="_blank">AMD Xilinx VCK190</a></p></li>
<li><p>(AD9082) <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad9082_fmca_ebz/vcu118" target="_blank">AMD Xilinx VCU118</a></p></li>
<li><p>(AD9082) <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad9082_fmca_ebz/zc706" target="_blank">AMD Xilinx ZC706</a></p></li>
<li><p>(AD9082) <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad9082_fmca_ebz/zcu102" target="_blank">AMD Xilinx ZCU102</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/ad9081_fmca_ebz_x_band/index.html#ad9081-fmca-ebz-x-band"><span class="std std-ref">AD9081-FMCA-EBZ X-Band Phased Array Reference Design</span></a></p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad9081_fmca_ebz_x_band/zcu102" target="_blank">AMD Xilinx ZCU102</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/ad9213_dual_ebz/index.html#ad9213-dual-ebz"><span class="std std-ref">AD9213-DUAL-EBZ Reference Design</span></a></p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad9213_dual_ebz/s10soc" target="_blank">Intel Stratix 10 SoC</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/ad9213_evb/index.html#ad9213-evb"><span class="std std-ref">AD9213-EVB Reference Design</span></a> on:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad9213_evb/vcu118" target="_blank">AMD Xilinx VCU118</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/ad6676evb/index.html#ad6676evb"><span class="std std-ref">AD6676EVB Reference Design</span></a> on:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/hdl_2023_r2/projects/ad6676evb/vc707" target="_blank">AMD Xilinx VC707 (RETIRED)</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad6676evb/zc706" target="_blank">AMD Xilinx ZC706</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/ad9083_evb/index.html#ad9083-evb"><span class="std std-ref">AD9083-EVB Reference Design</span></a> on:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad9083_evb/a10soc" target="_blank">Intel Arria 10 SoC</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad9083_evb/zcu102" target="_blank">AMD Xilinx ZCU102</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/ad9208_dual_ebz/index.html#ad9208-dual-ebz"><span class="std std-ref">AD9208-DUAL-EBZ Reference Design</span></a> on:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad9208_dual_ebz/vcu118" target="_blank">AMD Xilinx VCU118</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/ad9209_fmca_ebz/index.html#ad9209-fmca-ebz"><span class="std std-ref">AD9209-FMCA-EBZ reference design</span></a> on:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad9209_fmca_ebz/vck190" target="_blank">AMD Xilinx VCK190</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/ad9656_fmc/index.html#ad9656-fmc"><span class="std std-ref">AD9656-FMC HDL Reference Design</span></a> on:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad9656_fmc/zcu102" target="_blank">AMD Xilinx ZCU102</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/ad9695_fmc/index.html#ad9695-fmc"><span class="std std-ref">AD9695-FMC Reference Design</span></a> on:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad9695_fmc/zcu102" target="_blank">AMD Xilinx ZCU102</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/ad_quadmxfe1_ebz/index.html#ad-quadmxfe1-ebz"><span class="std std-ref">AD-QUADMXFE1-EBZ Reference Design</span></a> on:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/ad_quadmxfe1_ebz/vcu118" target="_blank">AMD Xilinx VCU118</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/ad_fmclidar1_ebz/index.html#ad-fmclidar1-ebz"><span class="std std-ref">AD-FMCLIDAR1-EBZ Reference Design (RETIRED)</span></a></p></li>
<li><p><a class="reference internal" href="../../projects/adrv9026/index.html#adrv9026"><span class="std std-ref">ADRV9026 Reference Design</span></a> on:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/adrv9026/a10soc" target="_blank">Intel Arria 10 SoC</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/adrv9026/vck190" target="_blank">AMD Xilinx VCK190</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/adrv9026/vcu118" target="_blank">AMD Xilinx VCU118</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/adrv9026/zcu102" target="_blank">AMD Xilinx ZCU102</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="../../projects/adrv904x/index.html#adrv904x"><span class="std std-ref">ADRV904x Reference Design</span></a> on:</p>
<ul>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/adrv904x/vck190" target="_blank">AMD Xilinx VCK190</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/adrv904x/zcu102" target="_blank">AMD Xilinx ZCU102</a></p></li>
</ul>
</li>
</ul>
<section id="technical-articles">
<h3>Technical Articles<a class="headerlink" href="#technical-articles" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><a class="icon adi reference external" href="https://www.analog.com/media/en/technical-documentation/technical-articles/JESD204B-Survival-Guide.pdf" target="_blank">JESD204B Survival Guide</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/resources/technical-articles/synchronizing-sample-clocks-of-a-data-converter-array" target="_blank">Synchronizing Sample Clocks of a Data Converter Array</a></p></li>
</ul>
</section>
<section id="jesd204b-rapid-prototyping-platforms">
<span id="rapid-prototyping-label"></span><h3>JESD204B Rapid Prototyping Platforms<a class="headerlink" href="#jesd204b-rapid-prototyping-platforms" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD-FMCOMMS11-EBZ" target="_blank">AD-FMCOMMS11-EBZ</a> <a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad-fmcomms11-ebz" target="_blank">(User Guide)</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/ADRV9009-ZU11EG" target="_blank">ADRV9009-ZU11EG</a> <a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/eval/user-guides/adrv9009-zu11eg" target="_blank">ADRV9009-ZU11EG (User Guide)</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/EVAL-AD-FMCADC2-EBZ" target="_blank">EVAL-AD-FMCADC2-EBZ</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/EVAL-AD-FMCADC3-EBZ" target="_blank">EVAL-AD-FMCADC3-EBZ</a> (RETIRED)</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/EVAL-AD-FMCADC4-EBZ" target="_blank">EVAL-AD-FMCADC4-EBZ</a> (RETIRED)</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/EVAL-AD-FMCDAQ2-EBZ" target="_blank">EVAL-AD-FMCDAQ2-EBZ</a> <a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad-fmcdaq2-ebz" target="_blank">(User Guide)</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/EVAL-AD-FMCJESDADC1-EBZ" target="_blank">EVAL-AD-FMCJESDADC1-EBZ</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/EVAL-AD9172" target="_blank">EVAL-AD917x</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/EVAL-ADRV9008-9009" target="_blank">EVAL-ADRV9008-9009</a> <a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/eval/user-guides/adrv9009" target="_blank">(User Guide)</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/EVAL-ADRV9371" target="_blank">EVAL-ADRV9371</a> <a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/eval/user-guides/mykonos" target="_blank">(User Guide)</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/EVAL-FMCDAQ3-EBZ" target="_blank">EVAL-FMCDAQ3-EBZ</a></p></li>
</ul>
</section>
<section id="jesd204b-adcs">
<h3>JESD204B ADCs<a class="headerlink" href="#jesd204b-adcs" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD6673" target="_blank">AD6673</a>: 80 MHz Bandwidth, Dual IF Receiver</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD6674" target="_blank">AD6674</a>: 385 MHz BW IF Diversity Receiver</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD6676" target="_blank">AD6676</a>: Wideband IF Receiver Subsystem</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD6677" target="_blank">AD6677</a>: 80 MHz Bandwidth, IF Receiver</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD6684" target="_blank">AD6684</a>: 135 MHz Quad IF Receiver</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD6688" target="_blank">AD6688</a>: RF Diversity and 1.2GHz BW Observation Receiver</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9207" target="_blank">AD9207</a>: 12-bit, 6 GSPS, JESD204B/C Dual ADC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9208" target="_blank">AD9208</a>: 14-bit, 3 GSPS, JESD204B, Dual ADC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9209" target="_blank">AD9209</a>: 12-bit, 4 GSPS, JESD204B/C, Quad ADC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9213" target="_blank">AD9213</a>: 12-bit, 10.25 GSPS, JESD204B, RF ADC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9234" target="_blank">AD9234</a>: 12-bit, 1 GSPS/500 MSPS JESD204B, Dual ADC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9250" target="_blank">AD9250</a>: 14-bit, 170 MSPS/250 MSPS, JESD204B, Dual ADC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9625" target="_blank">AD9625</a>: 12-bit, 2.6 GSPS/2.5 GSPS/2.0 GSPS, 1.3V/2.5V ADC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9656" target="_blank">AD9656</a>: Quad, 16-bit, 125 MSPS JESD204B 1.8V ADC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9680" target="_blank">AD9680</a>: 14-bit, 1.25 GSPS/1 GSPS/820 MSPS/500MSPS JESD204B, Dual ADC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9683" target="_blank">AD9683</a>: 14-bit, 170 MSPS/250 MSPS, JESD204B, ADC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9690" target="_blank">AD9690</a>: 14-bit, 500 MSPS / 1 GSPS JESD204B, ADC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9691" target="_blank">AD9691</a>: 14-bit, 1.25 GSPS JESD204B, Dual ADC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9694" target="_blank">AD9694</a>: 14-bit, 500 MSPS JESD204B, Quad ADC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9695" target="_blank">AD9695</a>: 14-bit, 1300 MSPS/625 MSPS,JESD204B, Dual ADC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9083" target="_blank">AD9083</a>: 16-Channel, 125 MHz Bandwidth, JESD204B ADC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9094" target="_blank">AD9094</a>: 8-bit, 1 GSPS, JESD204B, Quad ADC</p></li>
</ul>
</section>
<section id="jesd204b-dacs">
<h3>JESD204B DACs<a class="headerlink" href="#jesd204b-dacs" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9135" target="_blank">AD9135</a>: Dual, 11-bit, high dynamic, 2.8 GSPS, TxDAC+ DAC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9136" target="_blank">AD9136</a>: Dual, 16-bit, 2.8 GSPS, TxDAC+ DAC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9144" target="_blank">AD9144</a>: Quad, 16-bit, 2.8 GSPS, TxDAC+ DAC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9152" target="_blank">AD9152</a>: Dual, 16-bit, 2.25 GSPS, TxDAC+ DAC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9154" target="_blank">AD9154</a>: Quad, 16-bit, 2.4 GSPS, TxDAC+ DAC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9161" target="_blank">AD9161</a>: 11-bit, 12 GSPS, RF DAC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9162" target="_blank">AD9162</a>: 16-bit, 12 GSPS, RF DAC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9163" target="_blank">AD9163</a>: 16-bit, 12 GSPS, RF DAC and Digital Upconverter</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9164" target="_blank">AD9164</a>: 16-bit, 12 GSPS, RF DAC and Direct Digital Synthesizer</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9172" target="_blank">AD9172</a>: Dual, 16-bit, 12.6 GSPS RF DAC with Channelizers</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9173" target="_blank">AD9173</a>: Dual, 16-bit, 12.6 GSPS RF DAC with Channelizers</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9174" target="_blank">AD9174</a>: Dual, 16-bit, 12.6 GSPS RF DAC and Direct Digital Synthesizer</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9175" target="_blank">AD9175</a>: Dual, 11-bit/16-bit, 12.6 GSPS RF DAC with Wideband Channelizers</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9176" target="_blank">AD9176</a>: Dual, 16-bit, 12.6 GSPS RF DAC with Wideband Channelizers</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9177" target="_blank">AD9177</a>: Quad, 16-bit, 12 GSPS RF DAC with Wideband Channelizers</p></li>
</ul>
</section>
<section id="jesd204b-rf-transceivers">
<h3>JESD204B RF Transceivers<a class="headerlink" href="#jesd204b-rf-transceivers" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9371" target="_blank">AD9371</a>: SDR Integrated, Dual RF Transceiver with Observation Path</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9375" target="_blank">AD9375</a>: SDR Integrated, Dual RF Transceiver with Observation Path and DPD</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/ADRV9008-1" target="_blank">ADRV9008-1</a>: SDR Integrated, Dual RF Receiver</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/ADRV9008-2" target="_blank">ADRV9008-2</a>: SDR Integrated, Dual RF Transmitter with Observation Path</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/ADRV9009" target="_blank">ADRV9009</a>: SDR Integrated, Dual RF Transceiver with Observation Path</p></li>
</ul>
</section>
<section id="jesd204b-c-mixed-signal-front-ends">
<h3>JESD204B/C Mixed-Signal Front Ends<a class="headerlink" href="#jesd204b-c-mixed-signal-front-ends" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9081" target="_blank">AD9081</a>: MxFE Quad, 16-bit, 12 GSPS RF DAC and Quad, 12-bit, 4 GSPS RF ADC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9082" target="_blank">AD9082</a>: MxFE QUAD, 16-bit, 12 GSPS RF DAC and DUAL, 12-bit, 6 GSPS RF ADC</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9986" target="_blank">AD9986</a>: 4T2R Direct RF Transmitter and Observation Receiver</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9988" target="_blank">AD9988</a>: 4T4R Direct RF Receiver and Transmitter</p></li>
</ul>
</section>
<section id="jesd204b-clocking-solutions">
<h3>JESD204B Clocking Solutions<a class="headerlink" href="#jesd204b-clocking-solutions" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9528" target="_blank">AD9528</a>: JESD204B Clock Generator with 14 LVDS/HSTL Outputs</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/ADF4371" target="_blank">ADF4371</a>: Microwave Wideband Synthesizer with Integrated VCO</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/HMC7043" target="_blank">HMC7043</a>: High Performance, 3.2 GHz, 14-Output Fanout Buffer</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/HMC7044" target="_blank">HMC7044</a>: High Performance, 3.2 GHz, 14-Output Jitter Attenuator with JESD204B</p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/LTC6952" target="_blank">LTC6952</a>: Ultralow Jitter, 4.5GHz PLL, JESD204B/C</p></li>
</ul>
</section>
</section>
<section id="id1">
<h2>Software Support<a class="headerlink" href="#id1" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p>No-OS JESD204 project at <a class="icon git reference external" href="https://github.com/analogdevicesinc/no-OS/tree/main/jesd204" target="_blank">jesd204</a></p></li>
<li><p>Linux JESD204 project at <a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/drivers/jesd204" target="_blank">drivers/jesd204</a></p></li>
<li><p>Linux JESD204 IIO project at <a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/drivers/iio/jesd204" target="_blank">drivers/iio/jesd204</a></p></li>
</ul>
</section>
<section id="references">
<h2>References<a class="headerlink" href="#references" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p>HDL IP core at <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/jesd204" target="_blank">library/jesd204</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/en/resources/technical-articles/understanding-layers-in-jesd204b-specification" target="_blank">Understanding Layers in the JESD204B Specification—A High Speed ADC Perspective</a></p></li>
<li><p><a class="reference internal" href="generic_jesd_bds/index.html#generic-jesd-bds"><span class="std std-ref">Generic JESD204 block designs</span></a></p></li>
<li><p><a class="reference internal" href="troubleshoot/troubleshoot_jesd204_tx.html#troubleshoot-jesd204-tx"><span class="std std-ref">Troubleshooting JESD204B TX links</span></a></p></li>
</ul>
</section>
</section>


          </div>
              <div class="related">
                &nbsp;
    <a href="../i3c_controller/interface.html" title="Previous document (Alt+Shift+LeftArrow)" class="prev">Control Interface</a>
    <a href="generic_jesd_bds/index.html" title="Next document (Alt+Shift+RightArrow)" class="next">Generic JESD204 block designs</a>
              </div>
          
        </div>
      </div>
  </div>

  <label id="cancel-area-show-toc" for="input-show-toc"></label>
  <label id="cancel-area-show-localtoc" for="input-show-localtoc"></label>
    <footer>
      &#169;2024, Analog Devices, Inc.
      
      |
      Made with <a href="https://www.sphinx-doc.org/">Sphinx</a>
      &amp; <a href="https://github.com/analogdevicesinc/doctools">Doctools</a>
      
    </footer>
  </body>
</html>