
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v
Parsing SystemVerilog input from `/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v' to AST representation.
Generating RTLIL representation for module `\dft_top'.
Generating RTLIL representation for module `\rc30655'.
Generating RTLIL representation for module `\swNet30653'.
Generating RTLIL representation for module `\perm30653'.
/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:706: Warning: Identifier `\tm0_d' is implicitly declared.
/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:710: Warning: Identifier `\tm0_dd' is implicitly declared.
Generating RTLIL representation for module `\memMod'.
Generating RTLIL representation for module `\memMod_dist'.
Generating RTLIL representation for module `\shiftRegFIFO'.
Warning: Replacing memory \mem with list of registers. See /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1060
Generating RTLIL representation for module `\nextReg'.
Generating RTLIL representation for module `\codeBlock30657'.
Generating RTLIL representation for module `\rc30737'.
Generating RTLIL representation for module `\swNet30735'.
Generating RTLIL representation for module `\perm30735'.
/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1344: Warning: Identifier `\tm1_d' is implicitly declared.
/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1348: Warning: Identifier `\tm1_dd' is implicitly declared.
Generating RTLIL representation for module `\DirSum_30916'.
Generating RTLIL representation for module `\D18_30906'.
Generating RTLIL representation for module `\D20_30914'.
Generating RTLIL representation for module `\codeBlock30740'.
Generating RTLIL representation for module `\codeBlock30919'.
Generating RTLIL representation for module `\rc30999'.
Generating RTLIL representation for module `\swNet30997'.
Generating RTLIL representation for module `\perm30997'.
/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2011: Warning: Identifier `\tm6_d' is implicitly declared.
/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2015: Warning: Identifier `\tm6_dd' is implicitly declared.
Generating RTLIL representation for module `\DirSum_31186'.
Generating RTLIL representation for module `\D14_31172'.
Generating RTLIL representation for module `\D16_31184'.
Generating RTLIL representation for module `\codeBlock31002'.
Generating RTLIL representation for module `\codeBlock31189'.
Generating RTLIL representation for module `\rc31269'.
Generating RTLIL representation for module `\swNet31267'.
Generating RTLIL representation for module `\perm31267'.
/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2694: Warning: Identifier `\tm11_d' is implicitly declared.
/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2698: Warning: Identifier `\tm11_dd' is implicitly declared.
Generating RTLIL representation for module `\DirSum_31472'.
Generating RTLIL representation for module `\D10_31450'.
Generating RTLIL representation for module `\D12_31470'.
Generating RTLIL representation for module `\codeBlock31272'.
Generating RTLIL representation for module `\codeBlock31475'.
Generating RTLIL representation for module `\rc31555'.
Generating RTLIL representation for module `\swNet31553'.
Generating RTLIL representation for module `\perm31553'.
/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3409: Warning: Identifier `\tm16_d' is implicitly declared.
/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3413: Warning: Identifier `\tm16_dd' is implicitly declared.
Generating RTLIL representation for module `\DirSum_31790'.
Generating RTLIL representation for module `\D6_31752'.
Generating RTLIL representation for module `\D8_31788'.
Generating RTLIL representation for module `\codeBlock31558'.
Generating RTLIL representation for module `\codeBlock31793'.
Generating RTLIL representation for module `\rc31873'.
Generating RTLIL representation for module `\swNet31871'.
Generating RTLIL representation for module `\perm31871'.
/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4188: Warning: Identifier `\tm21_d' is implicitly declared.
/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4192: Warning: Identifier `\tm21_dd' is implicitly declared.
Generating RTLIL representation for module `\DirSum_32171'.
Generating RTLIL representation for module `\D2_32101'.
Generating RTLIL representation for module `\D4_32169'.
Generating RTLIL representation for module `\codeBlock31875'.
Generating RTLIL representation for module `\codeBlock32174'.
Generating RTLIL representation for module `\rc32254'.
Generating RTLIL representation for module `\swNet32252'.
Generating RTLIL representation for module `\perm32252'.
/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5063: Warning: Identifier `\tm26_d' is implicitly declared.
/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5067: Warning: Identifier `\tm26_dd' is implicitly declared.
Generating RTLIL representation for module `\multfix'.
Generating RTLIL representation for module `\addfxp'.
Generating RTLIL representation for module `\subfxp'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: subfxp              
root of   0 design levels: addfxp              
root of   0 design levels: multfix             
root of   1 design levels: perm32252           
root of   0 design levels: swNet32252          
root of   2 design levels: rc32254             
root of   1 design levels: codeBlock32174      
root of   1 design levels: codeBlock31875      
root of   0 design levels: D4_32169            
root of   0 design levels: D2_32101            
root of   2 design levels: DirSum_32171        
root of   1 design levels: perm31871           
root of   0 design levels: swNet31871          
root of   2 design levels: rc31873             
root of   1 design levels: codeBlock31793      
root of   1 design levels: codeBlock31558      
root of   0 design levels: D8_31788            
root of   0 design levels: D6_31752            
root of   2 design levels: DirSum_31790        
root of   1 design levels: perm31553           
root of   0 design levels: swNet31553          
root of   2 design levels: rc31555             
root of   1 design levels: codeBlock31475      
root of   1 design levels: codeBlock31272      
root of   0 design levels: D12_31470           
root of   0 design levels: D10_31450           
root of   2 design levels: DirSum_31472        
root of   1 design levels: perm31267           
root of   0 design levels: swNet31267          
root of   2 design levels: rc31269             
root of   1 design levels: codeBlock31189      
root of   1 design levels: codeBlock31002      
root of   0 design levels: D16_31184           
root of   0 design levels: D14_31172           
root of   2 design levels: DirSum_31186        
root of   1 design levels: perm30997           
root of   0 design levels: swNet30997          
root of   2 design levels: rc30999             
root of   1 design levels: codeBlock30919      
root of   1 design levels: codeBlock30740      
root of   0 design levels: D20_30914           
root of   0 design levels: D18_30906           
root of   2 design levels: DirSum_30916        
root of   1 design levels: perm30735           
root of   0 design levels: swNet30735          
root of   2 design levels: rc30737             
root of   1 design levels: codeBlock30657      
root of   0 design levels: nextReg             
root of   0 design levels: shiftRegFIFO        
root of   0 design levels: memMod_dist         
root of   0 design levels: memMod              
root of   1 design levels: perm30653           
root of   0 design levels: swNet30653          
root of   2 design levels: rc30655             
root of   3 design levels: dft_top             
Automatically selected dft_top as design top module.

2.2. Analyzing design hierarchy..
Top module:  \dft_top
Used module:     \rc32254
Used module:         \perm32252
Used module:             \swNet32252
Used module:             \memMod_dist
Used module:             \shiftRegFIFO
Used module:             \nextReg
Used module:     \codeBlock32174
Used module:         \subfxp
Used module:         \addfxp
Used module:     \DirSum_32171
Used module:         \codeBlock31875
Used module:             \multfix
Used module:             \D4_32169
Used module:             \D2_32101
Used module:     \rc31873
Used module:         \perm31871
Used module:             \swNet31871
Used module:     \codeBlock31793
Used module:     \DirSum_31790
Used module:         \codeBlock31558
Used module:             \D8_31788
Used module:             \D6_31752
Used module:     \rc31555
Used module:         \perm31553
Used module:             \swNet31553
Used module:     \codeBlock31475
Used module:     \DirSum_31472
Used module:         \codeBlock31272
Used module:             \D12_31470
Used module:             \D10_31450
Used module:     \rc31269
Used module:         \perm31267
Used module:             \swNet31267
Used module:     \codeBlock31189
Used module:     \DirSum_31186
Used module:         \codeBlock31002
Used module:             \D16_31184
Used module:             \D14_31172
Used module:     \rc30999
Used module:         \perm30997
Used module:             \swNet30997
Used module:     \codeBlock30919
Used module:     \DirSum_30916
Used module:         \codeBlock30740
Used module:             \D20_30914
Used module:             \D18_30906
Used module:     \rc30737
Used module:         \perm30735
Used module:             \swNet30735
Used module:     \codeBlock30657
Used module:     \rc30655
Used module:         \perm30653
Used module:             \swNet30653
Parameter \width = 16

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\subfxp'.
Parameter \width = 16
Generating RTLIL representation for module `$paramod\subfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\subfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\addfxp'.
Parameter \width = 16
Generating RTLIL representation for module `$paramod\addfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\addfxp\width=s32'00000000000000000000000000010000'.
Parameter \depth = 1
Parameter \width = 1

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\shiftRegFIFO'.
Parameter \depth = 1
Parameter \width = 1
Generating RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Warning: Replacing memory \mem with list of registers. See /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1060
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\subfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\subfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\addfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\addfxp\width=s32'00000000000000000000000000010000'.
Parameter \depth = 1
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\subfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\subfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\addfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\addfxp\width=s32'00000000000000000000000000010000'.
Parameter \depth = 1
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\subfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\subfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\addfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\addfxp\width=s32'00000000000000000000000000010000'.
Parameter \depth = 1
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\subfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\subfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\addfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\addfxp\width=s32'00000000000000000000000000010000'.
Parameter \depth = 1
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\subfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\subfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\addfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\addfxp\width=s32'00000000000000000000000000010000'.
Parameter \depth = 1
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Parameter \depth = 46
Parameter \width = 32
Parameter \logDepth = 6

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\memMod_dist'.
Parameter \depth = 46
Parameter \width = 32
Parameter \logDepth = 6
Generating RTLIL representation for module `$paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist'.
Parameter \depth = 46
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist'.
Parameter \depth = 4
Parameter \width = 1

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\shiftRegFIFO'.
Parameter \depth = 4
Parameter \width = 1
Generating RTLIL representation for module `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO'.
Warning: Replacing memory \mem with list of registers. See /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1058
Parameter \depth = 3
Parameter \width = 5

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 5
Generating RTLIL representation for module `$paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO'.
Warning: Replacing memory \mem with list of registers. See /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1058
Parameter \depth = 3
Parameter \width = 1

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 1
Generating RTLIL representation for module `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO'.
Warning: Replacing memory \mem with list of registers. See /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1058
Parameter \depth = 31
Parameter \width = 1

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\shiftRegFIFO'.
Parameter \depth = 31
Parameter \width = 1
Generating RTLIL representation for module `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO'.
Warning: Replacing memory \mem with list of registers. See /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1058
Parameter \depth = 1
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Parameter \depth = 32
Parameter \logDepth = 5

2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\nextReg'.
Parameter \depth = 32
Parameter \logDepth = 5
Generating RTLIL representation for module `$paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg'.
Parameter \depth = 4
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO'.
Parameter \depth = 31
Parameter \logDepth = 5

2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\nextReg'.
Parameter \depth = 31
Parameter \logDepth = 5
Generating RTLIL representation for module `$paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg'.
Parameter \depth = 46
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist'.
Parameter \depth = 46
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist'.
Parameter \depth = 1
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO'.
Parameter \depth = 8
Parameter \width = 32
Parameter \logDepth = 6

2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\memMod_dist'.
Parameter \depth = 8
Parameter \width = 32
Parameter \logDepth = 6
Generating RTLIL representation for module `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist'.
Parameter \depth = 8
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist'.
Parameter \depth = 4
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO'.
Parameter \depth = 1
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Parameter \depth = 1
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Parameter \depth = 2
Parameter \width = 1

2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\shiftRegFIFO'.
Parameter \depth = 2
Parameter \width = 1
Generating RTLIL representation for module `$paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO'.
Warning: Replacing memory \mem with list of registers. See /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1058
Parameter \depth = 4
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO'.
Parameter \depth = 1
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Parameter \depth = 8
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist'.
Parameter \depth = 8
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist'.
Parameter \depth = 1
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\addfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\subfxp\width=s32'00000000000000000000000000010000'.
Parameter \WIDTH = 16

2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\multfix'.
Parameter \WIDTH = 16
Generating RTLIL representation for module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Parameter \WIDTH = 16
Found cached RTLIL representation for module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Parameter \WIDTH = 16
Found cached RTLIL representation for module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Parameter \WIDTH = 16
Found cached RTLIL representation for module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Parameter \depth = 7
Parameter \width = 1

2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\shiftRegFIFO'.
Parameter \depth = 7
Parameter \width = 1
Generating RTLIL representation for module `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO'.
Warning: Replacing memory \mem with list of registers. See /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1058
Parameter \depth = 8
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist'.
Parameter \depth = 8
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist'.
Parameter \depth = 4
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 2

2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 2
Generating RTLIL representation for module `$paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO'.
Warning: Replacing memory \mem with list of registers. See /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1058
Parameter \depth = 3
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO'.
Parameter \depth = 1
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Parameter \depth = 4
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO'.
Parameter \depth = 4
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO'.
Parameter \depth = 8
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist'.
Parameter \depth = 8
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist'.
Parameter \depth = 1
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\addfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\subfxp\width=s32'00000000000000000000000000010000'.
Parameter \WIDTH = 16
Found cached RTLIL representation for module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Parameter \WIDTH = 16
Found cached RTLIL representation for module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Parameter \WIDTH = 16
Found cached RTLIL representation for module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Parameter \WIDTH = 16
Found cached RTLIL representation for module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Parameter \depth = 7
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO'.
Parameter \depth = 8
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist'.
Parameter \depth = 8
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist'.
Parameter \depth = 4
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 3

2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 3
Generating RTLIL representation for module `$paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO'.
Warning: Replacing memory \mem with list of registers. See /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1058
Parameter \depth = 3
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO'.
Parameter \depth = 7
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO'.
Parameter \depth = 1
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Parameter \depth = 8
Parameter \width = 1

2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\shiftRegFIFO'.
Parameter \depth = 8
Parameter \width = 1
Generating RTLIL representation for module `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO'.
Warning: Replacing memory \mem with list of registers. See /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1058
Parameter \depth = 4
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO'.
Parameter \depth = 7
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO'.
Parameter \depth = 8
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist'.
Parameter \depth = 8
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist'.
Parameter \depth = 1
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\addfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\subfxp\width=s32'00000000000000000000000000010000'.
Parameter \WIDTH = 16
Found cached RTLIL representation for module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Parameter \WIDTH = 16
Found cached RTLIL representation for module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Parameter \WIDTH = 16
Found cached RTLIL representation for module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Parameter \WIDTH = 16
Found cached RTLIL representation for module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Parameter \depth = 7
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO'.
Parameter \depth = 32
Parameter \width = 32
Parameter \logDepth = 6

2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\memMod_dist'.
Parameter \depth = 32
Parameter \width = 32
Parameter \logDepth = 6
Generating RTLIL representation for module `$paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist'.
Parameter \depth = 32
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist'.
Parameter \depth = 4
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 4

2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 4
Generating RTLIL representation for module `$paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO'.
Warning: Replacing memory \mem with list of registers. See /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1058
Parameter \depth = 3
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO'.
Parameter \depth = 15
Parameter \width = 1

2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\shiftRegFIFO'.
Parameter \depth = 15
Parameter \width = 1
Generating RTLIL representation for module `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO'.
Warning: Replacing memory \mem with list of registers. See /home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1058
Parameter \depth = 1
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Parameter \depth = 16
Parameter \logDepth = 4

2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\nextReg'.
Parameter \depth = 16
Parameter \logDepth = 4
Generating RTLIL representation for module `$paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg'.
Parameter \depth = 4
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO'.
Parameter \depth = 15
Parameter \logDepth = 4

2.24. Executing AST frontend in derive mode using pre-parsed AST for module `\nextReg'.
Parameter \depth = 15
Parameter \logDepth = 4
Generating RTLIL representation for module `$paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg'.
Parameter \depth = 32
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist'.
Parameter \depth = 32
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist'.
Parameter \depth = 1
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\addfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\subfxp\width=s32'00000000000000000000000000010000'.
Parameter \WIDTH = 16
Found cached RTLIL representation for module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Parameter \WIDTH = 16
Found cached RTLIL representation for module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Parameter \WIDTH = 16
Found cached RTLIL representation for module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Parameter \WIDTH = 16
Found cached RTLIL representation for module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Parameter \depth = 7
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO'.
Parameter \depth = 64
Parameter \width = 32
Parameter \logDepth = 6

2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\memMod_dist'.
Parameter \depth = 64
Parameter \width = 32
Parameter \logDepth = 6
Generating RTLIL representation for module `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist'.
Parameter \depth = 64
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist'.
Parameter \depth = 4
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 5
Found cached RTLIL representation for module `$paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO'.
Parameter \depth = 31
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO'.
Parameter \depth = 1
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Parameter \depth = 32
Parameter \logDepth = 5
Found cached RTLIL representation for module `$paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg'.
Parameter \depth = 4
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO'.
Parameter \depth = 31
Parameter \logDepth = 5
Found cached RTLIL representation for module `$paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg'.
Parameter \depth = 64
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist'.
Parameter \depth = 64
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist'.
Parameter \depth = 1
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\addfxp\width=s32'00000000000000000000000000010000'.
Parameter \width = 16
Found cached RTLIL representation for module `$paramod\subfxp\width=s32'00000000000000000000000000010000'.
Parameter \WIDTH = 16
Found cached RTLIL representation for module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Parameter \WIDTH = 16
Found cached RTLIL representation for module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Parameter \WIDTH = 16
Found cached RTLIL representation for module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Parameter \WIDTH = 16
Found cached RTLIL representation for module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Parameter \depth = 7
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO'.
Parameter \depth = 64
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist'.
Parameter \depth = 64
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist'.
Parameter \depth = 4
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 5
Found cached RTLIL representation for module `$paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO'.
Parameter \depth = 31
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO'.
Parameter \depth = 1
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Parameter \depth = 32
Parameter \logDepth = 5
Found cached RTLIL representation for module `$paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg'.
Parameter \depth = 4
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO'.
Parameter \depth = 31
Parameter \logDepth = 5
Found cached RTLIL representation for module `$paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg'.
Parameter \depth = 64
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist'.
Parameter \depth = 64
Parameter \width = 32
Parameter \logDepth = 6
Found cached RTLIL representation for module `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist'.
Parameter \depth = 1
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Parameter \depth = 3
Parameter \width = 1
Found cached RTLIL representation for module `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO'.

2.26. Analyzing design hierarchy..
Top module:  \dft_top
Used module:     \rc32254
Used module:         \perm32252
Used module:             \swNet32252
Used module:             $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist
Used module:             $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO
Used module:             $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO
Used module:             $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO
Used module:             $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO
Used module:             $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO
Used module:             $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg
Used module:             $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg
Used module:     \codeBlock32174
Used module:         $paramod\subfxp\width=s32'00000000000000000000000000010000
Used module:         $paramod\addfxp\width=s32'00000000000000000000000000010000
Used module:     \DirSum_32171
Used module:         \codeBlock31875
Used module:             $paramod\multfix\WIDTH=s32'00000000000000000000000000010000
Used module:             \D4_32169
Used module:             \D2_32101
Used module:             $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO
Used module:     \rc31873
Used module:         \perm31871
Used module:             \swNet31871
Used module:     \codeBlock31793
Used module:     \DirSum_31790
Used module:         \codeBlock31558
Used module:             \D8_31788
Used module:             \D6_31752
Used module:     \rc31555
Used module:         \perm31553
Used module:             \swNet31553
Used module:             $paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist
Used module:             $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO
Used module:             $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO
Used module:             $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg
Used module:             $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg
Used module:     \codeBlock31475
Used module:     \DirSum_31472
Used module:         \codeBlock31272
Used module:             \D12_31470
Used module:             \D10_31450
Used module:     \rc31269
Used module:         \perm31267
Used module:             \swNet31267
Used module:             $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist
Used module:             $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO
Used module:             $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO
Used module:     \codeBlock31189
Used module:     \DirSum_31186
Used module:         \codeBlock31002
Used module:             \D16_31184
Used module:             \D14_31172
Used module:     \rc30999
Used module:         \perm30997
Used module:             \swNet30997
Used module:             $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO
Used module:     \codeBlock30919
Used module:     \DirSum_30916
Used module:         \codeBlock30740
Used module:             \D20_30914
Used module:             \D18_30906
Used module:     \rc30737
Used module:         \perm30735
Used module:             \swNet30735
Used module:             $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO
Used module:     \codeBlock30657
Used module:     \rc30655
Used module:         \perm30653
Used module:             \swNet30653
Used module:             $paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist

2.27. Analyzing design hierarchy..
Top module:  \dft_top
Used module:     \rc32254
Used module:         \perm32252
Used module:             \swNet32252
Used module:             $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist
Used module:             $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO
Used module:             $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO
Used module:             $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO
Used module:             $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO
Used module:             $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO
Used module:             $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg
Used module:             $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg
Used module:     \codeBlock32174
Used module:         $paramod\subfxp\width=s32'00000000000000000000000000010000
Used module:         $paramod\addfxp\width=s32'00000000000000000000000000010000
Used module:     \DirSum_32171
Used module:         \codeBlock31875
Used module:             $paramod\multfix\WIDTH=s32'00000000000000000000000000010000
Used module:             \D4_32169
Used module:             \D2_32101
Used module:             $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO
Used module:     \rc31873
Used module:         \perm31871
Used module:             \swNet31871
Used module:     \codeBlock31793
Used module:     \DirSum_31790
Used module:         \codeBlock31558
Used module:             \D8_31788
Used module:             \D6_31752
Used module:     \rc31555
Used module:         \perm31553
Used module:             \swNet31553
Used module:             $paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist
Used module:             $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO
Used module:             $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO
Used module:             $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg
Used module:             $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg
Used module:     \codeBlock31475
Used module:     \DirSum_31472
Used module:         \codeBlock31272
Used module:             \D12_31470
Used module:             \D10_31450
Used module:     \rc31269
Used module:         \perm31267
Used module:             \swNet31267
Used module:             $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist
Used module:             $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO
Used module:             $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO
Used module:     \codeBlock31189
Used module:     \DirSum_31186
Used module:         \codeBlock31002
Used module:             \D16_31184
Used module:             \D14_31172
Used module:     \rc30999
Used module:         \perm30997
Used module:             \swNet30997
Used module:             $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO
Used module:     \codeBlock30919
Used module:     \DirSum_30916
Used module:         \codeBlock30740
Used module:             \D20_30914
Used module:             \D18_30906
Used module:     \rc30737
Used module:         \perm30735
Used module:             \swNet30735
Used module:             $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO
Used module:     \codeBlock30657
Used module:     \rc30655
Used module:         \perm30653
Used module:             \swNet30653
Used module:             $paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist
Removing unused module `\subfxp'.
Removing unused module `\addfxp'.
Removing unused module `\multfix'.
Removing unused module `\nextReg'.
Removing unused module `\shiftRegFIFO'.
Removing unused module `\memMod_dist'.
Removing unused module `\memMod'.
Removed 7 unused modules.
Mapping positional arguments of cell perm32252.sw (swNet32252).
Mapping positional arguments of cell perm32252.s2mem1 ($paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist).
Mapping positional arguments of cell perm32252.s2mem0 ($paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist).
Mapping positional arguments of cell perm32252.writeIntReg ($paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO).
Mapping positional arguments of cell perm32252.s1mem1 ($paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist).
Mapping positional arguments of cell perm32252.s1mem0 ($paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist).
Mapping positional arguments of cell perm31871.sw (swNet31871).
Mapping positional arguments of cell perm31871.s2mem1 ($paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist).
Mapping positional arguments of cell perm31871.s2mem0 ($paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist).
Mapping positional arguments of cell perm31871.writeIntReg ($paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO).
Mapping positional arguments of cell perm31871.s1mem1 ($paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist).
Mapping positional arguments of cell perm31871.s1mem0 ($paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist).
Mapping positional arguments of cell perm31553.sw (swNet31553).
Mapping positional arguments of cell perm31553.s2mem1 ($paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist).
Mapping positional arguments of cell perm31553.s2mem0 ($paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist).
Mapping positional arguments of cell perm31553.writeIntReg ($paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO).
Mapping positional arguments of cell perm31553.s1mem1 ($paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist).
Mapping positional arguments of cell perm31553.s1mem0 ($paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist).
Mapping positional arguments of cell perm31267.sw (swNet31267).
Mapping positional arguments of cell perm31267.s2mem1 ($paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist).
Mapping positional arguments of cell perm31267.s2mem0 ($paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist).
Mapping positional arguments of cell perm31267.writeIntReg ($paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO).
Mapping positional arguments of cell perm31267.s1mem1 ($paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist).
Mapping positional arguments of cell perm31267.s1mem0 ($paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist).
Mapping positional arguments of cell perm30997.sw (swNet30997).
Mapping positional arguments of cell perm30997.s2mem1 ($paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist).
Mapping positional arguments of cell perm30997.s2mem0 ($paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist).
Mapping positional arguments of cell perm30997.writeIntReg ($paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO).
Mapping positional arguments of cell perm30997.s1mem1 ($paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist).
Mapping positional arguments of cell perm30997.s1mem0 ($paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist).
Mapping positional arguments of cell perm30735.sw (swNet30735).
Mapping positional arguments of cell perm30735.s2mem1 ($paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist).
Mapping positional arguments of cell perm30735.s2mem0 ($paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist).
Mapping positional arguments of cell perm30735.writeIntReg ($paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO).
Mapping positional arguments of cell perm30735.s1mem1 ($paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist).
Mapping positional arguments of cell perm30735.s1mem0 ($paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist).
Mapping positional arguments of cell perm30653.sw (swNet30653).
Mapping positional arguments of cell perm30653.s2mem1 ($paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist).
Mapping positional arguments of cell perm30653.s2mem0 ($paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist).
Mapping positional arguments of cell perm30653.writeIntReg ($paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO).
Mapping positional arguments of cell perm30653.s1mem1 ($paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist).
Mapping positional arguments of cell perm30653.s1mem0 ($paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist).
Warning: Resizing cell port perm31553.s2mem1.inAddr from 5 bits to 6 bits.
Warning: Resizing cell port perm31553.s2mem1.outAddr from 5 bits to 6 bits.
Warning: Resizing cell port perm31553.s2mem0.inAddr from 5 bits to 6 bits.
Warning: Resizing cell port perm31553.s2mem0.outAddr from 5 bits to 6 bits.
Warning: Resizing cell port perm31553.s1mem1.inAddr from 5 bits to 6 bits.
Warning: Resizing cell port perm31553.s1mem1.outAddr from 5 bits to 6 bits.
Warning: Resizing cell port perm31553.s1mem0.inAddr from 5 bits to 6 bits.
Warning: Resizing cell port perm31553.s1mem0.outAddr from 5 bits to 6 bits.
Warning: Resizing cell port perm31267.s2mem1.inAddr from 4 bits to 6 bits.
Warning: Resizing cell port perm31267.s2mem1.outAddr from 4 bits to 6 bits.
Warning: Resizing cell port perm31267.s2mem0.inAddr from 4 bits to 6 bits.
Warning: Resizing cell port perm31267.s2mem0.outAddr from 4 bits to 6 bits.
Warning: Resizing cell port perm31267.s1mem1.inAddr from 4 bits to 6 bits.
Warning: Resizing cell port perm31267.s1mem1.outAddr from 4 bits to 6 bits.
Warning: Resizing cell port perm31267.s1mem0.inAddr from 4 bits to 6 bits.
Warning: Resizing cell port perm31267.s1mem0.outAddr from 4 bits to 6 bits.
Warning: Resizing cell port perm30997.s2mem1.inAddr from 3 bits to 6 bits.
Warning: Resizing cell port perm30997.s2mem1.outAddr from 3 bits to 6 bits.
Warning: Resizing cell port perm30997.s2mem0.inAddr from 3 bits to 6 bits.
Warning: Resizing cell port perm30997.s2mem0.outAddr from 3 bits to 6 bits.
Warning: Resizing cell port perm30997.s1mem1.inAddr from 3 bits to 6 bits.
Warning: Resizing cell port perm30997.s1mem1.outAddr from 3 bits to 6 bits.
Warning: Resizing cell port perm30997.s1mem0.inAddr from 3 bits to 6 bits.
Warning: Resizing cell port perm30997.s1mem0.outAddr from 3 bits to 6 bits.
Warning: Resizing cell port perm30735.s2mem1.inAddr from 2 bits to 6 bits.
Warning: Resizing cell port perm30735.s2mem1.outAddr from 2 bits to 6 bits.
Warning: Resizing cell port perm30735.s2mem0.inAddr from 2 bits to 6 bits.
Warning: Resizing cell port perm30735.s2mem0.outAddr from 2 bits to 6 bits.
Warning: Resizing cell port perm30735.s1mem1.inAddr from 2 bits to 6 bits.
Warning: Resizing cell port perm30735.s1mem1.outAddr from 2 bits to 6 bits.
Warning: Resizing cell port perm30735.s1mem0.inAddr from 2 bits to 6 bits.
Warning: Resizing cell port perm30735.s1mem0.outAddr from 2 bits to 6 bits.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$467 in module $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$461 in module $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$454 in module $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$440 in module $paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$508 in module $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$502 in module $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$495 in module $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5168$412 in module perm32252.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5142$400 in module perm32252.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5113$388 in module perm32252.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4927$379 in module swNet32252.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375 in module codeBlock31875.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4577$374 in module D4_32169.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4577$374 in module D4_32169.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4527$373 in module D2_32101.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4527$373 in module D2_32101.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4498$368 in module DirSum_32171.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4293$352 in module perm31871.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4267$340 in module perm31871.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4238$328 in module perm31871.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4052$319 in module swNet31871.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315 in module codeBlock31558.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3718$314 in module D8_31788.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3718$314 in module D8_31788.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3684$313 in module D6_31752.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3684$313 in module D6_31752.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3655$308 in module DirSum_31790.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3514$292 in module perm31553.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3488$280 in module perm31553.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3459$268 in module perm31553.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3289$259 in module swNet31553.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255 in module codeBlock31272.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2963$254 in module D12_31470.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2963$254 in module D12_31470.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2937$253 in module D10_31450.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2937$253 in module D10_31450.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2908$248 in module DirSum_31472.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2799$232 in module perm31267.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2773$220 in module perm31267.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2744$208 in module perm31267.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2582$199 in module swNet31267.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195 in module codeBlock31002.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2260$194 in module D16_31184.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2260$194 in module D16_31184.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2238$193 in module D14_31172.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2238$193 in module D14_31172.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2209$188 in module DirSum_31186.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2116$172 in module perm30997.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2090$160 in module perm30997.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2061$148 in module perm30997.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1903$139 in module swNet30997.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135 in module codeBlock30740.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1583$134 in module D20_30914.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1583$134 in module D20_30914.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1563$133 in module D18_30906.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1563$133 in module D18_30906.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1534$128 in module DirSum_30916.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1449$112 in module perm30735.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1423$100 in module perm30735.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1394$88 in module perm30735.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1238$79 in module swNet30735.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$483 in module $paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:811$35 in module perm30653.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:785$23 in module perm30653.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:756$11 in module perm30653.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:570$2 in module swNet30653.
Removed a total of 10 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 84 redundant assignments.
Promoted 170 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$480'.
Creating decoders for process `$paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$479'.
Creating decoders for process `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$478'.
Creating decoders for process `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5369$476'.
Creating decoders for process `$paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$475'.
Creating decoders for process `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$467'.
     1/3: $1$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$466_EN[31:0]$474
     2/3: $1$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$466_DATA[31:0]$473
     3/3: $1$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$466_ADDR[5:0]$472
Creating decoders for process `$paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$461'.
     1/2: $0\active[0:0]
     2/2: $0\count[5:0]
Creating decoders for process `$paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$454'.
     1/2: $0\active[0:0]
     2/2: $0\count[5:0]
Creating decoders for process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
Creating decoders for process `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$450'.
Creating decoders for process `$paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$449'.
Creating decoders for process `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$448'.
Creating decoders for process `$paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$440'.
     1/3: $1$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$439_EN[31:0]$447
     2/3: $1$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$439_DATA[31:0]$446
     3/3: $1$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$439_ADDR[5:0]$445
Creating decoders for process `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$438'.
Creating decoders for process `$paramod\addfxp\width=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5388$436'.
Creating decoders for process `$paramod\subfxp\width=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5407$434'.
Creating decoders for process `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$508'.
     1/3: $1$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$507_EN[31:0]$515
     2/3: $1$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$507_DATA[31:0]$514
     3/3: $1$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$507_ADDR[5:0]$513
Creating decoders for process `$paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$502'.
     1/2: $0\active[0:0]
     2/2: $0\count[4:0]
Creating decoders for process `$paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$495'.
     1/2: $0\active[0:0]
     2/2: $0\count[4:0]
Creating decoders for process `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5309$427'.
     1/1: $0\s2wr1[4:0]
Creating decoders for process `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5271$426'.
     1/1: $0\s2wr0[4:0]
Creating decoders for process `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5231$425'.
     1/1: $0\s1rd1[4:0]
Creating decoders for process `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5193$424'.
     1/1: $0\s1rd0[4:0]
Creating decoders for process `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5168$412'.
     1/3: $0\outFlip1[0:0]
     2/3: $0\state3[0:0]
     3/3: $0\s2rdloc[4:0]
Creating decoders for process `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5142$400'.
     1/3: $0\outFlip0_z[0:0]
     2/3: $0\state2[0:0]
     3/3: $0\s1rdloc[4:0]
Creating decoders for process `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5113$388'.
     1/4: $0\inFlip0[0:0]
     2/4: $0\state1[0:0]
     3/4: $0\s1wr_en[0:0]
     4/4: $0\s1wr0[4:0]
Creating decoders for process `\swNet32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4975$386'.
Creating decoders for process `\swNet32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4971$381'.
Creating decoders for process `\swNet32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4966$380'.
Creating decoders for process `\swNet32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4927$379'.
     1/1: $0\control[0:0]
Creating decoders for process `\codeBlock32174.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4854$377'.
     1/5: $0\X3[15:0]
     2/5: $0\X2[15:0]
     3/5: $0\X1[15:0]
     4/5: $0\X0[15:0]
     5/5: $0\next[0:0]
Creating decoders for process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
     1/30: $0\tm264[15:0]
     2/30: $0\tm63[15:0]
     3/30: $0\tm260[15:0]
     4/30: $0\tm64[15:0]
     5/30: $0\tm286[15:0]
     6/30: $0\tm279[15:0]
     7/30: $0\tm285[15:0]
     8/30: $0\tm278[15:0]
     9/30: $0\tm284[15:0]
    10/30: $0\tm277[15:0]
    11/30: $0\tm283[15:0]
    12/30: $0\tm276[15:0]
    13/30: $0\tm282[15:0]
    14/30: $0\tm275[15:0]
    15/30: $0\tm263[15:0]
    16/30: $0\tm259[15:0]
    17/30: $0\tm281[15:0]
    18/30: $0\tm274[15:0]
    19/30: $0\tm262[15:0]
    20/30: $0\tm258[15:0]
    21/30: $0\tm280[15:0]
    22/30: $0\tm273[15:0]
    23/30: $0\tm261[15:0]
    24/30: $0\tm257[15:0]
    25/30: $0\i1[4:0]
    26/30: $0\X3[15:0]
    27/30: $0\X2[15:0]
    28/30: $0\X1[15:0]
    29/30: $0\X0[15:0]
    30/30: $0\next[0:0]
Creating decoders for process `\D4_32169.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4577$374'.
     1/1: $0\out3[15:0]
Creating decoders for process `\D2_32101.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4527$373'.
     1/1: $0\out3[15:0]
Creating decoders for process `\DirSum_32171.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4498$368'.
     1/1: $0\i1[4:0]
Creating decoders for process `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4434$367'.
     1/1: $0\s2wr1[4:0]
Creating decoders for process `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4396$366'.
     1/1: $0\s2wr0[4:0]
Creating decoders for process `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4356$365'.
     1/1: $0\s1rd1[4:0]
Creating decoders for process `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4318$364'.
     1/1: $0\s1rd0[4:0]
Creating decoders for process `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4293$352'.
     1/3: $0\outFlip1[0:0]
     2/3: $0\state3[0:0]
     3/3: $0\s2rdloc[4:0]
Creating decoders for process `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4267$340'.
     1/3: $0\outFlip0_z[0:0]
     2/3: $0\state2[0:0]
     3/3: $0\s1rdloc[4:0]
Creating decoders for process `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4238$328'.
     1/4: $0\inFlip0[0:0]
     2/4: $0\state1[0:0]
     3/4: $0\s1wr_en[0:0]
     4/4: $0\s1wr0[4:0]
Creating decoders for process `\swNet31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4100$326'.
Creating decoders for process `\swNet31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4096$321'.
Creating decoders for process `\swNet31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4091$320'.
Creating decoders for process `\swNet31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4052$319'.
     1/1: $0\control[0:0]
Creating decoders for process `\codeBlock31793.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3979$317'.
     1/5: $0\X3[15:0]
     2/5: $0\X2[15:0]
     3/5: $0\X1[15:0]
     4/5: $0\X0[15:0]
     5/5: $0\next[0:0]
Creating decoders for process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
     1/30: $0\tm234[15:0]
     2/30: $0\tm55[15:0]
     3/30: $0\tm230[15:0]
     4/30: $0\tm56[15:0]
     5/30: $0\tm256[15:0]
     6/30: $0\tm249[15:0]
     7/30: $0\tm255[15:0]
     8/30: $0\tm248[15:0]
     9/30: $0\tm254[15:0]
    10/30: $0\tm247[15:0]
    11/30: $0\tm253[15:0]
    12/30: $0\tm246[15:0]
    13/30: $0\tm252[15:0]
    14/30: $0\tm245[15:0]
    15/30: $0\tm233[15:0]
    16/30: $0\tm229[15:0]
    17/30: $0\tm251[15:0]
    18/30: $0\tm244[15:0]
    19/30: $0\tm232[15:0]
    20/30: $0\tm228[15:0]
    21/30: $0\tm250[15:0]
    22/30: $0\tm243[15:0]
    23/30: $0\tm231[15:0]
    24/30: $0\tm227[15:0]
    25/30: $0\i2[3:0]
    26/30: $0\X3[15:0]
    27/30: $0\X2[15:0]
    28/30: $0\X1[15:0]
    29/30: $0\X0[15:0]
    30/30: $0\next[0:0]
Creating decoders for process `\D8_31788.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3718$314'.
     1/1: $0\out3[15:0]
Creating decoders for process `\D6_31752.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3684$313'.
     1/1: $0\out3[15:0]
Creating decoders for process `\DirSum_31790.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3655$308'.
     1/1: $0\i2[3:0]
Creating decoders for process `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3607$307'.
     1/1: $0\s2wr1[3:0]
Creating decoders for process `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3585$306'.
     1/1: $0\s2wr0[3:0]
Creating decoders for process `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3561$305'.
     1/1: $0\s1rd1[3:0]
Creating decoders for process `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3539$304'.
     1/1: $0\s1rd0[3:0]
Creating decoders for process `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3514$292'.
     1/3: $0\outFlip1[0:0]
     2/3: $0\state3[0:0]
     3/3: $0\s2rdloc[3:0]
Creating decoders for process `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3488$280'.
     1/3: $0\outFlip0_z[0:0]
     2/3: $0\state2[0:0]
     3/3: $0\s1rdloc[3:0]
Creating decoders for process `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3459$268'.
     1/4: $0\inFlip0[0:0]
     2/4: $0\state1[0:0]
     3/4: $0\s1wr_en[0:0]
     4/4: $0\s1wr0[3:0]
Creating decoders for process `\swNet31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3321$266'.
Creating decoders for process `\swNet31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3317$261'.
Creating decoders for process `\swNet31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3312$260'.
Creating decoders for process `\swNet31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3289$259'.
     1/1: $0\control[0:0]
Creating decoders for process `\codeBlock31475.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3216$257'.
     1/5: $0\X3[15:0]
     2/5: $0\X2[15:0]
     3/5: $0\X1[15:0]
     4/5: $0\X0[15:0]
     5/5: $0\next[0:0]
Creating decoders for process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
     1/30: $0\tm204[15:0]
     2/30: $0\tm47[15:0]
     3/30: $0\tm200[15:0]
     4/30: $0\tm48[15:0]
     5/30: $0\tm226[15:0]
     6/30: $0\tm219[15:0]
     7/30: $0\tm225[15:0]
     8/30: $0\tm218[15:0]
     9/30: $0\tm224[15:0]
    10/30: $0\tm217[15:0]
    11/30: $0\tm223[15:0]
    12/30: $0\tm216[15:0]
    13/30: $0\tm222[15:0]
    14/30: $0\tm215[15:0]
    15/30: $0\tm203[15:0]
    16/30: $0\tm199[15:0]
    17/30: $0\tm221[15:0]
    18/30: $0\tm214[15:0]
    19/30: $0\tm202[15:0]
    20/30: $0\tm198[15:0]
    21/30: $0\tm220[15:0]
    22/30: $0\tm213[15:0]
    23/30: $0\tm201[15:0]
    24/30: $0\tm197[15:0]
    25/30: $0\i3[2:0]
    26/30: $0\X3[15:0]
    27/30: $0\X2[15:0]
    28/30: $0\X1[15:0]
    29/30: $0\X0[15:0]
    30/30: $0\next[0:0]
Creating decoders for process `\D12_31470.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2963$254'.
     1/1: $0\out3[15:0]
Creating decoders for process `\D10_31450.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2937$253'.
     1/1: $0\out3[15:0]
Creating decoders for process `\DirSum_31472.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2908$248'.
     1/1: $0\i3[2:0]
Creating decoders for process `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2868$247'.
     1/1: $0\s2wr1[2:0]
Creating decoders for process `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2854$246'.
     1/1: $0\s2wr0[2:0]
Creating decoders for process `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2838$245'.
     1/1: $0\s1rd1[2:0]
Creating decoders for process `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2824$244'.
     1/1: $0\s1rd0[2:0]
Creating decoders for process `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2799$232'.
     1/3: $0\outFlip1[0:0]
     2/3: $0\state3[0:0]
     3/3: $0\s2rdloc[2:0]
Creating decoders for process `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2773$220'.
     1/3: $0\outFlip0_z[0:0]
     2/3: $0\state2[0:0]
     3/3: $0\s1rdloc[2:0]
Creating decoders for process `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2744$208'.
     1/4: $0\inFlip0[0:0]
     2/4: $0\state1[0:0]
     3/4: $0\s1wr_en[0:0]
     4/4: $0\s1wr0[2:0]
Creating decoders for process `\swNet31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2606$206'.
Creating decoders for process `\swNet31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2602$201'.
Creating decoders for process `\swNet31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2597$200'.
Creating decoders for process `\swNet31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2582$199'.
     1/1: $0\control[0:0]
Creating decoders for process `\codeBlock31189.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2509$197'.
     1/5: $0\X3[15:0]
     2/5: $0\X2[15:0]
     3/5: $0\X1[15:0]
     4/5: $0\X0[15:0]
     5/5: $0\next[0:0]
Creating decoders for process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
     1/30: $0\tm174[15:0]
     2/30: $0\tm39[15:0]
     3/30: $0\tm170[15:0]
     4/30: $0\tm40[15:0]
     5/30: $0\tm196[15:0]
     6/30: $0\tm189[15:0]
     7/30: $0\tm195[15:0]
     8/30: $0\tm188[15:0]
     9/30: $0\tm194[15:0]
    10/30: $0\tm187[15:0]
    11/30: $0\tm193[15:0]
    12/30: $0\tm186[15:0]
    13/30: $0\tm192[15:0]
    14/30: $0\tm185[15:0]
    15/30: $0\tm173[15:0]
    16/30: $0\tm169[15:0]
    17/30: $0\tm191[15:0]
    18/30: $0\tm184[15:0]
    19/30: $0\tm172[15:0]
    20/30: $0\tm168[15:0]
    21/30: $0\tm190[15:0]
    22/30: $0\tm183[15:0]
    23/30: $0\tm171[15:0]
    24/30: $0\tm167[15:0]
    25/30: $0\i4[1:0]
    26/30: $0\X3[15:0]
    27/30: $0\X2[15:0]
    28/30: $0\X1[15:0]
    29/30: $0\X0[15:0]
    30/30: $0\next[0:0]
Creating decoders for process `\D16_31184.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2260$194'.
     1/1: $0\out3[15:0]
Creating decoders for process `\D14_31172.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2238$193'.
     1/1: $0\out3[15:0]
Creating decoders for process `\DirSum_31186.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2209$188'.
     1/1: $0\i4[1:0]
Creating decoders for process `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2173$187'.
     1/1: $0\s2wr1[1:0]
Creating decoders for process `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2163$186'.
     1/1: $0\s2wr0[1:0]
Creating decoders for process `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2151$185'.
     1/1: $0\s1rd1[1:0]
Creating decoders for process `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2141$184'.
     1/1: $0\s1rd0[1:0]
Creating decoders for process `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2116$172'.
     1/3: $0\outFlip1[0:0]
     2/3: $0\state3[0:0]
     3/3: $0\s2rdloc[1:0]
Creating decoders for process `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2090$160'.
     1/3: $0\outFlip0_z[0:0]
     2/3: $0\state2[0:0]
     3/3: $0\s1rdloc[1:0]
Creating decoders for process `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2061$148'.
     1/4: $0\inFlip0[0:0]
     2/4: $0\state1[0:0]
     3/4: $0\s1wr_en[0:0]
     4/4: $0\s1wr0[1:0]
Creating decoders for process `\swNet30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1923$146'.
Creating decoders for process `\swNet30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1919$141'.
Creating decoders for process `\swNet30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1914$140'.
Creating decoders for process `\swNet30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1903$139'.
     1/1: $0\control[0:0]
Creating decoders for process `\codeBlock30919.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1830$137'.
     1/5: $0\X3[15:0]
     2/5: $0\X2[15:0]
     3/5: $0\X1[15:0]
     4/5: $0\X0[15:0]
     5/5: $0\next[0:0]
Creating decoders for process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
     1/30: $0\tm144[15:0]
     2/30: $0\tm31[15:0]
     3/30: $0\tm140[15:0]
     4/30: $0\tm32[15:0]
     5/30: $0\tm166[15:0]
     6/30: $0\tm159[15:0]
     7/30: $0\tm165[15:0]
     8/30: $0\tm158[15:0]
     9/30: $0\tm164[15:0]
    10/30: $0\tm157[15:0]
    11/30: $0\tm163[15:0]
    12/30: $0\tm156[15:0]
    13/30: $0\tm162[15:0]
    14/30: $0\tm155[15:0]
    15/30: $0\tm143[15:0]
    16/30: $0\tm139[15:0]
    17/30: $0\tm161[15:0]
    18/30: $0\tm154[15:0]
    19/30: $0\tm142[15:0]
    20/30: $0\tm138[15:0]
    21/30: $0\tm160[15:0]
    22/30: $0\tm153[15:0]
    23/30: $0\tm141[15:0]
    24/30: $0\tm137[15:0]
    25/30: $0\i5[0:0]
    26/30: $0\X3[15:0]
    27/30: $0\X2[15:0]
    28/30: $0\X1[15:0]
    29/30: $0\X0[15:0]
    30/30: $0\next[0:0]
Creating decoders for process `\D20_30914.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1583$134'.
     1/1: $0\out3[15:0]
Creating decoders for process `\D18_30906.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1563$133'.
     1/1: $0\out3[15:0]
Creating decoders for process `\DirSum_30916.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1534$128'.
     1/1: $0\i5[0:0]
Creating decoders for process `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1500$127'.
     1/1: $0\s2wr1[0:0]
Creating decoders for process `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1492$126'.
     1/1: $0\s2wr0[0:0]
Creating decoders for process `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1482$125'.
     1/1: $0\s1rd1[0:0]
Creating decoders for process `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1474$124'.
     1/1: $0\s1rd0[0:0]
Creating decoders for process `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1449$112'.
     1/3: $0\outFlip1[0:0]
     2/3: $0\state3[0:0]
     3/3: $0\s2rdloc[0:0]
Creating decoders for process `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1423$100'.
     1/3: $0\outFlip0_z[0:0]
     2/3: $0\state2[0:0]
     3/3: $0\s1rdloc[0:0]
Creating decoders for process `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1394$88'.
     1/4: $0\inFlip0[0:0]
     2/4: $0\state1[0:0]
     3/4: $0\s1wr_en[0:0]
     4/4: $0\s1wr0[0:0]
Creating decoders for process `\swNet30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1256$86'.
Creating decoders for process `\swNet30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1252$81'.
Creating decoders for process `\swNet30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1247$80'.
Creating decoders for process `\swNet30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1238$79'.
     1/1: $0\control[0:0]
Creating decoders for process `\codeBlock30657.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1165$77'.
     1/5: $0\X3[15:0]
     2/5: $0\X2[15:0]
     3/5: $0\X1[15:0]
     4/5: $0\X0[15:0]
     5/5: $0\next[0:0]
Creating decoders for process `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$492'.
Creating decoders for process `$paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$491'.
Creating decoders for process `$paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$483'.
     1/3: $1$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$482_EN[31:0]$490
     2/3: $1$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$482_DATA[31:0]$489
     3/3: $1$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$482_ADDR[5:0]$488
Creating decoders for process `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$481'.
Creating decoders for process `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:952$50'.
     1/1: $0\s2wr1[4:0]
Creating decoders for process `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:914$49'.
     1/1: $0\s2wr0[4:0]
Creating decoders for process `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:874$48'.
     1/1: $0\s1rd1[4:0]
Creating decoders for process `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:836$47'.
     1/1: $0\s1rd0[4:0]
Creating decoders for process `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:811$35'.
     1/3: $0\outFlip1[0:0]
     2/3: $0\state3[0:0]
     3/3: $0\s2rdloc[4:0]
Creating decoders for process `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:785$23'.
     1/3: $0\outFlip0_z[0:0]
     2/3: $0\state2[0:0]
     3/3: $0\s1rdloc[4:0]
Creating decoders for process `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:756$11'.
     1/4: $0\inFlip0[0:0]
     2/4: $0\state1[0:0]
     3/4: $0\s1wr_en[0:0]
     4/4: $0\s1wr0[4:0]
Creating decoders for process `\swNet30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:618$9'.
Creating decoders for process `\swNet30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:614$4'.
Creating decoders for process `\swNet30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:609$3'.
Creating decoders for process `\swNet30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:570$2'.
     1/1: $0\control[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.\index' using process `$paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$480'.
  created $dff cell `$procdff$2616' with positive edge clock.
Creating register for signal `$paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.\mem[0]' using process `$paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$480'.
  created $dff cell `$procdff$2617' with positive edge clock.
Creating register for signal `$paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.\mem[1]' using process `$paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$480'.
  created $dff cell `$procdff$2618' with positive edge clock.
Creating register for signal `$paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.\mem[2]' using process `$paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$480'.
  created $dff cell `$procdff$2619' with positive edge clock.
Creating register for signal `$paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.\index' using process `$paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$479'.
  created $dff cell `$procdff$2620' with positive edge clock.
Creating register for signal `$paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.\mem[0]' using process `$paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$479'.
  created $dff cell `$procdff$2621' with positive edge clock.
Creating register for signal `$paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.\mem[1]' using process `$paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$479'.
  created $dff cell `$procdff$2622' with positive edge clock.
Creating register for signal `$paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.\mem[2]' using process `$paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$479'.
  created $dff cell `$procdff$2623' with positive edge clock.
Creating register for signal `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.\index' using process `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$478'.
  created $dff cell `$procdff$2624' with positive edge clock.
Creating register for signal `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.\mem[0]' using process `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$478'.
  created $dff cell `$procdff$2625' with positive edge clock.
Creating register for signal `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.\mem[1]' using process `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$478'.
  created $dff cell `$procdff$2626' with positive edge clock.
Creating register for signal `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.\mem[2]' using process `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$478'.
  created $dff cell `$procdff$2627' with positive edge clock.
Creating register for signal `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.\mem[3]' using process `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$478'.
  created $dff cell `$procdff$2628' with positive edge clock.
Creating register for signal `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.\mem[4]' using process `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$478'.
  created $dff cell `$procdff$2629' with positive edge clock.
Creating register for signal `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.\mem[5]' using process `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$478'.
  created $dff cell `$procdff$2630' with positive edge clock.
Creating register for signal `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.\mem[6]' using process `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$478'.
  created $dff cell `$procdff$2631' with positive edge clock.
Creating register for signal `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000.\q_0' using process `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5369$476'.
  created $dff cell `$procdff$2632' with positive edge clock.
Creating register for signal `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000.\q_1' using process `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5369$476'.
  created $dff cell `$procdff$2633' with positive edge clock.
Creating register for signal `$paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.\index' using process `$paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$475'.
  created $dff cell `$procdff$2634' with positive edge clock.
Creating register for signal `$paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.\mem[0]' using process `$paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$475'.
  created $dff cell `$procdff$2635' with positive edge clock.
Creating register for signal `$paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.\mem[1]' using process `$paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$475'.
  created $dff cell `$procdff$2636' with positive edge clock.
Creating register for signal `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist.\out' using process `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$467'.
  created $dff cell `$procdff$2637' with positive edge clock.
Creating register for signal `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist.$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$466_ADDR' using process `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$467'.
  created $dff cell `$procdff$2638' with positive edge clock.
Creating register for signal `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist.$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$466_DATA' using process `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$467'.
  created $dff cell `$procdff$2639' with positive edge clock.
Creating register for signal `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist.$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$466_EN' using process `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$467'.
  created $dff cell `$procdff$2640' with positive edge clock.
Creating register for signal `$paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg.\count' using process `$paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$461'.
  created $dff cell `$procdff$2641' with positive edge clock.
Creating register for signal `$paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg.\active' using process `$paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$461'.
  created $dff cell `$procdff$2642' with positive edge clock.
Creating register for signal `$paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg.\count' using process `$paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$454'.
  created $dff cell `$procdff$2643' with positive edge clock.
Creating register for signal `$paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg.\active' using process `$paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$454'.
  created $dff cell `$procdff$2644' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\index' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2645' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[0]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2646' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[1]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2647' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[2]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2648' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[3]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2649' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[4]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2650' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[5]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2651' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[6]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2652' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[7]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2653' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[8]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2654' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[9]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2655' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[10]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2656' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[11]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2657' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[12]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2658' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[13]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2659' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[14]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2660' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[15]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2661' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[16]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2662' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[17]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2663' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[18]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2664' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[19]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2665' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[20]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2666' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[21]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2667' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[22]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2668' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[23]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2669' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[24]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2670' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[25]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2671' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[26]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2672' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[27]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2673' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[28]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2674' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[29]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2675' with positive edge clock.
Creating register for signal `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.\mem[30]' using process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
  created $dff cell `$procdff$2676' with positive edge clock.
Creating register for signal `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.\index' using process `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$450'.
  created $dff cell `$procdff$2677' with positive edge clock.
Creating register for signal `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.\mem[0]' using process `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$450'.
  created $dff cell `$procdff$2678' with positive edge clock.
Creating register for signal `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.\mem[1]' using process `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$450'.
  created $dff cell `$procdff$2679' with positive edge clock.
Creating register for signal `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.\mem[2]' using process `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$450'.
  created $dff cell `$procdff$2680' with positive edge clock.
Creating register for signal `$paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.\index' using process `$paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$449'.
  created $dff cell `$procdff$2681' with positive edge clock.
Creating register for signal `$paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.\mem[0]' using process `$paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$449'.
  created $dff cell `$procdff$2682' with positive edge clock.
Creating register for signal `$paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.\mem[1]' using process `$paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$449'.
  created $dff cell `$procdff$2683' with positive edge clock.
Creating register for signal `$paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.\mem[2]' using process `$paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$449'.
  created $dff cell `$procdff$2684' with positive edge clock.
Creating register for signal `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.\index' using process `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$448'.
  created $dff cell `$procdff$2685' with positive edge clock.
Creating register for signal `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.\mem[0]' using process `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$448'.
  created $dff cell `$procdff$2686' with positive edge clock.
Creating register for signal `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.\mem[1]' using process `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$448'.
  created $dff cell `$procdff$2687' with positive edge clock.
Creating register for signal `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.\mem[2]' using process `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$448'.
  created $dff cell `$procdff$2688' with positive edge clock.
Creating register for signal `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.\mem[3]' using process `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$448'.
  created $dff cell `$procdff$2689' with positive edge clock.
Creating register for signal `$paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist.\out' using process `$paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$440'.
  created $dff cell `$procdff$2690' with positive edge clock.
Creating register for signal `$paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist.$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$439_ADDR' using process `$paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$440'.
  created $dff cell `$procdff$2691' with positive edge clock.
Creating register for signal `$paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist.$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$439_DATA' using process `$paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$440'.
  created $dff cell `$procdff$2692' with positive edge clock.
Creating register for signal `$paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist.$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$439_EN' using process `$paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$440'.
  created $dff cell `$procdff$2693' with positive edge clock.
Creating register for signal `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.\index' using process `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$438'.
  created $dff cell `$procdff$2694' with positive edge clock.
Creating register for signal `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.\mem[0]' using process `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$438'.
  created $dff cell `$procdff$2695' with positive edge clock.
Creating register for signal `$paramod\addfxp\width=s32'00000000000000000000000000010000.\res [0]' using process `$paramod\addfxp\width=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5388$436'.
  created $dff cell `$procdff$2696' with positive edge clock.
Creating register for signal `$paramod\subfxp\width=s32'00000000000000000000000000010000.\res' using process `$paramod\subfxp\width=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5407$434'.
  created $dff cell `$procdff$2697' with positive edge clock.
Creating register for signal `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist.\out' using process `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$508'.
  created $dff cell `$procdff$2698' with positive edge clock.
Creating register for signal `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist.$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$507_ADDR' using process `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$508'.
  created $dff cell `$procdff$2699' with positive edge clock.
Creating register for signal `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist.$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$507_DATA' using process `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$508'.
  created $dff cell `$procdff$2700' with positive edge clock.
Creating register for signal `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist.$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$507_EN' using process `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$508'.
  created $dff cell `$procdff$2701' with positive edge clock.
Creating register for signal `$paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg.\count' using process `$paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$502'.
  created $dff cell `$procdff$2702' with positive edge clock.
Creating register for signal `$paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg.\active' using process `$paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$502'.
  created $dff cell `$procdff$2703' with positive edge clock.
Creating register for signal `$paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg.\count' using process `$paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$495'.
  created $dff cell `$procdff$2704' with positive edge clock.
Creating register for signal `$paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg.\active' using process `$paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$495'.
  created $dff cell `$procdff$2705' with positive edge clock.
Creating register for signal `\perm32252.\s2wr1' using process `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5309$427'.
  created $dff cell `$procdff$2706' with positive edge clock.
Creating register for signal `\perm32252.\s2wr0' using process `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5271$426'.
  created $dff cell `$procdff$2707' with positive edge clock.
Creating register for signal `\perm32252.\s1rd1' using process `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5231$425'.
  created $dff cell `$procdff$2708' with positive edge clock.
Creating register for signal `\perm32252.\s1rd0' using process `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5193$424'.
  created $dff cell `$procdff$2709' with positive edge clock.
Creating register for signal `\perm32252.\s2rdloc' using process `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5168$412'.
  created $dff cell `$procdff$2710' with positive edge clock.
Creating register for signal `\perm32252.\state3' using process `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5168$412'.
  created $dff cell `$procdff$2711' with positive edge clock.
Creating register for signal `\perm32252.\outFlip1' using process `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5168$412'.
  created $dff cell `$procdff$2712' with positive edge clock.
Creating register for signal `\perm32252.\s1rdloc' using process `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5142$400'.
  created $dff cell `$procdff$2713' with positive edge clock.
Creating register for signal `\perm32252.\state2' using process `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5142$400'.
  created $dff cell `$procdff$2714' with positive edge clock.
Creating register for signal `\perm32252.\outFlip0_z' using process `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5142$400'.
  created $dff cell `$procdff$2715' with positive edge clock.
Creating register for signal `\perm32252.\s1wr0' using process `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5113$388'.
  created $dff cell `$procdff$2716' with positive edge clock.
Creating register for signal `\perm32252.\s1wr_en' using process `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5113$388'.
  created $dff cell `$procdff$2717' with positive edge clock.
Creating register for signal `\perm32252.\state1' using process `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5113$388'.
  created $dff cell `$procdff$2718' with positive edge clock.
Creating register for signal `\perm32252.\inFlip0' using process `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5113$388'.
  created $dff cell `$procdff$2719' with positive edge clock.
Creating register for signal `\swNet32252.\y0' using process `\swNet32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4975$386'.
  created $dff cell `$procdff$2720' with positive edge clock.
Creating register for signal `\swNet32252.\y1' using process `\swNet32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4975$386'.
  created $dff cell `$procdff$2721' with positive edge clock.
Creating register for signal `\swNet32252.\t1_0' using process `\swNet32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4971$381'.
  created $dff cell `$procdff$2722' with positive edge clock.
Creating register for signal `\swNet32252.\t1_1' using process `\swNet32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4971$381'.
  created $dff cell `$procdff$2723' with positive edge clock.
Creating register for signal `\swNet32252.\control0' using process `\swNet32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4966$380'.
  created $dff cell `$procdff$2724' with positive edge clock.
Creating register for signal `\swNet32252.\control' using process `\swNet32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4927$379'.
  created $dff cell `$procdff$2725' with positive edge clock.
Creating register for signal `\codeBlock32174.\next' using process `\codeBlock32174.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4854$377'.
  created $dff cell `$procdff$2726' with positive edge clock.
Creating register for signal `\codeBlock32174.\X0' using process `\codeBlock32174.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4854$377'.
  created $dff cell `$procdff$2727' with positive edge clock.
Creating register for signal `\codeBlock32174.\X1' using process `\codeBlock32174.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4854$377'.
  created $dff cell `$procdff$2728' with positive edge clock.
Creating register for signal `\codeBlock32174.\X2' using process `\codeBlock32174.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4854$377'.
  created $dff cell `$procdff$2729' with positive edge clock.
Creating register for signal `\codeBlock32174.\X3' using process `\codeBlock32174.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4854$377'.
  created $dff cell `$procdff$2730' with positive edge clock.
Creating register for signal `\codeBlock31875.\next' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2731' with positive edge clock.
Creating register for signal `\codeBlock31875.\X0' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2732' with positive edge clock.
Creating register for signal `\codeBlock31875.\X1' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2733' with positive edge clock.
Creating register for signal `\codeBlock31875.\X2' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2734' with positive edge clock.
Creating register for signal `\codeBlock31875.\X3' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2735' with positive edge clock.
Creating register for signal `\codeBlock31875.\i1' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2736' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm257' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2737' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm261' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2738' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm273' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2739' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm280' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2740' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm258' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2741' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm262' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2742' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm274' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2743' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm281' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2744' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm259' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2745' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm263' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2746' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm275' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2747' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm282' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2748' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm63' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2749' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm64' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2750' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm260' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2751' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm264' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2752' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm276' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2753' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm283' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2754' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm277' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2755' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm284' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2756' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm278' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2757' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm285' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2758' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm279' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2759' with positive edge clock.
Creating register for signal `\codeBlock31875.\tm286' using process `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
  created $dff cell `$procdff$2760' with positive edge clock.
Creating register for signal `\D4_32169.\out' using process `\D4_32169.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4577$374'.
  created $dff cell `$procdff$2761' with positive edge clock.
Creating register for signal `\D4_32169.\out2' using process `\D4_32169.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4577$374'.
  created $dff cell `$procdff$2762' with positive edge clock.
Creating register for signal `\D4_32169.\out3' using process `\D4_32169.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4577$374'.
  created $dff cell `$procdff$2763' with positive edge clock.
Creating register for signal `\D2_32101.\out' using process `\D2_32101.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4527$373'.
  created $dff cell `$procdff$2764' with positive edge clock.
Creating register for signal `\D2_32101.\out2' using process `\D2_32101.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4527$373'.
  created $dff cell `$procdff$2765' with positive edge clock.
Creating register for signal `\D2_32101.\out3' using process `\D2_32101.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4527$373'.
  created $dff cell `$procdff$2766' with positive edge clock.
Creating register for signal `\DirSum_32171.\i1' using process `\DirSum_32171.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4498$368'.
  created $dff cell `$procdff$2767' with positive edge clock.
Creating register for signal `\perm31871.\s2wr1' using process `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4434$367'.
  created $dff cell `$procdff$2768' with positive edge clock.
Creating register for signal `\perm31871.\s2wr0' using process `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4396$366'.
  created $dff cell `$procdff$2769' with positive edge clock.
Creating register for signal `\perm31871.\s1rd1' using process `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4356$365'.
  created $dff cell `$procdff$2770' with positive edge clock.
Creating register for signal `\perm31871.\s1rd0' using process `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4318$364'.
  created $dff cell `$procdff$2771' with positive edge clock.
Creating register for signal `\perm31871.\s2rdloc' using process `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4293$352'.
  created $dff cell `$procdff$2772' with positive edge clock.
Creating register for signal `\perm31871.\state3' using process `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4293$352'.
  created $dff cell `$procdff$2773' with positive edge clock.
Creating register for signal `\perm31871.\outFlip1' using process `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4293$352'.
  created $dff cell `$procdff$2774' with positive edge clock.
Creating register for signal `\perm31871.\s1rdloc' using process `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4267$340'.
  created $dff cell `$procdff$2775' with positive edge clock.
Creating register for signal `\perm31871.\state2' using process `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4267$340'.
  created $dff cell `$procdff$2776' with positive edge clock.
Creating register for signal `\perm31871.\outFlip0_z' using process `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4267$340'.
  created $dff cell `$procdff$2777' with positive edge clock.
Creating register for signal `\perm31871.\s1wr0' using process `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4238$328'.
  created $dff cell `$procdff$2778' with positive edge clock.
Creating register for signal `\perm31871.\s1wr_en' using process `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4238$328'.
  created $dff cell `$procdff$2779' with positive edge clock.
Creating register for signal `\perm31871.\state1' using process `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4238$328'.
  created $dff cell `$procdff$2780' with positive edge clock.
Creating register for signal `\perm31871.\inFlip0' using process `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4238$328'.
  created $dff cell `$procdff$2781' with positive edge clock.
Creating register for signal `\swNet31871.\y0' using process `\swNet31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4100$326'.
  created $dff cell `$procdff$2782' with positive edge clock.
Creating register for signal `\swNet31871.\y1' using process `\swNet31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4100$326'.
  created $dff cell `$procdff$2783' with positive edge clock.
Creating register for signal `\swNet31871.\t1_0' using process `\swNet31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4096$321'.
  created $dff cell `$procdff$2784' with positive edge clock.
Creating register for signal `\swNet31871.\t1_1' using process `\swNet31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4096$321'.
  created $dff cell `$procdff$2785' with positive edge clock.
Creating register for signal `\swNet31871.\control0' using process `\swNet31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4091$320'.
  created $dff cell `$procdff$2786' with positive edge clock.
Creating register for signal `\swNet31871.\control' using process `\swNet31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4052$319'.
  created $dff cell `$procdff$2787' with positive edge clock.
Creating register for signal `\codeBlock31793.\next' using process `\codeBlock31793.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3979$317'.
  created $dff cell `$procdff$2788' with positive edge clock.
Creating register for signal `\codeBlock31793.\X0' using process `\codeBlock31793.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3979$317'.
  created $dff cell `$procdff$2789' with positive edge clock.
Creating register for signal `\codeBlock31793.\X1' using process `\codeBlock31793.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3979$317'.
  created $dff cell `$procdff$2790' with positive edge clock.
Creating register for signal `\codeBlock31793.\X2' using process `\codeBlock31793.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3979$317'.
  created $dff cell `$procdff$2791' with positive edge clock.
Creating register for signal `\codeBlock31793.\X3' using process `\codeBlock31793.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3979$317'.
  created $dff cell `$procdff$2792' with positive edge clock.
Creating register for signal `\codeBlock31558.\next' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2793' with positive edge clock.
Creating register for signal `\codeBlock31558.\X0' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2794' with positive edge clock.
Creating register for signal `\codeBlock31558.\X1' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2795' with positive edge clock.
Creating register for signal `\codeBlock31558.\X2' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2796' with positive edge clock.
Creating register for signal `\codeBlock31558.\X3' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2797' with positive edge clock.
Creating register for signal `\codeBlock31558.\i2' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2798' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm227' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2799' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm231' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2800' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm243' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2801' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm250' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2802' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm228' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2803' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm232' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2804' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm244' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2805' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm251' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2806' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm229' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2807' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm233' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2808' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm245' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2809' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm252' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2810' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm55' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2811' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm56' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2812' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm230' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2813' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm234' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2814' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm246' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2815' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm253' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2816' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm247' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2817' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm254' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2818' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm248' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2819' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm255' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2820' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm249' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2821' with positive edge clock.
Creating register for signal `\codeBlock31558.\tm256' using process `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
  created $dff cell `$procdff$2822' with positive edge clock.
Creating register for signal `\D8_31788.\out' using process `\D8_31788.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3718$314'.
  created $dff cell `$procdff$2823' with positive edge clock.
Creating register for signal `\D8_31788.\out2' using process `\D8_31788.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3718$314'.
  created $dff cell `$procdff$2824' with positive edge clock.
Creating register for signal `\D8_31788.\out3' using process `\D8_31788.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3718$314'.
  created $dff cell `$procdff$2825' with positive edge clock.
Creating register for signal `\D6_31752.\out' using process `\D6_31752.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3684$313'.
  created $dff cell `$procdff$2826' with positive edge clock.
Creating register for signal `\D6_31752.\out2' using process `\D6_31752.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3684$313'.
  created $dff cell `$procdff$2827' with positive edge clock.
Creating register for signal `\D6_31752.\out3' using process `\D6_31752.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3684$313'.
  created $dff cell `$procdff$2828' with positive edge clock.
Creating register for signal `\DirSum_31790.\i2' using process `\DirSum_31790.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3655$308'.
  created $dff cell `$procdff$2829' with positive edge clock.
Creating register for signal `\perm31553.\s2wr1' using process `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3607$307'.
  created $dff cell `$procdff$2830' with positive edge clock.
Creating register for signal `\perm31553.\s2wr0' using process `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3585$306'.
  created $dff cell `$procdff$2831' with positive edge clock.
Creating register for signal `\perm31553.\s1rd1' using process `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3561$305'.
  created $dff cell `$procdff$2832' with positive edge clock.
Creating register for signal `\perm31553.\s1rd0' using process `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3539$304'.
  created $dff cell `$procdff$2833' with positive edge clock.
Creating register for signal `\perm31553.\s2rdloc' using process `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3514$292'.
  created $dff cell `$procdff$2834' with positive edge clock.
Creating register for signal `\perm31553.\state3' using process `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3514$292'.
  created $dff cell `$procdff$2835' with positive edge clock.
Creating register for signal `\perm31553.\outFlip1' using process `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3514$292'.
  created $dff cell `$procdff$2836' with positive edge clock.
Creating register for signal `\perm31553.\s1rdloc' using process `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3488$280'.
  created $dff cell `$procdff$2837' with positive edge clock.
Creating register for signal `\perm31553.\state2' using process `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3488$280'.
  created $dff cell `$procdff$2838' with positive edge clock.
Creating register for signal `\perm31553.\outFlip0_z' using process `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3488$280'.
  created $dff cell `$procdff$2839' with positive edge clock.
Creating register for signal `\perm31553.\s1wr0' using process `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3459$268'.
  created $dff cell `$procdff$2840' with positive edge clock.
Creating register for signal `\perm31553.\s1wr_en' using process `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3459$268'.
  created $dff cell `$procdff$2841' with positive edge clock.
Creating register for signal `\perm31553.\state1' using process `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3459$268'.
  created $dff cell `$procdff$2842' with positive edge clock.
Creating register for signal `\perm31553.\inFlip0' using process `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3459$268'.
  created $dff cell `$procdff$2843' with positive edge clock.
Creating register for signal `\swNet31553.\y0' using process `\swNet31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3321$266'.
  created $dff cell `$procdff$2844' with positive edge clock.
Creating register for signal `\swNet31553.\y1' using process `\swNet31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3321$266'.
  created $dff cell `$procdff$2845' with positive edge clock.
Creating register for signal `\swNet31553.\t1_0' using process `\swNet31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3317$261'.
  created $dff cell `$procdff$2846' with positive edge clock.
Creating register for signal `\swNet31553.\t1_1' using process `\swNet31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3317$261'.
  created $dff cell `$procdff$2847' with positive edge clock.
Creating register for signal `\swNet31553.\control0' using process `\swNet31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3312$260'.
  created $dff cell `$procdff$2848' with positive edge clock.
Creating register for signal `\swNet31553.\control' using process `\swNet31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3289$259'.
  created $dff cell `$procdff$2849' with positive edge clock.
Creating register for signal `\codeBlock31475.\next' using process `\codeBlock31475.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3216$257'.
  created $dff cell `$procdff$2850' with positive edge clock.
Creating register for signal `\codeBlock31475.\X0' using process `\codeBlock31475.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3216$257'.
  created $dff cell `$procdff$2851' with positive edge clock.
Creating register for signal `\codeBlock31475.\X1' using process `\codeBlock31475.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3216$257'.
  created $dff cell `$procdff$2852' with positive edge clock.
Creating register for signal `\codeBlock31475.\X2' using process `\codeBlock31475.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3216$257'.
  created $dff cell `$procdff$2853' with positive edge clock.
Creating register for signal `\codeBlock31475.\X3' using process `\codeBlock31475.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3216$257'.
  created $dff cell `$procdff$2854' with positive edge clock.
Creating register for signal `\codeBlock31272.\next' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2855' with positive edge clock.
Creating register for signal `\codeBlock31272.\X0' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2856' with positive edge clock.
Creating register for signal `\codeBlock31272.\X1' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2857' with positive edge clock.
Creating register for signal `\codeBlock31272.\X2' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2858' with positive edge clock.
Creating register for signal `\codeBlock31272.\X3' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2859' with positive edge clock.
Creating register for signal `\codeBlock31272.\i3' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2860' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm197' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2861' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm201' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2862' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm213' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2863' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm220' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2864' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm198' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2865' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm202' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2866' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm214' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2867' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm221' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2868' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm199' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2869' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm203' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2870' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm215' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2871' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm222' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2872' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm47' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2873' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm48' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2874' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm200' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2875' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm204' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2876' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm216' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2877' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm223' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2878' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm217' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2879' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm224' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2880' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm218' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2881' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm225' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2882' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm219' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2883' with positive edge clock.
Creating register for signal `\codeBlock31272.\tm226' using process `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
  created $dff cell `$procdff$2884' with positive edge clock.
Creating register for signal `\D12_31470.\out' using process `\D12_31470.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2963$254'.
  created $dff cell `$procdff$2885' with positive edge clock.
Creating register for signal `\D12_31470.\out2' using process `\D12_31470.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2963$254'.
  created $dff cell `$procdff$2886' with positive edge clock.
Creating register for signal `\D12_31470.\out3' using process `\D12_31470.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2963$254'.
  created $dff cell `$procdff$2887' with positive edge clock.
Creating register for signal `\D10_31450.\out' using process `\D10_31450.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2937$253'.
  created $dff cell `$procdff$2888' with positive edge clock.
Creating register for signal `\D10_31450.\out2' using process `\D10_31450.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2937$253'.
  created $dff cell `$procdff$2889' with positive edge clock.
Creating register for signal `\D10_31450.\out3' using process `\D10_31450.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2937$253'.
  created $dff cell `$procdff$2890' with positive edge clock.
Creating register for signal `\DirSum_31472.\i3' using process `\DirSum_31472.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2908$248'.
  created $dff cell `$procdff$2891' with positive edge clock.
Creating register for signal `\perm31267.\s2wr1' using process `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2868$247'.
  created $dff cell `$procdff$2892' with positive edge clock.
Creating register for signal `\perm31267.\s2wr0' using process `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2854$246'.
  created $dff cell `$procdff$2893' with positive edge clock.
Creating register for signal `\perm31267.\s1rd1' using process `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2838$245'.
  created $dff cell `$procdff$2894' with positive edge clock.
Creating register for signal `\perm31267.\s1rd0' using process `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2824$244'.
  created $dff cell `$procdff$2895' with positive edge clock.
Creating register for signal `\perm31267.\s2rdloc' using process `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2799$232'.
  created $dff cell `$procdff$2896' with positive edge clock.
Creating register for signal `\perm31267.\state3' using process `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2799$232'.
  created $dff cell `$procdff$2897' with positive edge clock.
Creating register for signal `\perm31267.\outFlip1' using process `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2799$232'.
  created $dff cell `$procdff$2898' with positive edge clock.
Creating register for signal `\perm31267.\s1rdloc' using process `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2773$220'.
  created $dff cell `$procdff$2899' with positive edge clock.
Creating register for signal `\perm31267.\state2' using process `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2773$220'.
  created $dff cell `$procdff$2900' with positive edge clock.
Creating register for signal `\perm31267.\outFlip0_z' using process `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2773$220'.
  created $dff cell `$procdff$2901' with positive edge clock.
Creating register for signal `\perm31267.\s1wr0' using process `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2744$208'.
  created $dff cell `$procdff$2902' with positive edge clock.
Creating register for signal `\perm31267.\s1wr_en' using process `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2744$208'.
  created $dff cell `$procdff$2903' with positive edge clock.
Creating register for signal `\perm31267.\state1' using process `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2744$208'.
  created $dff cell `$procdff$2904' with positive edge clock.
Creating register for signal `\perm31267.\inFlip0' using process `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2744$208'.
  created $dff cell `$procdff$2905' with positive edge clock.
Creating register for signal `\swNet31267.\y0' using process `\swNet31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2606$206'.
  created $dff cell `$procdff$2906' with positive edge clock.
Creating register for signal `\swNet31267.\y1' using process `\swNet31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2606$206'.
  created $dff cell `$procdff$2907' with positive edge clock.
Creating register for signal `\swNet31267.\t1_0' using process `\swNet31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2602$201'.
  created $dff cell `$procdff$2908' with positive edge clock.
Creating register for signal `\swNet31267.\t1_1' using process `\swNet31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2602$201'.
  created $dff cell `$procdff$2909' with positive edge clock.
Creating register for signal `\swNet31267.\control0' using process `\swNet31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2597$200'.
  created $dff cell `$procdff$2910' with positive edge clock.
Creating register for signal `\swNet31267.\control' using process `\swNet31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2582$199'.
  created $dff cell `$procdff$2911' with positive edge clock.
Creating register for signal `\codeBlock31189.\next' using process `\codeBlock31189.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2509$197'.
  created $dff cell `$procdff$2912' with positive edge clock.
Creating register for signal `\codeBlock31189.\X0' using process `\codeBlock31189.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2509$197'.
  created $dff cell `$procdff$2913' with positive edge clock.
Creating register for signal `\codeBlock31189.\X1' using process `\codeBlock31189.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2509$197'.
  created $dff cell `$procdff$2914' with positive edge clock.
Creating register for signal `\codeBlock31189.\X2' using process `\codeBlock31189.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2509$197'.
  created $dff cell `$procdff$2915' with positive edge clock.
Creating register for signal `\codeBlock31189.\X3' using process `\codeBlock31189.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2509$197'.
  created $dff cell `$procdff$2916' with positive edge clock.
Creating register for signal `\codeBlock31002.\next' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2917' with positive edge clock.
Creating register for signal `\codeBlock31002.\X0' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2918' with positive edge clock.
Creating register for signal `\codeBlock31002.\X1' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2919' with positive edge clock.
Creating register for signal `\codeBlock31002.\X2' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2920' with positive edge clock.
Creating register for signal `\codeBlock31002.\X3' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2921' with positive edge clock.
Creating register for signal `\codeBlock31002.\i4' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2922' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm167' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2923' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm171' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2924' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm183' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2925' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm190' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2926' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm168' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2927' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm172' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2928' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm184' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2929' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm191' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2930' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm169' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2931' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm173' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2932' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm185' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2933' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm192' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2934' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm39' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2935' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm40' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2936' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm170' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2937' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm174' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2938' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm186' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2939' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm193' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2940' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm187' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2941' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm194' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2942' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm188' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2943' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm195' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2944' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm189' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2945' with positive edge clock.
Creating register for signal `\codeBlock31002.\tm196' using process `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
  created $dff cell `$procdff$2946' with positive edge clock.
Creating register for signal `\D16_31184.\out' using process `\D16_31184.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2260$194'.
  created $dff cell `$procdff$2947' with positive edge clock.
Creating register for signal `\D16_31184.\out2' using process `\D16_31184.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2260$194'.
  created $dff cell `$procdff$2948' with positive edge clock.
Creating register for signal `\D16_31184.\out3' using process `\D16_31184.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2260$194'.
  created $dff cell `$procdff$2949' with positive edge clock.
Creating register for signal `\D14_31172.\out' using process `\D14_31172.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2238$193'.
  created $dff cell `$procdff$2950' with positive edge clock.
Creating register for signal `\D14_31172.\out2' using process `\D14_31172.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2238$193'.
  created $dff cell `$procdff$2951' with positive edge clock.
Creating register for signal `\D14_31172.\out3' using process `\D14_31172.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2238$193'.
  created $dff cell `$procdff$2952' with positive edge clock.
Creating register for signal `\DirSum_31186.\i4' using process `\DirSum_31186.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2209$188'.
  created $dff cell `$procdff$2953' with positive edge clock.
Creating register for signal `\perm30997.\s2wr1' using process `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2173$187'.
  created $dff cell `$procdff$2954' with positive edge clock.
Creating register for signal `\perm30997.\s2wr0' using process `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2163$186'.
  created $dff cell `$procdff$2955' with positive edge clock.
Creating register for signal `\perm30997.\s1rd1' using process `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2151$185'.
  created $dff cell `$procdff$2956' with positive edge clock.
Creating register for signal `\perm30997.\s1rd0' using process `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2141$184'.
  created $dff cell `$procdff$2957' with positive edge clock.
Creating register for signal `\perm30997.\s2rdloc' using process `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2116$172'.
  created $dff cell `$procdff$2958' with positive edge clock.
Creating register for signal `\perm30997.\state3' using process `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2116$172'.
  created $dff cell `$procdff$2959' with positive edge clock.
Creating register for signal `\perm30997.\outFlip1' using process `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2116$172'.
  created $dff cell `$procdff$2960' with positive edge clock.
Creating register for signal `\perm30997.\s1rdloc' using process `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2090$160'.
  created $dff cell `$procdff$2961' with positive edge clock.
Creating register for signal `\perm30997.\state2' using process `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2090$160'.
  created $dff cell `$procdff$2962' with positive edge clock.
Creating register for signal `\perm30997.\outFlip0_z' using process `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2090$160'.
  created $dff cell `$procdff$2963' with positive edge clock.
Creating register for signal `\perm30997.\s1wr0' using process `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2061$148'.
  created $dff cell `$procdff$2964' with positive edge clock.
Creating register for signal `\perm30997.\s1wr_en' using process `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2061$148'.
  created $dff cell `$procdff$2965' with positive edge clock.
Creating register for signal `\perm30997.\state1' using process `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2061$148'.
  created $dff cell `$procdff$2966' with positive edge clock.
Creating register for signal `\perm30997.\inFlip0' using process `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2061$148'.
  created $dff cell `$procdff$2967' with positive edge clock.
Creating register for signal `\swNet30997.\y0' using process `\swNet30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1923$146'.
  created $dff cell `$procdff$2968' with positive edge clock.
Creating register for signal `\swNet30997.\y1' using process `\swNet30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1923$146'.
  created $dff cell `$procdff$2969' with positive edge clock.
Creating register for signal `\swNet30997.\t1_0' using process `\swNet30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1919$141'.
  created $dff cell `$procdff$2970' with positive edge clock.
Creating register for signal `\swNet30997.\t1_1' using process `\swNet30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1919$141'.
  created $dff cell `$procdff$2971' with positive edge clock.
Creating register for signal `\swNet30997.\control0' using process `\swNet30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1914$140'.
  created $dff cell `$procdff$2972' with positive edge clock.
Creating register for signal `\swNet30997.\control' using process `\swNet30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1903$139'.
  created $dff cell `$procdff$2973' with positive edge clock.
Creating register for signal `\codeBlock30919.\next' using process `\codeBlock30919.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1830$137'.
  created $dff cell `$procdff$2974' with positive edge clock.
Creating register for signal `\codeBlock30919.\X0' using process `\codeBlock30919.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1830$137'.
  created $dff cell `$procdff$2975' with positive edge clock.
Creating register for signal `\codeBlock30919.\X1' using process `\codeBlock30919.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1830$137'.
  created $dff cell `$procdff$2976' with positive edge clock.
Creating register for signal `\codeBlock30919.\X2' using process `\codeBlock30919.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1830$137'.
  created $dff cell `$procdff$2977' with positive edge clock.
Creating register for signal `\codeBlock30919.\X3' using process `\codeBlock30919.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1830$137'.
  created $dff cell `$procdff$2978' with positive edge clock.
Creating register for signal `\codeBlock30740.\next' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$2979' with positive edge clock.
Creating register for signal `\codeBlock30740.\X0' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$2980' with positive edge clock.
Creating register for signal `\codeBlock30740.\X1' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$2981' with positive edge clock.
Creating register for signal `\codeBlock30740.\X2' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$2982' with positive edge clock.
Creating register for signal `\codeBlock30740.\X3' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$2983' with positive edge clock.
Creating register for signal `\codeBlock30740.\i5' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$2984' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm137' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$2985' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm141' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$2986' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm153' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$2987' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm160' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$2988' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm138' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$2989' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm142' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$2990' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm154' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$2991' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm161' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$2992' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm139' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$2993' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm143' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$2994' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm155' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$2995' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm162' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$2996' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm31' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$2997' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm32' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$2998' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm140' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$2999' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm144' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$3000' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm156' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$3001' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm163' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$3002' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm157' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$3003' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm164' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$3004' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm158' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$3005' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm165' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$3006' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm159' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$3007' with positive edge clock.
Creating register for signal `\codeBlock30740.\tm166' using process `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
  created $dff cell `$procdff$3008' with positive edge clock.
Creating register for signal `\D20_30914.\out' using process `\D20_30914.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1583$134'.
  created $dff cell `$procdff$3009' with positive edge clock.
Creating register for signal `\D20_30914.\out2' using process `\D20_30914.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1583$134'.
  created $dff cell `$procdff$3010' with positive edge clock.
Creating register for signal `\D20_30914.\out3' using process `\D20_30914.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1583$134'.
  created $dff cell `$procdff$3011' with positive edge clock.
Creating register for signal `\D18_30906.\out' using process `\D18_30906.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1563$133'.
  created $dff cell `$procdff$3012' with positive edge clock.
Creating register for signal `\D18_30906.\out2' using process `\D18_30906.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1563$133'.
  created $dff cell `$procdff$3013' with positive edge clock.
Creating register for signal `\D18_30906.\out3' using process `\D18_30906.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1563$133'.
  created $dff cell `$procdff$3014' with positive edge clock.
Creating register for signal `\DirSum_30916.\i5' using process `\DirSum_30916.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1534$128'.
  created $dff cell `$procdff$3015' with positive edge clock.
Creating register for signal `\perm30735.\s2wr1' using process `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1500$127'.
  created $dff cell `$procdff$3016' with positive edge clock.
Creating register for signal `\perm30735.\s2wr0' using process `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1492$126'.
  created $dff cell `$procdff$3017' with positive edge clock.
Creating register for signal `\perm30735.\s1rd1' using process `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1482$125'.
  created $dff cell `$procdff$3018' with positive edge clock.
Creating register for signal `\perm30735.\s1rd0' using process `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1474$124'.
  created $dff cell `$procdff$3019' with positive edge clock.
Creating register for signal `\perm30735.\s2rdloc' using process `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1449$112'.
  created $dff cell `$procdff$3020' with positive edge clock.
Creating register for signal `\perm30735.\state3' using process `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1449$112'.
  created $dff cell `$procdff$3021' with positive edge clock.
Creating register for signal `\perm30735.\outFlip1' using process `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1449$112'.
  created $dff cell `$procdff$3022' with positive edge clock.
Creating register for signal `\perm30735.\s1rdloc' using process `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1423$100'.
  created $dff cell `$procdff$3023' with positive edge clock.
Creating register for signal `\perm30735.\state2' using process `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1423$100'.
  created $dff cell `$procdff$3024' with positive edge clock.
Creating register for signal `\perm30735.\outFlip0_z' using process `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1423$100'.
  created $dff cell `$procdff$3025' with positive edge clock.
Creating register for signal `\perm30735.\s1wr0' using process `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1394$88'.
  created $dff cell `$procdff$3026' with positive edge clock.
Creating register for signal `\perm30735.\s1wr_en' using process `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1394$88'.
  created $dff cell `$procdff$3027' with positive edge clock.
Creating register for signal `\perm30735.\state1' using process `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1394$88'.
  created $dff cell `$procdff$3028' with positive edge clock.
Creating register for signal `\perm30735.\inFlip0' using process `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1394$88'.
  created $dff cell `$procdff$3029' with positive edge clock.
Creating register for signal `\swNet30735.\y0' using process `\swNet30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1256$86'.
  created $dff cell `$procdff$3030' with positive edge clock.
Creating register for signal `\swNet30735.\y1' using process `\swNet30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1256$86'.
  created $dff cell `$procdff$3031' with positive edge clock.
Creating register for signal `\swNet30735.\t1_0' using process `\swNet30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1252$81'.
  created $dff cell `$procdff$3032' with positive edge clock.
Creating register for signal `\swNet30735.\t1_1' using process `\swNet30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1252$81'.
  created $dff cell `$procdff$3033' with positive edge clock.
Creating register for signal `\swNet30735.\control0' using process `\swNet30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1247$80'.
  created $dff cell `$procdff$3034' with positive edge clock.
Creating register for signal `\swNet30735.\control' using process `\swNet30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1238$79'.
  created $dff cell `$procdff$3035' with positive edge clock.
Creating register for signal `\codeBlock30657.\next' using process `\codeBlock30657.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1165$77'.
  created $dff cell `$procdff$3036' with positive edge clock.
Creating register for signal `\codeBlock30657.\X0' using process `\codeBlock30657.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1165$77'.
  created $dff cell `$procdff$3037' with positive edge clock.
Creating register for signal `\codeBlock30657.\X1' using process `\codeBlock30657.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1165$77'.
  created $dff cell `$procdff$3038' with positive edge clock.
Creating register for signal `\codeBlock30657.\X2' using process `\codeBlock30657.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1165$77'.
  created $dff cell `$procdff$3039' with positive edge clock.
Creating register for signal `\codeBlock30657.\X3' using process `\codeBlock30657.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1165$77'.
  created $dff cell `$procdff$3040' with positive edge clock.
Creating register for signal `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.\index' using process `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$492'.
  created $dff cell `$procdff$3041' with positive edge clock.
Creating register for signal `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.\mem[0]' using process `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$492'.
  created $dff cell `$procdff$3042' with positive edge clock.
Creating register for signal `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.\mem[1]' using process `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$492'.
  created $dff cell `$procdff$3043' with positive edge clock.
Creating register for signal `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.\mem[2]' using process `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$492'.
  created $dff cell `$procdff$3044' with positive edge clock.
Creating register for signal `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.\mem[3]' using process `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$492'.
  created $dff cell `$procdff$3045' with positive edge clock.
Creating register for signal `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.\mem[4]' using process `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$492'.
  created $dff cell `$procdff$3046' with positive edge clock.
Creating register for signal `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.\mem[5]' using process `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$492'.
  created $dff cell `$procdff$3047' with positive edge clock.
Creating register for signal `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.\mem[6]' using process `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$492'.
  created $dff cell `$procdff$3048' with positive edge clock.
Creating register for signal `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.\mem[7]' using process `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$492'.
  created $dff cell `$procdff$3049' with positive edge clock.
Creating register for signal `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.\mem[8]' using process `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$492'.
  created $dff cell `$procdff$3050' with positive edge clock.
Creating register for signal `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.\mem[9]' using process `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$492'.
  created $dff cell `$procdff$3051' with positive edge clock.
Creating register for signal `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.\mem[10]' using process `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$492'.
  created $dff cell `$procdff$3052' with positive edge clock.
Creating register for signal `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.\mem[11]' using process `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$492'.
  created $dff cell `$procdff$3053' with positive edge clock.
Creating register for signal `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.\mem[12]' using process `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$492'.
  created $dff cell `$procdff$3054' with positive edge clock.
Creating register for signal `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.\mem[13]' using process `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$492'.
  created $dff cell `$procdff$3055' with positive edge clock.
Creating register for signal `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.\mem[14]' using process `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$492'.
  created $dff cell `$procdff$3056' with positive edge clock.
Creating register for signal `$paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.\index' using process `$paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$491'.
  created $dff cell `$procdff$3057' with positive edge clock.
Creating register for signal `$paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.\mem[0]' using process `$paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$491'.
  created $dff cell `$procdff$3058' with positive edge clock.
Creating register for signal `$paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.\mem[1]' using process `$paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$491'.
  created $dff cell `$procdff$3059' with positive edge clock.
Creating register for signal `$paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.\mem[2]' using process `$paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$491'.
  created $dff cell `$procdff$3060' with positive edge clock.
Creating register for signal `$paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist.\out' using process `$paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$483'.
  created $dff cell `$procdff$3061' with positive edge clock.
Creating register for signal `$paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist.$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$482_ADDR' using process `$paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$483'.
  created $dff cell `$procdff$3062' with positive edge clock.
Creating register for signal `$paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist.$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$482_DATA' using process `$paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$483'.
  created $dff cell `$procdff$3063' with positive edge clock.
Creating register for signal `$paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist.$memwr$\mem$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1039$482_EN' using process `$paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$483'.
  created $dff cell `$procdff$3064' with positive edge clock.
Creating register for signal `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.\index' using process `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$481'.
  created $dff cell `$procdff$3065' with positive edge clock.
Creating register for signal `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.\mem[0]' using process `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$481'.
  created $dff cell `$procdff$3066' with positive edge clock.
Creating register for signal `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.\mem[1]' using process `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$481'.
  created $dff cell `$procdff$3067' with positive edge clock.
Creating register for signal `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.\mem[2]' using process `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$481'.
  created $dff cell `$procdff$3068' with positive edge clock.
Creating register for signal `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.\mem[3]' using process `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$481'.
  created $dff cell `$procdff$3069' with positive edge clock.
Creating register for signal `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.\mem[4]' using process `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$481'.
  created $dff cell `$procdff$3070' with positive edge clock.
Creating register for signal `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.\mem[5]' using process `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$481'.
  created $dff cell `$procdff$3071' with positive edge clock.
Creating register for signal `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.\mem[6]' using process `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$481'.
  created $dff cell `$procdff$3072' with positive edge clock.
Creating register for signal `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.\mem[7]' using process `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$481'.
  created $dff cell `$procdff$3073' with positive edge clock.
Creating register for signal `\perm30653.\s2wr1' using process `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:952$50'.
  created $dff cell `$procdff$3074' with positive edge clock.
Creating register for signal `\perm30653.\s2wr0' using process `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:914$49'.
  created $dff cell `$procdff$3075' with positive edge clock.
Creating register for signal `\perm30653.\s1rd1' using process `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:874$48'.
  created $dff cell `$procdff$3076' with positive edge clock.
Creating register for signal `\perm30653.\s1rd0' using process `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:836$47'.
  created $dff cell `$procdff$3077' with positive edge clock.
Creating register for signal `\perm30653.\s2rdloc' using process `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:811$35'.
  created $dff cell `$procdff$3078' with positive edge clock.
Creating register for signal `\perm30653.\state3' using process `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:811$35'.
  created $dff cell `$procdff$3079' with positive edge clock.
Creating register for signal `\perm30653.\outFlip1' using process `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:811$35'.
  created $dff cell `$procdff$3080' with positive edge clock.
Creating register for signal `\perm30653.\s1rdloc' using process `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:785$23'.
  created $dff cell `$procdff$3081' with positive edge clock.
Creating register for signal `\perm30653.\state2' using process `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:785$23'.
  created $dff cell `$procdff$3082' with positive edge clock.
Creating register for signal `\perm30653.\outFlip0_z' using process `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:785$23'.
  created $dff cell `$procdff$3083' with positive edge clock.
Creating register for signal `\perm30653.\s1wr0' using process `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:756$11'.
  created $dff cell `$procdff$3084' with positive edge clock.
Creating register for signal `\perm30653.\s1wr_en' using process `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:756$11'.
  created $dff cell `$procdff$3085' with positive edge clock.
Creating register for signal `\perm30653.\state1' using process `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:756$11'.
  created $dff cell `$procdff$3086' with positive edge clock.
Creating register for signal `\perm30653.\inFlip0' using process `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:756$11'.
  created $dff cell `$procdff$3087' with positive edge clock.
Creating register for signal `\swNet30653.\y0' using process `\swNet30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:618$9'.
  created $dff cell `$procdff$3088' with positive edge clock.
Creating register for signal `\swNet30653.\y1' using process `\swNet30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:618$9'.
  created $dff cell `$procdff$3089' with positive edge clock.
Creating register for signal `\swNet30653.\t1_0' using process `\swNet30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:614$4'.
  created $dff cell `$procdff$3090' with positive edge clock.
Creating register for signal `\swNet30653.\t1_1' using process `\swNet30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:614$4'.
  created $dff cell `$procdff$3091' with positive edge clock.
Creating register for signal `\swNet30653.\control0' using process `\swNet30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:609$3'.
  created $dff cell `$procdff$3092' with positive edge clock.
Creating register for signal `\swNet30653.\control' using process `\swNet30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:570$2'.
  created $dff cell `$procdff$3093' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$480'.
Removing empty process `$paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$479'.
Removing empty process `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$478'.
Removing empty process `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5369$476'.
Removing empty process `$paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$475'.
Found and cleaned up 1 empty switch in `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$467'.
Removing empty process `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$467'.
Found and cleaned up 4 empty switches in `$paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$461'.
Removing empty process `$paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$461'.
Found and cleaned up 4 empty switches in `$paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$454'.
Removing empty process `$paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$454'.
Removing empty process `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$451'.
Removing empty process `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$450'.
Removing empty process `$paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$449'.
Removing empty process `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$448'.
Found and cleaned up 1 empty switch in `$paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$440'.
Removing empty process `$paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$440'.
Removing empty process `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$438'.
Removing empty process `$paramod\addfxp\width=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5388$436'.
Removing empty process `$paramod\subfxp\width=s32'00000000000000000000000000010000.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5407$434'.
Found and cleaned up 1 empty switch in `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$508'.
Removing empty process `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$508'.
Found and cleaned up 4 empty switches in `$paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$502'.
Removing empty process `$paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$502'.
Found and cleaned up 4 empty switches in `$paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$495'.
Removing empty process `$paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1076$495'.
Found and cleaned up 1 empty switch in `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5309$427'.
Removing empty process `perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5309$427'.
Found and cleaned up 1 empty switch in `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5271$426'.
Removing empty process `perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5271$426'.
Found and cleaned up 1 empty switch in `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5231$425'.
Removing empty process `perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5231$425'.
Found and cleaned up 1 empty switch in `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5193$424'.
Removing empty process `perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5193$424'.
Found and cleaned up 3 empty switches in `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5168$412'.
Removing empty process `perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5168$412'.
Found and cleaned up 3 empty switches in `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5142$400'.
Removing empty process `perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5142$400'.
Found and cleaned up 3 empty switches in `\perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5113$388'.
Removing empty process `perm32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:5113$388'.
Removing empty process `swNet32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4975$386'.
Removing empty process `swNet32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4971$381'.
Removing empty process `swNet32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4966$380'.
Found and cleaned up 1 empty switch in `\swNet32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4927$379'.
Removing empty process `swNet32252.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4927$379'.
Found and cleaned up 1 empty switch in `\codeBlock32174.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4854$377'.
Removing empty process `codeBlock32174.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4854$377'.
Found and cleaned up 1 empty switch in `\codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
Removing empty process `codeBlock31875.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4737$375'.
Found and cleaned up 1 empty switch in `\D4_32169.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4577$374'.
Removing empty process `D4_32169.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4577$374'.
Found and cleaned up 1 empty switch in `\D2_32101.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4527$373'.
Removing empty process `D2_32101.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4527$373'.
Found and cleaned up 3 empty switches in `\DirSum_32171.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4498$368'.
Removing empty process `DirSum_32171.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4498$368'.
Found and cleaned up 1 empty switch in `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4434$367'.
Removing empty process `perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4434$367'.
Found and cleaned up 1 empty switch in `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4396$366'.
Removing empty process `perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4396$366'.
Found and cleaned up 1 empty switch in `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4356$365'.
Removing empty process `perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4356$365'.
Found and cleaned up 1 empty switch in `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4318$364'.
Removing empty process `perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4318$364'.
Found and cleaned up 3 empty switches in `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4293$352'.
Removing empty process `perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4293$352'.
Found and cleaned up 3 empty switches in `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4267$340'.
Removing empty process `perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4267$340'.
Found and cleaned up 3 empty switches in `\perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4238$328'.
Removing empty process `perm31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4238$328'.
Removing empty process `swNet31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4100$326'.
Removing empty process `swNet31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4096$321'.
Removing empty process `swNet31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4091$320'.
Found and cleaned up 1 empty switch in `\swNet31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4052$319'.
Removing empty process `swNet31871.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4052$319'.
Found and cleaned up 1 empty switch in `\codeBlock31793.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3979$317'.
Removing empty process `codeBlock31793.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3979$317'.
Found and cleaned up 1 empty switch in `\codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
Removing empty process `codeBlock31558.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3862$315'.
Found and cleaned up 1 empty switch in `\D8_31788.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3718$314'.
Removing empty process `D8_31788.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3718$314'.
Found and cleaned up 1 empty switch in `\D6_31752.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3684$313'.
Removing empty process `D6_31752.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3684$313'.
Found and cleaned up 3 empty switches in `\DirSum_31790.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3655$308'.
Removing empty process `DirSum_31790.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3655$308'.
Found and cleaned up 1 empty switch in `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3607$307'.
Removing empty process `perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3607$307'.
Found and cleaned up 1 empty switch in `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3585$306'.
Removing empty process `perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3585$306'.
Found and cleaned up 1 empty switch in `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3561$305'.
Removing empty process `perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3561$305'.
Found and cleaned up 1 empty switch in `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3539$304'.
Removing empty process `perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3539$304'.
Found and cleaned up 3 empty switches in `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3514$292'.
Removing empty process `perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3514$292'.
Found and cleaned up 3 empty switches in `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3488$280'.
Removing empty process `perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3488$280'.
Found and cleaned up 3 empty switches in `\perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3459$268'.
Removing empty process `perm31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3459$268'.
Removing empty process `swNet31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3321$266'.
Removing empty process `swNet31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3317$261'.
Removing empty process `swNet31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3312$260'.
Found and cleaned up 1 empty switch in `\swNet31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3289$259'.
Removing empty process `swNet31553.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3289$259'.
Found and cleaned up 1 empty switch in `\codeBlock31475.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3216$257'.
Removing empty process `codeBlock31475.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3216$257'.
Found and cleaned up 1 empty switch in `\codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
Removing empty process `codeBlock31272.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3099$255'.
Found and cleaned up 1 empty switch in `\D12_31470.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2963$254'.
Removing empty process `D12_31470.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2963$254'.
Found and cleaned up 1 empty switch in `\D10_31450.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2937$253'.
Removing empty process `D10_31450.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2937$253'.
Found and cleaned up 3 empty switches in `\DirSum_31472.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2908$248'.
Removing empty process `DirSum_31472.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2908$248'.
Found and cleaned up 1 empty switch in `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2868$247'.
Removing empty process `perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2868$247'.
Found and cleaned up 1 empty switch in `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2854$246'.
Removing empty process `perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2854$246'.
Found and cleaned up 1 empty switch in `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2838$245'.
Removing empty process `perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2838$245'.
Found and cleaned up 1 empty switch in `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2824$244'.
Removing empty process `perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2824$244'.
Found and cleaned up 3 empty switches in `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2799$232'.
Removing empty process `perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2799$232'.
Found and cleaned up 3 empty switches in `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2773$220'.
Removing empty process `perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2773$220'.
Found and cleaned up 3 empty switches in `\perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2744$208'.
Removing empty process `perm31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2744$208'.
Removing empty process `swNet31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2606$206'.
Removing empty process `swNet31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2602$201'.
Removing empty process `swNet31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2597$200'.
Found and cleaned up 1 empty switch in `\swNet31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2582$199'.
Removing empty process `swNet31267.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2582$199'.
Found and cleaned up 1 empty switch in `\codeBlock31189.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2509$197'.
Removing empty process `codeBlock31189.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2509$197'.
Found and cleaned up 1 empty switch in `\codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
Removing empty process `codeBlock31002.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2392$195'.
Found and cleaned up 1 empty switch in `\D16_31184.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2260$194'.
Removing empty process `D16_31184.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2260$194'.
Found and cleaned up 1 empty switch in `\D14_31172.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2238$193'.
Removing empty process `D14_31172.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2238$193'.
Found and cleaned up 3 empty switches in `\DirSum_31186.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2209$188'.
Removing empty process `DirSum_31186.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2209$188'.
Found and cleaned up 1 empty switch in `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2173$187'.
Removing empty process `perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2173$187'.
Found and cleaned up 1 empty switch in `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2163$186'.
Removing empty process `perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2163$186'.
Found and cleaned up 1 empty switch in `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2151$185'.
Removing empty process `perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2151$185'.
Found and cleaned up 1 empty switch in `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2141$184'.
Removing empty process `perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2141$184'.
Found and cleaned up 3 empty switches in `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2116$172'.
Removing empty process `perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2116$172'.
Found and cleaned up 3 empty switches in `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2090$160'.
Removing empty process `perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2090$160'.
Found and cleaned up 3 empty switches in `\perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2061$148'.
Removing empty process `perm30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2061$148'.
Removing empty process `swNet30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1923$146'.
Removing empty process `swNet30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1919$141'.
Removing empty process `swNet30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1914$140'.
Found and cleaned up 1 empty switch in `\swNet30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1903$139'.
Removing empty process `swNet30997.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1903$139'.
Found and cleaned up 1 empty switch in `\codeBlock30919.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1830$137'.
Removing empty process `codeBlock30919.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1830$137'.
Found and cleaned up 1 empty switch in `\codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
Removing empty process `codeBlock30740.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1713$135'.
Found and cleaned up 1 empty switch in `\D20_30914.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1583$134'.
Removing empty process `D20_30914.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1583$134'.
Found and cleaned up 1 empty switch in `\D18_30906.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1563$133'.
Removing empty process `D18_30906.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1563$133'.
Found and cleaned up 3 empty switches in `\DirSum_30916.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1534$128'.
Removing empty process `DirSum_30916.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1534$128'.
Found and cleaned up 1 empty switch in `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1500$127'.
Removing empty process `perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1500$127'.
Found and cleaned up 1 empty switch in `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1492$126'.
Removing empty process `perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1492$126'.
Found and cleaned up 1 empty switch in `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1482$125'.
Removing empty process `perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1482$125'.
Found and cleaned up 1 empty switch in `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1474$124'.
Removing empty process `perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1474$124'.
Found and cleaned up 3 empty switches in `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1449$112'.
Removing empty process `perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1449$112'.
Found and cleaned up 3 empty switches in `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1423$100'.
Removing empty process `perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1423$100'.
Found and cleaned up 3 empty switches in `\perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1394$88'.
Removing empty process `perm30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1394$88'.
Removing empty process `swNet30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1256$86'.
Removing empty process `swNet30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1252$81'.
Removing empty process `swNet30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1247$80'.
Found and cleaned up 1 empty switch in `\swNet30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1238$79'.
Removing empty process `swNet30735.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1238$79'.
Found and cleaned up 1 empty switch in `\codeBlock30657.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1165$77'.
Removing empty process `codeBlock30657.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1165$77'.
Removing empty process `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$492'.
Removing empty process `$paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$491'.
Found and cleaned up 1 empty switch in `$paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$483'.
Removing empty process `$paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1035$483'.
Removing empty process `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1056$481'.
Found and cleaned up 1 empty switch in `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:952$50'.
Removing empty process `perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:952$50'.
Found and cleaned up 1 empty switch in `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:914$49'.
Removing empty process `perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:914$49'.
Found and cleaned up 1 empty switch in `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:874$48'.
Removing empty process `perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:874$48'.
Found and cleaned up 1 empty switch in `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:836$47'.
Removing empty process `perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:836$47'.
Found and cleaned up 3 empty switches in `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:811$35'.
Removing empty process `perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:811$35'.
Found and cleaned up 3 empty switches in `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:785$23'.
Removing empty process `perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:785$23'.
Found and cleaned up 3 empty switches in `\perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:756$11'.
Removing empty process `perm30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:756$11'.
Removing empty process `swNet30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:618$9'.
Removing empty process `swNet30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:614$4'.
Removing empty process `swNet30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:609$3'.
Found and cleaned up 1 empty switch in `\swNet30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:570$2'.
Removing empty process `swNet30653.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:570$2'.
Cleaned up 154 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Optimizing module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Optimizing module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Optimizing module $paramod\multfix\WIDTH=s32'00000000000000000000000000010000.
Optimizing module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Optimizing module $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist.
Optimizing module $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg.
<suppressed ~2 debug messages>
Optimizing module $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg.
<suppressed ~2 debug messages>
Optimizing module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Optimizing module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Optimizing module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Optimizing module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Optimizing module $paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist.
Optimizing module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Optimizing module $paramod\addfxp\width=s32'00000000000000000000000000010000.
Optimizing module $paramod\subfxp\width=s32'00000000000000000000000000010000.
Optimizing module $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist.
Optimizing module $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg.
<suppressed ~2 debug messages>
Optimizing module $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg.
<suppressed ~2 debug messages>
Optimizing module perm32252.
<suppressed ~31 debug messages>
Optimizing module swNet32252.
<suppressed ~5 debug messages>
Optimizing module rc32254.
Optimizing module codeBlock32174.
<suppressed ~6 debug messages>
Optimizing module codeBlock31875.
<suppressed ~1 debug messages>
Optimizing module D4_32169.
<suppressed ~1 debug messages>
Optimizing module D2_32101.
<suppressed ~1 debug messages>
Optimizing module DirSum_32171.
<suppressed ~2 debug messages>
Optimizing module perm31871.
<suppressed ~31 debug messages>
Optimizing module swNet31871.
<suppressed ~5 debug messages>
Optimizing module rc31873.
Optimizing module codeBlock31793.
<suppressed ~6 debug messages>
Optimizing module codeBlock31558.
<suppressed ~1 debug messages>
Optimizing module D8_31788.
<suppressed ~1 debug messages>
Optimizing module D6_31752.
<suppressed ~1 debug messages>
Optimizing module DirSum_31790.
<suppressed ~2 debug messages>
Optimizing module perm31553.
<suppressed ~31 debug messages>
Optimizing module swNet31553.
<suppressed ~5 debug messages>
Optimizing module rc31555.
Optimizing module codeBlock31475.
<suppressed ~6 debug messages>
Optimizing module codeBlock31272.
<suppressed ~1 debug messages>
Optimizing module D12_31470.
<suppressed ~1 debug messages>
Optimizing module D10_31450.
<suppressed ~1 debug messages>
Optimizing module DirSum_31472.
<suppressed ~2 debug messages>
Optimizing module perm31267.
<suppressed ~31 debug messages>
Optimizing module swNet31267.
<suppressed ~5 debug messages>
Optimizing module rc31269.
Optimizing module codeBlock31189.
<suppressed ~6 debug messages>
Optimizing module codeBlock31002.
<suppressed ~1 debug messages>
Optimizing module D16_31184.
<suppressed ~1 debug messages>
Optimizing module D14_31172.
<suppressed ~1 debug messages>
Optimizing module DirSum_31186.
<suppressed ~2 debug messages>
Optimizing module perm30997.
<suppressed ~31 debug messages>
Optimizing module swNet30997.
<suppressed ~5 debug messages>
Optimizing module rc30999.
Optimizing module codeBlock30919.
<suppressed ~6 debug messages>
Optimizing module codeBlock30740.
<suppressed ~1 debug messages>
Optimizing module D20_30914.
<suppressed ~2 debug messages>
Optimizing module D18_30906.
<suppressed ~2 debug messages>
Optimizing module DirSum_30916.
<suppressed ~3 debug messages>
Optimizing module perm30735.
<suppressed ~40 debug messages>
Optimizing module swNet30735.
<suppressed ~5 debug messages>
Optimizing module rc30737.
Optimizing module codeBlock30657.
<suppressed ~6 debug messages>
Optimizing module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Optimizing module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Optimizing module $paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist.
Optimizing module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Optimizing module perm30653.
<suppressed ~31 debug messages>
Optimizing module swNet30653.
<suppressed ~5 debug messages>
Optimizing module rc30655.
Optimizing module dft_top.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Optimizing module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Optimizing module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Optimizing module $paramod\multfix\WIDTH=s32'00000000000000000000000000010000.
Optimizing module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Optimizing module $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist.
Optimizing module $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg.
Optimizing module $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg.
Optimizing module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Optimizing module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Optimizing module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Optimizing module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Optimizing module $paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist.
Optimizing module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Optimizing module $paramod\addfxp\width=s32'00000000000000000000000000010000.
Optimizing module $paramod\subfxp\width=s32'00000000000000000000000000010000.
Optimizing module $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist.
Optimizing module $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg.
Optimizing module $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg.
Optimizing module perm32252.
Optimizing module swNet32252.
Optimizing module rc32254.
Optimizing module codeBlock32174.
Optimizing module codeBlock31875.
Optimizing module D4_32169.
Optimizing module D2_32101.
Optimizing module DirSum_32171.
Optimizing module perm31871.
Optimizing module swNet31871.
Optimizing module rc31873.
Optimizing module codeBlock31793.
Optimizing module codeBlock31558.
Optimizing module D8_31788.
Optimizing module D6_31752.
Optimizing module DirSum_31790.
Optimizing module perm31553.
Optimizing module swNet31553.
Optimizing module rc31555.
Optimizing module codeBlock31475.
Optimizing module codeBlock31272.
Optimizing module D12_31470.
Optimizing module D10_31450.
Optimizing module DirSum_31472.
Optimizing module perm31267.
Optimizing module swNet31267.
Optimizing module rc31269.
Optimizing module codeBlock31189.
Optimizing module codeBlock31002.
Optimizing module D16_31184.
Optimizing module D14_31172.
Optimizing module DirSum_31186.
Optimizing module perm30997.
Optimizing module swNet30997.
Optimizing module rc30999.
Optimizing module codeBlock30919.
Optimizing module codeBlock30740.
Optimizing module D20_30914.
Optimizing module D18_30906.
Optimizing module DirSum_30916.
Optimizing module perm30735.
Optimizing module swNet30735.
Optimizing module rc30737.
Optimizing module codeBlock30657.
Optimizing module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Optimizing module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Optimizing module $paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist.
Optimizing module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Optimizing module perm30653.
Optimizing module swNet30653.
Optimizing module rc30655.
Optimizing module dft_top.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO'.
Finding identical cells in module `$paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO'.
Finding identical cells in module `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO'.
Finding identical cells in module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Finding identical cells in module `$paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO'.
Finding identical cells in module `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist'.
Finding identical cells in module `$paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO'.
Finding identical cells in module `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO'.
Finding identical cells in module `$paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO'.
Finding identical cells in module `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO'.
Finding identical cells in module `$paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist'.
Finding identical cells in module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Finding identical cells in module `$paramod\addfxp\width=s32'00000000000000000000000000010000'.
Finding identical cells in module `$paramod\subfxp\width=s32'00000000000000000000000000010000'.
Finding identical cells in module `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist'.
Finding identical cells in module `$paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg'.
<suppressed ~3 debug messages>
Finding identical cells in module `\perm32252'.
<suppressed ~240 debug messages>
Finding identical cells in module `\swNet32252'.
<suppressed ~3 debug messages>
Finding identical cells in module `\rc32254'.
Finding identical cells in module `\codeBlock32174'.
Finding identical cells in module `\codeBlock31875'.
Finding identical cells in module `\D4_32169'.
Finding identical cells in module `\D2_32101'.
Finding identical cells in module `\DirSum_32171'.
Finding identical cells in module `\perm31871'.
<suppressed ~240 debug messages>
Finding identical cells in module `\swNet31871'.
<suppressed ~3 debug messages>
Finding identical cells in module `\rc31873'.
Finding identical cells in module `\codeBlock31793'.
Finding identical cells in module `\codeBlock31558'.
Finding identical cells in module `\D8_31788'.
Finding identical cells in module `\D6_31752'.
Finding identical cells in module `\DirSum_31790'.
Finding identical cells in module `\perm31553'.
<suppressed ~144 debug messages>
Finding identical cells in module `\swNet31553'.
<suppressed ~3 debug messages>
Finding identical cells in module `\rc31555'.
Finding identical cells in module `\codeBlock31475'.
Finding identical cells in module `\codeBlock31272'.
Finding identical cells in module `\D12_31470'.
Finding identical cells in module `\D10_31450'.
Finding identical cells in module `\DirSum_31472'.
Finding identical cells in module `\perm31267'.
<suppressed ~96 debug messages>
Finding identical cells in module `\swNet31267'.
<suppressed ~3 debug messages>
Finding identical cells in module `\rc31269'.
Finding identical cells in module `\codeBlock31189'.
Finding identical cells in module `\codeBlock31002'.
Finding identical cells in module `\D16_31184'.
Finding identical cells in module `\D14_31172'.
Finding identical cells in module `\DirSum_31186'.
Finding identical cells in module `\perm30997'.
<suppressed ~72 debug messages>
Finding identical cells in module `\swNet30997'.
<suppressed ~3 debug messages>
Finding identical cells in module `\rc30999'.
Finding identical cells in module `\codeBlock30919'.
Finding identical cells in module `\codeBlock30740'.
Finding identical cells in module `\D20_30914'.
Finding identical cells in module `\D18_30906'.
Finding identical cells in module `\DirSum_30916'.
Finding identical cells in module `\perm30735'.
<suppressed ~42 debug messages>
Finding identical cells in module `\swNet30735'.
<suppressed ~3 debug messages>
Finding identical cells in module `\rc30737'.
Finding identical cells in module `\codeBlock30657'.
Finding identical cells in module `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO'.
Finding identical cells in module `$paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO'.
Finding identical cells in module `$paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist'.
Finding identical cells in module `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO'.
Finding identical cells in module `\perm30653'.
<suppressed ~240 debug messages>
Finding identical cells in module `\swNet30653'.
<suppressed ~3 debug messages>
Finding identical cells in module `\rc30655'.
Finding identical cells in module `\dft_top'.
Removed a total of 369 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\multfix\WIDTH=s32'00000000000000000000000000010000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\addfxp\width=s32'00000000000000000000000000010000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\subfxp\width=s32'00000000000000000000000000010000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \perm32252..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \swNet32252..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rc32254..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock32174..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \codeBlock31875..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D4_32169..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D2_32101..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DirSum_32171..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \perm31871..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \swNet31871..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rc31873..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock31793..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \codeBlock31558..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D8_31788..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D6_31752..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DirSum_31790..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \perm31553..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \swNet31553..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rc31555..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock31475..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \codeBlock31272..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D12_31470..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D10_31450..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DirSum_31472..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \perm31267..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \swNet31267..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rc31269..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock31189..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \codeBlock31002..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D16_31184..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D14_31172..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DirSum_31186..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \perm30997..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \swNet30997..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rc30999..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock30919..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \codeBlock30740..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D20_30914..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D18_30906..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DirSum_30916..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \perm30735..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \swNet30735..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rc30737..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock30657..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \perm30653..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \swNet30653..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rc30655..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dft_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~338 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
  Optimizing cells in module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
  Optimizing cells in module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
  Optimizing cells in module $paramod\multfix\WIDTH=s32'00000000000000000000000000010000.
  Optimizing cells in module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
  Optimizing cells in module $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist.
    Consolidated identical input bits for $mux cell $procmux$517:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$517_Y
      New ports: A=1'0, B=1'1, Y=$procmux$517_Y [0]
      New connections: $procmux$517_Y [31:1] = { $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] }
  Optimizing cells in module $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist.
  Optimizing cells in module $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg.
  Optimizing cells in module $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg.
  Optimizing cells in module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
  Optimizing cells in module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
  Optimizing cells in module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
  Optimizing cells in module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
  Optimizing cells in module $paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist.
    Consolidated identical input bits for $mux cell $procmux$566:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$566_Y
      New ports: A=1'0, B=1'1, Y=$procmux$566_Y [0]
      New connections: $procmux$566_Y [31:1] = { $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] $procmux$566_Y [0] }
  Optimizing cells in module $paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist.
  Optimizing cells in module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
  Optimizing cells in module $paramod\addfxp\width=s32'00000000000000000000000000010000.
  Optimizing cells in module $paramod\subfxp\width=s32'00000000000000000000000000010000.
  Optimizing cells in module $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist.
    Consolidated identical input bits for $mux cell $procmux$575:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$575_Y
      New ports: A=1'0, B=1'1, Y=$procmux$575_Y [0]
      New connections: $procmux$575_Y [31:1] = { $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] $procmux$575_Y [0] }
  Optimizing cells in module $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist.
  Optimizing cells in module $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg.
  Optimizing cells in module $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg.
  Optimizing cells in module \perm32252.
  Optimizing cells in module \swNet32252.
    New ctrl vector for $pmux cell $procmux$845: { $auto$opt_reduce.cc:134:opt_mux$3101 $auto$opt_reduce.cc:134:opt_mux$3099 }
  Optimizing cells in module \swNet32252.
  Optimizing cells in module \rc32254.
  Optimizing cells in module \codeBlock32174.
  Optimizing cells in module \codeBlock31875.
  Optimizing cells in module \D4_32169.
    New ctrl vector for $pmux cell $procmux$978: { $procmux$1010_CMP $procmux$994_CMP $auto$opt_reduce.cc:134:opt_mux$3131 $auto$opt_reduce.cc:134:opt_mux$3129 $auto$opt_reduce.cc:134:opt_mux$3127 $auto$opt_reduce.cc:134:opt_mux$3125 $auto$opt_reduce.cc:134:opt_mux$3123 $auto$opt_reduce.cc:134:opt_mux$3121 $auto$opt_reduce.cc:134:opt_mux$3119 $auto$opt_reduce.cc:134:opt_mux$3117 $auto$opt_reduce.cc:134:opt_mux$3115 $auto$opt_reduce.cc:134:opt_mux$3113 $auto$opt_reduce.cc:134:opt_mux$3111 $auto$opt_reduce.cc:134:opt_mux$3109 $auto$opt_reduce.cc:134:opt_mux$3107 $auto$opt_reduce.cc:134:opt_mux$3105 $auto$opt_reduce.cc:134:opt_mux$3103 }
  Optimizing cells in module \D4_32169.
  Optimizing cells in module \D2_32101.
  Optimizing cells in module \DirSum_32171.
  Optimizing cells in module \perm31871.
  Optimizing cells in module \swNet31871.
    New ctrl vector for $pmux cell $procmux$1275: { $auto$opt_reduce.cc:134:opt_mux$3135 $auto$opt_reduce.cc:134:opt_mux$3133 }
  Optimizing cells in module \swNet31871.
  Optimizing cells in module \rc31873.
  Optimizing cells in module \codeBlock31793.
  Optimizing cells in module \codeBlock31558.
  Optimizing cells in module \D8_31788.
    New ctrl vector for $pmux cell $procmux$1408: { $procmux$1424_CMP $procmux$1416_CMP $auto$opt_reduce.cc:134:opt_mux$3149 $auto$opt_reduce.cc:134:opt_mux$3147 $auto$opt_reduce.cc:134:opt_mux$3145 $auto$opt_reduce.cc:134:opt_mux$3143 $auto$opt_reduce.cc:134:opt_mux$3141 $auto$opt_reduce.cc:134:opt_mux$3139 $auto$opt_reduce.cc:134:opt_mux$3137 }
  Optimizing cells in module \D8_31788.
  Optimizing cells in module \D6_31752.
  Optimizing cells in module \DirSum_31790.
  Optimizing cells in module \perm31553.
  Optimizing cells in module \swNet31553.
    New ctrl vector for $pmux cell $procmux$1609: { $auto$opt_reduce.cc:134:opt_mux$3153 $auto$opt_reduce.cc:134:opt_mux$3151 }
  Optimizing cells in module \swNet31553.
  Optimizing cells in module \rc31555.
  Optimizing cells in module \codeBlock31475.
  Optimizing cells in module \codeBlock31272.
  Optimizing cells in module \D12_31470.
    New ctrl vector for $pmux cell $procmux$1726: { $procmux$1734_CMP $procmux$1730_CMP $auto$opt_reduce.cc:134:opt_mux$3159 $auto$opt_reduce.cc:134:opt_mux$3157 $auto$opt_reduce.cc:134:opt_mux$3155 }
  Optimizing cells in module \D12_31470.
  Optimizing cells in module \D10_31450.
  Optimizing cells in module \DirSum_31472.
  Optimizing cells in module \perm31267.
  Optimizing cells in module \swNet31267.
    New ctrl vector for $pmux cell $procmux$1879: { $auto$opt_reduce.cc:134:opt_mux$3163 $auto$opt_reduce.cc:134:opt_mux$3161 }
  Optimizing cells in module \swNet31267.
  Optimizing cells in module \rc31269.
  Optimizing cells in module \codeBlock31189.
  Optimizing cells in module \codeBlock31002.
  Optimizing cells in module \D16_31184.
    New ctrl vector for $pmux cell $procmux$1988: { $procmux$1992_CMP $procmux$1990_CMP $auto$opt_reduce.cc:134:opt_mux$3165 }
  Optimizing cells in module \D16_31184.
  Optimizing cells in module \D14_31172.
  Optimizing cells in module \DirSum_31186.
  Optimizing cells in module \perm30997.
  Optimizing cells in module \swNet30997.
    New ctrl vector for $pmux cell $procmux$2117: { $auto$opt_reduce.cc:134:opt_mux$3169 $auto$opt_reduce.cc:134:opt_mux$3167 }
  Optimizing cells in module \swNet30997.
  Optimizing cells in module \rc30999.
  Optimizing cells in module \codeBlock30919.
  Optimizing cells in module \codeBlock30740.
  Optimizing cells in module \D20_30914.
  Optimizing cells in module \D18_30906.
  Optimizing cells in module \DirSum_30916.
  Optimizing cells in module \perm30735.
  Optimizing cells in module \swNet30735.
  Optimizing cells in module \rc30737.
  Optimizing cells in module \codeBlock30657.
  Optimizing cells in module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
  Optimizing cells in module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
  Optimizing cells in module $paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist.
    Consolidated identical input bits for $mux cell $procmux$2353:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$2353_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2353_Y [0]
      New connections: $procmux$2353_Y [31:1] = { $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] $procmux$2353_Y [0] }
  Optimizing cells in module $paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist.
  Optimizing cells in module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
  Optimizing cells in module \perm30653.
  Optimizing cells in module \swNet30653.
    New ctrl vector for $pmux cell $procmux$2583: { $auto$opt_reduce.cc:134:opt_mux$3173 $auto$opt_reduce.cc:134:opt_mux$3171 }
  Optimizing cells in module \swNet30653.
  Optimizing cells in module \rc30655.
  Optimizing cells in module \dft_top.
Performed a total of 14 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO'.
Finding identical cells in module `$paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO'.
Finding identical cells in module `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO'.
Finding identical cells in module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Finding identical cells in module `$paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO'.
Finding identical cells in module `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist'.
Finding identical cells in module `$paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg'.
Finding identical cells in module `$paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg'.
Finding identical cells in module `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO'.
Finding identical cells in module `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO'.
Finding identical cells in module `$paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO'.
Finding identical cells in module `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO'.
Finding identical cells in module `$paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist'.
Finding identical cells in module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Finding identical cells in module `$paramod\addfxp\width=s32'00000000000000000000000000010000'.
Finding identical cells in module `$paramod\subfxp\width=s32'00000000000000000000000000010000'.
Finding identical cells in module `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist'.
Finding identical cells in module `$paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg'.
Finding identical cells in module `$paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg'.
Finding identical cells in module `\perm32252'.
<suppressed ~15 debug messages>
Finding identical cells in module `\swNet32252'.
Finding identical cells in module `\rc32254'.
Finding identical cells in module `\codeBlock32174'.
Finding identical cells in module `\codeBlock31875'.
Finding identical cells in module `\D4_32169'.
Finding identical cells in module `\D2_32101'.
Finding identical cells in module `\DirSum_32171'.
Finding identical cells in module `\perm31871'.
<suppressed ~15 debug messages>
Finding identical cells in module `\swNet31871'.
Finding identical cells in module `\rc31873'.
Finding identical cells in module `\codeBlock31793'.
Finding identical cells in module `\codeBlock31558'.
Finding identical cells in module `\D8_31788'.
Finding identical cells in module `\D6_31752'.
Finding identical cells in module `\DirSum_31790'.
Finding identical cells in module `\perm31553'.
<suppressed ~15 debug messages>
Finding identical cells in module `\swNet31553'.
Finding identical cells in module `\rc31555'.
Finding identical cells in module `\codeBlock31475'.
Finding identical cells in module `\codeBlock31272'.
Finding identical cells in module `\D12_31470'.
Finding identical cells in module `\D10_31450'.
Finding identical cells in module `\DirSum_31472'.
Finding identical cells in module `\perm31267'.
<suppressed ~15 debug messages>
Finding identical cells in module `\swNet31267'.
Finding identical cells in module `\rc31269'.
Finding identical cells in module `\codeBlock31189'.
Finding identical cells in module `\codeBlock31002'.
Finding identical cells in module `\D16_31184'.
Finding identical cells in module `\D14_31172'.
Finding identical cells in module `\DirSum_31186'.
Finding identical cells in module `\perm30997'.
<suppressed ~15 debug messages>
Finding identical cells in module `\swNet30997'.
Finding identical cells in module `\rc30999'.
Finding identical cells in module `\codeBlock30919'.
Finding identical cells in module `\codeBlock30740'.
Finding identical cells in module `\D20_30914'.
Finding identical cells in module `\D18_30906'.
Finding identical cells in module `\DirSum_30916'.
Finding identical cells in module `\perm30735'.
<suppressed ~15 debug messages>
Finding identical cells in module `\swNet30735'.
Finding identical cells in module `\rc30737'.
Finding identical cells in module `\codeBlock30657'.
Finding identical cells in module `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO'.
Finding identical cells in module `$paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO'.
Finding identical cells in module `$paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist'.
Finding identical cells in module `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO'.
Finding identical cells in module `\perm30653'.
<suppressed ~15 debug messages>
Finding identical cells in module `\swNet30653'.
Finding identical cells in module `\rc30655'.
Finding identical cells in module `\dft_top'.
Removed a total of 35 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 1-bit at position 1 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 2 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 3 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 4 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 5 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 6 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 7 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 8 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 9 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 10 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 11 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 12 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 13 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 14 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 15 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 16 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 17 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 18 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 19 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 20 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 21 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 22 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 23 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 24 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 25 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 26 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 27 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 28 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 29 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 30 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 0-bit at position 31 on $procdff$2616 ($dff) from module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Setting constant 1-bit at position 0 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 1-bit at position 1 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 2 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 3 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 4 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 5 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 6 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 7 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 8 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 9 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 10 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 11 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 12 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 13 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 14 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 15 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 16 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 17 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 18 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 19 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 20 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 21 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 22 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 23 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 24 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 25 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 26 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 27 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 28 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 29 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 30 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 0-bit at position 31 on $procdff$2620 ($dff) from module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Setting constant 1-bit at position 0 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 1-bit at position 1 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 1-bit at position 2 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 3 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 4 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 5 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 6 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 7 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 8 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 9 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 10 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 11 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 12 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 13 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 14 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 15 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 16 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 17 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 18 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 19 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 20 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 21 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 22 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 23 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 24 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 25 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 26 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 27 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 28 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 29 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 30 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 31 on $procdff$2624 ($dff) from module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Setting constant 0-bit at position 0 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 1-bit at position 1 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 2 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 3 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 4 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 5 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 6 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 7 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 8 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 9 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 10 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 11 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 12 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 13 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 14 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 15 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 16 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 17 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 18 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 19 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 20 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 21 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 22 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 23 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 24 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 25 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 26 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 27 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 28 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 29 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 30 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Setting constant 0-bit at position 31 on $procdff$2634 ($dff) from module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Adding SRST signal on $procdff$2641 ($dff) from module $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg (D = $procmux$534_Y [5:1], Q = \count [5:1], rval = 5'00000).
Adding SRST signal on $procdff$2641 ($dff) from module $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg (D = $procmux$540_Y [0], Q = \count [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3177 ($sdff) from module $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg (D = $procmux$540_Y [0], Q = \count [0]).
Adding EN signal on $auto$ff.cc:262:slice$3174 ($sdff) from module $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1090$465_Y [5:1], Q = \count [5:1]).
Adding SRST signal on $procdff$2642 ($dff) from module $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg (D = $procmux$529_Y, Q = \active, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3182 ($sdff) from module $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg (D = $procmux$529_Y, Q = \active).
Adding SRST signal on $procdff$2643 ($dff) from module $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg (D = $procmux$554_Y [5:1], Q = \count [5:1], rval = 5'00000).
Adding SRST signal on $procdff$2643 ($dff) from module $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg (D = $procmux$560_Y [0], Q = \count [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3189 ($sdff) from module $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg (D = $procmux$560_Y [0], Q = \count [0]).
Adding EN signal on $auto$ff.cc:262:slice$3186 ($sdff) from module $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1090$458_Y [5:1], Q = \count [5:1]).
Adding SRST signal on $procdff$2644 ($dff) from module $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg (D = $procmux$549_Y, Q = \active, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3194 ($sdff) from module $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg (D = $procmux$549_Y, Q = \active).
Setting constant 1-bit at position 0 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 1-bit at position 1 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 1-bit at position 2 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 1-bit at position 3 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 1-bit at position 4 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 5 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 6 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 7 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 8 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 9 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 10 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 11 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 12 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 13 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 14 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 15 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 16 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 17 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 18 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 19 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 20 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 21 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 22 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 23 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 24 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 25 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 26 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 27 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 28 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 29 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 30 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 0-bit at position 31 on $procdff$2645 ($dff) from module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Setting constant 1-bit at position 0 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 1-bit at position 1 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 2 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 3 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 4 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 5 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 6 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 7 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 8 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 9 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 10 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 11 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 12 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 13 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 14 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 15 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 16 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 17 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 18 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 19 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 20 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 21 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 22 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 23 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 24 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 25 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 26 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 27 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 28 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 29 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 30 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 0-bit at position 31 on $procdff$2677 ($dff) from module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Setting constant 1-bit at position 0 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 1-bit at position 1 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 2 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 3 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 4 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 5 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 6 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 7 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 8 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 9 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 10 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 11 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 12 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 13 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 14 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 15 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 16 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 17 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 18 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 19 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 20 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 21 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 22 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 23 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 24 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 25 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 26 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 27 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 28 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 29 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 30 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 31 on $procdff$2681 ($dff) from module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Setting constant 0-bit at position 0 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 1 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 1-bit at position 2 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 3 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 4 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 5 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 6 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 7 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 8 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 9 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 10 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 11 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 12 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 13 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 14 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 15 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 16 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 17 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 18 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 19 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 20 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 21 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 22 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 23 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 24 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 25 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 26 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 27 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 28 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 29 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 30 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 0-bit at position 31 on $procdff$2685 ($dff) from module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Setting constant 1-bit at position 0 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 1 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 2 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 3 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 4 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 5 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 6 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 7 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 8 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 9 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 10 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 11 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 12 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 13 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 14 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 15 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 16 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 17 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 18 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 19 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 20 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 21 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 22 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 23 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 24 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 25 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 26 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 27 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 28 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 29 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 30 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Setting constant 0-bit at position 31 on $procdff$2694 ($dff) from module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Adding SRST signal on $procdff$2703 ($dff) from module $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg (D = $procmux$587_Y, Q = \active, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3198 ($sdff) from module $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg (D = $procmux$587_Y, Q = \active).
Adding SRST signal on $procdff$2702 ($dff) from module $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg (D = $procmux$592_Y [4:1], Q = \count [4:1], rval = 4'0000).
Adding SRST signal on $procdff$2702 ($dff) from module $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg (D = $procmux$598_Y [0], Q = \count [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3205 ($sdff) from module $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg (D = $procmux$598_Y [0], Q = \count [0]).
Adding EN signal on $auto$ff.cc:262:slice$3202 ($sdff) from module $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1090$506_Y [4:1], Q = \count [4:1]).
Adding SRST signal on $procdff$2705 ($dff) from module $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg (D = $procmux$607_Y, Q = \active, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3210 ($sdff) from module $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg (D = $procmux$607_Y, Q = \active).
Adding SRST signal on $procdff$2704 ($dff) from module $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg (D = $procmux$612_Y [4:1], Q = \count [4:1], rval = 4'0000).
Adding SRST signal on $procdff$2704 ($dff) from module $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg (D = $procmux$618_Y [0], Q = \count [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3217 ($sdff) from module $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg (D = $procmux$618_Y [0], Q = \count [0]).
Adding EN signal on $auto$ff.cc:262:slice$3214 ($sdff) from module $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1090$499_Y [4:1], Q = \count [4:1]).
Adding SRST signal on $procdff$2719 ($dff) from module perm32252 (D = $procmux$813_Y, Q = \inFlip0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3222 ($sdff) from module perm32252 (D = $procmux$813_Y, Q = \inFlip0).
Adding SRST signal on $procdff$2718 ($dff) from module perm32252 (D = $procmux$822_Y, Q = \state1, rval = 1'0).
Adding EN signal on $procdff$2717 ($dff) from module perm32252 (D = $procmux$831_Y, Q = \s1wr_en).
Adding EN signal on $procdff$2716 ($dff) from module perm32252 (D = $procmux$840_Y, Q = \s1wr0).
Adding SRST signal on $auto$ff.cc:262:slice$3228 ($dffe) from module perm32252 (D = $procmux$836_Y, Q = \s1wr0, rval = 5'00000).
Adding SRST signal on $procdff$2715 ($dff) from module perm32252 (D = $procmux$786_Y, Q = \outFlip0_z, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3230 ($sdff) from module perm32252 (D = $procmux$786_Y, Q = \outFlip0_z).
Adding SRST signal on $procdff$2714 ($dff) from module perm32252 (D = $procmux$795_Y, Q = \state2, rval = 1'0).
Adding EN signal on $procdff$2713 ($dff) from module perm32252 (D = $procmux$804_Y, Q = \s1rdloc).
Adding SRST signal on $auto$ff.cc:262:slice$3235 ($dffe) from module perm32252 (D = $procmux$800_Y, Q = \s1rdloc, rval = 5'00000).
Adding SRST signal on $procdff$2712 ($dff) from module perm32252 (D = $procmux$759_Y, Q = \outFlip1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3237 ($sdff) from module perm32252 (D = $procmux$759_Y, Q = \outFlip1).
Adding SRST signal on $procdff$2711 ($dff) from module perm32252 (D = $procmux$768_Y, Q = \state3, rval = 1'0).
Adding EN signal on $procdff$2710 ($dff) from module perm32252 (D = $procmux$777_Y, Q = \s2rdloc).
Adding SRST signal on $auto$ff.cc:262:slice$3242 ($dffe) from module perm32252 (D = $procmux$773_Y, Q = \s2rdloc, rval = 5'00000).
Adding EN signal on $procdff$2709 ($dff) from module perm32252 (D = $procmux$722_Y, Q = \s1rd0).
Adding EN signal on $procdff$2708 ($dff) from module perm32252 (D = $procmux$689_Y, Q = \s1rd1).
Adding EN signal on $procdff$2707 ($dff) from module perm32252 (D = $procmux$656_Y, Q = \s2wr0).
Adding EN signal on $procdff$2706 ($dff) from module perm32252 (D = $procmux$623_Y, Q = \s2wr1).
Adding EN signal on $procdff$2726 ($dff) from module codeBlock32174 (D = \next_in, Q = \next).
Adding EN signal on $procdff$2727 ($dff) from module codeBlock32174 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$2728 ($dff) from module codeBlock32174 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$2729 ($dff) from module codeBlock32174 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$2730 ($dff) from module codeBlock32174 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$2760 ($dff) from module codeBlock31875 (D = \tm285, Q = \tm286).
Adding EN signal on $procdff$2731 ($dff) from module codeBlock31875 (D = \next_in, Q = \next).
Adding EN signal on $procdff$2732 ($dff) from module codeBlock31875 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$2733 ($dff) from module codeBlock31875 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$2734 ($dff) from module codeBlock31875 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$2735 ($dff) from module codeBlock31875 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$2736 ($dff) from module codeBlock31875 (D = \i1_in, Q = \i1).
Adding EN signal on $procdff$2737 ($dff) from module codeBlock31875 (D = \X2, Q = \tm257).
Adding EN signal on $procdff$2738 ($dff) from module codeBlock31875 (D = \X3, Q = \tm261).
Adding EN signal on $procdff$2739 ($dff) from module codeBlock31875 (D = \X0, Q = \tm273).
Adding EN signal on $procdff$2740 ($dff) from module codeBlock31875 (D = \X1, Q = \tm280).
Adding EN signal on $procdff$2741 ($dff) from module codeBlock31875 (D = \tm257, Q = \tm258).
Adding EN signal on $procdff$2742 ($dff) from module codeBlock31875 (D = \tm261, Q = \tm262).
Adding EN signal on $procdff$2743 ($dff) from module codeBlock31875 (D = \tm273, Q = \tm274).
Adding EN signal on $procdff$2744 ($dff) from module codeBlock31875 (D = \tm280, Q = \tm281).
Adding EN signal on $procdff$2745 ($dff) from module codeBlock31875 (D = \tm258, Q = \tm259).
Adding EN signal on $procdff$2746 ($dff) from module codeBlock31875 (D = \tm262, Q = \tm263).
Adding EN signal on $procdff$2747 ($dff) from module codeBlock31875 (D = \tm274, Q = \tm275).
Adding EN signal on $procdff$2748 ($dff) from module codeBlock31875 (D = \tm281, Q = \tm282).
Adding SRST signal on $procdff$2749 ($dff) from module codeBlock31875 (D = \tm24, Q = \tm63, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2750 ($dff) from module codeBlock31875 (D = \tm25, Q = \tm64, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2751 ($dff) from module codeBlock31875 (D = \tm259, Q = \tm260, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2752 ($dff) from module codeBlock31875 (D = \tm263, Q = \tm264, rval = 16'0000000000000000).
Adding EN signal on $procdff$2753 ($dff) from module codeBlock31875 (D = \tm275, Q = \tm276).
Adding EN signal on $procdff$2754 ($dff) from module codeBlock31875 (D = \tm282, Q = \tm283).
Adding EN signal on $procdff$2755 ($dff) from module codeBlock31875 (D = \tm276, Q = \tm277).
Adding EN signal on $procdff$2756 ($dff) from module codeBlock31875 (D = \tm283, Q = \tm284).
Adding EN signal on $procdff$2757 ($dff) from module codeBlock31875 (D = \tm277, Q = \tm278).
Adding EN signal on $procdff$2758 ($dff) from module codeBlock31875 (D = \tm284, Q = \tm285).
Adding EN signal on $procdff$2759 ($dff) from module codeBlock31875 (D = \tm278, Q = \tm279).
Adding SRST signal on $procdff$2767 ($dff) from module DirSum_32171 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:4508$372_Y [4:0], Q = \i1, rval = 5'00000).
Adding SRST signal on $procdff$2781 ($dff) from module perm31871 (D = $procmux$1243_Y, Q = \inFlip0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3294 ($sdff) from module perm31871 (D = $procmux$1243_Y, Q = \inFlip0).
Adding SRST signal on $procdff$2780 ($dff) from module perm31871 (D = $procmux$1252_Y, Q = \state1, rval = 1'0).
Adding EN signal on $procdff$2779 ($dff) from module perm31871 (D = $procmux$1261_Y, Q = \s1wr_en).
Adding EN signal on $procdff$2778 ($dff) from module perm31871 (D = $procmux$1270_Y, Q = \s1wr0).
Adding SRST signal on $auto$ff.cc:262:slice$3300 ($dffe) from module perm31871 (D = $procmux$1266_Y, Q = \s1wr0, rval = 5'00000).
Adding SRST signal on $procdff$2777 ($dff) from module perm31871 (D = $procmux$1216_Y, Q = \outFlip0_z, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3302 ($sdff) from module perm31871 (D = $procmux$1216_Y, Q = \outFlip0_z).
Adding SRST signal on $procdff$2776 ($dff) from module perm31871 (D = $procmux$1225_Y, Q = \state2, rval = 1'0).
Adding EN signal on $procdff$2775 ($dff) from module perm31871 (D = $procmux$1234_Y, Q = \s1rdloc).
Adding SRST signal on $auto$ff.cc:262:slice$3307 ($dffe) from module perm31871 (D = $procmux$1230_Y, Q = \s1rdloc, rval = 5'00000).
Adding SRST signal on $procdff$2774 ($dff) from module perm31871 (D = $procmux$1189_Y, Q = \outFlip1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3309 ($sdff) from module perm31871 (D = $procmux$1189_Y, Q = \outFlip1).
Adding SRST signal on $procdff$2773 ($dff) from module perm31871 (D = $procmux$1198_Y, Q = \state3, rval = 1'0).
Adding EN signal on $procdff$2772 ($dff) from module perm31871 (D = $procmux$1207_Y, Q = \s2rdloc).
Adding SRST signal on $auto$ff.cc:262:slice$3314 ($dffe) from module perm31871 (D = $procmux$1203_Y, Q = \s2rdloc, rval = 5'00000).
Adding EN signal on $procdff$2771 ($dff) from module perm31871 (D = $procmux$1152_Y, Q = \s1rd0).
Adding EN signal on $procdff$2770 ($dff) from module perm31871 (D = $procmux$1119_Y, Q = \s1rd1).
Adding EN signal on $procdff$2769 ($dff) from module perm31871 (D = $procmux$1086_Y, Q = \s2wr0).
Adding EN signal on $procdff$2768 ($dff) from module perm31871 (D = $procmux$1053_Y, Q = \s2wr1).
Adding EN signal on $procdff$2788 ($dff) from module codeBlock31793 (D = \next_in, Q = \next).
Adding EN signal on $procdff$2789 ($dff) from module codeBlock31793 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$2790 ($dff) from module codeBlock31793 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$2791 ($dff) from module codeBlock31793 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$2792 ($dff) from module codeBlock31793 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$2822 ($dff) from module codeBlock31558 (D = \tm255, Q = \tm256).
Adding EN signal on $procdff$2793 ($dff) from module codeBlock31558 (D = \next_in, Q = \next).
Adding EN signal on $procdff$2794 ($dff) from module codeBlock31558 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$2795 ($dff) from module codeBlock31558 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$2796 ($dff) from module codeBlock31558 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$2797 ($dff) from module codeBlock31558 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$2798 ($dff) from module codeBlock31558 (D = \i2_in, Q = \i2).
Adding EN signal on $procdff$2799 ($dff) from module codeBlock31558 (D = \X2, Q = \tm227).
Adding EN signal on $procdff$2800 ($dff) from module codeBlock31558 (D = \X3, Q = \tm231).
Adding EN signal on $procdff$2801 ($dff) from module codeBlock31558 (D = \X0, Q = \tm243).
Adding EN signal on $procdff$2802 ($dff) from module codeBlock31558 (D = \X1, Q = \tm250).
Adding EN signal on $procdff$2803 ($dff) from module codeBlock31558 (D = \tm227, Q = \tm228).
Adding EN signal on $procdff$2804 ($dff) from module codeBlock31558 (D = \tm231, Q = \tm232).
Adding EN signal on $procdff$2805 ($dff) from module codeBlock31558 (D = \tm243, Q = \tm244).
Adding EN signal on $procdff$2806 ($dff) from module codeBlock31558 (D = \tm250, Q = \tm251).
Adding EN signal on $procdff$2807 ($dff) from module codeBlock31558 (D = \tm228, Q = \tm229).
Adding EN signal on $procdff$2808 ($dff) from module codeBlock31558 (D = \tm232, Q = \tm233).
Adding EN signal on $procdff$2809 ($dff) from module codeBlock31558 (D = \tm244, Q = \tm245).
Adding EN signal on $procdff$2810 ($dff) from module codeBlock31558 (D = \tm251, Q = \tm252).
Adding SRST signal on $procdff$2811 ($dff) from module codeBlock31558 (D = \tm19, Q = \tm55, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2812 ($dff) from module codeBlock31558 (D = \tm20, Q = \tm56, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2813 ($dff) from module codeBlock31558 (D = \tm229, Q = \tm230, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2814 ($dff) from module codeBlock31558 (D = \tm233, Q = \tm234, rval = 16'0000000000000000).
Adding EN signal on $procdff$2815 ($dff) from module codeBlock31558 (D = \tm245, Q = \tm246).
Adding EN signal on $procdff$2816 ($dff) from module codeBlock31558 (D = \tm252, Q = \tm253).
Adding EN signal on $procdff$2817 ($dff) from module codeBlock31558 (D = \tm246, Q = \tm247).
Adding EN signal on $procdff$2818 ($dff) from module codeBlock31558 (D = \tm253, Q = \tm254).
Adding EN signal on $procdff$2819 ($dff) from module codeBlock31558 (D = \tm247, Q = \tm248).
Adding EN signal on $procdff$2820 ($dff) from module codeBlock31558 (D = \tm254, Q = \tm255).
Adding EN signal on $procdff$2821 ($dff) from module codeBlock31558 (D = \tm248, Q = \tm249).
Adding SRST signal on $procdff$2829 ($dff) from module DirSum_31790 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:3665$312_Y [3:0], Q = \i2, rval = 4'0000).
Adding SRST signal on $procdff$2843 ($dff) from module perm31553 (D = $procmux$1577_Y, Q = \inFlip0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3366 ($sdff) from module perm31553 (D = $procmux$1577_Y, Q = \inFlip0).
Adding SRST signal on $procdff$2842 ($dff) from module perm31553 (D = $procmux$1586_Y, Q = \state1, rval = 1'0).
Adding EN signal on $procdff$2841 ($dff) from module perm31553 (D = $procmux$1595_Y, Q = \s1wr_en).
Adding SRST signal on $procdff$2836 ($dff) from module perm31553 (D = $procmux$1523_Y, Q = \outFlip1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3372 ($sdff) from module perm31553 (D = $procmux$1523_Y, Q = \outFlip1).
Adding EN signal on $procdff$2840 ($dff) from module perm31553 (D = $procmux$1604_Y, Q = \s1wr0).
Adding SRST signal on $auto$ff.cc:262:slice$3376 ($dffe) from module perm31553 (D = $procmux$1600_Y, Q = \s1wr0, rval = 4'0000).
Adding SRST signal on $procdff$2839 ($dff) from module perm31553 (D = $procmux$1550_Y, Q = \outFlip0_z, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3378 ($sdff) from module perm31553 (D = $procmux$1550_Y, Q = \outFlip0_z).
Adding SRST signal on $procdff$2838 ($dff) from module perm31553 (D = $procmux$1559_Y, Q = \state2, rval = 1'0).
Adding EN signal on $procdff$2837 ($dff) from module perm31553 (D = $procmux$1568_Y, Q = \s1rdloc).
Adding SRST signal on $auto$ff.cc:262:slice$3383 ($dffe) from module perm31553 (D = $procmux$1564_Y, Q = \s1rdloc, rval = 4'0000).
Adding SRST signal on $procdff$2835 ($dff) from module perm31553 (D = $procmux$1532_Y, Q = \state3, rval = 1'0).
Adding EN signal on $procdff$2834 ($dff) from module perm31553 (D = $procmux$1541_Y, Q = \s2rdloc).
Adding SRST signal on $auto$ff.cc:262:slice$3386 ($dffe) from module perm31553 (D = $procmux$1537_Y, Q = \s2rdloc, rval = 4'0000).
Adding EN signal on $procdff$2833 ($dff) from module perm31553 (D = $procmux$1502_Y, Q = \s1rd0).
Adding EN signal on $procdff$2832 ($dff) from module perm31553 (D = $procmux$1485_Y, Q = \s1rd1).
Adding EN signal on $procdff$2831 ($dff) from module perm31553 (D = $procmux$1468_Y, Q = \s2wr0).
Adding EN signal on $procdff$2830 ($dff) from module perm31553 (D = $procmux$1451_Y, Q = \s2wr1).
Adding EN signal on $procdff$2850 ($dff) from module codeBlock31475 (D = \next_in, Q = \next).
Adding EN signal on $procdff$2851 ($dff) from module codeBlock31475 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$2852 ($dff) from module codeBlock31475 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$2853 ($dff) from module codeBlock31475 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$2854 ($dff) from module codeBlock31475 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$2884 ($dff) from module codeBlock31272 (D = \tm225, Q = \tm226).
Adding EN signal on $procdff$2855 ($dff) from module codeBlock31272 (D = \next_in, Q = \next).
Adding EN signal on $procdff$2856 ($dff) from module codeBlock31272 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$2857 ($dff) from module codeBlock31272 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$2858 ($dff) from module codeBlock31272 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$2859 ($dff) from module codeBlock31272 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$2860 ($dff) from module codeBlock31272 (D = \i3_in, Q = \i3).
Adding EN signal on $procdff$2861 ($dff) from module codeBlock31272 (D = \X2, Q = \tm197).
Adding EN signal on $procdff$2862 ($dff) from module codeBlock31272 (D = \X3, Q = \tm201).
Adding EN signal on $procdff$2863 ($dff) from module codeBlock31272 (D = \X0, Q = \tm213).
Adding EN signal on $procdff$2864 ($dff) from module codeBlock31272 (D = \X1, Q = \tm220).
Adding EN signal on $procdff$2865 ($dff) from module codeBlock31272 (D = \tm197, Q = \tm198).
Adding EN signal on $procdff$2866 ($dff) from module codeBlock31272 (D = \tm201, Q = \tm202).
Adding EN signal on $procdff$2867 ($dff) from module codeBlock31272 (D = \tm213, Q = \tm214).
Adding EN signal on $procdff$2868 ($dff) from module codeBlock31272 (D = \tm220, Q = \tm221).
Adding EN signal on $procdff$2869 ($dff) from module codeBlock31272 (D = \tm198, Q = \tm199).
Adding EN signal on $procdff$2870 ($dff) from module codeBlock31272 (D = \tm202, Q = \tm203).
Adding EN signal on $procdff$2871 ($dff) from module codeBlock31272 (D = \tm214, Q = \tm215).
Adding EN signal on $procdff$2872 ($dff) from module codeBlock31272 (D = \tm221, Q = \tm222).
Adding SRST signal on $procdff$2873 ($dff) from module codeBlock31272 (D = \tm14, Q = \tm47, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2874 ($dff) from module codeBlock31272 (D = \tm15, Q = \tm48, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2875 ($dff) from module codeBlock31272 (D = \tm199, Q = \tm200, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2876 ($dff) from module codeBlock31272 (D = \tm203, Q = \tm204, rval = 16'0000000000000000).
Adding EN signal on $procdff$2877 ($dff) from module codeBlock31272 (D = \tm215, Q = \tm216).
Adding EN signal on $procdff$2878 ($dff) from module codeBlock31272 (D = \tm222, Q = \tm223).
Adding EN signal on $procdff$2879 ($dff) from module codeBlock31272 (D = \tm216, Q = \tm217).
Adding EN signal on $procdff$2880 ($dff) from module codeBlock31272 (D = \tm223, Q = \tm224).
Adding EN signal on $procdff$2881 ($dff) from module codeBlock31272 (D = \tm217, Q = \tm218).
Adding EN signal on $procdff$2882 ($dff) from module codeBlock31272 (D = \tm224, Q = \tm225).
Adding EN signal on $procdff$2883 ($dff) from module codeBlock31272 (D = \tm218, Q = \tm219).
Adding SRST signal on $procdff$2891 ($dff) from module DirSum_31472 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2918$252_Y [2:0], Q = \i3, rval = 3'000).
Adding SRST signal on $procdff$2905 ($dff) from module perm31267 (D = $procmux$1847_Y, Q = \inFlip0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3438 ($sdff) from module perm31267 (D = $procmux$1847_Y, Q = \inFlip0).
Adding SRST signal on $procdff$2904 ($dff) from module perm31267 (D = $procmux$1856_Y, Q = \state1, rval = 1'0).
Adding EN signal on $procdff$2903 ($dff) from module perm31267 (D = $procmux$1865_Y, Q = \s1wr_en).
Adding EN signal on $procdff$2895 ($dff) from module perm31267 (D = $procmux$1780_Y, Q = \s1rd0).
Adding EN signal on $procdff$2902 ($dff) from module perm31267 (D = $procmux$1874_Y, Q = \s1wr0).
Adding SRST signal on $auto$ff.cc:262:slice$3447 ($dffe) from module perm31267 (D = $procmux$1870_Y, Q = \s1wr0, rval = 3'000).
Adding SRST signal on $procdff$2901 ($dff) from module perm31267 (D = $procmux$1820_Y, Q = \outFlip0_z, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3449 ($sdff) from module perm31267 (D = $procmux$1820_Y, Q = \outFlip0_z).
Adding EN signal on $procdff$2894 ($dff) from module perm31267 (D = $procmux$1771_Y, Q = \s1rd1).
Adding SRST signal on $procdff$2900 ($dff) from module perm31267 (D = $procmux$1829_Y, Q = \state2, rval = 1'0).
Adding EN signal on $procdff$2899 ($dff) from module perm31267 (D = $procmux$1838_Y, Q = \s1rdloc).
Adding SRST signal on $auto$ff.cc:262:slice$3457 ($dffe) from module perm31267 (D = $procmux$1834_Y, Q = \s1rdloc, rval = 3'000).
Adding EN signal on $procdff$2896 ($dff) from module perm31267 (D = $procmux$1811_Y, Q = \s2rdloc).
Adding SRST signal on $auto$ff.cc:262:slice$3459 ($dffe) from module perm31267 (D = $procmux$1807_Y, Q = \s2rdloc, rval = 3'000).
Adding EN signal on $procdff$2893 ($dff) from module perm31267 (D = $procmux$1762_Y, Q = \s2wr0).
Adding EN signal on $procdff$2892 ($dff) from module perm31267 (D = $procmux$1753_Y, Q = \s2wr1).
Adding SRST signal on $procdff$2898 ($dff) from module perm31267 (D = $procmux$1793_Y, Q = \outFlip1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3467 ($sdff) from module perm31267 (D = $procmux$1793_Y, Q = \outFlip1).
Adding SRST signal on $procdff$2897 ($dff) from module perm31267 (D = $procmux$1802_Y, Q = \state3, rval = 1'0).
Adding EN signal on $procdff$2912 ($dff) from module codeBlock31189 (D = \next_in, Q = \next).
Adding EN signal on $procdff$2913 ($dff) from module codeBlock31189 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$2914 ($dff) from module codeBlock31189 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$2915 ($dff) from module codeBlock31189 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$2916 ($dff) from module codeBlock31189 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$2946 ($dff) from module codeBlock31002 (D = \tm195, Q = \tm196).
Adding EN signal on $procdff$2917 ($dff) from module codeBlock31002 (D = \next_in, Q = \next).
Adding EN signal on $procdff$2918 ($dff) from module codeBlock31002 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$2919 ($dff) from module codeBlock31002 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$2920 ($dff) from module codeBlock31002 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$2921 ($dff) from module codeBlock31002 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$2922 ($dff) from module codeBlock31002 (D = \i4_in, Q = \i4).
Adding EN signal on $procdff$2923 ($dff) from module codeBlock31002 (D = \X2, Q = \tm167).
Adding EN signal on $procdff$2924 ($dff) from module codeBlock31002 (D = \X3, Q = \tm171).
Adding EN signal on $procdff$2925 ($dff) from module codeBlock31002 (D = \X0, Q = \tm183).
Adding EN signal on $procdff$2926 ($dff) from module codeBlock31002 (D = \X1, Q = \tm190).
Adding EN signal on $procdff$2927 ($dff) from module codeBlock31002 (D = \tm167, Q = \tm168).
Adding EN signal on $procdff$2928 ($dff) from module codeBlock31002 (D = \tm171, Q = \tm172).
Adding EN signal on $procdff$2929 ($dff) from module codeBlock31002 (D = \tm183, Q = \tm184).
Adding EN signal on $procdff$2930 ($dff) from module codeBlock31002 (D = \tm190, Q = \tm191).
Adding EN signal on $procdff$2931 ($dff) from module codeBlock31002 (D = \tm168, Q = \tm169).
Adding EN signal on $procdff$2932 ($dff) from module codeBlock31002 (D = \tm172, Q = \tm173).
Adding EN signal on $procdff$2933 ($dff) from module codeBlock31002 (D = \tm184, Q = \tm185).
Adding EN signal on $procdff$2934 ($dff) from module codeBlock31002 (D = \tm191, Q = \tm192).
Adding SRST signal on $procdff$2935 ($dff) from module codeBlock31002 (D = \tm9, Q = \tm39, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2936 ($dff) from module codeBlock31002 (D = \tm10, Q = \tm40, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2937 ($dff) from module codeBlock31002 (D = \tm169, Q = \tm170, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2938 ($dff) from module codeBlock31002 (D = \tm173, Q = \tm174, rval = 16'0000000000000000).
Adding EN signal on $procdff$2939 ($dff) from module codeBlock31002 (D = \tm185, Q = \tm186).
Adding EN signal on $procdff$2940 ($dff) from module codeBlock31002 (D = \tm192, Q = \tm193).
Adding EN signal on $procdff$2941 ($dff) from module codeBlock31002 (D = \tm186, Q = \tm187).
Adding EN signal on $procdff$2942 ($dff) from module codeBlock31002 (D = \tm193, Q = \tm194).
Adding EN signal on $procdff$2943 ($dff) from module codeBlock31002 (D = \tm187, Q = \tm188).
Adding EN signal on $procdff$2944 ($dff) from module codeBlock31002 (D = \tm194, Q = \tm195).
Adding EN signal on $procdff$2945 ($dff) from module codeBlock31002 (D = \tm188, Q = \tm189).
Adding SRST signal on $procdff$2953 ($dff) from module DirSum_31186 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:2219$192_Y [1:0], Q = \i4, rval = 2'00).
Adding SRST signal on $procdff$2967 ($dff) from module perm30997 (D = $procmux$2085_Y, Q = \inFlip0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3510 ($sdff) from module perm30997 (D = $procmux$2085_Y, Q = \inFlip0).
Adding SRST signal on $procdff$2966 ($dff) from module perm30997 (D = $procmux$2094_Y, Q = \state1, rval = 1'0).
Adding EN signal on $procdff$2965 ($dff) from module perm30997 (D = $procmux$2103_Y, Q = \s1wr_en).
Adding EN signal on $procdff$2955 ($dff) from module perm30997 (D = $procmux$2012_Y, Q = \s2wr0).
Adding EN signal on $procdff$2964 ($dff) from module perm30997 (D = $procmux$2112_Y, Q = \s1wr0).
Adding SRST signal on $auto$ff.cc:262:slice$3519 ($dffe) from module perm30997 (D = $procmux$2108_Y, Q = \s1wr0, rval = 2'00).
Adding SRST signal on $procdff$2963 ($dff) from module perm30997 (D = $procmux$2058_Y, Q = \outFlip0_z, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3521 ($sdff) from module perm30997 (D = $procmux$2058_Y, Q = \outFlip0_z).
Adding EN signal on $procdff$2956 ($dff) from module perm30997 (D = $procmux$2017_Y, Q = \s1rd1).
Adding SRST signal on $procdff$2962 ($dff) from module perm30997 (D = $procmux$2067_Y, Q = \state2, rval = 1'0).
Adding EN signal on $procdff$2961 ($dff) from module perm30997 (D = $procmux$2076_Y, Q = \s1rdloc).
Adding SRST signal on $auto$ff.cc:262:slice$3529 ($dffe) from module perm30997 (D = $procmux$2072_Y, Q = \s1rdloc, rval = 2'00).
Adding EN signal on $procdff$2954 ($dff) from module perm30997 (D = $procmux$2007_Y, Q = \s2wr1).
Adding SRST signal on $procdff$2960 ($dff) from module perm30997 (D = $procmux$2031_Y, Q = \outFlip1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3534 ($sdff) from module perm30997 (D = $procmux$2031_Y, Q = \outFlip1).
Adding SRST signal on $procdff$2959 ($dff) from module perm30997 (D = $procmux$2040_Y, Q = \state3, rval = 1'0).
Adding EN signal on $procdff$2958 ($dff) from module perm30997 (D = $procmux$2049_Y, Q = \s2rdloc).
Adding SRST signal on $auto$ff.cc:262:slice$3539 ($dffe) from module perm30997 (D = $procmux$2045_Y, Q = \s2rdloc, rval = 2'00).
Adding EN signal on $procdff$2957 ($dff) from module perm30997 (D = $procmux$2022_Y, Q = \s1rd0).
Adding EN signal on $procdff$2974 ($dff) from module codeBlock30919 (D = \next_in, Q = \next).
Adding EN signal on $procdff$2975 ($dff) from module codeBlock30919 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$2976 ($dff) from module codeBlock30919 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$2977 ($dff) from module codeBlock30919 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$2978 ($dff) from module codeBlock30919 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$3008 ($dff) from module codeBlock30740 (D = \tm165, Q = \tm166).
Adding EN signal on $procdff$2979 ($dff) from module codeBlock30740 (D = \next_in, Q = \next).
Adding EN signal on $procdff$2980 ($dff) from module codeBlock30740 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$2981 ($dff) from module codeBlock30740 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$2982 ($dff) from module codeBlock30740 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$2983 ($dff) from module codeBlock30740 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$2984 ($dff) from module codeBlock30740 (D = \i5_in, Q = \i5).
Adding EN signal on $procdff$2985 ($dff) from module codeBlock30740 (D = \X2, Q = \tm137).
Adding EN signal on $procdff$2986 ($dff) from module codeBlock30740 (D = \X3, Q = \tm141).
Adding EN signal on $procdff$2987 ($dff) from module codeBlock30740 (D = \X0, Q = \tm153).
Adding EN signal on $procdff$2988 ($dff) from module codeBlock30740 (D = \X1, Q = \tm160).
Adding EN signal on $procdff$2989 ($dff) from module codeBlock30740 (D = \tm137, Q = \tm138).
Adding EN signal on $procdff$2990 ($dff) from module codeBlock30740 (D = \tm141, Q = \tm142).
Adding EN signal on $procdff$2991 ($dff) from module codeBlock30740 (D = \tm153, Q = \tm154).
Adding EN signal on $procdff$2992 ($dff) from module codeBlock30740 (D = \tm160, Q = \tm161).
Adding EN signal on $procdff$2993 ($dff) from module codeBlock30740 (D = \tm138, Q = \tm139).
Adding EN signal on $procdff$2994 ($dff) from module codeBlock30740 (D = \tm142, Q = \tm143).
Adding EN signal on $procdff$2995 ($dff) from module codeBlock30740 (D = \tm154, Q = \tm155).
Adding EN signal on $procdff$2996 ($dff) from module codeBlock30740 (D = \tm161, Q = \tm162).
Adding SRST signal on $procdff$2997 ($dff) from module codeBlock30740 (D = \tm4, Q = \tm31, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2998 ($dff) from module codeBlock30740 (D = \tm5, Q = \tm32, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2999 ($dff) from module codeBlock30740 (D = \tm139, Q = \tm140, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3000 ($dff) from module codeBlock30740 (D = \tm143, Q = \tm144, rval = 16'0000000000000000).
Adding EN signal on $procdff$3001 ($dff) from module codeBlock30740 (D = \tm155, Q = \tm156).
Adding EN signal on $procdff$3002 ($dff) from module codeBlock30740 (D = \tm162, Q = \tm163).
Adding EN signal on $procdff$3003 ($dff) from module codeBlock30740 (D = \tm156, Q = \tm157).
Adding EN signal on $procdff$3004 ($dff) from module codeBlock30740 (D = \tm163, Q = \tm164).
Adding EN signal on $procdff$3005 ($dff) from module codeBlock30740 (D = \tm157, Q = \tm158).
Adding EN signal on $procdff$3006 ($dff) from module codeBlock30740 (D = \tm164, Q = \tm165).
Adding EN signal on $procdff$3007 ($dff) from module codeBlock30740 (D = \tm158, Q = \tm159).
Adding SRST signal on $procdff$3015 ($dff) from module DirSum_30916 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v:1544$132_Y [0], Q = \i5, rval = 1'0).
Adding SRST signal on $procdff$3029 ($dff) from module perm30735 (D = $procmux$2307_Y, Q = \inFlip0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3582 ($sdff) from module perm30735 (D = $procmux$2307_Y, Q = \inFlip0).
Adding SRST signal on $procdff$3028 ($dff) from module perm30735 (D = $procmux$2316_Y, Q = \state1, rval = 1'0).
Adding EN signal on $procdff$3027 ($dff) from module perm30735 (D = $procmux$2325_Y, Q = \s1wr_en).
Adding EN signal on $procdff$3026 ($dff) from module perm30735 (D = $procmux$2334_Y, Q = \s1wr0).
Adding SRST signal on $auto$ff.cc:262:slice$3588 ($dffe) from module perm30735 (D = $procmux$2330_Y, Q = \s1wr0, rval = 1'0).
Adding SRST signal on $procdff$3025 ($dff) from module perm30735 (D = $procmux$2280_Y, Q = \outFlip0_z, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3590 ($sdff) from module perm30735 (D = $procmux$2280_Y, Q = \outFlip0_z).
Adding SRST signal on $procdff$3024 ($dff) from module perm30735 (D = $procmux$2289_Y, Q = \state2, rval = 1'0).
Adding EN signal on $procdff$3023 ($dff) from module perm30735 (D = $procmux$2298_Y, Q = \s1rdloc).
Adding SRST signal on $auto$ff.cc:262:slice$3595 ($dffe) from module perm30735 (D = $procmux$2294_Y, Q = \s1rdloc, rval = 1'0).
Adding SRST signal on $procdff$3022 ($dff) from module perm30735 (D = $procmux$2253_Y, Q = \outFlip1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3597 ($sdff) from module perm30735 (D = $procmux$2253_Y, Q = \outFlip1).
Adding SRST signal on $procdff$3021 ($dff) from module perm30735 (D = $procmux$2262_Y, Q = \state3, rval = 1'0).
Adding EN signal on $procdff$3020 ($dff) from module perm30735 (D = $procmux$2271_Y, Q = \s2rdloc).
Adding SRST signal on $auto$ff.cc:262:slice$3602 ($dffe) from module perm30735 (D = $procmux$2267_Y, Q = \s2rdloc, rval = 1'0).
Adding EN signal on $procdff$3019 ($dff) from module perm30735 (D = $procmux$2246_Y, Q = \s1rd0).
Adding EN signal on $procdff$3018 ($dff) from module perm30735 (D = $procmux$2243_Y, Q = \s1rd1).
Adding EN signal on $procdff$3017 ($dff) from module perm30735 (D = $procmux$2240_Y, Q = \s2wr0).
Adding EN signal on $procdff$3016 ($dff) from module perm30735 (D = $procmux$2237_Y, Q = \s2wr1).
Adding EN signal on $procdff$3036 ($dff) from module codeBlock30657 (D = \next_in, Q = \next).
Adding EN signal on $procdff$3037 ($dff) from module codeBlock30657 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$3038 ($dff) from module codeBlock30657 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$3039 ($dff) from module codeBlock30657 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$3040 ($dff) from module codeBlock30657 (D = \X3_in, Q = \X3).
Setting constant 1-bit at position 0 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 1-bit at position 1 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 1-bit at position 2 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 1-bit at position 3 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 4 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 5 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 6 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 7 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 8 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 9 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 10 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 11 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 12 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 13 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 14 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 15 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 16 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 17 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 18 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 19 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 20 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 21 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 22 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 23 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 24 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 25 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 26 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 27 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 28 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 29 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 30 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 0-bit at position 31 on $procdff$3041 ($dff) from module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Setting constant 1-bit at position 0 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 1-bit at position 1 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 2 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 3 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 4 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 5 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 6 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 7 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 8 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 9 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 10 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 11 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 12 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 13 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 14 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 15 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 16 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 17 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 18 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 19 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 20 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 21 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 22 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 23 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 24 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 25 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 26 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 27 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 28 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 29 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 30 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 31 on $procdff$3057 ($dff) from module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Setting constant 0-bit at position 0 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 1 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 2 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 1-bit at position 3 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 4 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 5 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 6 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 7 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 8 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 9 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 10 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 11 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 12 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 13 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 14 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 15 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 16 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 17 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 18 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 19 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 20 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 21 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 22 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 23 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 24 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 25 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 26 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 27 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 28 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 29 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 30 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Setting constant 0-bit at position 31 on $procdff$3065 ($dff) from module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Adding SRST signal on $procdff$3087 ($dff) from module perm30653 (D = $procmux$2551_Y, Q = \inFlip0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3621 ($sdff) from module perm30653 (D = $procmux$2551_Y, Q = \inFlip0).
Adding SRST signal on $procdff$3086 ($dff) from module perm30653 (D = $procmux$2560_Y, Q = \state1, rval = 1'0).
Adding EN signal on $procdff$3085 ($dff) from module perm30653 (D = $procmux$2569_Y, Q = \s1wr_en).
Adding EN signal on $procdff$3084 ($dff) from module perm30653 (D = $procmux$2578_Y, Q = \s1wr0).
Adding SRST signal on $auto$ff.cc:262:slice$3627 ($dffe) from module perm30653 (D = $procmux$2574_Y, Q = \s1wr0, rval = 5'00000).
Adding SRST signal on $procdff$3083 ($dff) from module perm30653 (D = $procmux$2524_Y, Q = \outFlip0_z, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3629 ($sdff) from module perm30653 (D = $procmux$2524_Y, Q = \outFlip0_z).
Adding SRST signal on $procdff$3082 ($dff) from module perm30653 (D = $procmux$2533_Y, Q = \state2, rval = 1'0).
Adding EN signal on $procdff$3081 ($dff) from module perm30653 (D = $procmux$2542_Y, Q = \s1rdloc).
Adding SRST signal on $auto$ff.cc:262:slice$3634 ($dffe) from module perm30653 (D = $procmux$2538_Y, Q = \s1rdloc, rval = 5'00000).
Adding SRST signal on $procdff$3080 ($dff) from module perm30653 (D = $procmux$2497_Y, Q = \outFlip1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3636 ($sdff) from module perm30653 (D = $procmux$2497_Y, Q = \outFlip1).
Adding SRST signal on $procdff$3079 ($dff) from module perm30653 (D = $procmux$2506_Y, Q = \state3, rval = 1'0).
Adding EN signal on $procdff$3078 ($dff) from module perm30653 (D = $procmux$2515_Y, Q = \s2rdloc).
Adding SRST signal on $auto$ff.cc:262:slice$3641 ($dffe) from module perm30653 (D = $procmux$2511_Y, Q = \s2rdloc, rval = 5'00000).
Adding EN signal on $procdff$3077 ($dff) from module perm30653 (D = $procmux$2460_Y, Q = \s1rd0).
Adding EN signal on $procdff$3076 ($dff) from module perm30653 (D = $procmux$2427_Y, Q = \s1rd1).
Adding EN signal on $procdff$3075 ($dff) from module perm30653 (D = $procmux$2394_Y, Q = \s2wr0).
Adding EN signal on $procdff$3074 ($dff) from module perm30653 (D = $procmux$2361_Y, Q = \s2wr1).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO..
Finding unused cells or wires in module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO..
Finding unused cells or wires in module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO..
Finding unused cells or wires in module $paramod\multfix\WIDTH=s32'00000000000000000000000000010000..
Finding unused cells or wires in module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO..
Finding unused cells or wires in module $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist..
Finding unused cells or wires in module $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg..
Finding unused cells or wires in module $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg..
Finding unused cells or wires in module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO..
Finding unused cells or wires in module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO..
Finding unused cells or wires in module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO..
Finding unused cells or wires in module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO..
Finding unused cells or wires in module $paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist..
Finding unused cells or wires in module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO..
Finding unused cells or wires in module $paramod\addfxp\width=s32'00000000000000000000000000010000..
Finding unused cells or wires in module $paramod\subfxp\width=s32'00000000000000000000000000010000..
Finding unused cells or wires in module $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist..
Finding unused cells or wires in module $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg..
Finding unused cells or wires in module $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg..
Finding unused cells or wires in module \perm32252..
Finding unused cells or wires in module \swNet32252..
Finding unused cells or wires in module \rc32254..
Finding unused cells or wires in module \codeBlock32174..
Finding unused cells or wires in module \codeBlock31875..
Finding unused cells or wires in module \D4_32169..
Finding unused cells or wires in module \D2_32101..
Finding unused cells or wires in module \DirSum_32171..
Finding unused cells or wires in module \perm31871..
Finding unused cells or wires in module \swNet31871..
Finding unused cells or wires in module \rc31873..
Finding unused cells or wires in module \codeBlock31793..
Finding unused cells or wires in module \codeBlock31558..
Finding unused cells or wires in module \D8_31788..
Finding unused cells or wires in module \D6_31752..
Finding unused cells or wires in module \DirSum_31790..
Finding unused cells or wires in module \perm31553..
Finding unused cells or wires in module \swNet31553..
Finding unused cells or wires in module \rc31555..
Finding unused cells or wires in module \codeBlock31475..
Finding unused cells or wires in module \codeBlock31272..
Finding unused cells or wires in module \D12_31470..
Finding unused cells or wires in module \D10_31450..
Finding unused cells or wires in module \DirSum_31472..
Finding unused cells or wires in module \perm31267..
Finding unused cells or wires in module \swNet31267..
Finding unused cells or wires in module \rc31269..
Finding unused cells or wires in module \codeBlock31189..
Finding unused cells or wires in module \codeBlock31002..
Finding unused cells or wires in module \D16_31184..
Finding unused cells or wires in module \D14_31172..
Finding unused cells or wires in module \DirSum_31186..
Finding unused cells or wires in module \perm30997..
Finding unused cells or wires in module \swNet30997..
Finding unused cells or wires in module \rc30999..
Finding unused cells or wires in module \codeBlock30919..
Finding unused cells or wires in module \codeBlock30740..
Finding unused cells or wires in module \D20_30914..
Finding unused cells or wires in module \D18_30906..
Finding unused cells or wires in module \DirSum_30916..
Finding unused cells or wires in module \perm30735..
Finding unused cells or wires in module \swNet30735..
Finding unused cells or wires in module \rc30737..
Finding unused cells or wires in module \codeBlock30657..
Finding unused cells or wires in module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO..
Finding unused cells or wires in module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO..
Finding unused cells or wires in module $paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist..
Finding unused cells or wires in module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO..
Finding unused cells or wires in module \perm30653..
Finding unused cells or wires in module \swNet30653..
Finding unused cells or wires in module \rc30655..
Finding unused cells or wires in module \dft_top..
Removed 319 unused cells and 1757 unused wires.
<suppressed ~396 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Optimizing module $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg.
<suppressed ~2 debug messages>
Optimizing module $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg.
<suppressed ~2 debug messages>
Optimizing module $paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist.
Optimizing module $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist.
Optimizing module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Optimizing module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Optimizing module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Optimizing module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Optimizing module $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg.
<suppressed ~2 debug messages>
Optimizing module $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist.
Optimizing module $paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist.
Optimizing module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Optimizing module $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg.
<suppressed ~2 debug messages>
Optimizing module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Optimizing module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Optimizing module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Optimizing module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Optimizing module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Optimizing module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Optimizing module $paramod\addfxp\width=s32'00000000000000000000000000010000.
Optimizing module $paramod\multfix\WIDTH=s32'00000000000000000000000000010000.
Optimizing module $paramod\subfxp\width=s32'00000000000000000000000000010000.
Optimizing module D10_31450.
Optimizing module D12_31470.
Optimizing module D14_31172.
Optimizing module D16_31184.
Optimizing module D18_30906.
Optimizing module D20_30914.
Optimizing module D2_32101.
Optimizing module D4_32169.
Optimizing module D6_31752.
Optimizing module D8_31788.
Optimizing module DirSum_30916.
Optimizing module DirSum_31186.
Optimizing module DirSum_31472.
Optimizing module DirSum_31790.
Optimizing module DirSum_32171.
Optimizing module codeBlock30657.
Optimizing module codeBlock30740.
Optimizing module codeBlock30919.
Optimizing module codeBlock31002.
Optimizing module codeBlock31189.
Optimizing module codeBlock31272.
Optimizing module codeBlock31475.
Optimizing module codeBlock31558.
Optimizing module codeBlock31793.
Optimizing module codeBlock31875.
Optimizing module codeBlock32174.
Optimizing module dft_top.
Optimizing module perm30653.
<suppressed ~4 debug messages>
Optimizing module perm30735.
<suppressed ~4 debug messages>
Optimizing module perm30997.
<suppressed ~4 debug messages>
Optimizing module perm31267.
<suppressed ~4 debug messages>
Optimizing module perm31553.
<suppressed ~4 debug messages>
Optimizing module perm31871.
<suppressed ~4 debug messages>
Optimizing module perm32252.
<suppressed ~4 debug messages>
Optimizing module rc30655.
Optimizing module rc30737.
Optimizing module rc30999.
Optimizing module rc31269.
Optimizing module rc31555.
Optimizing module rc31873.
Optimizing module rc32254.
Optimizing module swNet30653.
Optimizing module swNet30735.
Optimizing module swNet30997.
Optimizing module swNet31267.
Optimizing module swNet31553.
Optimizing module swNet31871.
Optimizing module swNet32252.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\addfxp\width=s32'00000000000000000000000000010000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\multfix\WIDTH=s32'00000000000000000000000000010000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\subfxp\width=s32'00000000000000000000000000010000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \D10_31450..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D12_31470..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D14_31172..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D16_31184..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D18_30906..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D20_30914..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D2_32101..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D4_32169..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D6_31752..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D8_31788..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DirSum_30916..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \DirSum_31186..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \DirSum_31472..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \DirSum_31790..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \DirSum_32171..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock30657..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock30740..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock30919..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock31002..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock31189..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock31272..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock31475..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock31558..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock31793..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock31875..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock32174..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dft_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \perm30653..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \perm30735..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \perm30997..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \perm31267..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \perm31553..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \perm31871..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \perm32252..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rc30655..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rc30737..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rc30999..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rc31269..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rc31555..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rc31873..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rc32254..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \swNet30653..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \swNet30735..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \swNet30997..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \swNet31267..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \swNet31553..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \swNet31871..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \swNet32252..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~167 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
  Optimizing cells in module $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg.
  Optimizing cells in module $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg.
  Optimizing cells in module $paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist.
  Optimizing cells in module $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist.
  Optimizing cells in module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
  Optimizing cells in module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
  Optimizing cells in module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
  Optimizing cells in module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
  Optimizing cells in module $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg.
  Optimizing cells in module $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist.
  Optimizing cells in module $paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist.
  Optimizing cells in module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
  Optimizing cells in module $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg.
  Optimizing cells in module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
  Optimizing cells in module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
  Optimizing cells in module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
  Optimizing cells in module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
  Optimizing cells in module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
  Optimizing cells in module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
  Optimizing cells in module $paramod\addfxp\width=s32'00000000000000000000000000010000.
  Optimizing cells in module $paramod\multfix\WIDTH=s32'00000000000000000000000000010000.
  Optimizing cells in module $paramod\subfxp\width=s32'00000000000000000000000000010000.
  Optimizing cells in module \D10_31450.
  Optimizing cells in module \D12_31470.
  Optimizing cells in module \D14_31172.
  Optimizing cells in module \D16_31184.
  Optimizing cells in module \D18_30906.
  Optimizing cells in module \D20_30914.
  Optimizing cells in module \D2_32101.
  Optimizing cells in module \D4_32169.
  Optimizing cells in module \D6_31752.
  Optimizing cells in module \D8_31788.
  Optimizing cells in module \DirSum_30916.
  Optimizing cells in module \DirSum_31186.
  Optimizing cells in module \DirSum_31472.
  Optimizing cells in module \DirSum_31790.
  Optimizing cells in module \DirSum_32171.
  Optimizing cells in module \codeBlock30657.
  Optimizing cells in module \codeBlock30740.
  Optimizing cells in module \codeBlock30919.
  Optimizing cells in module \codeBlock31002.
  Optimizing cells in module \codeBlock31189.
  Optimizing cells in module \codeBlock31272.
  Optimizing cells in module \codeBlock31475.
  Optimizing cells in module \codeBlock31558.
  Optimizing cells in module \codeBlock31793.
  Optimizing cells in module \codeBlock31875.
  Optimizing cells in module \codeBlock32174.
  Optimizing cells in module \dft_top.
  Optimizing cells in module \perm30653.
    New ctrl vector for $pmux cell $procmux$2493: \state3
    New ctrl vector for $pmux cell $procmux$2520: \state2
    New ctrl vector for $pmux cell $procmux$2547: \state1
  Optimizing cells in module \perm30653.
  Optimizing cells in module \perm30735.
    New ctrl vector for $pmux cell $procmux$2249: \state3
    New ctrl vector for $pmux cell $procmux$2276: \state2
    New ctrl vector for $pmux cell $procmux$2303: \state1
  Optimizing cells in module \perm30735.
  Optimizing cells in module \perm30997.
    New ctrl vector for $pmux cell $procmux$2027: \state3
    New ctrl vector for $pmux cell $procmux$2054: \state2
    New ctrl vector for $pmux cell $procmux$2081: \state1
  Optimizing cells in module \perm30997.
  Optimizing cells in module \perm31267.
    New ctrl vector for $pmux cell $procmux$1789: \state3
    New ctrl vector for $pmux cell $procmux$1816: \state2
    New ctrl vector for $pmux cell $procmux$1843: \state1
  Optimizing cells in module \perm31267.
  Optimizing cells in module \perm31553.
    New ctrl vector for $pmux cell $procmux$1519: \state3
    New ctrl vector for $pmux cell $procmux$1546: \state2
    New ctrl vector for $pmux cell $procmux$1573: \state1
  Optimizing cells in module \perm31553.
  Optimizing cells in module \perm31871.
    New ctrl vector for $pmux cell $procmux$1185: \state3
    New ctrl vector for $pmux cell $procmux$1212: \state2
    New ctrl vector for $pmux cell $procmux$1239: \state1
  Optimizing cells in module \perm31871.
  Optimizing cells in module \perm32252.
    New ctrl vector for $pmux cell $procmux$755: \state3
    New ctrl vector for $pmux cell $procmux$782: \state2
    New ctrl vector for $pmux cell $procmux$809: \state1
  Optimizing cells in module \perm32252.
  Optimizing cells in module \rc30655.
  Optimizing cells in module \rc30737.
  Optimizing cells in module \rc30999.
  Optimizing cells in module \rc31269.
  Optimizing cells in module \rc31555.
  Optimizing cells in module \rc31873.
  Optimizing cells in module \rc32254.
  Optimizing cells in module \swNet30653.
  Optimizing cells in module \swNet30735.
  Optimizing cells in module \swNet30997.
  Optimizing cells in module \swNet31267.
  Optimizing cells in module \swNet31553.
  Optimizing cells in module \swNet31871.
  Optimizing cells in module \swNet32252.
Performed a total of 21 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO'.
Finding identical cells in module `$paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg'.
Finding identical cells in module `$paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg'.
Finding identical cells in module `$paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist'.
Finding identical cells in module `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist'.
Finding identical cells in module `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO'.
Finding identical cells in module `$paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO'.
Finding identical cells in module `$paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO'.
Finding identical cells in module `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO'.
Finding identical cells in module `$paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg'.
Finding identical cells in module `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist'.
Finding identical cells in module `$paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist'.
Finding identical cells in module `$paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO'.
Finding identical cells in module `$paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg'.
Finding identical cells in module `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO'.
Finding identical cells in module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Finding identical cells in module `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO'.
Finding identical cells in module `$paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO'.
Finding identical cells in module `$paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO'.
Finding identical cells in module `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO'.
Finding identical cells in module `$paramod\addfxp\width=s32'00000000000000000000000000010000'.
Finding identical cells in module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Finding identical cells in module `$paramod\subfxp\width=s32'00000000000000000000000000010000'.
Finding identical cells in module `\D10_31450'.
Finding identical cells in module `\D12_31470'.
Finding identical cells in module `\D14_31172'.
Finding identical cells in module `\D16_31184'.
Finding identical cells in module `\D18_30906'.
Finding identical cells in module `\D20_30914'.
Finding identical cells in module `\D2_32101'.
Finding identical cells in module `\D4_32169'.
Finding identical cells in module `\D6_31752'.
Finding identical cells in module `\D8_31788'.
Finding identical cells in module `\DirSum_30916'.
Finding identical cells in module `\DirSum_31186'.
Finding identical cells in module `\DirSum_31472'.
Finding identical cells in module `\DirSum_31790'.
Finding identical cells in module `\DirSum_32171'.
Finding identical cells in module `\codeBlock30657'.
Finding identical cells in module `\codeBlock30740'.
Finding identical cells in module `\codeBlock30919'.
Finding identical cells in module `\codeBlock31002'.
Finding identical cells in module `\codeBlock31189'.
Finding identical cells in module `\codeBlock31272'.
Finding identical cells in module `\codeBlock31475'.
Finding identical cells in module `\codeBlock31558'.
Finding identical cells in module `\codeBlock31793'.
Finding identical cells in module `\codeBlock31875'.
Finding identical cells in module `\codeBlock32174'.
Finding identical cells in module `\dft_top'.
Finding identical cells in module `\perm30653'.
<suppressed ~6 debug messages>
Finding identical cells in module `\perm30735'.
<suppressed ~6 debug messages>
Finding identical cells in module `\perm30997'.
<suppressed ~6 debug messages>
Finding identical cells in module `\perm31267'.
<suppressed ~6 debug messages>
Finding identical cells in module `\perm31553'.
<suppressed ~6 debug messages>
Finding identical cells in module `\perm31871'.
<suppressed ~6 debug messages>
Finding identical cells in module `\perm32252'.
<suppressed ~6 debug messages>
Finding identical cells in module `\rc30655'.
Finding identical cells in module `\rc30737'.
Finding identical cells in module `\rc30999'.
Finding identical cells in module `\rc31269'.
Finding identical cells in module `\rc31555'.
Finding identical cells in module `\rc31873'.
Finding identical cells in module `\rc32254'.
Finding identical cells in module `\swNet30653'.
Finding identical cells in module `\swNet30735'.
Finding identical cells in module `\swNet30997'.
Finding identical cells in module `\swNet31267'.
Finding identical cells in module `\swNet31553'.
Finding identical cells in module `\swNet31871'.
Finding identical cells in module `\swNet32252'.
Removed a total of 14 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO..
Finding unused cells or wires in module $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg..
Finding unused cells or wires in module $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg..
Finding unused cells or wires in module $paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist..
Finding unused cells or wires in module $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist..
Finding unused cells or wires in module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO..
Finding unused cells or wires in module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO..
Finding unused cells or wires in module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO..
Finding unused cells or wires in module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO..
Finding unused cells or wires in module $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg..
Finding unused cells or wires in module $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist..
Finding unused cells or wires in module $paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist..
Finding unused cells or wires in module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO..
Finding unused cells or wires in module $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg..
Finding unused cells or wires in module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO..
Finding unused cells or wires in module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO..
Finding unused cells or wires in module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO..
Finding unused cells or wires in module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO..
Finding unused cells or wires in module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO..
Finding unused cells or wires in module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO..
Finding unused cells or wires in module $paramod\addfxp\width=s32'00000000000000000000000000010000..
Finding unused cells or wires in module $paramod\multfix\WIDTH=s32'00000000000000000000000000010000..
Finding unused cells or wires in module $paramod\subfxp\width=s32'00000000000000000000000000010000..
Finding unused cells or wires in module \D10_31450..
Finding unused cells or wires in module \D12_31470..
Finding unused cells or wires in module \D14_31172..
Finding unused cells or wires in module \D16_31184..
Finding unused cells or wires in module \D18_30906..
Finding unused cells or wires in module \D20_30914..
Finding unused cells or wires in module \D2_32101..
Finding unused cells or wires in module \D4_32169..
Finding unused cells or wires in module \D6_31752..
Finding unused cells or wires in module \D8_31788..
Finding unused cells or wires in module \DirSum_30916..
Finding unused cells or wires in module \DirSum_31186..
Finding unused cells or wires in module \DirSum_31472..
Finding unused cells or wires in module \DirSum_31790..
Finding unused cells or wires in module \DirSum_32171..
Finding unused cells or wires in module \codeBlock30657..
Finding unused cells or wires in module \codeBlock30740..
Finding unused cells or wires in module \codeBlock30919..
Finding unused cells or wires in module \codeBlock31002..
Finding unused cells or wires in module \codeBlock31189..
Finding unused cells or wires in module \codeBlock31272..
Finding unused cells or wires in module \codeBlock31475..
Finding unused cells or wires in module \codeBlock31558..
Finding unused cells or wires in module \codeBlock31793..
Finding unused cells or wires in module \codeBlock31875..
Finding unused cells or wires in module \codeBlock32174..
Finding unused cells or wires in module \dft_top..
Finding unused cells or wires in module \perm30653..
Finding unused cells or wires in module \perm30735..
Finding unused cells or wires in module \perm30997..
Finding unused cells or wires in module \perm31267..
Finding unused cells or wires in module \perm31553..
Finding unused cells or wires in module \perm31871..
Finding unused cells or wires in module \perm32252..
Finding unused cells or wires in module \rc30655..
Finding unused cells or wires in module \rc30737..
Finding unused cells or wires in module \rc30999..
Finding unused cells or wires in module \rc31269..
Finding unused cells or wires in module \rc31555..
Finding unused cells or wires in module \rc31873..
Finding unused cells or wires in module \rc32254..
Finding unused cells or wires in module \swNet30653..
Finding unused cells or wires in module \swNet30735..
Finding unused cells or wires in module \swNet30997..
Finding unused cells or wires in module \swNet31267..
Finding unused cells or wires in module \swNet31553..
Finding unused cells or wires in module \swNet31871..
Finding unused cells or wires in module \swNet32252..
Removed 0 unused cells and 14 unused wires.
<suppressed ~7 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Optimizing module $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg.
Optimizing module $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg.
Optimizing module $paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist.
Optimizing module $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist.
Optimizing module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Optimizing module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Optimizing module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Optimizing module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Optimizing module $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg.
Optimizing module $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist.
Optimizing module $paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist.
Optimizing module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Optimizing module $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg.
Optimizing module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Optimizing module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Optimizing module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Optimizing module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Optimizing module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Optimizing module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Optimizing module $paramod\addfxp\width=s32'00000000000000000000000000010000.
Optimizing module $paramod\multfix\WIDTH=s32'00000000000000000000000000010000.
Optimizing module $paramod\subfxp\width=s32'00000000000000000000000000010000.
Optimizing module D10_31450.
Optimizing module D12_31470.
Optimizing module D14_31172.
Optimizing module D16_31184.
Optimizing module D18_30906.
Optimizing module D20_30914.
Optimizing module D2_32101.
Optimizing module D4_32169.
Optimizing module D6_31752.
Optimizing module D8_31788.
Optimizing module DirSum_30916.
Optimizing module DirSum_31186.
Optimizing module DirSum_31472.
Optimizing module DirSum_31790.
Optimizing module DirSum_32171.
Optimizing module codeBlock30657.
Optimizing module codeBlock30740.
Optimizing module codeBlock30919.
Optimizing module codeBlock31002.
Optimizing module codeBlock31189.
Optimizing module codeBlock31272.
Optimizing module codeBlock31475.
Optimizing module codeBlock31558.
Optimizing module codeBlock31793.
Optimizing module codeBlock31875.
Optimizing module codeBlock32174.
Optimizing module dft_top.
Optimizing module perm30653.
Optimizing module perm30735.
Optimizing module perm30997.
Optimizing module perm31267.
Optimizing module perm31553.
Optimizing module perm31871.
Optimizing module perm32252.
Optimizing module rc30655.
Optimizing module rc30737.
Optimizing module rc30999.
Optimizing module rc31269.
Optimizing module rc31555.
Optimizing module rc31873.
Optimizing module rc32254.
Optimizing module swNet30653.
Optimizing module swNet30735.
Optimizing module swNet30997.
Optimizing module swNet31267.
Optimizing module swNet31553.
Optimizing module swNet31871.
Optimizing module swNet32252.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\addfxp\width=s32'00000000000000000000000000010000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\multfix\WIDTH=s32'00000000000000000000000000010000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\subfxp\width=s32'00000000000000000000000000010000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \D10_31450..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D12_31470..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D14_31172..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D16_31184..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D18_30906..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D20_30914..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D2_32101..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D4_32169..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D6_31752..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \D8_31788..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \DirSum_30916..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \DirSum_31186..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \DirSum_31472..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \DirSum_31790..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \DirSum_32171..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock30657..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock30740..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock30919..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock31002..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock31189..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock31272..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock31475..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock31558..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock31793..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock31875..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock32174..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dft_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \perm30653..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \perm30735..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \perm30997..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \perm31267..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \perm31553..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \perm31871..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \perm32252..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rc30655..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rc30737..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rc30999..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rc31269..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rc31555..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rc31873..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rc32254..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \swNet30653..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \swNet30735..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \swNet30997..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \swNet31267..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \swNet31553..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \swNet31871..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \swNet32252..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~167 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
  Optimizing cells in module $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg.
  Optimizing cells in module $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg.
  Optimizing cells in module $paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist.
  Optimizing cells in module $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist.
  Optimizing cells in module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
  Optimizing cells in module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
  Optimizing cells in module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
  Optimizing cells in module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
  Optimizing cells in module $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg.
  Optimizing cells in module $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist.
  Optimizing cells in module $paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist.
  Optimizing cells in module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
  Optimizing cells in module $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg.
  Optimizing cells in module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
  Optimizing cells in module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
  Optimizing cells in module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
  Optimizing cells in module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
  Optimizing cells in module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
  Optimizing cells in module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
  Optimizing cells in module $paramod\addfxp\width=s32'00000000000000000000000000010000.
  Optimizing cells in module $paramod\multfix\WIDTH=s32'00000000000000000000000000010000.
  Optimizing cells in module $paramod\subfxp\width=s32'00000000000000000000000000010000.
  Optimizing cells in module \D10_31450.
  Optimizing cells in module \D12_31470.
  Optimizing cells in module \D14_31172.
  Optimizing cells in module \D16_31184.
  Optimizing cells in module \D18_30906.
  Optimizing cells in module \D20_30914.
  Optimizing cells in module \D2_32101.
  Optimizing cells in module \D4_32169.
  Optimizing cells in module \D6_31752.
  Optimizing cells in module \D8_31788.
  Optimizing cells in module \DirSum_30916.
  Optimizing cells in module \DirSum_31186.
  Optimizing cells in module \DirSum_31472.
  Optimizing cells in module \DirSum_31790.
  Optimizing cells in module \DirSum_32171.
  Optimizing cells in module \codeBlock30657.
  Optimizing cells in module \codeBlock30740.
  Optimizing cells in module \codeBlock30919.
  Optimizing cells in module \codeBlock31002.
  Optimizing cells in module \codeBlock31189.
  Optimizing cells in module \codeBlock31272.
  Optimizing cells in module \codeBlock31475.
  Optimizing cells in module \codeBlock31558.
  Optimizing cells in module \codeBlock31793.
  Optimizing cells in module \codeBlock31875.
  Optimizing cells in module \codeBlock32174.
  Optimizing cells in module \dft_top.
  Optimizing cells in module \perm30653.
  Optimizing cells in module \perm30735.
  Optimizing cells in module \perm30997.
  Optimizing cells in module \perm31267.
  Optimizing cells in module \perm31553.
  Optimizing cells in module \perm31871.
  Optimizing cells in module \perm32252.
  Optimizing cells in module \rc30655.
  Optimizing cells in module \rc30737.
  Optimizing cells in module \rc30999.
  Optimizing cells in module \rc31269.
  Optimizing cells in module \rc31555.
  Optimizing cells in module \rc31873.
  Optimizing cells in module \rc32254.
  Optimizing cells in module \swNet30653.
  Optimizing cells in module \swNet30735.
  Optimizing cells in module \swNet30997.
  Optimizing cells in module \swNet31267.
  Optimizing cells in module \swNet31553.
  Optimizing cells in module \swNet31871.
  Optimizing cells in module \swNet32252.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO'.
Finding identical cells in module `$paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg'.
Finding identical cells in module `$paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg'.
Finding identical cells in module `$paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist'.
Finding identical cells in module `$paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist'.
Finding identical cells in module `$paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO'.
Finding identical cells in module `$paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO'.
Finding identical cells in module `$paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO'.
Finding identical cells in module `$paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO'.
Finding identical cells in module `$paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg'.
Finding identical cells in module `$paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist'.
Finding identical cells in module `$paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist'.
Finding identical cells in module `$paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO'.
Finding identical cells in module `$paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg'.
Finding identical cells in module `$paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO'.
Finding identical cells in module `$paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO'.
Finding identical cells in module `$paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO'.
Finding identical cells in module `$paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO'.
Finding identical cells in module `$paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO'.
Finding identical cells in module `$paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO'.
Finding identical cells in module `$paramod\addfxp\width=s32'00000000000000000000000000010000'.
Finding identical cells in module `$paramod\multfix\WIDTH=s32'00000000000000000000000000010000'.
Finding identical cells in module `$paramod\subfxp\width=s32'00000000000000000000000000010000'.
Finding identical cells in module `\D10_31450'.
Finding identical cells in module `\D12_31470'.
Finding identical cells in module `\D14_31172'.
Finding identical cells in module `\D16_31184'.
Finding identical cells in module `\D18_30906'.
Finding identical cells in module `\D20_30914'.
Finding identical cells in module `\D2_32101'.
Finding identical cells in module `\D4_32169'.
Finding identical cells in module `\D6_31752'.
Finding identical cells in module `\D8_31788'.
Finding identical cells in module `\DirSum_30916'.
Finding identical cells in module `\DirSum_31186'.
Finding identical cells in module `\DirSum_31472'.
Finding identical cells in module `\DirSum_31790'.
Finding identical cells in module `\DirSum_32171'.
Finding identical cells in module `\codeBlock30657'.
Finding identical cells in module `\codeBlock30740'.
Finding identical cells in module `\codeBlock30919'.
Finding identical cells in module `\codeBlock31002'.
Finding identical cells in module `\codeBlock31189'.
Finding identical cells in module `\codeBlock31272'.
Finding identical cells in module `\codeBlock31475'.
Finding identical cells in module `\codeBlock31558'.
Finding identical cells in module `\codeBlock31793'.
Finding identical cells in module `\codeBlock31875'.
Finding identical cells in module `\codeBlock32174'.
Finding identical cells in module `\dft_top'.
Finding identical cells in module `\perm30653'.
Finding identical cells in module `\perm30735'.
Finding identical cells in module `\perm30997'.
Finding identical cells in module `\perm31267'.
Finding identical cells in module `\perm31553'.
Finding identical cells in module `\perm31871'.
Finding identical cells in module `\perm32252'.
Finding identical cells in module `\rc30655'.
Finding identical cells in module `\rc30737'.
Finding identical cells in module `\rc30999'.
Finding identical cells in module `\rc31269'.
Finding identical cells in module `\rc31555'.
Finding identical cells in module `\rc31873'.
Finding identical cells in module `\rc32254'.
Finding identical cells in module `\swNet30653'.
Finding identical cells in module `\swNet30735'.
Finding identical cells in module `\swNet30997'.
Finding identical cells in module `\swNet31267'.
Finding identical cells in module `\swNet31553'.
Finding identical cells in module `\swNet31871'.
Finding identical cells in module `\swNet32252'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO..
Finding unused cells or wires in module $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg..
Finding unused cells or wires in module $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg..
Finding unused cells or wires in module $paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist..
Finding unused cells or wires in module $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist..
Finding unused cells or wires in module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO..
Finding unused cells or wires in module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO..
Finding unused cells or wires in module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO..
Finding unused cells or wires in module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO..
Finding unused cells or wires in module $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg..
Finding unused cells or wires in module $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist..
Finding unused cells or wires in module $paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist..
Finding unused cells or wires in module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO..
Finding unused cells or wires in module $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg..
Finding unused cells or wires in module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO..
Finding unused cells or wires in module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO..
Finding unused cells or wires in module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO..
Finding unused cells or wires in module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO..
Finding unused cells or wires in module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO..
Finding unused cells or wires in module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO..
Finding unused cells or wires in module $paramod\addfxp\width=s32'00000000000000000000000000010000..
Finding unused cells or wires in module $paramod\multfix\WIDTH=s32'00000000000000000000000000010000..
Finding unused cells or wires in module $paramod\subfxp\width=s32'00000000000000000000000000010000..
Finding unused cells or wires in module \D10_31450..
Finding unused cells or wires in module \D12_31470..
Finding unused cells or wires in module \D14_31172..
Finding unused cells or wires in module \D16_31184..
Finding unused cells or wires in module \D18_30906..
Finding unused cells or wires in module \D20_30914..
Finding unused cells or wires in module \D2_32101..
Finding unused cells or wires in module \D4_32169..
Finding unused cells or wires in module \D6_31752..
Finding unused cells or wires in module \D8_31788..
Finding unused cells or wires in module \DirSum_30916..
Finding unused cells or wires in module \DirSum_31186..
Finding unused cells or wires in module \DirSum_31472..
Finding unused cells or wires in module \DirSum_31790..
Finding unused cells or wires in module \DirSum_32171..
Finding unused cells or wires in module \codeBlock30657..
Finding unused cells or wires in module \codeBlock30740..
Finding unused cells or wires in module \codeBlock30919..
Finding unused cells or wires in module \codeBlock31002..
Finding unused cells or wires in module \codeBlock31189..
Finding unused cells or wires in module \codeBlock31272..
Finding unused cells or wires in module \codeBlock31475..
Finding unused cells or wires in module \codeBlock31558..
Finding unused cells or wires in module \codeBlock31793..
Finding unused cells or wires in module \codeBlock31875..
Finding unused cells or wires in module \codeBlock32174..
Finding unused cells or wires in module \dft_top..
Finding unused cells or wires in module \perm30653..
Finding unused cells or wires in module \perm30735..
Finding unused cells or wires in module \perm30997..
Finding unused cells or wires in module \perm31267..
Finding unused cells or wires in module \perm31553..
Finding unused cells or wires in module \perm31871..
Finding unused cells or wires in module \perm32252..
Finding unused cells or wires in module \rc30655..
Finding unused cells or wires in module \rc30737..
Finding unused cells or wires in module \rc30999..
Finding unused cells or wires in module \rc31269..
Finding unused cells or wires in module \rc31555..
Finding unused cells or wires in module \rc31873..
Finding unused cells or wires in module \rc32254..
Finding unused cells or wires in module \swNet30653..
Finding unused cells or wires in module \swNet30735..
Finding unused cells or wires in module \swNet30997..
Finding unused cells or wires in module \swNet31267..
Finding unused cells or wires in module \swNet31553..
Finding unused cells or wires in module \swNet31871..
Finding unused cells or wires in module \swNet32252..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO.
Optimizing module $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg.
Optimizing module $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg.
Optimizing module $paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist.
Optimizing module $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist.
Optimizing module $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO.
Optimizing module $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO.
Optimizing module $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO.
Optimizing module $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO.
Optimizing module $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg.
Optimizing module $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist.
Optimizing module $paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist.
Optimizing module $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO.
Optimizing module $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg.
Optimizing module $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO.
Optimizing module $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO.
Optimizing module $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO.
Optimizing module $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO.
Optimizing module $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO.
Optimizing module $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO.
Optimizing module $paramod\addfxp\width=s32'00000000000000000000000000010000.
Optimizing module $paramod\multfix\WIDTH=s32'00000000000000000000000000010000.
Optimizing module $paramod\subfxp\width=s32'00000000000000000000000000010000.
Optimizing module D10_31450.
Optimizing module D12_31470.
Optimizing module D14_31172.
Optimizing module D16_31184.
Optimizing module D18_30906.
Optimizing module D20_30914.
Optimizing module D2_32101.
Optimizing module D4_32169.
Optimizing module D6_31752.
Optimizing module D8_31788.
Optimizing module DirSum_30916.
Optimizing module DirSum_31186.
Optimizing module DirSum_31472.
Optimizing module DirSum_31790.
Optimizing module DirSum_32171.
Optimizing module codeBlock30657.
Optimizing module codeBlock30740.
Optimizing module codeBlock30919.
Optimizing module codeBlock31002.
Optimizing module codeBlock31189.
Optimizing module codeBlock31272.
Optimizing module codeBlock31475.
Optimizing module codeBlock31558.
Optimizing module codeBlock31793.
Optimizing module codeBlock31875.
Optimizing module codeBlock32174.
Optimizing module dft_top.
Optimizing module perm30653.
Optimizing module perm30735.
Optimizing module perm30997.
Optimizing module perm31267.
Optimizing module perm31553.
Optimizing module perm31871.
Optimizing module perm32252.
Optimizing module rc30655.
Optimizing module rc30737.
Optimizing module rc30999.
Optimizing module rc31269.
Optimizing module rc31555.
Optimizing module rc31873.
Optimizing module rc32254.
Optimizing module swNet30653.
Optimizing module swNet30735.
Optimizing module swNet30997.
Optimizing module swNet31267.
Optimizing module swNet31553.
Optimizing module swNet31871.
Optimizing module swNet32252.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO ===

   Number of wires:                  7
   Number of wire bits:             38
   Number of public wires:           7
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            3

=== $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg ===

   Number of wires:                 17
   Number of wire bits:             95
   Number of public wires:           6
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                            1
     $eq                             1
     $mux                            6
     $reduce_bool                    2
     $reduce_or                      1
     $sdffe                          3

=== $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg ===

   Number of wires:                 17
   Number of wire bits:             99
   Number of public wires:           6
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                            1
     $eq                             1
     $mux                            6
     $reduce_bool                    2
     $reduce_or                      1
     $sdffe                          3

=== $paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist ===

   Number of wires:                 10
   Number of wire bits:            180
   Number of public wires:           6
   Number of public wire bits:      78
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist ===

   Number of wires:                 10
   Number of wire bits:            180
   Number of public wires:           6
   Number of public wire bits:      78
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO ===

   Number of wires:                 19
   Number of wire bits:             50
   Number of public wires:          19
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $dff                           15

=== $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO ===

   Number of wires:                  7
   Number of wire bits:             43
   Number of public wires:           7
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            3

=== $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO ===

   Number of wires:                  7
   Number of wire bits:             48
   Number of public wires:           7
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            3

=== $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO ===

   Number of wires:                 11
   Number of wire bits:             42
   Number of public wires:          11
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff                            7

=== $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg ===

   Number of wires:                 17
   Number of wire bits:             99
   Number of public wires:           6
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                            1
     $eq                             1
     $mux                            6
     $reduce_bool                    2
     $reduce_or                      1
     $sdffe                          3

=== $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist ===

   Number of wires:                 10
   Number of wire bits:            180
   Number of public wires:           6
   Number of public wire bits:      78
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== $paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist ===

   Number of wires:                 10
   Number of wire bits:            180
   Number of public wires:           6
   Number of public wire bits:      78
   Number of memories:               1
   Number of memory bits:         1472
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO ===

   Number of wires:                  7
   Number of wire bits:             58
   Number of public wires:           7
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            3

=== $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg ===

   Number of wires:                 17
   Number of wire bits:             95
   Number of public wires:           6
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                            1
     $eq                             1
     $mux                            6
     $reduce_bool                    2
     $reduce_or                      1
     $sdffe                          3

=== $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO ===

   Number of wires:                 35
   Number of wire bits:             66
   Number of public wires:          35
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 31
     $dff                           31

=== $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO ===

   Number of wires:                  5
   Number of wire bits:             36
   Number of public wires:           5
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

=== $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO ===

   Number of wires:                  8
   Number of wire bits:             39
   Number of public wires:           8
   Number of public wire bits:      39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            4

=== $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO ===

   Number of wires:                  6
   Number of wire bits:             37
   Number of public wires:           6
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            2

=== $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO ===

   Number of wires:                  7
   Number of wire bits:             53
   Number of public wires:           7
   Number of public wire bits:      53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            3

=== $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO ===

   Number of wires:                 12
   Number of wire bits:             43
   Number of public wires:          12
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $dff                            8

=== $paramod\addfxp\width=s32'00000000000000000000000000010000 ===

   Number of wires:                  7
   Number of wire bits:             82
   Number of public wires:           5
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                            1
     $dff                            1

=== $paramod\multfix\WIDTH=s32'00000000000000000000000000010000 ===

   Number of wires:                 10
   Number of wire bits:            194
   Number of public wires:           9
   Number of public wire bits:     162
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            2
     $mul                            1

=== $paramod\subfxp\width=s32'00000000000000000000000000010000 ===

   Number of wires:                  6
   Number of wire bits:             81
   Number of public wires:           5
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     $sub                            1

=== D10_31450 ===

   Number of wires:                 14
   Number of wire bits:             76
   Number of public wires:           5
   Number of public wire bits:      52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $dff                            3
     $eq                             7
     $logic_not                      1
     $pmux                           1

=== D12_31470 ===

   Number of wires:                 17
   Number of wire bits:             79
   Number of public wires:           5
   Number of public wire bits:      52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $dff                            3
     $eq                             7
     $logic_not                      1
     $pmux                           1
     $reduce_or                      3

=== D14_31172 ===

   Number of wires:                 10
   Number of wire bits:             71
   Number of public wires:           5
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $dff                            3
     $eq                             3
     $logic_not                      1
     $pmux                           1

=== D16_31184 ===

   Number of wires:                 11
   Number of wire bits:             72
   Number of public wires:           5
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $dff                            3
     $eq                             3
     $logic_not                      1
     $pmux                           1
     $reduce_or                      1

=== D18_30906 ===

   Number of wires:                  7
   Number of wire bits:             67
   Number of public wires:           5
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            3
     $not                            1
     $pmux                           1

=== D20_30914 ===

   Number of wires:                  7
   Number of wire bits:             67
   Number of public wires:           5
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            3
     $not                            1
     $pmux                           1

=== D2_32101 ===

   Number of wires:                 38
   Number of wire bits:            102
   Number of public wires:           5
   Number of public wire bits:      54
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $dff                            3
     $eq                            31
     $logic_not                      1
     $pmux                           1

=== D4_32169 ===

   Number of wires:                 53
   Number of wire bits:            117
   Number of public wires:           5
   Number of public wire bits:      54
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 51
     $dff                            3
     $eq                            31
     $logic_not                      1
     $pmux                           1
     $reduce_or                     15

=== D6_31752 ===

   Number of wires:                 22
   Number of wire bits:             85
   Number of public wires:           5
   Number of public wire bits:      53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $dff                            3
     $eq                            15
     $logic_not                      1
     $pmux                           1

=== D8_31788 ===

   Number of wires:                 29
   Number of wire bits:             92
   Number of public wires:           5
   Number of public wire bits:      53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $dff                            3
     $eq                            15
     $logic_not                      1
     $pmux                           1
     $reduce_or                      7

=== DirSum_30916 ===

   Number of wires:                 15
   Number of wire bits:            166
   Number of public wires:          13
   Number of public wire bits:     133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                            1
     $reduce_or                      1
     $sdff                           1
     codeBlock30740                  1

=== DirSum_31186 ===

   Number of wires:                 16
   Number of wire bits:            168
   Number of public wires:          13
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            1
     $eq                             1
     $reduce_or                      1
     $sdff                           1
     codeBlock31002                  1

=== DirSum_31472 ===

   Number of wires:                 16
   Number of wire bits:            169
   Number of public wires:          13
   Number of public wire bits:     135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            1
     $eq                             1
     $reduce_or                      1
     $sdff                           1
     codeBlock31272                  1

=== DirSum_31790 ===

   Number of wires:                 16
   Number of wire bits:            170
   Number of public wires:          13
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            1
     $eq                             1
     $reduce_or                      1
     $sdff                           1
     codeBlock31558                  1

=== DirSum_32171 ===

   Number of wires:                 16
   Number of wire bits:            171
   Number of public wires:          13
   Number of public wire bits:     137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            1
     $eq                             1
     $reduce_or                      1
     $sdff                           1
     codeBlock31875                  1

=== codeBlock30657 ===

   Number of wires:                 25
   Number of wire bits:            325
   Number of public wires:          25
   Number of public wire bits:     325
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $dffe                           5
     $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      1
     $paramod\addfxp\width=s32'00000000000000000000000000010000      2
     $paramod\subfxp\width=s32'00000000000000000000000000010000      2

=== codeBlock30740 ===

   Number of wires:                 57
   Number of wire bits:            807
   Number of public wires:          57
   Number of public wire bits:     807
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $dffe                          26
     $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO      1
     $paramod\addfxp\width=s32'00000000000000000000000000010000      1
     $paramod\multfix\WIDTH=s32'00000000000000000000000000010000      4
     $paramod\subfxp\width=s32'00000000000000000000000000010000      1
     $sdff                           4
     D18_30906                       1
     D20_30914                       1

=== codeBlock30919 ===

   Number of wires:                 25
   Number of wire bits:            325
   Number of public wires:          25
   Number of public wire bits:     325
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $dffe                           5
     $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      1
     $paramod\addfxp\width=s32'00000000000000000000000000010000      2
     $paramod\subfxp\width=s32'00000000000000000000000000010000      2

=== codeBlock31002 ===

   Number of wires:                 57
   Number of wire bits:            809
   Number of public wires:          57
   Number of public wire bits:     809
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $dffe                          26
     $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO      1
     $paramod\addfxp\width=s32'00000000000000000000000000010000      1
     $paramod\multfix\WIDTH=s32'00000000000000000000000000010000      4
     $paramod\subfxp\width=s32'00000000000000000000000000010000      1
     $sdff                           4
     D14_31172                       1
     D16_31184                       1

=== codeBlock31189 ===

   Number of wires:                 25
   Number of wire bits:            325
   Number of public wires:          25
   Number of public wire bits:     325
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $dffe                           5
     $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      1
     $paramod\addfxp\width=s32'00000000000000000000000000010000      2
     $paramod\subfxp\width=s32'00000000000000000000000000010000      2

=== codeBlock31272 ===

   Number of wires:                 57
   Number of wire bits:            811
   Number of public wires:          57
   Number of public wire bits:     811
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $dffe                          26
     $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO      1
     $paramod\addfxp\width=s32'00000000000000000000000000010000      1
     $paramod\multfix\WIDTH=s32'00000000000000000000000000010000      4
     $paramod\subfxp\width=s32'00000000000000000000000000010000      1
     $sdff                           4
     D10_31450                       1
     D12_31470                       1

=== codeBlock31475 ===

   Number of wires:                 25
   Number of wire bits:            325
   Number of public wires:          25
   Number of public wire bits:     325
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $dffe                           5
     $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      1
     $paramod\addfxp\width=s32'00000000000000000000000000010000      2
     $paramod\subfxp\width=s32'00000000000000000000000000010000      2

=== codeBlock31558 ===

   Number of wires:                 57
   Number of wire bits:            813
   Number of public wires:          57
   Number of public wire bits:     813
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $dffe                          26
     $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO      1
     $paramod\addfxp\width=s32'00000000000000000000000000010000      1
     $paramod\multfix\WIDTH=s32'00000000000000000000000000010000      4
     $paramod\subfxp\width=s32'00000000000000000000000000010000      1
     $sdff                           4
     D6_31752                        1
     D8_31788                        1

=== codeBlock31793 ===

   Number of wires:                 25
   Number of wire bits:            325
   Number of public wires:          25
   Number of public wire bits:     325
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $dffe                           5
     $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      1
     $paramod\addfxp\width=s32'00000000000000000000000000010000      2
     $paramod\subfxp\width=s32'00000000000000000000000000010000      2

=== codeBlock31875 ===

   Number of wires:                 57
   Number of wire bits:            815
   Number of public wires:          57
   Number of public wire bits:     815
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $dffe                          26
     $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO      1
     $paramod\addfxp\width=s32'00000000000000000000000000010000      1
     $paramod\multfix\WIDTH=s32'00000000000000000000000000010000      4
     $paramod\subfxp\width=s32'00000000000000000000000000010000      1
     $sdff                           4
     D2_32101                        1
     D4_32169                        1

=== codeBlock32174 ===

   Number of wires:                 25
   Number of wire bits:            325
   Number of public wires:          25
   Number of public wire bits:     325
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $dffe                           5
     $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      1
     $paramod\addfxp\width=s32'00000000000000000000000000010000      2
     $paramod\subfxp\width=s32'00000000000000000000000000010000      2

=== dft_top ===

   Number of wires:                107
   Number of wire bits:           1367
   Number of public wires:         107
   Number of public wire bits:    1367
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     DirSum_30916                    1
     DirSum_31186                    1
     DirSum_31472                    1
     DirSum_31790                    1
     DirSum_32171                    1
     codeBlock30657                  1
     codeBlock30919                  1
     codeBlock31189                  1
     codeBlock31475                  1
     codeBlock31793                  1
     codeBlock32174                  1
     rc30655                         1
     rc30737                         1
     rc30999                         1
     rc31269                         1
     rc31555                         1
     rc31873                         1
     rc32254                         1

=== perm30653 ===

   Number of wires:                144
   Number of wire bits:            642
   Number of public wires:          38
   Number of public wire bits:     322
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                135
     $add                            3
     $dffe                           5
     $eq                            65
     $logic_not                      2
     $mux                           15
     $ne                             3
     $not                            6
     $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO      2
     $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg      1
     $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg      1
     $paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist      4
     $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO      1
     $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO      1
     $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      2
     $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO      2
     $pmux                          10
     $reduce_bool                    2
     $sdff                           3
     $sdffce                         3
     $sdffe                          3
     swNet30653                      1

=== perm30735 ===

   Number of wires:                 81
   Number of wire bits:            515
   Number of public wires:          38
   Number of public wire bits:     286
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 72
     $add                            3
     $dffe                           5
     $eq                             2
     $logic_not                      2
     $mux                           15
     $ne                             3
     $not                            6
     $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO      3
     $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist      4
     $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      4
     $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO      2
     $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO      1
     $pmux                          10
     $reduce_bool                    2
     $sdff                           3
     $sdffce                         3
     $sdffe                          3
     swNet30735                      1

=== perm30997 ===

   Number of wires:                 88
   Number of wire bits:            538
   Number of public wires:          38
   Number of public wire bits:     295
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     $add                            3
     $dffe                           5
     $eq                             9
     $logic_not                      2
     $mux                           15
     $ne                             3
     $not                            6
     $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO      4
     $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO      1
     $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist      4
     $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      2
     $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO      3
     $pmux                          10
     $reduce_bool                    2
     $sdff                           3
     $sdffce                         3
     $sdffe                          3
     swNet30997                      1

=== perm31267 ===

   Number of wires:                 96
   Number of wire bits:            562
   Number of public wires:          38
   Number of public wire bits:     304
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 87
     $add                            3
     $dffe                           5
     $eq                            17
     $logic_not                      2
     $mux                           15
     $ne                             3
     $not                            6
     $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO      2
     $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO      1
     $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO      2
     $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist      4
     $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      2
     $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO      2
     $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO      1
     $pmux                          10
     $reduce_bool                    2
     $sdff                           3
     $sdffce                         3
     $sdffe                          3
     swNet31267                      1

=== perm31553 ===

   Number of wires:                112
   Number of wire bits:            594
   Number of public wires:          38
   Number of public wire bits:     313
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     $add                            3
     $dffe                           5
     $eq                            33
     $logic_not                      2
     $mux                           15
     $ne                             3
     $not                            6
     $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO      2
     $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg      1
     $paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist      4
     $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO      1
     $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg      1
     $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      2
     $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO      2
     $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO      1
     $pmux                          10
     $reduce_bool                    2
     $sdff                           3
     $sdffce                         3
     $sdffe                          3
     swNet31553                      1

=== perm31871 ===

   Number of wires:                144
   Number of wire bits:            642
   Number of public wires:          38
   Number of public wire bits:     322
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                135
     $add                            3
     $dffe                           5
     $eq                            65
     $logic_not                      2
     $mux                           15
     $ne                             3
     $not                            6
     $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO      2
     $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg      1
     $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist      4
     $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg      1
     $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO      1
     $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO      1
     $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      2
     $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO      2
     $pmux                          10
     $reduce_bool                    2
     $sdff                           3
     $sdffce                         3
     $sdffe                          3
     swNet31871                      1

=== perm32252 ===

   Number of wires:                144
   Number of wire bits:            642
   Number of public wires:          38
   Number of public wire bits:     322
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                135
     $add                            3
     $dffe                           5
     $eq                            65
     $logic_not                      2
     $mux                           15
     $ne                             3
     $not                            6
     $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO      2
     $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg      1
     $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist      4
     $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg      1
     $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO      1
     $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO      1
     $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      2
     $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO      2
     $pmux                          10
     $reduce_bool                    2
     $sdff                           3
     $sdffce                         3
     $sdffe                          3
     swNet32252                      1

=== rc30655 ===

   Number of wires:                 16
   Number of wire bits:            260
   Number of public wires:          16
   Number of public wire bits:     260
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     perm30653                       1

=== rc30737 ===

   Number of wires:                 16
   Number of wire bits:            260
   Number of public wires:          16
   Number of public wire bits:     260
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     perm30735                       1

=== rc30999 ===

   Number of wires:                 16
   Number of wire bits:            260
   Number of public wires:          16
   Number of public wire bits:     260
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     perm30997                       1

=== rc31269 ===

   Number of wires:                 16
   Number of wire bits:            260
   Number of public wires:          16
   Number of public wire bits:     260
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     perm31267                       1

=== rc31555 ===

   Number of wires:                 16
   Number of wire bits:            260
   Number of public wires:          16
   Number of public wire bits:     260
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     perm31553                       1

=== rc31873 ===

   Number of wires:                 16
   Number of wire bits:            260
   Number of public wires:          16
   Number of public wire bits:     260
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     perm31871                       1

=== rc32254 ===

   Number of wires:                 16
   Number of wire bits:            260
   Number of public wires:          16
   Number of public wire bits:     260
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     perm32252                       1

=== swNet30653 ===

   Number of wires:                 50
   Number of wire bits:            364
   Number of public wires:          13
   Number of public wire bits:     265
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 43
     $dff                            6
     $eq                            31
     $logic_not                      1
     $mux                            2
     $pmux                           1
     $reduce_or                      2

=== swNet30735 ===

   Number of wires:                 17
   Number of wire bits:            327
   Number of public wires:          13
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $dff                            6
     $mux                            2
     $not                            1
     $pmux                           1

=== swNet30997 ===

   Number of wires:                 22
   Number of wire bits:            333
   Number of public wires:          13
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $dff                            6
     $eq                             3
     $logic_not                      1
     $mux                            2
     $pmux                           1
     $reduce_or                      2

=== swNet31267 ===

   Number of wires:                 26
   Number of wire bits:            338
   Number of public wires:          13
   Number of public wire bits:     263
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $dff                            6
     $eq                             7
     $logic_not                      1
     $mux                            2
     $pmux                           1
     $reduce_or                      2

=== swNet31553 ===

   Number of wires:                 34
   Number of wire bits:            347
   Number of public wires:          13
   Number of public wire bits:     264
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $dff                            6
     $eq                            15
     $logic_not                      1
     $mux                            2
     $pmux                           1
     $reduce_or                      2

=== swNet31871 ===

   Number of wires:                 50
   Number of wire bits:            364
   Number of public wires:          13
   Number of public wire bits:     265
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 43
     $dff                            6
     $eq                            31
     $logic_not                      1
     $mux                            2
     $pmux                           1
     $reduce_or                      2

=== swNet32252 ===

   Number of wires:                 50
   Number of wire bits:            364
   Number of public wires:          13
   Number of public wire bits:     265
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 43
     $dff                            6
     $eq                            31
     $logic_not                      1
     $mux                            2
     $pmux                           1
     $reduce_or                      2

=== design hierarchy ===

   dft_top                           1
     DirSum_30916                    1
       codeBlock30740                1
         $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO      1
         $paramod\addfxp\width=s32'00000000000000000000000000010000      1
         $paramod\multfix\WIDTH=s32'00000000000000000000000000010000      4
         $paramod\subfxp\width=s32'00000000000000000000000000010000      1
         D18_30906                   1
         D20_30914                   1
     DirSum_31186                    1
       codeBlock31002                1
         $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO      1
         $paramod\addfxp\width=s32'00000000000000000000000000010000      1
         $paramod\multfix\WIDTH=s32'00000000000000000000000000010000      4
         $paramod\subfxp\width=s32'00000000000000000000000000010000      1
         D14_31172                   1
         D16_31184                   1
     DirSum_31472                    1
       codeBlock31272                1
         $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO      1
         $paramod\addfxp\width=s32'00000000000000000000000000010000      1
         $paramod\multfix\WIDTH=s32'00000000000000000000000000010000      4
         $paramod\subfxp\width=s32'00000000000000000000000000010000      1
         D10_31450                   1
         D12_31470                   1
     DirSum_31790                    1
       codeBlock31558                1
         $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO      1
         $paramod\addfxp\width=s32'00000000000000000000000000010000      1
         $paramod\multfix\WIDTH=s32'00000000000000000000000000010000      4
         $paramod\subfxp\width=s32'00000000000000000000000000010000      1
         D6_31752                    1
         D8_31788                    1
     DirSum_32171                    1
       codeBlock31875                1
         $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO      1
         $paramod\addfxp\width=s32'00000000000000000000000000010000      1
         $paramod\multfix\WIDTH=s32'00000000000000000000000000010000      4
         $paramod\subfxp\width=s32'00000000000000000000000000010000      1
         D2_32101                    1
         D4_32169                    1
     codeBlock30657                  1
       $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      1
       $paramod\addfxp\width=s32'00000000000000000000000000010000      2
       $paramod\subfxp\width=s32'00000000000000000000000000010000      2
     codeBlock30919                  1
       $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      1
       $paramod\addfxp\width=s32'00000000000000000000000000010000      2
       $paramod\subfxp\width=s32'00000000000000000000000000010000      2
     codeBlock31189                  1
       $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      1
       $paramod\addfxp\width=s32'00000000000000000000000000010000      2
       $paramod\subfxp\width=s32'00000000000000000000000000010000      2
     codeBlock31475                  1
       $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      1
       $paramod\addfxp\width=s32'00000000000000000000000000010000      2
       $paramod\subfxp\width=s32'00000000000000000000000000010000      2
     codeBlock31793                  1
       $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      1
       $paramod\addfxp\width=s32'00000000000000000000000000010000      2
       $paramod\subfxp\width=s32'00000000000000000000000000010000      2
     codeBlock32174                  1
       $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      1
       $paramod\addfxp\width=s32'00000000000000000000000000010000      2
       $paramod\subfxp\width=s32'00000000000000000000000000010000      2
     rc30655                         1
       perm30653                     1
         $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO      2
         $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg      1
         $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg      1
         $paramod$7ec8016247cbfca4ab451454071fd707e93b3217\memMod_dist      4
         $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO      1
         $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO      1
         $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      2
         $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO      2
         swNet30653                  1
     rc30737                         1
       perm30735                     1
         $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO      3
         $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist      4
         $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      4
         $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO      2
         $paramod$aa2405d2663f9ba2014b5d4842ca8c7ecc131285\shiftRegFIFO      1
         swNet30735                  1
     rc30999                         1
       perm30997                     1
         $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO      4
         $paramod$6a9735a8c2e21b978b2657b6ea490fc7397d14e1\shiftRegFIFO      1
         $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist      4
         $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      2
         $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO      3
         swNet30997                  1
     rc31269                         1
       perm31267                     1
         $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO      2
         $paramod$6f5387325bc77bed5db1816f33e2e27f59527ab5\shiftRegFIFO      1
         $paramod$73dfc715c75dcccbf4e70167f9a63351b68b5e38\shiftRegFIFO      2
         $paramod$75a746e31540f4a4fc6cd46fb8d651b37525e435\memMod_dist      4
         $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      2
         $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO      2
         $paramod$ea9933fbdbc107afa595f392f87e97db6cd4bd7e\shiftRegFIFO      1
         swNet31267                  1
     rc31555                         1
       perm31553                     1
         $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO      2
         $paramod$31d8de82dbc50bd5ebd263630d34a7c67c1a3e79\nextReg      1
         $paramod$50e9ab938ad9d299feaa2cd809e7e64c8c4ee36c\memMod_dist      4
         $paramod$5441b8caaa2478b193a13e57424b096ab8ac0222\shiftRegFIFO      1
         $paramod$8df2a32dbcf49b57f0739d12b9f3fc8a8a368766\nextReg      1
         $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      2
         $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO      2
         $paramod$e3f02c9c74f3d5b454bdbe4c3da16fa5b9f4e4b5\shiftRegFIFO      1
         swNet31553                  1
     rc31873                         1
       perm31871                     1
         $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO      2
         $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg      1
         $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist      4
         $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg      1
         $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO      1
         $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO      1
         $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      2
         $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO      2
         swNet31871                  1
     rc32254                         1
       perm32252                     1
         $paramod$23a4d4b6db7a04f3eff05d942f259938f4728500\shiftRegFIFO      2
         $paramod$3e84d9026374aac31c5a0d06d989e5700a39f4aa\nextReg      1
         $paramod$52063f6dadc20c61dd5d9b6eda3375b844f1158d\memMod_dist      4
         $paramod$74358e4ae85102026299603566a966be8a54c5a4\nextReg      1
         $paramod$8860560ede0ccd15d198f18bf8addc6302018f12\shiftRegFIFO      1
         $paramod$9c17a244b4e19eff091c170d388f53f8a098e37f\shiftRegFIFO      1
         $paramod$9e15bf112b7c2381093a5c983524f95abf9c48c6\shiftRegFIFO      2
         $paramod$a30a566b3ac8be4546f80f13bd6f05a1b02855d2\shiftRegFIFO      2
         swNet32252                  1

   Number of wires:               3446
   Number of wire bits:          32874
   Number of public wires:        2302
   Number of public wire bits:   25079
   Number of memories:              28
   Number of memory bits:        29440
   Number of processes:              0
   Number of cells:               1954
     $add                           51
     $dff                          492
     $dffe                         195
     $eq                           498
     $logic_not                     28
     $memrd                         28
     $memwr_v2                      28
     $mul                           20
     $mux                          251
     $ne                            21
     $not                           45
     $pmux                          87
     $reduce_bool                   30
     $reduce_or                     51
     $sdff                          46
     $sdffce                        21
     $sdffe                         45
     $sub                           17

Warnings: 48 unique messages, 59 total
End of script. Logfile hash: 7d383e228f, CPU: user 1.56s system 0.02s, MEM: 34.57 MB peak
Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 23% 5x opt_expr (0 sec), 18% 3x opt_dff (0 sec), ...
