;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SLT 121, -0
	SLT 121, -0
	CMP @0, @2
	ADD -1, <-20
	ADD 210, 30
	SUB #72, @200
	ADD 210, 60
	JMP -0, 100
	SUB 101, <-201
	SUB @121, 106
	SLT 210, 60
	MOV 1, <-20
	CMP @121, 106
	JMP -1, @-20
	SUB @121, 103
	ADD 300, 90
	DJN -1, @-20
	SUB #0, -2
	SUB -0, 906
	SUB 121, -0
	ADD 300, 90
	CMP @121, 106
	CMP @0, @2
	JMN 0, -0
	ADD 210, 31
	CMP @127, 106
	ADD 210, 60
	ADD 210, 60
	SUB 210, 30
	SPL 0, #2
	CMP <0, @2
	MOV -7, <-20
	CMP -207, <-120
	JMP -1, @-20
	SPL 0, <-22
	MOV -7, <-20
	SLT 121, -0
	JMP -1, @-20
	ADD 210, 61
	CMP -207, <-120
	MOV -7, <-20
	JMP @72, #200
	MOV -1, <-20
	CMP -207, <-123
	MOV -7, <-20
	MOV -7, <-20
	ADD -1, <-20
