Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Parsa/Desktop/fpga/BUS/Tester_isim_beh.exe -prj C:/Users/Parsa/Desktop/fpga/BUS/Tester_beh.prj work.Tester work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Parsa/Desktop/fpga/BUS/SC.v" into library work
Analyzing Verilog file "C:/Users/Parsa/Desktop/fpga/BUS/DEC4to16.v" into library work
Analyzing Verilog file "C:/Users/Parsa/Desktop/fpga/BUS/wires.v" into library work
Analyzing Verilog file "C:/Users/Parsa/Desktop/fpga/BUS/TimingSignals.v" into library work
Analyzing Verilog file "C:/Users/Parsa/Desktop/fpga/BUS/REGISTER8.v" into library work
Analyzing Verilog file "C:/Users/Parsa/Desktop/fpga/BUS/Register16.v" into library work
Analyzing Verilog file "C:/Users/Parsa/Desktop/fpga/BUS/MEMORY.v" into library work
Analyzing Verilog file "C:/Users/Parsa/Desktop/fpga/BUS/flipflop.v" into library work
Analyzing Verilog file "C:/Users/Parsa/Desktop/fpga/BUS/dSigGenerator.v" into library work
Analyzing Verilog file "C:/Users/Parsa/Desktop/fpga/BUS/ALU.v" into library work
Analyzing Verilog file "C:/Users/Parsa/Desktop/fpga/BUS/CU.v" into library work
Analyzing Verilog file "C:/Users/Parsa/Desktop/fpga/BUS/Tester.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:709 - "C:/Users/Parsa/Desktop/fpga/BUS/CU.v" Line 52: Port inc is already connected
WARNING:HDLCompiler:1016 - "C:/Users/Parsa/Desktop/fpga/BUS/CU.v" Line 55: Port ei is not connected to this instance
WARNING:HDLCompiler:189 - "C:/Users/Parsa/Desktop/fpga/BUS/CU.v" Line 47: Size mismatch in connection of port <dataout>. Formal port size is 1-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "C:/Users/Parsa/Desktop/fpga/BUS/CU.v" Line 66: Size mismatch in connection of port <ctrl_alu>. Formal port size is 4-bit while actual signal size is 3-bit.
Completed static elaboration
Compiling module MEMORY
Compiling module SC
Compiling module DEC4to16
Compiling module TimingSignals
Compiling module REGISTER8
Compiling module REGISTER16
Compiling module ALU
Compiling module flipflop
Compiling module dSigGenerator
Compiling module wires
Compiling module CU
Compiling module Tester
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable C:/Users/Parsa/Desktop/fpga/BUS/Tester_isim_beh.exe
Fuse Memory Usage: 28644 KB
Fuse CPU Usage: 640 ms
