Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 15 16:13:08 2022
| Host         : LAPTOP-J43FSPQQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (29)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.631        0.000                      0                  372        0.077        0.000                      0                  372        4.500        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.631        0.000                      0                  372        0.077        0.000                      0                  372        4.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.324ns  (logic 4.793ns (51.405%)  route 4.531ns (48.595%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.560     5.144    clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  M_states_q_reg[0]/Q
                         net (fo=155, routed)         1.278     6.878    alutop/arith/temp0_1[0]
    SLICE_X56Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.002 r  alutop/arith/temp0_i_25/O
                         net (fo=5, routed)           0.700     7.703    alutop/arith/A[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[7])
                                                      3.841    11.544 r  alutop/arith/temp0/P[7]
                         net (fo=1, routed)           0.952    12.496    alutop/arith/temp0_n_98
    SLICE_X50Y41         LUT5 (Prop_lut5_I4_O)        0.124    12.620 r  alutop/arith/M_regZ_q_i_6/O
                         net (fo=2, routed)           0.820    13.439    alutop/arith/M_regZ_q_i_6_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I2_O)        0.124    13.563 f  alutop/arith/M_regOut_q[7]_i_4/O
                         net (fo=2, routed)           0.781    14.344    alutop/arith/M_regOut_q[7]_i_4_n_0
    SLICE_X58Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.468 r  alutop/arith/M_regOut_q[7]_i_1/O
                         net (fo=1, routed)           0.000    14.468    M_regOut_d[7]
    SLICE_X58Y47         FDRE                                         r  M_regOut_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.519    14.924    clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  M_regOut_q_reg[7]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y47         FDRE (Setup_fdre_C_D)        0.031    15.099    M_regOut_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -14.468    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 4.793ns (52.710%)  route 4.300ns (47.290%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.560     5.144    clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  M_states_q_reg[0]/Q
                         net (fo=155, routed)         1.278     6.878    alutop/arith/temp0_1[0]
    SLICE_X56Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.002 r  alutop/arith/temp0_i_25/O
                         net (fo=5, routed)           0.700     7.703    alutop/arith/A[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      3.841    11.544 r  alutop/arith/temp0/P[2]
                         net (fo=1, routed)           0.940    12.484    alutop/arith/temp0_n_103
    SLICE_X53Y39         LUT5 (Prop_lut5_I4_O)        0.124    12.608 r  alutop/arith/M_regOut_q[2]_i_6/O
                         net (fo=2, routed)           0.776    13.384    alutop/arith/M_regOut_q[2]_i_6_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I2_O)        0.124    13.508 f  alutop/arith/M_regOut_q[2]_i_4/O
                         net (fo=2, routed)           0.605    14.113    alutop/arith/M_regOut_q[2]_i_4_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.237 r  alutop/arith/M_regOut_q[2]_i_1/O
                         net (fo=1, routed)           0.000    14.237    M_regOut_d[2]
    SLICE_X57Y47         FDRE                                         r  M_regOut_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.454    14.859    clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  M_regOut_q_reg[2]/C
                         clock pessimism              0.179    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X57Y47         FDRE (Setup_fdre_C_D)        0.031    15.034    M_regOut_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -14.237    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.138ns  (logic 4.793ns (52.454%)  route 4.345ns (47.546%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.560     5.144    clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  M_states_q_reg[0]/Q
                         net (fo=155, routed)         1.278     6.878    alutop/arith/temp0_1[0]
    SLICE_X56Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.002 r  alutop/arith/temp0_i_25/O
                         net (fo=5, routed)           0.700     7.703    alutop/arith/A[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      3.841    11.544 r  alutop/arith/temp0/P[1]
                         net (fo=1, routed)           0.811    12.355    alutop/arith/temp0_n_104
    SLICE_X53Y39         LUT5 (Prop_lut5_I4_O)        0.124    12.479 r  alutop/arith/M_regOut_q[1]_i_6/O
                         net (fo=2, routed)           0.701    13.179    alutop/arith/M_regOut_q[1]_i_6_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.303 f  alutop/arith/M_regOut_q[1]_i_4/O
                         net (fo=2, routed)           0.854    14.158    alutop/arith/M_regOut_q[1]_i_4_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I5_O)        0.124    14.282 r  alutop/arith/M_regOut_q[1]_i_1/O
                         net (fo=1, routed)           0.000    14.282    M_regOut_d[1]
    SLICE_X58Y45         FDRE                                         r  M_regOut_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.518    14.923    clk_IBUF_BUFG
    SLICE_X58Y45         FDRE                                         r  M_regOut_q_reg[1]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y45         FDRE (Setup_fdre_C_D)        0.029    15.096    M_regOut_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -14.282    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regZ_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.020ns  (logic 4.793ns (53.140%)  route 4.227ns (46.860%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.560     5.144    clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  M_states_q_reg[0]/Q
                         net (fo=155, routed)         1.278     6.878    alutop/arith/temp0_1[0]
    SLICE_X56Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.002 r  alutop/arith/temp0_i_25/O
                         net (fo=5, routed)           0.700     7.703    alutop/arith/A[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      3.841    11.544 f  alutop/arith/temp0/P[12]
                         net (fo=1, routed)           0.923    12.467    alutop/arith/temp0_n_93
    SLICE_X52Y43         LUT5 (Prop_lut5_I4_O)        0.124    12.591 f  alutop/arith/M_regOut_q[12]_i_6/O
                         net (fo=2, routed)           0.750    13.341    alutop/arith/M_regOut_q[12]_i_6_n_0
    SLICE_X51Y40         LUT4 (Prop_lut4_I0_O)        0.124    13.465 f  alutop/arith/M_regZ_q_i_4/O
                         net (fo=1, routed)           0.575    14.040    alutop/arith/M_regZ_q_i_4_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.164 r  alutop/arith/M_regZ_q_i_1/O
                         net (fo=1, routed)           0.000    14.164    M_regZ_d
    SLICE_X51Y40         FDRE                                         r  M_regZ_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.450    14.855    clk_IBUF_BUFG
    SLICE_X51Y40         FDRE                                         r  M_regZ_q_reg/C
                         clock pessimism              0.179    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X51Y40         FDRE (Setup_fdre_C_D)        0.029    15.028    M_regZ_q_reg
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -14.164    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 4.793ns (53.628%)  route 4.145ns (46.372%))
  Logic Levels:           5  (DSP48E1=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.560     5.144    clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  M_states_q_reg[0]/Q
                         net (fo=155, routed)         1.278     6.878    alutop/arith/temp0_1[0]
    SLICE_X56Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.002 r  alutop/arith/temp0_i_25/O
                         net (fo=5, routed)           0.700     7.703    alutop/arith/A[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[9])
                                                      3.841    11.544 r  alutop/arith/temp0/P[9]
                         net (fo=2, routed)           1.008    12.552    alutop/arith/temp0_n_96
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.676 f  alutop/arith/M_regOut_q[9]_i_6/O
                         net (fo=1, routed)           0.580    13.256    alutop/arith/M_regOut_q[9]_i_6_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I2_O)        0.124    13.380 f  alutop/arith/M_regOut_q[9]_i_4/O
                         net (fo=2, routed)           0.577    13.958    alutop/arith/M_regOut_q[9]_i_4_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.082 r  alutop/arith/M_regOut_q[9]_i_1/O
                         net (fo=1, routed)           0.000    14.082    M_regOut_d[9]
    SLICE_X57Y48         FDRE                                         r  M_regOut_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.454    14.859    clk_IBUF_BUFG
    SLICE_X57Y48         FDRE                                         r  M_regOut_q_reg[9]/C
                         clock pessimism              0.179    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X57Y48         FDRE (Setup_fdre_C_D)        0.031    15.034    M_regOut_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -14.082    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 4.793ns (53.964%)  route 4.089ns (46.036%))
  Logic Levels:           5  (DSP48E1=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.560     5.144    clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  M_states_q_reg[0]/Q
                         net (fo=155, routed)         1.278     6.878    alutop/arith/temp0_1[0]
    SLICE_X56Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.002 r  alutop/arith/temp0_i_25/O
                         net (fo=5, routed)           0.700     7.703    alutop/arith/A[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      3.841    11.544 r  alutop/arith/temp0/P[15]
                         net (fo=3, routed)           1.087    12.631    alutop/arith/temp0_n_90
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.755 f  alutop/arith/M_regOut_q[15]_i_11/O
                         net (fo=1, routed)           0.412    13.167    alutop/arith/M_regOut_q[15]_i_11_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I2_O)        0.124    13.291 f  alutop/arith/M_regOut_q[15]_i_8/O
                         net (fo=2, routed)           0.610    13.902    alutop/arith/M_regOut_q[15]_i_8_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.026 r  alutop/arith/M_regOut_q[15]_i_2/O
                         net (fo=1, routed)           0.000    14.026    M_regOut_d[15]
    SLICE_X57Y48         FDRE                                         r  M_regOut_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.454    14.859    clk_IBUF_BUFG
    SLICE_X57Y48         FDRE                                         r  M_regOut_q_reg[15]/C
                         clock pessimism              0.179    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X57Y48         FDRE (Setup_fdre_C_D)        0.031    15.034    M_regOut_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 4.793ns (54.291%)  route 4.035ns (45.709%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.560     5.144    clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  M_states_q_reg[0]/Q
                         net (fo=155, routed)         1.278     6.878    alutop/arith/temp0_1[0]
    SLICE_X56Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.002 r  alutop/arith/temp0_i_25/O
                         net (fo=5, routed)           0.700     7.703    alutop/arith/A[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[13])
                                                      3.841    11.544 r  alutop/arith/temp0/P[13]
                         net (fo=1, routed)           0.884    12.428    alutop/arith/temp0_n_92
    SLICE_X52Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.552 r  alutop/arith/M_regOut_q[13]_i_6/O
                         net (fo=2, routed)           0.658    13.210    alutop/arith/M_regOut_q[13]_i_6_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.124    13.334 f  alutop/arith/M_regOut_q[13]_i_4/O
                         net (fo=2, routed)           0.514    13.848    alutop/arith/M_regOut_q[13]_i_4_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.972 r  alutop/arith/M_regOut_q[13]_i_1/O
                         net (fo=1, routed)           0.000    13.972    M_regOut_d[13]
    SLICE_X55Y48         FDRE                                         r  M_regOut_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.453    14.858    clk_IBUF_BUFG
    SLICE_X55Y48         FDRE                                         r  M_regOut_q_reg[13]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X55Y48         FDRE (Setup_fdre_C_D)        0.029    15.031    M_regOut_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -13.972    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 4.793ns (54.342%)  route 4.027ns (45.658%))
  Logic Levels:           5  (DSP48E1=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.560     5.144    clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  M_states_q_reg[0]/Q
                         net (fo=155, routed)         1.278     6.878    alutop/arith/temp0_1[0]
    SLICE_X56Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.002 r  alutop/arith/temp0_i_25/O
                         net (fo=5, routed)           0.700     7.703    alutop/arith/A[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841    11.544 r  alutop/arith/temp0/P[0]
                         net (fo=2, routed)           0.788    12.331    alutop/arith/temp0_n_105
    SLICE_X50Y40         LUT6 (Prop_lut6_I1_O)        0.124    12.455 f  alutop/arith/M_regOut_q[0]_i_5/O
                         net (fo=1, routed)           0.812    13.268    alutop/arith/M_regOut_q[0]_i_5_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.392 r  alutop/arith/M_regOut_q[0]_i_4/O
                         net (fo=2, routed)           0.448    13.840    alutop/arith/M_regOut_q[0]_i_4_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.964 r  alutop/arith/M_regOut_q[0]_i_1/O
                         net (fo=1, routed)           0.000    13.964    M_regOut_d[0]
    SLICE_X51Y43         FDRE                                         r  M_regOut_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.452    14.857    clk_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  M_regOut_q_reg[0]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y43         FDRE (Setup_fdre_C_D)        0.032    15.033    M_regOut_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -13.964    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 4.793ns (54.016%)  route 4.080ns (45.984%))
  Logic Levels:           5  (DSP48E1=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.560     5.144    clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  M_states_q_reg[0]/Q
                         net (fo=155, routed)         1.278     6.878    alutop/arith/temp0_1[0]
    SLICE_X56Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.002 r  alutop/arith/temp0_i_25/O
                         net (fo=5, routed)           0.700     7.703    alutop/arith/A[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.841    11.544 r  alutop/arith/temp0/P[6]
                         net (fo=2, routed)           1.020    12.563    alutop/arith/temp0_n_99
    SLICE_X53Y40         LUT6 (Prop_lut6_I1_O)        0.124    12.687 f  alutop/arith/M_regOut_q[6]_i_6/O
                         net (fo=1, routed)           0.491    13.178    alutop/arith/M_regOut_q[6]_i_6_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I2_O)        0.124    13.302 f  alutop/arith/M_regOut_q[6]_i_4/O
                         net (fo=2, routed)           0.591    13.893    alutop/arith/M_regOut_q[6]_i_4_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I5_O)        0.124    14.017 r  alutop/arith/M_regOut_q[6]_i_1/O
                         net (fo=1, routed)           0.000    14.017    M_regOut_d[6]
    SLICE_X58Y45         FDRE                                         r  M_regOut_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.518    14.923    clk_IBUF_BUFG
    SLICE_X58Y45         FDRE                                         r  M_regOut_q_reg[6]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y45         FDRE (Setup_fdre_C_D)        0.031    15.098    M_regOut_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -14.017    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.868ns  (logic 4.793ns (54.051%)  route 4.075ns (45.949%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.560     5.144    clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  M_states_q_reg[0]/Q
                         net (fo=155, routed)         1.278     6.878    alutop/arith/temp0_1[0]
    SLICE_X56Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.002 r  alutop/arith/temp0_i_25/O
                         net (fo=5, routed)           0.700     7.703    alutop/arith/A[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841    11.544 r  alutop/arith/temp0/P[8]
                         net (fo=1, routed)           0.894    12.438    alutop/arith/temp0_n_97
    SLICE_X52Y43         LUT5 (Prop_lut5_I4_O)        0.124    12.562 r  alutop/arith/M_regOut_q[8]_i_6/O
                         net (fo=2, routed)           0.610    13.173    alutop/arith/M_regOut_q[8]_i_6_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.124    13.297 f  alutop/arith/M_regOut_q[8]_i_3/O
                         net (fo=2, routed)           0.591    13.888    alutop/arith/M_regOut_q[8]_i_3_n_0
    SLICE_X58Y47         LUT6 (Prop_lut6_I3_O)        0.124    14.012 r  alutop/arith/M_regOut_q[8]_i_1/O
                         net (fo=1, routed)           0.000    14.012    M_regOut_d[8]
    SLICE_X58Y47         FDRE                                         r  M_regOut_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.519    14.924    clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  M_regOut_q_reg[8]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y47         FDRE (Setup_fdre_C_D)        0.031    15.099    M_regOut_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -14.012    
  -------------------------------------------------------------------
                         slack                                  1.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 M_regAlufn_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_register_status_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.559%)  route 0.251ns (57.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.567     1.511    clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  M_regAlufn_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  M_regAlufn_q_reg[0]/Q
                         net (fo=16, routed)          0.251     1.903    M_regAlufn_q[0]
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.045     1.948 r  M_register_status_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.948    p_1_in[0]
    SLICE_X55Y51         FDRE                                         r  M_register_status_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.835     2.025    clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  M_register_status_q_reg[0]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y51         FDRE (Hold_fdre_C_D)         0.091     1.871    M_register_status_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 M_regZ_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_register_status_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.189ns (36.020%)  route 0.336ns (63.980%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.565     1.509    clk_IBUF_BUFG
    SLICE_X51Y40         FDRE                                         r  M_regZ_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  M_regZ_q_reg/Q
                         net (fo=2, routed)           0.336     1.985    M_regZ_q
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.048     2.033 r  M_register_status_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.033    p_1_in[2]
    SLICE_X57Y50         FDRE                                         r  M_register_status_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.835     2.025    clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  M_register_status_q_reg[2]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    M_register_status_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 M_regV_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_register_status_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.209ns (37.000%)  route 0.356ns (63.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.566     1.510    clk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  M_regV_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  M_regV_q_reg/Q
                         net (fo=2, routed)           0.356     2.030    M_regV_q
    SLICE_X56Y51         LUT5 (Prop_lut5_I3_O)        0.045     2.075 r  M_register_status_q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.075    p_1_in[1]
    SLICE_X56Y51         FDRE                                         r  M_register_status_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.835     2.025    clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  M_register_status_q_reg[1]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y51         FDRE (Hold_fdre_C_D)         0.120     1.900    M_register_status_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 M_stateCase_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_stateCase_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X59Y45         FDRE                                         r  M_stateCase_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  M_stateCase_q_reg[1]/Q
                         net (fo=48, routed)          0.191     1.870    M_stateCase_q_reg[1]
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.042     1.912 r  M_stateCase_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.912    M_stateCase_q[2]_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  M_stateCase_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.864     2.054    clk_IBUF_BUFG
    SLICE_X59Y45         FDRE                                         r  M_stateCase_q_reg[2]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.107     1.645    M_stateCase_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.007%)  route 0.203ns (58.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.595     1.539    reset_cond/CLK
    SLICE_X58Y48         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDSE (Prop_fdse_C_Q)         0.141     1.680 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.203     1.883    reset_cond/M_stage_d[2]
    SLICE_X58Y48         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.865     2.055    reset_cond/CLK
    SLICE_X58Y48         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X58Y48         FDSE (Hold_fdse_C_D)         0.070     1.609    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_counter_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.593     1.537    clk_IBUF_BUFG
    SLICE_X60Y42         FDRE                                         r  M_counter_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  M_counter_q_reg[11]/Q
                         net (fo=1, routed)           0.137     1.838    M_counter_q_reg_n_0_[11]
    SLICE_X60Y42         LUT3 (Prop_lut3_I0_O)        0.045     1.883 r  M_counter_q[8]_i_2/O
                         net (fo=1, routed)           0.000     1.883    M_counter_q[8]_i_2_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.947 r  M_counter_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    M_counter_q_reg[8]_i_1_n_4
    SLICE_X60Y42         FDRE                                         r  M_counter_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.863     2.053    clk_IBUF_BUFG
    SLICE_X60Y42         FDRE                                         r  M_counter_q_reg[11]/C
                         clock pessimism             -0.516     1.537    
    SLICE_X60Y42         FDRE (Hold_fdre_C_D)         0.134     1.671    M_counter_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_counter_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X60Y43         FDRE                                         r  M_counter_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  M_counter_q_reg[15]/Q
                         net (fo=1, routed)           0.137     1.839    M_counter_q_reg_n_0_[15]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.045     1.884 r  M_counter_q[12]_i_2/O
                         net (fo=1, routed)           0.000     1.884    M_counter_q[12]_i_2_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.948 r  M_counter_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.948    M_counter_q_reg[12]_i_1_n_4
    SLICE_X60Y43         FDRE                                         r  M_counter_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.864     2.054    clk_IBUF_BUFG
    SLICE_X60Y43         FDRE                                         r  M_counter_q_reg[15]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X60Y43         FDRE (Hold_fdre_C_D)         0.134     1.672    M_counter_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_counter_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  M_counter_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  M_counter_q_reg[19]/Q
                         net (fo=1, routed)           0.137     1.839    M_counter_q_reg_n_0_[19]
    SLICE_X60Y44         LUT3 (Prop_lut3_I0_O)        0.045     1.884 r  M_counter_q[16]_i_2/O
                         net (fo=1, routed)           0.000     1.884    M_counter_q[16]_i_2_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.948 r  M_counter_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.948    M_counter_q_reg[16]_i_1_n_4
    SLICE_X60Y44         FDRE                                         r  M_counter_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.864     2.054    clk_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  M_counter_q_reg[19]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X60Y44         FDRE (Hold_fdre_C_D)         0.134     1.672    M_counter_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_counter_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X60Y45         FDRE                                         r  M_counter_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  M_counter_q_reg[23]/Q
                         net (fo=1, routed)           0.137     1.839    M_counter_q_reg_n_0_[23]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.045     1.884 r  M_counter_q[20]_i_2/O
                         net (fo=1, routed)           0.000     1.884    M_counter_q[20]_i_2_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.948 r  M_counter_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.948    M_counter_q_reg[20]_i_1_n_4
    SLICE_X60Y45         FDRE                                         r  M_counter_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.864     2.054    clk_IBUF_BUFG
    SLICE_X60Y45         FDRE                                         r  M_counter_q_reg[23]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X60Y45         FDRE (Hold_fdre_C_D)         0.134     1.672    M_counter_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_counter_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  M_counter_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  M_counter_q_reg[27]/Q
                         net (fo=1, routed)           0.137     1.839    M_counter_q_reg_n_0_[27]
    SLICE_X60Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.884 r  M_counter_q[24]_i_2/O
                         net (fo=1, routed)           0.000     1.884    M_counter_q[24]_i_2_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.948 r  M_counter_q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.948    M_counter_q_reg[24]_i_1_n_4
    SLICE_X60Y46         FDRE                                         r  M_counter_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.864     2.054    clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  M_counter_q_reg[27]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X60Y46         FDRE (Hold_fdre_C_D)         0.134     1.672    M_counter_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y40   M_counter_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y42   M_counter_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y42   M_counter_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y43   M_counter_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y43   M_counter_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y43   M_counter_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y43   M_counter_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y44   M_counter_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y44   M_counter_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y46   M_regN_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y43   M_regOut_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y46   M_regV_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y44   M_regX_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y46   M_regX_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y46   M_regX_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y46   M_regX_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y45   M_regY_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y44   M_regY_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y43   M_counter_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y43   M_counter_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y43   M_counter_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y43   M_counter_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y43   M_counter_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y44   M_counter_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y44   M_counter_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y44   M_counter_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y44   M_counter_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y45   M_counter_q_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y45   M_counter_q_reg[21]/C



