$date
	Wed Mar 30 02:59:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Encoder_test $end
$scope module Comb $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # Q0 $end
$var wire 1 $ Q1 $end
$var wire 1 % Q2 $end
$var wire 1 & Q3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
1#
0"
0!
$end
#5
1"
0#
1$
#10
0"
1!
0$
1%
#15
1"
0%
1&
#20
