Received: from comal.ext.ti.com ([198.47.26.152])
 by bombadil.infradead.org with esmtps (Exim 4.80.1 #2 (Red Hat Linux))
 id 1Wb3YU-0007iZ-6X
 for linux-mtd@lists.infradead.org; Fri, 18 Apr 2014 07:49:51 +0000
From: "Gupta, Pekon" <pekon@ti.com>
To: Punnaiah Choudary Kalluri <punnaiah.choudary.kalluri@xilinx.com>,
 "robh+dt@kernel.org" <robh+dt@kernel.org>, "pawel.moll@arm.com"
 <pawel.moll@arm.com>, "mark.rutland@arm.com" <mark.rutland@arm.com>,
 "ijc+devicetree@hellion.org.uk" <ijc+devicetree@hellion.org.uk>,
 "galak@codeaurora.org" <galak@codeaurora.org>, "rob@landley.net"
 <rob@landley.net>, "michal.simek@xilinx.com" <michal.simek@xilinx.com>,
 "grant.likely@linaro.org" <grant.likely@linaro.org>,
 "gregkh@linuxfoundation.org" <gregkh@linuxfoundation.org>,
 "jason@lakedaemon.net" <jason@lakedaemon.net>,
 "ezequiel.garcia@free-electrons.com" <ezequiel.garcia@free-electrons.com>,
 "arnd@arndb.de" <arnd@arndb.de>,
 "dwmw2@infradead.org" <dwmw2@infradead.org>,
 "computersforpeace@gmail.com" <computersforpeace@gmail.com>,
 "artem.bityutskiy@linux.intel.com" <artem.bityutskiy@linux.intel.com>,
 "jussi.kivilinna@iki.fi" <jussi.kivilinna@iki.fi>, "acourbot@nvidia.com"
 <acourbot@nvidia.com>, "Khoronzhuk, Ivan" <ivan.khoronzhuk@ti.com>,
 "joern@logfs.org" <joern@logfs.org>, David Mosberger <davidm@egauge.net>
Subject: RE: [PATCH RFC v2 3/4] nand: pl353: Add driver for arm pl353 smc
 nand interface
Date: Fri, 18 Apr 2014 07:48:11 +0000
Message-ID: <20980858CB6D3A4BAE95CA194937D5E73EAC3AF2@DBDE04.ent.ti.com>
References: <1397764720-29846-1-git-send-email-punnaia@xilinx.com>
 <b531e294-9b1f-475b-b4e1-c4bba429e2e2@VA3EHSMHS004.ehs.local>
In-Reply-To: <b531e294-9b1f-475b-b4e1-c4bba429e2e2@VA3EHSMHS004.ehs.local>
Content-Language: en-US
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
Cc: "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
 "linux-doc@vger.kernel.org" <linux-doc@vger.kernel.org>,
 "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
 "linux-mtd@lists.infradead.org" <linux-mtd@lists.infradead.org>,
 "kalluripunnaiahchoudary@gmail.com" <kalluripunnaiahchoudary@gmail.com>,
 "kpc528@gmail.com" <kpc528@gmail.com>,
 Punnaiah Choudary Kalluri <punnaia@xilinx.com>
List-Id: Linux MTD discussion mailing list <linux-mtd.lists.infradead.org>
List-Unsubscribe: <http://lists.infradead.org/mailman/options/linux-mtd>,
 <mailto:linux-mtd-request@lists.infradead.org?subject=unsubscribe>
List-Archive: <http://lists.infradead.org/pipermail/linux-mtd/>
List-Post: <mailto:linux-mtd@lists.infradead.org>
List-Help: <mailto:linux-mtd-request@lists.infradead.org?subject=help>
List-Subscribe: <http://lists.infradead.org/mailman/listinfo/linux-mtd>,
 <mailto:linux-mtd-request@lists.infradead.org?subject=subscribe>

>From: Punnaiah Choudary Kalluri [mailto:punnaiah.choudary.kalluri@xilinx.c=
om]
>
>Add driver for arm pl353 static memory controller nand interface.
>This controller is used in xilinx zynq soc for interfacing the nand
>flash memory.
>
>Signed-off-by: Punnaiah Choudary Kalluri <punnaia@xilinx.com>
>---
>Changes in v2:
> - use "depends on" rather than "select" option in kconfig
> - remove unused variable parts
> - remove dummy helper and use writel_relaxed directly
>---
[...]

>+/* Define default oob placement schemes for large and small page devices =
*/
>+static struct nand_ecclayout nand_oob_16 =3D {
>+	.eccbytes =3D 3,
>+	.eccpos =3D {0, 1, 2},
>+	.oobfree =3D {
>+		{.offset =3D 8,
>+		 . length =3D 8} }
>+};
>+
>+static struct nand_ecclayout nand_oob_64 =3D {
>+	.eccbytes =3D 12,
>+	.eccpos =3D {
>+		   52, 53, 54, 55, 56, 57,
>+		   58, 59, 60, 61, 62, 63},
>+	.oobfree =3D {
>+		{.offset =3D 2,
>+		 .length =3D 50} }
>+};
>+
>+static struct nand_ecclayout ondie_nand_oob_64 =3D {
>+	.eccbytes =3D 32,
>+
>+	.eccpos =3D {
>+		8, 9, 10, 11, 12, 13, 14, 15,
>+		24, 25, 26, 27, 28, 29, 30, 31,
>+		40, 41, 42, 43, 44, 45, 46, 47,
>+		56, 57, 58, 59, 60, 61, 62, 63
>+	},
>+
>+	.oobfree =3D {
>+		{ .offset =3D 4, .length =3D 4 },
>+		{ .offset =3D 20, .length =3D 4 },
>+		{ .offset =3D 36, .length =3D 4 },
>+		{ .offset =3D 52, .length =3D 4 }
>+	}
>+};
>+

Preferably please don't hard-code ecclayout, as this constrains driver
to be used with NAND devices which have oobsize=3D64 bytes.
Instead you can make it generic for all types of devices by replicating
replicating ecc-layout for every eccsize.
(reference: drivers/mtd/nand/omap2.c +1958 : omap_nand_probe)


>+/* Generic flash bbt decriptors */
>+static uint8_t bbt_pattern[] =3D { 'B', 'b', 't', '0' };
>+static uint8_t mirror_pattern[] =3D { '1', 't', 'b', 'B' };
>+
>+static struct nand_bbt_descr bbt_main_descr =3D {
>+	.options =3D NAND_BBT_LASTBLOCK | NAND_BBT_CREATE | NAND_BBT_WRITE
>+		| NAND_BBT_2BIT | NAND_BBT_VERSION | NAND_BBT_PERCHIP,
>+	.offs =3D 4,
>+	.len =3D 4,
>+	.veroffs =3D 20,
>+	.maxblocks =3D 4,
>+	.pattern =3D bbt_pattern
>+};
>+
>+static struct nand_bbt_descr bbt_mirror_descr =3D {
>+	.options =3D NAND_BBT_LASTBLOCK | NAND_BBT_CREATE | NAND_BBT_WRITE
>+		| NAND_BBT_2BIT | NAND_BBT_VERSION | NAND_BBT_PERCHIP,
>+	.offs =3D 4,
>+	.len =3D 4,
>+	.veroffs =3D 20,
>+	.maxblocks =3D 4,
>+	.pattern =3D mirror_pattern
>+};

Just curious, why is there a need to introduce custom BBT descriptor ?
default ones are already specified in drivers/mtd/nand/nand_bbt.c
as " bbt_main_descr" and "bbt_mirror_descr".
Do you need to be compatible with any existing tool | utility ?


>+/**
>+ * pl353_nand_calculate_hwecc - Calculate Hardware ECC
>+ * @mtd:	Pointer to the mtd_info structure
>+ * @data:	Pointer to the page data
>+ * @ecc_code:	Pointer to the ECC buffer where ECC data needs to be stored
>+ *
>+ * This function retrieves the Hardware ECC data from the controller and =
returns
>+ * ECC data back to the MTD subsystem.
>+ *
>+ * Return:	0 on success or error value on failure
>+ */
>+static int pl353_nand_calculate_hwecc(struct mtd_info *mtd,
>+				const u8 *data, u8 *ecc_code)
>+{
>+	u32 ecc_value, ecc_status;
>+	u8 ecc_reg, ecc_byte;
>+	unsigned long timeout =3D jiffies + PL353_NAND_ECC_BUSY_TIMEOUT;
>+
>+	/* Wait till the ECC operation is complete or timeout */
>+	do {
>+		if (pl353_smc_ecc_is_busy())
>+			cpu_relax();
>+		else
>+			break;
>+	} while (!time_after_eq(jiffies, timeout));
>+
>+	if (time_after_eq(jiffies, timeout)) {
>+		pr_err("%s timed out\n", __func__);
>+		return -ETIMEDOUT;
>+	}
>+
>+	for (ecc_reg =3D 0; ecc_reg < 4; ecc_reg++) {
>+		/* Read ECC value for each block */
>+		ecc_value =3D pl353_smc_get_ecc_val(ecc_reg);
>+		ecc_status =3D (ecc_value >> 24) & 0xFF;
>+		/* ECC value valid */
>+		if (ecc_status & 0x40) {
>+			for (ecc_byte =3D 0; ecc_byte < 3; ecc_byte++) {
>+				/* Copy ECC bytes to MTD buffer */
>+				*ecc_code =3D ecc_value & 0xFF;
>+				ecc_value =3D ecc_value >> 8;
>+				ecc_code++;
>+			}
>+		} else {
>+			pr_warn("%s status failed\n", __func__);
>+			return -1;

Please use some valid error-code.

>+		}
>+	}
>+	return 0;
>+}

>+
>+/**
>+ * onehot - onehot function
>+ * @value:	Value to check for onehot
>+ *
>+ * This function checks whether a value is onehot or not.
>+ * onehot is if and only if onebit is set.
>+ *
>+ * Return:	1 if it is onehot else 0
>+ */
>+static int onehot(unsigned short value)
>+{
>+	return (value & (value - 1)) =3D=3D 0;
>+}
>+
>+/**
>+ * pl353_nand_correct_data - ECC correction function
>+ * @mtd:	Pointer to the mtd_info structure
>+ * @buf:	Pointer to the page data
>+ * @read_ecc:	Pointer to the ECC value read from spare data area
>+ * @calc_ecc:	Pointer to the calculated ECC value
>+ *
>+ * This function corrects the ECC single bit errors & detects 2-bit error=
s.
>+ *
>+ * Return:	0 if no ECC errors found
>+ *		1 if single bit error found and corrected.
>+ *		-1 if multiple ECC errors found.
>+ */
>+static int pl353_nand_correct_data(struct mtd_info *mtd, unsigned char *b=
uf,
>+				unsigned char *read_ecc,
>+				unsigned char *calc_ecc)
>+{
>+	unsigned char bit_addr;
>+	unsigned int byte_addr;
>+	unsigned short ecc_odd, ecc_even, read_ecc_lower, read_ecc_upper;
>+	unsigned short calc_ecc_lower, calc_ecc_upper;
>+
>+	read_ecc_lower =3D (read_ecc[0] | (read_ecc[1] << 8)) & 0xfff;
>+	read_ecc_upper =3D ((read_ecc[1] >> 4) | (read_ecc[2] << 4)) & 0xfff;
>+
>+	calc_ecc_lower =3D (calc_ecc[0] | (calc_ecc[1] << 8)) & 0xfff;
>+	calc_ecc_upper =3D ((calc_ecc[1] >> 4) | (calc_ecc[2] << 4)) & 0xfff;
>+
>+	ecc_odd =3D read_ecc_lower ^ calc_ecc_lower;
>+	ecc_even =3D read_ecc_upper ^ calc_ecc_upper;
>+
>+	if ((ecc_odd =3D=3D 0) && (ecc_even =3D=3D 0))
>+		return 0;       /* no error */
>+
>+	if (ecc_odd =3D=3D (~ecc_even & 0xfff)) {
>+		/* bits [11:3] of error code is byte offset */
>+		byte_addr =3D (ecc_odd >> 3) & 0x1ff;
>+		/* bits [2:0] of error code is bit offset */
>+		bit_addr =3D ecc_odd & 0x7;
>+		/* Toggling error bit */
>+		buf[byte_addr] ^=3D (1 << bit_addr);
>+		return 1;
>+	}
>+
>+	if (onehot(ecc_odd | ecc_even) =3D=3D 1)
>+		return 1; /* one error in parity */
>+
>+	return -1; /* Uncorrectable error */

Please return something like -EBADMSG.
>+}


[...]


>+/**
>+ * nand_write_page_hwecc - Hardware ECC based page write function
>+ * @mtd:		Pointer to the mtd info structure
>+ * @chip:		Pointer to the NAND chip info structure
>+ * @buf:		Pointer to the data buffer
>+ * @oob_required:	Caller requires OOB data read to chip->oob_poi
>+ *
>+ * This functions writes data and hardware generated ECC values in to the=
 page.
>+ *
>+ * Return:	Always return zero
>+ */
>+static int pl353_nand_write_page_hwecc(struct mtd_info *mtd,
>+				    struct nand_chip *chip, const uint8_t *buf,
>+				    int oob_required)
>+{
>+	int i, eccsize =3D chip->ecc.size;
>+	int eccsteps =3D chip->ecc.steps;
>+	uint8_t *ecc_calc =3D chip->buffers->ecccalc;
>+	const uint8_t *p =3D buf;
>+	uint32_t *eccpos =3D chip->ecc.layout->eccpos;
>+	unsigned long data_phase_addr;
>+	uint8_t *oob_ptr;
>+
>+	for ( ; (eccsteps - 1); eccsteps--) {
>+		chip->write_buf(mtd, p, eccsize);
>+		p +=3D eccsize;
>+	}
>+	chip->write_buf(mtd, p, (eccsize - PL353_NAND_LAST_TRANSFER_LENGTH));
>+	p +=3D (eccsize - PL353_NAND_LAST_TRANSFER_LENGTH);
>+
>+	/* Set ECC Last bit to 1 */
>+	data_phase_addr =3D (unsigned long __force)chip->IO_ADDR_W;
>+	data_phase_addr |=3D PL353_NAND_ECC_LAST;
>+	chip->IO_ADDR_W =3D (void __iomem * __force)data_phase_addr;
>+	chip->write_buf(mtd, p, PL353_NAND_LAST_TRANSFER_LENGTH);
>+
>+	/* Wait for ECC to be calculated and read the error values */
>+	p =3D buf;
>+	chip->ecc.calculate(mtd, p, &ecc_calc[0]);
>+
Your 'pl353_nand_calculate_hwecc' does return with errors like -ETIMEDOUT a=
nd '-1'
but those aren't handled here ..

>+	for (i =3D 0; i < chip->ecc.total; i++)
>+		chip->oob_poi[eccpos[i]] =3D ~(ecc_calc[i]);
>+
>+	/* Clear ECC last bit */
>+	data_phase_addr =3D (unsigned long __force)chip->IO_ADDR_W;
>+	data_phase_addr &=3D ~PL353_NAND_ECC_LAST;
>+	chip->IO_ADDR_W =3D (void __iomem * __force)data_phase_addr;
>+
>+	/* Write the spare area with ECC bytes */
>+	oob_ptr =3D chip->oob_poi;
>+	chip->write_buf(mtd, oob_ptr,
>+			(mtd->oobsize - PL353_NAND_LAST_TRANSFER_LENGTH));
>+
>+	data_phase_addr =3D (unsigned long __force)chip->IO_ADDR_W;
>+	data_phase_addr |=3D PL353_NAND_CLEAR_CS;
>+	data_phase_addr |=3D (1 << END_CMD_VALID_SHIFT);
>+	chip->IO_ADDR_W =3D (void __iomem * __force)data_phase_addr;
>+	oob_ptr +=3D (mtd->oobsize - PL353_NAND_LAST_TRANSFER_LENGTH);
>+	chip->write_buf(mtd, oob_ptr, PL353_NAND_LAST_TRANSFER_LENGTH);
>+
>+	return 0;
>+}
>+
>+/**
>+ * pl353_nand_write_page_swecc - [REPLACABLE] software ecc based page wri=
te function
>+ * @mtd:		Pointer to the mtd info structure
>+ * @chip:		Pointer to the NAND chip info structure
>+ * @buf:		Pointer to the data buffer
>+ * @oob_required:	Caller requires OOB data read to chip->oob_poi
>+ *
>+ * Return:	Always return zero
>+ */
>+static int pl353_nand_write_page_swecc(struct mtd_info *mtd,
>+				    struct nand_chip *chip, const uint8_t *buf,
>+				    int oob_required)
>+{
>+	int i, eccsize =3D chip->ecc.size;
>+	int eccbytes =3D chip->ecc.bytes;
>+	int eccsteps =3D chip->ecc.steps;
>+	uint8_t *ecc_calc =3D chip->buffers->ecccalc;
>+	const uint8_t *p =3D buf;
>+	uint32_t *eccpos =3D chip->ecc.layout->eccpos;
>+
>+	/* Software ecc calculation */
>+	for (i =3D 0; eccsteps; eccsteps--, i +=3D eccbytes, p +=3D eccsize)
>+		chip->ecc.calculate(mtd, p, &ecc_calc[i]);
>+
>+	for (i =3D 0; i < chip->ecc.total; i++)
>+		chip->oob_poi[eccpos[i]] =3D ecc_calc[i];
>+
>+	chip->ecc.write_page_raw(mtd, chip, buf, 1);
>+
>+	return 0;
>+}
>+
>+/**
>+ * pl353_nand_read_page_hwecc - Hardware ECC based page read function
>+ * @mtd:		Pointer to the mtd info structure
>+ * @chip:		Pointer to the NAND chip info structure
>+ * @buf:		Pointer to the buffer to store read data
>+ * @oob_required:	Caller requires OOB data read to chip->oob_poi
>+ * @page:		Page number to read
>+ *
>+ * This functions reads data and checks the data integrity by comparing h=
ardware
>+ * generated ECC values and read ECC values from spare area.
>+ *
>+ * Return:	0 always and updates ECC operation status in to MTD structure
>+ */
>+static int pl353_nand_read_page_hwecc(struct mtd_info *mtd,
>+				     struct nand_chip *chip,
>+				     uint8_t *buf, int oob_required, int page)
>+{
>+	int i, stat, eccsize =3D chip->ecc.size;
>+	int eccbytes =3D chip->ecc.bytes;
>+	int eccsteps =3D chip->ecc.steps;
>+	uint8_t *p =3D buf;
>+	uint8_t *ecc_calc =3D chip->buffers->ecccalc;
>+	uint8_t *ecc_code =3D chip->buffers->ecccode;
>+	uint32_t *eccpos =3D chip->ecc.layout->eccpos;
>+	unsigned long data_phase_addr;
>+	uint8_t *oob_ptr;
>+
>+	for ( ; (eccsteps - 1); eccsteps--) {
>+		chip->read_buf(mtd, p, eccsize);
>+		p +=3D eccsize;
>+	}
>+	chip->read_buf(mtd, p, (eccsize - PL353_NAND_LAST_TRANSFER_LENGTH));
>+	p +=3D (eccsize - PL353_NAND_LAST_TRANSFER_LENGTH);
>+
>+	/* Set ECC Last bit to 1 */
>+	data_phase_addr =3D (unsigned long __force)chip->IO_ADDR_R;
>+	data_phase_addr |=3D PL353_NAND_ECC_LAST;
>+	chip->IO_ADDR_R =3D (void __iomem * __force)data_phase_addr;
>+	chip->read_buf(mtd, p, PL353_NAND_LAST_TRANSFER_LENGTH);
>+
>+	/* Read the calculated ECC value */
>+	p =3D buf;
>+	chip->ecc.calculate(mtd, p, &ecc_calc[0]);

Same here.. return error codes from 'pl353_nand_calculate_hwecc' are
not handled here..

>+
>+	/* Clear ECC last bit */
>+	data_phase_addr =3D (unsigned long __force)chip->IO_ADDR_R;
>+	data_phase_addr &=3D ~PL353_NAND_ECC_LAST;
>+	chip->IO_ADDR_R =3D (void __iomem * __force)data_phase_addr;
>+
>+	/* Read the stored ECC value */
>+	oob_ptr =3D chip->oob_poi;
>+	chip->read_buf(mtd, oob_ptr,
>+			(mtd->oobsize - PL353_NAND_LAST_TRANSFER_LENGTH));
>+
>+	/* de-assert chip select */
>+	data_phase_addr =3D (unsigned long __force)chip->IO_ADDR_R;
>+	data_phase_addr |=3D PL353_NAND_CLEAR_CS;
>+	chip->IO_ADDR_R =3D (void __iomem * __force)data_phase_addr;
>+
>+	oob_ptr +=3D (mtd->oobsize - PL353_NAND_LAST_TRANSFER_LENGTH);
>+	chip->read_buf(mtd, oob_ptr, PL353_NAND_LAST_TRANSFER_LENGTH);
>+
>+	for (i =3D 0; i < chip->ecc.total; i++)
>+		ecc_code[i] =3D ~(chip->oob_poi[eccpos[i]]);
>+
>+	eccsteps =3D chip->ecc.steps;
>+	p =3D buf;
>+
>+	/* Check ECC error for all blocks and correct if it is correctable */
>+	for (i =3D 0 ; eccsteps; eccsteps--, i +=3D eccbytes, p +=3D eccsize) {
>+		stat =3D chip->ecc.correct(mtd, p, &ecc_code[i], &ecc_calc[i]);
>+		if (stat < 0)
>+			mtd->ecc_stats.failed++;
>+		else
>+			mtd->ecc_stats.corrected +=3D stat;
>+	}
>+	return 0;
>+}


[...]


>+/**
>+ * pl353_nand_detect_ondie_ecc - Get the flash ondie ecc state
>+ * @mtd:	Pointer to the mtd_info structure
>+ *
>+ * This function enables the ondie ecc for the Micron ondie ecc capable d=
evices
>+ *
>+ * Return:	1 on detect, 0 if fail to detect
>+ */
>+static int pl353_nand_detect_ondie_ecc(struct mtd_info *mtd)
>+{
There is already some work done by 'David Mosberger <davidm@egauge.net>'
on this please see if you can re-use or add to his patches [1]


>+
>+/**
>+ * pl353_nand_ecc_init - Initialize the ecc information as per the ecc mo=
de
>+ * @mtd:	Pointer to the mtd_info structure
>+ * @ondie_ecc_state:	ondie ecc status
>+ *
>+ * This function initializes the ecc block and functional pointers as per=
 the
>+ * ecc mode
>+ */
>+static void pl353_nand_ecc_init(struct mtd_info *mtd, int ondie_ecc_state=
)
>+{
>+	struct nand_chip *nand_chip =3D mtd->priv;
>+
>+	nand_chip->ecc.mode =3D NAND_ECC_HW;
>+	nand_chip->ecc.read_oob =3D pl353_nand_read_oob;
>+	nand_chip->ecc.read_page_raw =3D pl353_nand_read_page_raw;
>+	nand_chip->ecc.strength =3D 1;
>+	nand_chip->ecc.write_oob =3D pl353_nand_write_oob;
>+	nand_chip->ecc.write_page_raw =3D pl353_nand_write_page_raw;
>+
>+	if (ondie_ecc_state) {
>+		/* bypass the controller ECC block */
>+		pl353_smc_set_ecc_mode(PL353_SMC_ECCMODE_BYPASS);
>+
>+		/*
>+		 * The software ECC routines won't work with the
>+		 * SMC controller
>+		 */
>+		nand_chip->ecc.bytes =3D 0;
>+		nand_chip->ecc.layout =3D &ondie_nand_oob_64;
Here's the problem, this will work only with pagesize=3D2K | oobsize=3D64B =
NAND devices.
It's better to make it generic.
OR
Add the check for specific NAND device.

>+		nand_chip->ecc.read_page =3D pl353_nand_read_page_raw;
>+		nand_chip->ecc.write_page =3D pl353_nand_write_page_raw;
>+		nand_chip->ecc.size =3D mtd->writesize;
>+		/*
>+		 * On-Die ECC spare bytes offset 8 is used for ECC codes
>+		 * Use the BBT pattern descriptors
>+		 */
>+		nand_chip->bbt_td =3D &bbt_main_descr;
>+		nand_chip->bbt_md =3D &bbt_mirror_descr;

You can do use NAND_BBT_NO_OOB as done in
'David Mosberger <davidm@egauge.net>' patch
lists.infradead.org/pipermail/linux-mtd/2014-March/053040.html
	+		/* nand_bbt attempts to put Bbt marker at offset 8 in
	+		   oob, which is used for ECC by Micron
	+		   MT29F4G16ABADAWP, for example.  Fixed by not using
	+		   OOB for BBT marker.  */
	+		chip->bbt_options |=3D NAND_BBT_NO_OOB;


>+	} else {
>+		/* Hardware ECC generates 3 bytes ECC code for each 512 bytes */
>+		nand_chip->ecc.bytes =3D 3;
>+		nand_chip->ecc.calculate =3D pl353_nand_calculate_hwecc;
>+		nand_chip->ecc.correct =3D pl353_nand_correct_data;
>+		nand_chip->ecc.hwctl =3D NULL;
>+		nand_chip->ecc.read_page =3D pl353_nand_read_page_hwecc;
>+		nand_chip->ecc.size =3D PL353_NAND_ECC_SIZE;
>+		nand_chip->ecc.write_page =3D pl353_nand_write_page_hwecc;
>+
>+		pl353_smc_set_ecc_pg_size(mtd->writesize);
>+		switch (mtd->writesize) {
>+		case 512:
>+		case 1024:
>+		case 2048:
>+			pl353_smc_set_ecc_mode(PL353_SMC_ECCMODE_APB);
>+			break;
>+		default:
>+			/*
>+			 * The software ECC routines won't work with the
>+			 * SMC controller
>+			 */

Would be good if you define three different ecc.modes | ecc_schemes..
(1) ondie_ecc: if on-die ECC is supported by Micron device
(2) hw_ecc: if (!ondie_ecc && mtd->writesize <=3D 2048)
(3) sw_ecc:  in all other cases..
This will help to cleanly segredate your  nand_chip->ecc.xx configurations,
And not switch back and forth as in this default statement.

>+			nand_chip->ecc.calculate =3D nand_calculate_ecc;
>+			nand_chip->ecc.correct =3D nand_correct_data;
>+			nand_chip->ecc.read_page =3D pl353_nand_read_page_swecc;
>+			nand_chip->ecc.write_page =3D pl353_nand_write_page_swecc;
>+			nand_chip->ecc.size =3D 256;
>+			break;
>+		}
>+
>+		if (mtd->oobsize =3D=3D 16)
>+			nand_chip->ecc.layout =3D &nand_oob_16;
>+		else if (mtd->oobsize =3D=3D 64)
>+			nand_chip->ecc.layout =3D &nand_oob_64;

else, How do you handle other NAND devices ?
at-least return with some error-code like -ENOTSUPP  | -EINVAL.
>+	}
>+}


[...]


>+MODULE_AUTHOR("Xilinx, Inc.");
This at-least should contain some long term valid email so that
driver's Author can be traced to get some Ack | Naks in future.

>+MODULE_ALIAS("platform:" PL353_NAND_DRIVER_NAME);
>+MODULE_DESCRIPTION("ARM PL353 NAND Flash Driver");
>+MODULE_LICENSE("GPL");
Shouldn't this be GPL v2 ?

>--
>1.7.4
>

Also, request you to break this patch in at-least following sets, for
ease of review and faster acceptance..
- [PATCH 1/5] introduction of basic nand interfaces like nand_command ..
- [PATCH 2/5] introduction of sw_ecc (default ECC mode)
- [PATCH 3/5] introduction of hw_ecc (non ondie-ecc)
- [PATCH 4/5] introduction of ondie_ecc (may be re-using David's patches)
- [PATCH 5/5] some write-up about this driver | controller kernel_docs.

Also may be have separate series for
- drivers/memory/... and=20
- drivers/mtd/nand/...
because I think the two trees get merged separately. Brain ??


[1]=20
http://lists.infradead.org/pipermail/linux-mtd/2014-March/053036.html
And,
http://lists.infradead.org/pipermail/linux-mtd/2014-April/053329.html
http://lists.infradead.org/pipermail/linux-mtd/2014-April/053328.html
http://lists.infradead.org/pipermail/linux-mtd/2014-April/053326.html
http://lists.infradead.org/pipermail/linux-mtd/2014-April/053327.html


with regards, pekon
