Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Oct 20 02:53:31 2017
| Host         : EMA-VAIO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file DemoSDRAM_wrapper_timing_summary_routed.rpt -rpx DemoSDRAM_wrapper_timing_summary_routed.rpx
| Design       : DemoSDRAM_wrapper
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_mem_ready_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.269        0.000                      0                26062        0.022        0.000                      0                26062        5.417        0.000                       0                 11127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                    ------------       ----------      --------------
DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                {0.000 16.666}     33.333          30.000          
DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE              {0.000 16.666}     33.333          30.000          
clk_shared                                                               {0.000 41.666}     83.333          12.000          
  clk_blaze_DemoSDRAM_clk_wiz_1_0                                        {0.000 10.417}     20.833          48.000          
    clkfbout                                                             {0.000 10.417}     20.833          48.000          
    dclk_mmcm                                                            {0.000 10.417}     20.833          48.000          
  clk_sdram_DemoSDRAM_clk_wiz_1_0                                        {-1.042 9.375}     20.833          48.000          
  clkfbout_DemoSDRAM_clk_wiz_1_0                                         {0.000 41.666}     83.333          12.000          
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                     13.230        0.000                      0                  309        0.100        0.000                      0                  309       15.686        0.000                       0                   292  
DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                   11.756        0.000                      0                   48        0.331        0.000                      0                   48       16.166        0.000                       0                    40  
clk_shared                                                                                                                                                                                                                16.667        0.000                       0                     1  
  clk_blaze_DemoSDRAM_clk_wiz_1_0                                              4.772        0.000                      0                20940        0.022        0.000                      0                20940        5.417        0.000                       0                  8281  
    clkfbout                                                                                                                                                                                                              19.584        0.000                       0                     2  
    dclk_mmcm                                                                 11.486        0.000                      0                 3840        0.027        0.000                      0                 3840        9.167        0.000                       0                  2114  
  clk_sdram_DemoSDRAM_clk_wiz_1_0                                             17.556        0.000                      0                    8        0.122        0.000                      0                    8        9.917        0.000                       0                    11  
  clkfbout_DemoSDRAM_clk_wiz_1_0                                                                                                                                                                                          16.667        0.000                       0                     3  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.532        0.000                      0                  688        0.061        0.000                      0                  688       15.250        0.000                       0                   383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_sdram_DemoSDRAM_clk_wiz_1_0  clk_blaze_DemoSDRAM_clk_wiz_1_0        7.013        0.000                      0                   48        0.196        0.000                      0                   48  
clk_blaze_DemoSDRAM_clk_wiz_1_0  clk_sdram_DemoSDRAM_clk_wiz_1_0        2.269        0.000                      0                   37        2.827        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE              DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                   14.080        0.000                      0                    1       17.125        0.000                      0                    1  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.693        0.000                      0                  100        0.388        0.000                      0                  100  
**async_default**                                                        dclk_mmcm                                                                dclk_mmcm                                                                     16.504        0.000                      0                   91        0.144        0.000                      0                   91  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.230ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.178ns  (logic 0.583ns (18.347%)  route 2.595ns (81.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 37.532 - 33.333 ) 
    Source Clock Delay      (SCD):    4.703ns = ( 21.369 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.942    19.609    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.705 f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.664    21.369    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X93Y136        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y136        FDRE (Prop_fdre_C_Q)         0.459    21.828 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.660    22.488    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X93Y138        LUT6 (Prop_lut6_I4_O)        0.124    22.612 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.935    24.547    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X118Y142       FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.541    35.874    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.965 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.566    37.532    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X118Y142       FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
                         clock pessimism              0.486    38.018    
                         clock uncertainty           -0.035    37.982    
    SLICE_X118Y142       FDCE (Setup_fdce_C_CE)      -0.205    37.777    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]
  -------------------------------------------------------------------
                         required time                         37.777    
                         arrival time                         -24.547    
  -------------------------------------------------------------------
                         slack                                 13.230    

Slack (MET) :             13.230ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.178ns  (logic 0.583ns (18.347%)  route 2.595ns (81.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 37.532 - 33.333 ) 
    Source Clock Delay      (SCD):    4.703ns = ( 21.369 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.942    19.609    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.705 f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.664    21.369    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X93Y136        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y136        FDRE (Prop_fdre_C_Q)         0.459    21.828 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.660    22.488    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X93Y138        LUT6 (Prop_lut6_I4_O)        0.124    22.612 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.935    24.547    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X118Y142       FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.541    35.874    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.965 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.566    37.532    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X118Y142       FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
                         clock pessimism              0.486    38.018    
                         clock uncertainty           -0.035    37.982    
    SLICE_X118Y142       FDCE (Setup_fdce_C_CE)      -0.205    37.777    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]
  -------------------------------------------------------------------
                         required time                         37.777    
                         arrival time                         -24.547    
  -------------------------------------------------------------------
                         slack                                 13.230    

Slack (MET) :             13.230ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.178ns  (logic 0.583ns (18.347%)  route 2.595ns (81.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 37.532 - 33.333 ) 
    Source Clock Delay      (SCD):    4.703ns = ( 21.369 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.942    19.609    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.705 f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.664    21.369    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X93Y136        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y136        FDRE (Prop_fdre_C_Q)         0.459    21.828 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.660    22.488    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X93Y138        LUT6 (Prop_lut6_I4_O)        0.124    22.612 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.935    24.547    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X118Y142       FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.541    35.874    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.965 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.566    37.532    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X118Y142       FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
                         clock pessimism              0.486    38.018    
                         clock uncertainty           -0.035    37.982    
    SLICE_X118Y142       FDCE (Setup_fdce_C_CE)      -0.205    37.777    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]
  -------------------------------------------------------------------
                         required time                         37.777    
                         arrival time                         -24.547    
  -------------------------------------------------------------------
                         slack                                 13.230    

Slack (MET) :             13.230ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.178ns  (logic 0.583ns (18.347%)  route 2.595ns (81.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 37.532 - 33.333 ) 
    Source Clock Delay      (SCD):    4.703ns = ( 21.369 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.942    19.609    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.705 f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.664    21.369    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X93Y136        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y136        FDRE (Prop_fdre_C_Q)         0.459    21.828 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.660    22.488    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X93Y138        LUT6 (Prop_lut6_I4_O)        0.124    22.612 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.935    24.547    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X118Y142       FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.541    35.874    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.965 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.566    37.532    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X118Y142       FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
                         clock pessimism              0.486    38.018    
                         clock uncertainty           -0.035    37.982    
    SLICE_X118Y142       FDCE (Setup_fdce_C_CE)      -0.205    37.777    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]
  -------------------------------------------------------------------
                         required time                         37.777    
                         arrival time                         -24.547    
  -------------------------------------------------------------------
                         slack                                 13.230    

Slack (MET) :             13.260ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.766ns (24.338%)  route 2.381ns (75.662%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 20.841 - 16.667 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.942     2.942    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.038 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.664     4.703    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X92Y136        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y136        FDCE (Prop_fdce_C_Q)         0.518     5.221 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           1.077     6.298    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/tdi_shifter_reg[0][5]
    SLICE_X92Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.422 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.897     7.319    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X92Y136        LUT5 (Prop_lut5_I0_O)        0.124     7.443 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.407     7.850    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
    SLICE_X93Y136        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.541    19.208    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.299 f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.542    20.841    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X93Y136        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.506    21.347    
                         clock uncertainty           -0.035    21.312    
    SLICE_X93Y136        FDRE (Setup_fdre_C_CE)      -0.202    21.110    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         21.110    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                 13.260    

Slack (MET) :             13.413ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.995ns  (logic 0.583ns (19.465%)  route 2.412ns (80.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 37.532 - 33.333 ) 
    Source Clock Delay      (SCD):    4.703ns = ( 21.369 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.942    19.609    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.705 f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.664    21.369    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X93Y136        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y136        FDRE (Prop_fdre_C_Q)         0.459    21.828 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.660    22.488    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X93Y138        LUT6 (Prop_lut6_I4_O)        0.124    22.612 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.752    24.364    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X119Y142       FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.541    35.874    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.965 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.566    37.532    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X119Y142       FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism              0.486    38.018    
                         clock uncertainty           -0.035    37.982    
    SLICE_X119Y142       FDCE (Setup_fdce_C_CE)      -0.205    37.777    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         37.777    
                         arrival time                         -24.364    
  -------------------------------------------------------------------
                         slack                                 13.413    

Slack (MET) :             13.413ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.995ns  (logic 0.583ns (19.465%)  route 2.412ns (80.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 37.532 - 33.333 ) 
    Source Clock Delay      (SCD):    4.703ns = ( 21.369 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.942    19.609    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.705 f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.664    21.369    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X93Y136        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y136        FDRE (Prop_fdre_C_Q)         0.459    21.828 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.660    22.488    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X93Y138        LUT6 (Prop_lut6_I4_O)        0.124    22.612 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.752    24.364    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X119Y142       FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.541    35.874    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.965 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.566    37.532    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X119Y142       FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              0.486    38.018    
                         clock uncertainty           -0.035    37.982    
    SLICE_X119Y142       FDCE (Setup_fdce_C_CE)      -0.205    37.777    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         37.777    
                         arrival time                         -24.364    
  -------------------------------------------------------------------
                         slack                                 13.413    

Slack (MET) :             13.413ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.995ns  (logic 0.583ns (19.465%)  route 2.412ns (80.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 37.532 - 33.333 ) 
    Source Clock Delay      (SCD):    4.703ns = ( 21.369 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.942    19.609    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.705 f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.664    21.369    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X93Y136        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y136        FDRE (Prop_fdre_C_Q)         0.459    21.828 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.660    22.488    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X93Y138        LUT6 (Prop_lut6_I4_O)        0.124    22.612 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.752    24.364    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X119Y142       FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.541    35.874    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.965 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.566    37.532    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X119Y142       FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/C
                         clock pessimism              0.486    38.018    
                         clock uncertainty           -0.035    37.982    
    SLICE_X119Y142       FDCE (Setup_fdce_C_CE)      -0.205    37.777    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]
  -------------------------------------------------------------------
                         required time                         37.777    
                         arrival time                         -24.364    
  -------------------------------------------------------------------
                         slack                                 13.413    

Slack (MET) :             13.413ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.995ns  (logic 0.583ns (19.465%)  route 2.412ns (80.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 37.532 - 33.333 ) 
    Source Clock Delay      (SCD):    4.703ns = ( 21.369 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.942    19.609    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.705 f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.664    21.369    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X93Y136        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y136        FDRE (Prop_fdre_C_Q)         0.459    21.828 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.660    22.488    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X93Y138        LUT6 (Prop_lut6_I4_O)        0.124    22.612 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.752    24.364    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X119Y142       FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.541    35.874    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.965 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.566    37.532    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X119Y142       FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
                         clock pessimism              0.486    38.018    
                         clock uncertainty           -0.035    37.982    
    SLICE_X119Y142       FDCE (Setup_fdce_C_CE)      -0.205    37.777    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]
  -------------------------------------------------------------------
                         required time                         37.777    
                         arrival time                         -24.364    
  -------------------------------------------------------------------
                         slack                                 13.413    

Slack (MET) :             13.634ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.010ns  (logic 0.707ns (23.488%)  route 2.303ns (76.512%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 37.534 - 33.333 ) 
    Source Clock Delay      (SCD):    4.703ns = ( 21.369 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.942    19.609    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.705 f  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.664    21.369    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X93Y136        FDRE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y136        FDRE (Prop_fdre_C_Q)         0.459    21.828 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.660    22.488    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X93Y138        LUT6 (Prop_lut6_I4_O)        0.124    22.612 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.643    24.255    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X119Y147       LUT2 (Prop_lut2_I0_O)        0.124    24.379 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    24.379    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X119Y147       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.541    35.874    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.965 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         1.568    37.534    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X119Y147       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.486    38.020    
                         clock uncertainty           -0.035    37.984    
    SLICE_X119Y147       FDCE (Setup_fdce_C_D)        0.029    38.013    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.013    
                         arrival time                         -24.379    
  -------------------------------------------------------------------
                         slack                                 13.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.498%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.313     1.313    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.339 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.572     1.911    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X89Y138        FDPE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y138        FDPE (Prop_fdpe_C_Q)         0.141     2.052 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.113     2.165    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X90Y137        SRL16E                                       r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.491     1.491    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.520 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.843     2.363    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X90Y137        SRL16E                                       r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.415     1.948    
    SLICE_X90Y137        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.065    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.498%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.313     1.313    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.339 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.572     1.911    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X89Y138        FDPE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y138        FDPE (Prop_fdpe_C_Q)         0.141     2.052 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.113     2.165    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X90Y137        SRL16E                                       r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.491     1.491    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.520 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.843     2.363    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X90Y137        SRL16E                                       r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.415     1.948    
    SLICE_X90Y137        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     2.063    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.313     1.313    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.339 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.571     1.910    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X89Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDCE (Prop_fdce_C_Q)         0.141     2.051 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     2.107    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X89Y137        FDPE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.491     1.491    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.520 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.840     2.360    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X89Y137        FDPE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.450     1.910    
    SLICE_X89Y137        FDPE (Hold_fdpe_C_D)         0.075     1.985    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.313     1.313    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.339 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.590     1.929    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X114Y139       FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y139       FDCE (Prop_fdce_C_Q)         0.141     2.070 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/Q
                         net (fo=1, routed)           0.054     2.124    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/Use_UART.tdo_reg_reg[3][0]
    SLICE_X115Y139       LUT6 (Prop_lut6_I0_O)        0.045     2.169 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/Use_UART.tdo_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.169    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I_n_9
    SLICE_X115Y139       FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.491     1.491    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.520 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.861     2.381    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X115Y139       FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[4]/C
                         clock pessimism             -0.439     1.942    
    SLICE_X115Y139       FDCE (Hold_fdce_C_D)         0.092     2.034    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.313     1.313    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.339 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.571     1.910    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X89Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDCE (Prop_fdce_C_Q)         0.141     2.051 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.110     2.161    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X89Y138        FDPE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.491     1.491    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.520 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.842     2.362    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X89Y138        FDPE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.435     1.927    
    SLICE_X89Y138        FDPE (Hold_fdpe_C_D)         0.070     1.997    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.313     1.313    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.339 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.594     1.933    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X119Y147       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y147       FDCE (Prop_fdce_C_Q)         0.141     2.074 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.110     2.184    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X118Y146       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.491     1.491    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.520 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.864     2.384    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X118Y146       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.436     1.948    
    SLICE_X118Y146       FDCE (Hold_fdce_C_D)         0.070     2.018    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.313     1.313    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.339 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.582     1.921    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X101Y140       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y140       FDCE (Prop_fdce_C_Q)         0.141     2.062 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.112     2.174    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X101Y141       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.491     1.491    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.520 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.853     2.373    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X101Y141       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.436     1.937    
    SLICE_X101Y141       FDCE (Hold_fdce_C_D)         0.070     2.007    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.313     1.313    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.339 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.571     1.910    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X88Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDCE (Prop_fdce_C_Q)         0.148     2.058 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/Q
                         net (fo=1, routed)           0.059     2.117    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10_n_0
    SLICE_X89Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.491     1.491    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.520 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.840     2.360    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X89Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
                         clock pessimism             -0.437     1.923    
    SLICE_X89Y137        FDCE (Hold_fdce_C_D)         0.023     1.946    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.313     1.313    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.339 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.582     1.921    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X101Y140       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y140       FDCE (Prop_fdce_C_Q)         0.141     2.062 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.124     2.186    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[3]
    SLICE_X101Y141       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.491     1.491    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.520 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.853     2.373    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X101Y141       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                         clock pessimism             -0.436     1.937    
    SLICE_X101Y141       FDCE (Hold_fdce_C_D)         0.076     2.013    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.313     1.313    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.339 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.571     1.910    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X89Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDCE (Prop_fdce_C_Q)         0.141     2.051 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=2, routed)           0.121     2.172    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X89Y138        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.491     1.491    DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.520 r  DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=291, routed)         0.842     2.362    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X89Y138        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                         clock pessimism             -0.435     1.927    
    SLICE_X89Y138        FDCE (Hold_fdce_C_D)         0.070     1.997    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y4   DemoSDRAM_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X109Y142  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X98Y136   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X109Y142  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X101Y141  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X103Y136  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X103Y136  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X103Y136  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X103Y136  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X102Y137  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X102Y146  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X102Y146  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X102Y146  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X102Y146  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X112Y144  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X112Y144  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X112Y147  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X112Y148  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X102Y145  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[0].Serial_Interface_2.address_data_hit_2/Data_Compare[0].Data_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y145  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[0].Serial_Interface_2.address_data_hit_2/Data_Compare[1].Data_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X102Y146  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X102Y146  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X102Y146  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X102Y149  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X102Y149  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X102Y146  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X102Y147  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X102Y147  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X102Y147  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X102Y147  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.756ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.507ns  (logic 0.964ns (21.390%)  route 3.543ns (78.610%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 35.765 - 33.333 ) 
    Source Clock Delay      (SCD):    2.534ns = ( 19.200 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.534    19.200    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y137        FDCE (Prop_fdce_C_Q)         0.362    19.562 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.776    20.338    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X94Y139        LUT3 (Prop_lut3_I2_O)        0.150    20.488 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.960    21.449    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X96Y139        LUT4 (Prop_lut4_I0_O)        0.328    21.777 f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.770    22.547    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X102Y139       LUT5 (Prop_lut5_I0_O)        0.124    22.671 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.036    23.707    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X106Y136       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.432    35.765    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X106Y136       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.032    35.797    
                         clock uncertainty           -0.035    35.761    
    SLICE_X106Y136       FDCE (Setup_fdce_C_CE)      -0.298    35.463    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.463    
                         arrival time                         -23.707    
  -------------------------------------------------------------------
                         slack                                 11.756    

Slack (MET) :             11.802ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.495ns  (logic 0.964ns (21.448%)  route 3.531ns (78.552%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.465ns = ( 35.798 - 33.333 ) 
    Source Clock Delay      (SCD):    2.534ns = ( 19.200 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.534    19.200    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y137        FDCE (Prop_fdce_C_Q)         0.362    19.562 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.776    20.338    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X94Y139        LUT3 (Prop_lut3_I2_O)        0.150    20.488 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.960    21.449    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X96Y139        LUT4 (Prop_lut4_I0_O)        0.328    21.777 f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.770    22.547    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X102Y139       LUT5 (Prop_lut5_I0_O)        0.124    22.671 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.024    23.695    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X107Y137       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.465    35.798    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X107Y137       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.032    35.830    
                         clock uncertainty           -0.035    35.794    
    SLICE_X107Y137       FDCE (Setup_fdce_C_CE)      -0.298    35.496    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.496    
                         arrival time                         -23.695    
  -------------------------------------------------------------------
                         slack                                 11.802    

Slack (MET) :             11.926ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.350ns  (logic 0.964ns (22.161%)  route 3.386ns (77.839%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 35.774 - 33.333 ) 
    Source Clock Delay      (SCD):    2.534ns = ( 19.200 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.534    19.200    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y137        FDCE (Prop_fdce_C_Q)         0.362    19.562 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.776    20.338    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X94Y139        LUT3 (Prop_lut3_I2_O)        0.150    20.488 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.960    21.449    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X96Y139        LUT4 (Prop_lut4_I0_O)        0.328    21.777 f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.770    22.547    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X102Y139       LUT5 (Prop_lut5_I0_O)        0.124    22.671 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.879    23.550    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X108Y137       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.441    35.774    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X108Y137       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.032    35.806    
                         clock uncertainty           -0.035    35.771    
    SLICE_X108Y137       FDCE (Setup_fdce_C_CE)      -0.295    35.476    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.476    
                         arrival time                         -23.550    
  -------------------------------------------------------------------
                         slack                                 11.926    

Slack (MET) :             12.036ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.386ns  (logic 0.964ns (21.979%)  route 3.422ns (78.021%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 35.740 - 33.333 ) 
    Source Clock Delay      (SCD):    2.534ns = ( 19.200 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.534    19.200    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y137        FDCE (Prop_fdce_C_Q)         0.362    19.562 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.776    20.338    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X94Y139        LUT3 (Prop_lut3_I2_O)        0.150    20.488 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.960    21.449    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X96Y139        LUT4 (Prop_lut4_I0_O)        0.328    21.777 f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.770    22.547    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X102Y139       LUT5 (Prop_lut5_I0_O)        0.124    22.671 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.915    23.586    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X108Y139       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.407    35.740    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X108Y139       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.212    35.952    
                         clock uncertainty           -0.035    35.917    
    SLICE_X108Y139       FDCE (Setup_fdce_C_CE)      -0.295    35.622    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.622    
                         arrival time                         -23.586    
  -------------------------------------------------------------------
                         slack                                 12.036    

Slack (MET) :             12.266ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.031ns  (logic 0.964ns (23.914%)  route 3.067ns (76.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.466ns = ( 35.799 - 33.333 ) 
    Source Clock Delay      (SCD):    2.534ns = ( 19.200 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.534    19.200    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y137        FDCE (Prop_fdce_C_Q)         0.362    19.562 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.776    20.338    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X94Y139        LUT3 (Prop_lut3_I2_O)        0.150    20.488 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.960    21.449    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X96Y139        LUT4 (Prop_lut4_I0_O)        0.328    21.777 f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.770    22.547    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X102Y139       LUT5 (Prop_lut5_I0_O)        0.124    22.671 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.560    23.231    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X106Y139       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.466    35.799    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X106Y139       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.032    35.831    
                         clock uncertainty           -0.035    35.795    
    SLICE_X106Y139       FDCE (Setup_fdce_C_CE)      -0.298    35.497    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.497    
                         arrival time                         -23.231    
  -------------------------------------------------------------------
                         slack                                 12.266    

Slack (MET) :             12.266ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.031ns  (logic 0.964ns (23.914%)  route 3.067ns (76.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.466ns = ( 35.799 - 33.333 ) 
    Source Clock Delay      (SCD):    2.534ns = ( 19.200 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.534    19.200    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y137        FDCE (Prop_fdce_C_Q)         0.362    19.562 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.776    20.338    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X94Y139        LUT3 (Prop_lut3_I2_O)        0.150    20.488 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.960    21.449    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X96Y139        LUT4 (Prop_lut4_I0_O)        0.328    21.777 f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.770    22.547    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X102Y139       LUT5 (Prop_lut5_I0_O)        0.124    22.671 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.560    23.231    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X106Y139       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.466    35.799    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X106Y139       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.032    35.831    
                         clock uncertainty           -0.035    35.795    
    SLICE_X106Y139       FDCE (Setup_fdce_C_CE)      -0.298    35.497    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.497    
                         arrival time                         -23.231    
  -------------------------------------------------------------------
                         slack                                 12.266    

Slack (MET) :             12.266ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.031ns  (logic 0.964ns (23.914%)  route 3.067ns (76.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.466ns = ( 35.799 - 33.333 ) 
    Source Clock Delay      (SCD):    2.534ns = ( 19.200 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.534    19.200    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y137        FDCE (Prop_fdce_C_Q)         0.362    19.562 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.776    20.338    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X94Y139        LUT3 (Prop_lut3_I2_O)        0.150    20.488 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.960    21.449    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X96Y139        LUT4 (Prop_lut4_I0_O)        0.328    21.777 f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.770    22.547    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X102Y139       LUT5 (Prop_lut5_I0_O)        0.124    22.671 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.560    23.231    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X106Y139       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.466    35.799    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X106Y139       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.032    35.831    
                         clock uncertainty           -0.035    35.795    
    SLICE_X106Y139       FDCE (Setup_fdce_C_CE)      -0.298    35.497    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         35.497    
                         arrival time                         -23.231    
  -------------------------------------------------------------------
                         slack                                 12.266    

Slack (MET) :             12.266ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.031ns  (logic 0.964ns (23.914%)  route 3.067ns (76.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.466ns = ( 35.799 - 33.333 ) 
    Source Clock Delay      (SCD):    2.534ns = ( 19.200 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.534    19.200    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y137        FDCE (Prop_fdce_C_Q)         0.362    19.562 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.776    20.338    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X94Y139        LUT3 (Prop_lut3_I2_O)        0.150    20.488 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.960    21.449    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X96Y139        LUT4 (Prop_lut4_I0_O)        0.328    21.777 f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.770    22.547    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X102Y139       LUT5 (Prop_lut5_I0_O)        0.124    22.671 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.560    23.231    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X106Y139       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.466    35.799    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X106Y139       FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.032    35.831    
                         clock uncertainty           -0.035    35.795    
    SLICE_X106Y139       FDCE (Setup_fdce_C_CE)      -0.298    35.497    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.497    
                         arrival time                         -23.231    
  -------------------------------------------------------------------
                         slack                                 12.266    

Slack (MET) :             12.585ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.470ns  (logic 0.964ns (27.781%)  route 2.506ns (72.219%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 35.554 - 33.333 ) 
    Source Clock Delay      (SCD):    2.534ns = ( 19.200 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.534    19.200    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y137        FDCE (Prop_fdce_C_Q)         0.362    19.562 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.776    20.338    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X94Y139        LUT3 (Prop_lut3_I2_O)        0.150    20.488 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.960    21.449    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X96Y139        LUT4 (Prop_lut4_I0_O)        0.328    21.777 f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.174    21.951    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X96Y139        LUT5 (Prop_lut5_I0_O)        0.124    22.075 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.596    22.670    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X96Y139        FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.221    35.554    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X96Y139        FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.032    35.586    
                         clock uncertainty           -0.035    35.551    
    SLICE_X96Y139        FDCE (Setup_fdce_C_CE)      -0.295    35.256    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.256    
                         arrival time                         -22.670    
  -------------------------------------------------------------------
                         slack                                 12.585    

Slack (MET) :             12.585ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.470ns  (logic 0.964ns (27.781%)  route 2.506ns (72.219%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 35.554 - 33.333 ) 
    Source Clock Delay      (SCD):    2.534ns = ( 19.200 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.534    19.200    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y137        FDCE (Prop_fdce_C_Q)         0.362    19.562 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.776    20.338    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X94Y139        LUT3 (Prop_lut3_I2_O)        0.150    20.488 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.960    21.449    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X96Y139        LUT4 (Prop_lut4_I0_O)        0.328    21.777 f  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.174    21.951    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X96Y139        LUT5 (Prop_lut5_I0_O)        0.124    22.075 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.596    22.670    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X96Y139        FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.221    35.554    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X96Y139        FDCE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.032    35.586    
                         clock uncertainty           -0.035    35.551    
    SLICE_X96Y139        FDCE (Setup_fdce_C_CE)      -0.295    35.256    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.256    
                         arrival time                         -22.670    
  -------------------------------------------------------------------
                         slack                                 12.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.163ns (41.244%)  route 0.232ns (58.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.073     1.073    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y136        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_fdce_C_Q)         0.118     1.191 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.232     1.424    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl
    SLICE_X94Y136        LUT3 (Prop_lut3_I2_O)        0.045     1.469 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.469    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_35
    SLICE_X94Y136        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.236     1.236    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y136        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.163     1.073    
    SLICE_X94Y136        FDCE (Hold_fdce_C_D)         0.064     1.137    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.157ns (40.439%)  route 0.231ns (59.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.093     1.093    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X95Y138        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y138        FDCE (Prop_fdce_C_Q)         0.112     1.205 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.231     1.436    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/in0
    SLICE_X95Y138        LUT4 (Prop_lut4_I3_O)        0.045     1.481 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.481    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_37
    SLICE_X95Y138        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.254     1.254    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X95Y138        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.161     1.093    
    SLICE_X95Y138        FDCE (Hold_fdce_C_D)         0.056     1.149    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.496ns  (logic 0.157ns (31.663%)  route 0.339ns (68.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 17.925 - 16.667 ) 
    Source Clock Delay      (SCD):    1.108ns = ( 17.774 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.108    17.774    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X91Y135        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y135        FDCE (Prop_fdce_C_Q)         0.112    17.886 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.152    18.039    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X91Y136        LUT5 (Prop_lut5_I4_O)        0.045    18.084 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.186    18.270    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X94Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.259    17.925    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.912    
    SLICE_X94Y137        FDCE (Hold_fdce_C_CE)       -0.073    17.839    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.839    
                         arrival time                          18.270    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.496ns  (logic 0.157ns (31.663%)  route 0.339ns (68.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 17.925 - 16.667 ) 
    Source Clock Delay      (SCD):    1.108ns = ( 17.774 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.108    17.774    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X91Y135        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y135        FDCE (Prop_fdce_C_Q)         0.112    17.886 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.152    18.039    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X91Y136        LUT5 (Prop_lut5_I4_O)        0.045    18.084 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.186    18.270    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X94Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.259    17.925    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.912    
    SLICE_X94Y137        FDCE (Hold_fdce_C_CE)       -0.073    17.839    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.839    
                         arrival time                          18.270    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.496ns  (logic 0.157ns (31.663%)  route 0.339ns (68.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 17.925 - 16.667 ) 
    Source Clock Delay      (SCD):    1.108ns = ( 17.774 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.108    17.774    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X91Y135        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y135        FDCE (Prop_fdce_C_Q)         0.112    17.886 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.152    18.039    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X91Y136        LUT5 (Prop_lut5_I4_O)        0.045    18.084 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.186    18.270    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X94Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.259    17.925    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.912    
    SLICE_X94Y137        FDCE (Hold_fdce_C_CE)       -0.073    17.839    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.839    
                         arrival time                          18.270    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.496ns  (logic 0.157ns (31.663%)  route 0.339ns (68.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 17.925 - 16.667 ) 
    Source Clock Delay      (SCD):    1.108ns = ( 17.774 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.108    17.774    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X91Y135        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y135        FDCE (Prop_fdce_C_Q)         0.112    17.886 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.152    18.039    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X91Y136        LUT5 (Prop_lut5_I4_O)        0.045    18.084 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.186    18.270    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X94Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.259    17.925    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y137        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.912    
    SLICE_X94Y137        FDCE (Hold_fdce_C_CE)       -0.073    17.839    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.839    
                         arrival time                          18.270    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.554ns  (logic 0.157ns (28.335%)  route 0.397ns (71.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 17.937 - 16.667 ) 
    Source Clock Delay      (SCD):    1.108ns = ( 17.774 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.108    17.774    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X91Y135        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y135        FDCE (Prop_fdce_C_Q)         0.112    17.886 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.152    18.039    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X91Y136        LUT5 (Prop_lut5_I4_O)        0.045    18.084 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.245    18.328    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X93Y138        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.271    17.937    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y138        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.924    
    SLICE_X93Y138        FDCE (Hold_fdce_C_CE)       -0.075    17.849    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.849    
                         arrival time                          18.328    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.554ns  (logic 0.157ns (28.335%)  route 0.397ns (71.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 17.937 - 16.667 ) 
    Source Clock Delay      (SCD):    1.108ns = ( 17.774 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.108    17.774    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X91Y135        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y135        FDCE (Prop_fdce_C_Q)         0.112    17.886 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.152    18.039    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X91Y136        LUT5 (Prop_lut5_I4_O)        0.045    18.084 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.245    18.328    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X93Y138        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.271    17.937    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y138        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.924    
    SLICE_X93Y138        FDCE (Hold_fdce_C_CE)       -0.075    17.849    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.849    
                         arrival time                          18.328    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.554ns  (logic 0.157ns (28.335%)  route 0.397ns (71.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 17.937 - 16.667 ) 
    Source Clock Delay      (SCD):    1.108ns = ( 17.774 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.108    17.774    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X91Y135        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y135        FDCE (Prop_fdce_C_Q)         0.112    17.886 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.152    18.039    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X91Y136        LUT5 (Prop_lut5_I4_O)        0.045    18.084 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.245    18.328    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X93Y138        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.271    17.937    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y138        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.924    
    SLICE_X93Y138        FDCE (Hold_fdce_C_CE)       -0.075    17.849    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.849    
                         arrival time                          18.328    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.554ns  (logic 0.157ns (28.335%)  route 0.397ns (71.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 17.937 - 16.667 ) 
    Source Clock Delay      (SCD):    1.108ns = ( 17.774 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.108    17.774    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X91Y135        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y135        FDCE (Prop_fdce_C_Q)         0.112    17.886 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.152    18.039    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X91Y136        LUT5 (Prop_lut5_I4_O)        0.045    18.084 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.245    18.328    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X93Y138        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.271    17.937    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y138        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.924    
    SLICE_X93Y138        FDCE (Hold_fdce_C_CE)       -0.075    17.849    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.849    
                         arrival time                          18.328    
  -------------------------------------------------------------------
                         slack                                  0.479    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X96Y139   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X96Y139   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X108Y137  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X106Y139  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X106Y139  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X106Y139  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X106Y139  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X107Y137  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X106Y136  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X108Y139  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X106Y139  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X106Y139  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X106Y139  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X106Y139  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X107Y137  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X106Y136  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y138   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y138   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X95Y138   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X92Y137   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X96Y139   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X96Y139   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X106Y139  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X106Y139  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X106Y139  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X106Y139  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X93Y138   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y137   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y137   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y137   DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_shared
  To Clock:  clk_shared

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_shared
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_shared }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_blaze_DemoSDRAM_clk_wiz_1_0
  To Clock:  clk_blaze_DemoSDRAM_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        15.148ns  (logic 2.356ns (15.553%)  route 12.792ns (84.447%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 18.827 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.666ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.678    -1.666    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/clk_i
    SLICE_X125Y130       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y130       FDCE (Prop_fdce_C_Q)         0.456    -1.210 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_tmr_healer_inst/current_healing_reg/Q
                         net (fo=62, routed)          1.683     0.473    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/healing_o
    SLICE_X134Y139       LUT5 (Prop_lut5_I1_O)        0.124     0.597 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rw_addr[11]_i_1/O
                         net (fo=3, routed)           0.467     1.064    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/p_0_in2_in[2]
    SLICE_X133Y139       LUT6 (Prop_lut6_I3_O)        0.124     1.188 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.188    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/i__carry_i_4_n_0
    SLICE_X133Y139       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.720 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.720    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry_n_0
    SLICE_X133Y140       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.991 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state3_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.612     2.603    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_state319_in
    SLICE_X136Y138       LUT6 (Prop_lut6_I0_O)        0.373     2.976 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3/O
                         net (fo=13, routed)          0.872     3.849    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_i_3_n_0
    SLICE_X135Y136       LUT3 (Prop_lut3_I2_O)        0.150     3.999 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[16]_i_2/O
                         net (fo=4, routed)           0.848     4.847    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_state[16]_i_2_n_0
    SLICE_X133Y135       LUT6 (Prop_lut6_I1_O)        0.326     5.173 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm[1]_i_1/O
                         net (fo=2, routed)           8.310    13.482    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm[1]_i_1_n_0
    OLOGIC_X0Y227        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.875    18.827    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y227        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]/C
                         clock pessimism              0.538    19.364    
                         clock uncertainty           -0.276    19.089    
    OLOGIC_X0Y227        FDPE (Setup_fdpe_C_D)       -0.834    18.255    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]
  -------------------------------------------------------------------
                         required time                         18.255    
                         arrival time                         -13.482    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.679ns  (logic 1.428ns (9.728%)  route 13.251ns (90.272%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 18.834 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.691    -1.653    DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_aclk
    SLICE_X130Y143       FDRE                                         r  DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y143       FDRE (Prop_fdre_C_Q)         0.456    -1.197 r  DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/Q
                         net (fo=6, routed)           1.040    -0.157    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/avs_read
    SLICE_X129Y132       LUT2 (Prop_lut2_I0_O)        0.150    -0.007 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst_i_3/O
                         net (fo=3, routed)           0.994     0.987    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/rd_req_i
    SLICE_X129Y136       LUT4 (Prop_lut4_I2_O)        0.326     1.313 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_i_2/O
                         net (fo=5, routed)           0.288     1.601    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_i_2_n_0
    SLICE_X129Y136       LUT6 (Prop_lut6_I1_O)        0.124     1.725 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_i_9/O
                         net (fo=8, routed)           0.601     2.327    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_i_9_n_0
    SLICE_X134Y134       LUT6 (Prop_lut6_I0_O)        0.124     2.451 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_17/O
                         net (fo=1, routed)           0.577     3.027    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_17_n_0
    SLICE_X137Y134       LUT6 (Prop_lut6_I0_O)        0.124     3.151 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_5/O
                         net (fo=1, routed)           0.755     3.906    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_5_n_0
    SLICE_X138Y134       LUT6 (Prop_lut6_I5_O)        0.124     4.030 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/O
                         net (fo=15, routed)          8.997    13.026    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_address_bus
    OLOGIC_X0Y234        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.882    18.834    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y234        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[9]/C
                         clock pessimism              0.538    19.371    
                         clock uncertainty           -0.276    19.096    
    OLOGIC_X0Y234        FDCE (Setup_fdce_C_CE)      -0.504    18.592    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[9]
  -------------------------------------------------------------------
                         required time                         18.592    
                         arrival time                         -13.026    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.545ns  (logic 1.428ns (9.818%)  route 13.117ns (90.183%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 18.835 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.691    -1.653    DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_aclk
    SLICE_X130Y143       FDRE                                         r  DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y143       FDRE (Prop_fdre_C_Q)         0.456    -1.197 r  DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/Q
                         net (fo=6, routed)           1.040    -0.157    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/avs_read
    SLICE_X129Y132       LUT2 (Prop_lut2_I0_O)        0.150    -0.007 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst_i_3/O
                         net (fo=3, routed)           0.994     0.987    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/rd_req_i
    SLICE_X129Y136       LUT4 (Prop_lut4_I2_O)        0.326     1.313 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_i_2/O
                         net (fo=5, routed)           0.288     1.601    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_i_2_n_0
    SLICE_X129Y136       LUT6 (Prop_lut6_I1_O)        0.124     1.725 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_i_9/O
                         net (fo=8, routed)           0.601     2.327    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_i_9_n_0
    SLICE_X134Y134       LUT6 (Prop_lut6_I0_O)        0.124     2.451 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_17/O
                         net (fo=1, routed)           0.577     3.027    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_17_n_0
    SLICE_X137Y134       LUT6 (Prop_lut6_I0_O)        0.124     3.151 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_5/O
                         net (fo=1, routed)           0.755     3.906    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_5_n_0
    SLICE_X138Y134       LUT6 (Prop_lut6_I5_O)        0.124     4.030 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/O
                         net (fo=15, routed)          8.863    12.893    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_address_bus
    OLOGIC_X0Y236        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.883    18.835    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y236        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]/C
                         clock pessimism              0.538    19.372    
                         clock uncertainty           -0.276    19.097    
    OLOGIC_X0Y236        FDCE (Setup_fdce_C_CE)      -0.504    18.593    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[4]
  -------------------------------------------------------------------
                         required time                         18.593    
                         arrival time                         -12.893    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.333ns  (logic 1.428ns (9.963%)  route 12.905ns (90.037%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 18.828 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.691    -1.653    DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_aclk
    SLICE_X130Y143       FDRE                                         r  DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y143       FDRE (Prop_fdre_C_Q)         0.456    -1.197 r  DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/Q
                         net (fo=6, routed)           1.040    -0.157    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/avs_read
    SLICE_X129Y132       LUT2 (Prop_lut2_I0_O)        0.150    -0.007 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst_i_3/O
                         net (fo=3, routed)           0.994     0.987    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/rd_req_i
    SLICE_X129Y136       LUT4 (Prop_lut4_I2_O)        0.326     1.313 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_i_2/O
                         net (fo=5, routed)           0.288     1.601    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_i_2_n_0
    SLICE_X129Y136       LUT6 (Prop_lut6_I1_O)        0.124     1.725 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_i_9/O
                         net (fo=8, routed)           0.601     2.327    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_i_9_n_0
    SLICE_X134Y134       LUT6 (Prop_lut6_I0_O)        0.124     2.451 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_17/O
                         net (fo=1, routed)           0.577     3.027    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_17_n_0
    SLICE_X137Y134       LUT6 (Prop_lut6_I0_O)        0.124     3.151 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_5/O
                         net (fo=1, routed)           0.755     3.906    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_5_n_0
    SLICE_X138Y134       LUT6 (Prop_lut6_I5_O)        0.124     4.030 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/O
                         net (fo=15, routed)          8.651    12.681    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_address_bus
    OLOGIC_X0Y230        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.877    18.828    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y230        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[11]/C
                         clock pessimism              0.538    19.365    
                         clock uncertainty           -0.276    19.090    
    OLOGIC_X0Y230        FDCE (Setup_fdce_C_CE)      -0.504    18.586    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[11]
  -------------------------------------------------------------------
                         required time                         18.586    
                         arrival time                         -12.681    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.224ns  (logic 1.428ns (10.039%)  route 12.796ns (89.961%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 18.825 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.691    -1.653    DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_aclk
    SLICE_X130Y143       FDRE                                         r  DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y143       FDRE (Prop_fdre_C_Q)         0.456    -1.197 r  DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/Q
                         net (fo=6, routed)           1.040    -0.157    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/avs_read
    SLICE_X129Y132       LUT2 (Prop_lut2_I0_O)        0.150    -0.007 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst_i_3/O
                         net (fo=3, routed)           0.994     0.987    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/rd_req_i
    SLICE_X129Y136       LUT4 (Prop_lut4_I2_O)        0.326     1.313 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_i_2/O
                         net (fo=5, routed)           0.288     1.601    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_i_2_n_0
    SLICE_X129Y136       LUT6 (Prop_lut6_I1_O)        0.124     1.725 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_i_9/O
                         net (fo=8, routed)           0.601     2.327    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_i_9_n_0
    SLICE_X134Y134       LUT6 (Prop_lut6_I0_O)        0.124     2.451 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_17/O
                         net (fo=1, routed)           0.577     3.027    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_17_n_0
    SLICE_X137Y134       LUT6 (Prop_lut6_I0_O)        0.124     3.151 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_5/O
                         net (fo=1, routed)           0.755     3.906    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_5_n_0
    SLICE_X138Y134       LUT6 (Prop_lut6_I5_O)        0.124     4.030 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/O
                         net (fo=15, routed)          8.541    12.571    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_address_bus
    OLOGIC_X0Y223        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.873    18.825    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y223        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[7]/C
                         clock pessimism              0.538    19.362    
                         clock uncertainty           -0.276    19.087    
    OLOGIC_X0Y223        FDCE (Setup_fdce_C_CE)      -0.504    18.583    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[7]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                         -12.571    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.221ns  (logic 1.428ns (10.041%)  route 12.793ns (89.959%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 18.825 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.691    -1.653    DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_aclk
    SLICE_X130Y143       FDRE                                         r  DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y143       FDRE (Prop_fdre_C_Q)         0.456    -1.197 r  DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/Q
                         net (fo=6, routed)           1.040    -0.157    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/avs_read
    SLICE_X129Y132       LUT2 (Prop_lut2_I0_O)        0.150    -0.007 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst_i_3/O
                         net (fo=3, routed)           0.994     0.987    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/rd_req_i
    SLICE_X129Y136       LUT4 (Prop_lut4_I2_O)        0.326     1.313 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_i_2/O
                         net (fo=5, routed)           0.288     1.601    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_i_2_n_0
    SLICE_X129Y136       LUT6 (Prop_lut6_I1_O)        0.124     1.725 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_i_9/O
                         net (fo=8, routed)           0.601     2.327    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_i_9_n_0
    SLICE_X134Y134       LUT6 (Prop_lut6_I0_O)        0.124     2.451 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_17/O
                         net (fo=1, routed)           0.577     3.027    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_17_n_0
    SLICE_X137Y134       LUT6 (Prop_lut6_I0_O)        0.124     3.151 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_5/O
                         net (fo=1, routed)           0.755     3.906    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_5_n_0
    SLICE_X138Y134       LUT6 (Prop_lut6_I5_O)        0.124     4.030 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/O
                         net (fo=15, routed)          8.539    12.569    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_address_bus
    OLOGIC_X0Y224        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.873    18.825    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y224        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[8]/C
                         clock pessimism              0.538    19.362    
                         clock uncertainty           -0.276    19.087    
    OLOGIC_X0Y224        FDCE (Setup_fdce_C_CE)      -0.504    18.583    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[8]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                         -12.569    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.178ns  (logic 1.428ns (10.072%)  route 12.750ns (89.928%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 18.827 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.691    -1.653    DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_aclk
    SLICE_X130Y143       FDRE                                         r  DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y143       FDRE (Prop_fdre_C_Q)         0.456    -1.197 r  DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/Q
                         net (fo=6, routed)           1.040    -0.157    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/avs_read
    SLICE_X129Y132       LUT2 (Prop_lut2_I0_O)        0.150    -0.007 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst_i_3/O
                         net (fo=3, routed)           0.994     0.987    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/rd_req_i
    SLICE_X129Y136       LUT4 (Prop_lut4_I2_O)        0.326     1.313 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_i_2/O
                         net (fo=5, routed)           0.288     1.601    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_i_2_n_0
    SLICE_X129Y136       LUT6 (Prop_lut6_I1_O)        0.124     1.725 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_i_9/O
                         net (fo=8, routed)           0.601     2.327    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_i_9_n_0
    SLICE_X134Y134       LUT6 (Prop_lut6_I0_O)        0.124     2.451 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_17/O
                         net (fo=1, routed)           0.577     3.027    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_17_n_0
    SLICE_X137Y134       LUT6 (Prop_lut6_I0_O)        0.124     3.151 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_5/O
                         net (fo=1, routed)           0.755     3.906    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_5_n_0
    SLICE_X138Y134       LUT6 (Prop_lut6_I5_O)        0.124     4.030 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/O
                         net (fo=15, routed)          8.496    12.526    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_address_bus
    OLOGIC_X0Y228        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.875    18.827    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y228        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[6]/C
                         clock pessimism              0.538    19.364    
                         clock uncertainty           -0.276    19.089    
    OLOGIC_X0Y228        FDCE (Setup_fdce_C_CE)      -0.504    18.585    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[6]
  -------------------------------------------------------------------
                         required time                         18.585    
                         arrival time                         -12.526    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.054ns  (logic 1.428ns (10.161%)  route 12.626ns (89.839%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 18.825 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.691    -1.653    DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_aclk
    SLICE_X130Y143       FDRE                                         r  DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y143       FDRE (Prop_fdre_C_Q)         0.456    -1.197 r  DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/Q
                         net (fo=6, routed)           1.040    -0.157    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/avs_read
    SLICE_X129Y132       LUT2 (Prop_lut2_I0_O)        0.150    -0.007 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst_i_3/O
                         net (fo=3, routed)           0.994     0.987    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/rd_req_i
    SLICE_X129Y136       LUT4 (Prop_lut4_I2_O)        0.326     1.313 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_i_2/O
                         net (fo=5, routed)           0.288     1.601    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_i_2_n_0
    SLICE_X129Y136       LUT6 (Prop_lut6_I1_O)        0.124     1.725 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_i_9/O
                         net (fo=8, routed)           0.601     2.327    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_i_9_n_0
    SLICE_X134Y134       LUT6 (Prop_lut6_I0_O)        0.124     2.451 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_17/O
                         net (fo=1, routed)           0.577     3.027    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_17_n_0
    SLICE_X137Y134       LUT6 (Prop_lut6_I0_O)        0.124     3.151 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_5/O
                         net (fo=1, routed)           0.755     3.906    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_5_n_0
    SLICE_X138Y134       LUT6 (Prop_lut6_I5_O)        0.124     4.030 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/O
                         net (fo=15, routed)          8.371    12.401    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_address_bus
    OLOGIC_X0Y225        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.873    18.825    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y225        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[12]/C
                         clock pessimism              0.538    19.362    
                         clock uncertainty           -0.276    19.087    
    OLOGIC_X0Y225        FDCE (Setup_fdce_C_CE)      -0.504    18.583    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[12]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                         -12.401    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.325ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.912ns  (logic 1.304ns (9.373%)  route 12.608ns (90.627%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 18.827 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.691    -1.653    DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_aclk
    SLICE_X130Y143       FDRE                                         r  DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y143       FDRE (Prop_fdre_C_Q)         0.456    -1.197 r  DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/Q
                         net (fo=6, routed)           1.040    -0.157    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/avs_read
    SLICE_X129Y132       LUT2 (Prop_lut2_I0_O)        0.150    -0.007 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst_i_3/O
                         net (fo=3, routed)           0.994     0.987    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/rd_req_i
    SLICE_X129Y136       LUT4 (Prop_lut4_I2_O)        0.326     1.313 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_i_2/O
                         net (fo=5, routed)           0.288     1.601    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_i_2_n_0
    SLICE_X129Y136       LUT6 (Prop_lut6_I1_O)        0.124     1.725 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_i_9/O
                         net (fo=8, routed)           0.941     2.666    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_i_9_n_0
    SLICE_X137Y133       LUT6 (Prop_lut6_I0_O)        0.124     2.790 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_i_6/O
                         net (fo=1, routed)           0.790     3.580    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_i_6_n_0
    SLICE_X138Y133       LUT6 (Prop_lut6_I5_O)        0.124     3.704 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_i_1/O
                         net (fo=6, routed)           8.555    12.259    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_cke
    OLOGIC_X0Y227        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.875    18.827    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y227        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]/C
                         clock pessimism              0.538    19.364    
                         clock uncertainty           -0.276    19.089    
    OLOGIC_X0Y227        FDPE (Setup_fdpe_C_CE)      -0.504    18.585    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1]
  -------------------------------------------------------------------
                         required time                         18.585    
                         arrival time                         -12.259    
  -------------------------------------------------------------------
                         slack                                  6.325    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.784ns  (logic 1.428ns (10.360%)  route 12.356ns (89.640%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 18.828 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.691    -1.653    DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_aclk
    SLICE_X130Y143       FDRE                                         r  DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y143       FDRE (Prop_fdre_C_Q)         0.456    -1.197 r  DemoSDRAM_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_read_reg/Q
                         net (fo=6, routed)           1.040    -0.157    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/avs_read
    SLICE_X129Y132       LUT2 (Prop_lut2_I0_O)        0.150    -0.007 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst_i_3/O
                         net (fo=3, routed)           0.994     0.987    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/rd_req_i
    SLICE_X129Y136       LUT4 (Prop_lut4_I2_O)        0.326     1.313 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_i_2/O
                         net (fo=5, routed)           0.288     1.601    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_i_2_n_0
    SLICE_X129Y136       LUT6 (Prop_lut6_I1_O)        0.124     1.725 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_i_9/O
                         net (fo=8, routed)           0.601     2.327    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_i_9_n_0
    SLICE_X134Y134       LUT6 (Prop_lut6_I0_O)        0.124     2.451 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_17/O
                         net (fo=1, routed)           0.577     3.027    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_17_n_0
    SLICE_X137Y134       LUT6 (Prop_lut6_I0_O)        0.124     3.151 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_5/O
                         net (fo=1, routed)           0.755     3.906    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_5_n_0
    SLICE_X138Y134       LUT6 (Prop_lut6_I5_O)        0.124     4.030 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]_i_1/O
                         net (fo=15, routed)          8.101    12.131    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/next_address_bus
    OLOGIC_X0Y220        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.877    18.828    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X0Y220        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[5]/C
                         clock pessimism              0.538    19.365    
                         clock uncertainty           -0.276    19.090    
    OLOGIC_X0Y220        FDCE (Setup_fdce_C_CE)      -0.504    18.586    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[5]
  -------------------------------------------------------------------
                         required time                         18.586    
                         arrival time                         -12.131    
  -------------------------------------------------------------------
                         slack                                  6.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.059%)  route 0.227ns (54.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.970ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.592    -0.729    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X115Y146       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y146       FDRE (Prop_fdre_C_Q)         0.141    -0.588 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]/Q
                         net (fo=24, routed)          0.227    -0.361    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I/Q[0]
    SLICE_X116Y151       LUT5 (Prop_lut5_I4_O)        0.045    -0.316 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I/Using_FPGA.Native_i_1__35/O
                         net (fo=1, routed)           0.000    -0.316    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I/Using_FPGA.Native_i_1__35_n_0
    SLICE_X116Y151       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.863    -0.970    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I/Clk
    SLICE_X116Y151       FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I/Using_FPGA.Native/C
                         clock pessimism              0.512    -0.458    
    SLICE_X116Y151       FDRE (Hold_fdre_C_D)         0.120    -0.338    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.226ns (58.000%)  route 0.164ns (42.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.595    -0.726    DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X130Y149       FDRE                                         r  DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y149       FDRE (Prop_fdre_C_Q)         0.128    -0.598 r  DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[30]/Q
                         net (fo=1, routed)           0.164    -0.434    DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[30]
    SLICE_X130Y150       LUT3 (Prop_lut3_I2_O)        0.098    -0.336 r  DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[30]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.336    DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[30]_i_1__1_n_0
    SLICE_X130Y150       FDRE                                         r  DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.863    -0.969    DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X130Y150       FDRE                                         r  DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[30]/C
                         clock pessimism              0.512    -0.457    
    SLICE_X130Y150       FDRE (Hold_fdre_C_D)         0.092    -0.365    DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.256ns (62.837%)  route 0.151ns (37.163%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.582    -0.739    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X99Y149        FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.598 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[16]/Q
                         net (fo=2, routed)           0.151    -0.446    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg_n_0_[16]
    SLICE_X99Y150        LUT3 (Prop_lut3_I2_O)        0.045    -0.401 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.401    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[12]_i_5_n_0
    SLICE_X99Y150        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.331 r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.331    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[17]
    SLICE_X99Y150        FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.850    -0.982    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X99Y150        FDRE                                         r  DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[15]/C
                         clock pessimism              0.512    -0.470    
    SLICE_X99Y150        FDRE (Hold_fdre_C_D)         0.105    -0.365    DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[15]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axilite.gen_write.s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/gen_write.w_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.049%)  route 0.218ns (53.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.970ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    -0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.594    -0.727    DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/decerr_slave_inst/aclk
    SLICE_X123Y149       FDRE                                         r  DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axilite.gen_write.s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y149       FDRE (Prop_fdre_C_Q)         0.141    -0.586 f  DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axilite.gen_write.s_axi_bvalid_i_reg/Q
                         net (fo=6, routed)           0.218    -0.368    DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst/aw_pipe/gen_axilite.gen_write.s_axi_bvalid_i_reg
    SLICE_X123Y150       LUT6 (Prop_lut6_I1_O)        0.045    -0.323 r  DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst/aw_pipe/gen_write.w_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst_n_60
    SLICE_X123Y150       FDRE                                         r  DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/gen_write.w_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.863    -0.970    DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/aclk
    SLICE_X123Y150       FDRE                                         r  DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/gen_write.w_state_reg[0]/C
                         clock pessimism              0.512    -0.458    
    SLICE_X123Y150       FDRE (Hold_fdre_C_D)         0.092    -0.366    DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/gen_write.w_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/data_ff_reg_0_7_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.240%)  route 0.257ns (66.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.968ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.595    -0.726    DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X130Y147       FDRE                                         r  DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y147       FDRE (Prop_fdre_C_Q)         0.128    -0.598 r  DemoSDRAM_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[21]/Q
                         net (fo=2, routed)           0.257    -0.341    DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/data_ff_reg_0_7_18_23/DIB1
    SLICE_X132Y151       RAMD32                                       r  DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/data_ff_reg_0_7_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.864    -0.968    DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/data_ff_reg_0_7_18_23/WCLK
    SLICE_X132Y151       RAMD32                                       r  DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/data_ff_reg_0_7_18_23/RAMB_D1/CLK
                         clock pessimism              0.512    -0.456    
    SLICE_X132Y151       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.071    -0.385    DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/data_ff_reg_0_7_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axilite.gen_write.s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/gen_write.w_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.709%)  route 0.221ns (54.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.970ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    -0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.594    -0.727    DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/decerr_slave_inst/aclk
    SLICE_X123Y149       FDRE                                         r  DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axilite.gen_write.s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y149       FDRE (Prop_fdre_C_Q)         0.141    -0.586 f  DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axilite.gen_write.s_axi_bvalid_i_reg/Q
                         net (fo=6, routed)           0.221    -0.365    DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst/aw_pipe/gen_axilite.gen_write.s_axi_bvalid_i_reg
    SLICE_X123Y150       LUT6 (Prop_lut6_I1_O)        0.045    -0.320 r  DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst/aw_pipe/gen_write.w_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst_n_61
    SLICE_X123Y150       FDRE                                         r  DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/gen_write.w_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.863    -0.970    DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/aclk
    SLICE_X123Y150       FDRE                                         r  DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/gen_write.w_state_reg[1]/C
                         clock pessimism              0.512    -0.458    
    SLICE_X123Y150       FDRE (Hold_fdre_C_D)         0.092    -0.366    DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu/inst/gen_write.w_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/in_ptr_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.580    -0.741    DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/s_axi_aclk
    SLICE_X129Y176       FDRE                                         r  DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/in_ptr_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y176       FDRE (Prop_fdre_C_Q)         0.141    -0.600 r  DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/in_ptr_ff_reg[0]/Q
                         net (fo=83, routed)          0.230    -0.370    DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/ADDRD0
    SLICE_X128Y176       RAMD32                                       r  DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.847    -0.985    DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/WCLK
    SLICE_X128Y176       RAMD32                                       r  DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/RAMA/CLK
                         clock pessimism              0.258    -0.728    
    SLICE_X128Y176       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.418    DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/RAMA
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/in_ptr_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.580    -0.741    DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/s_axi_aclk
    SLICE_X129Y176       FDRE                                         r  DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/in_ptr_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y176       FDRE (Prop_fdre_C_Q)         0.141    -0.600 r  DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/in_ptr_ff_reg[0]/Q
                         net (fo=83, routed)          0.230    -0.370    DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/ADDRD0
    SLICE_X128Y176       RAMD32                                       r  DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.847    -0.985    DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/WCLK
    SLICE_X128Y176       RAMD32                                       r  DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/RAMA_D1/CLK
                         clock pessimism              0.258    -0.728    
    SLICE_X128Y176       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.418    DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/in_ptr_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.580    -0.741    DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/s_axi_aclk
    SLICE_X129Y176       FDRE                                         r  DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/in_ptr_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y176       FDRE (Prop_fdre_C_Q)         0.141    -0.600 r  DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/in_ptr_ff_reg[0]/Q
                         net (fo=83, routed)          0.230    -0.370    DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/ADDRD0
    SLICE_X128Y176       RAMD32                                       r  DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.847    -0.985    DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/WCLK
    SLICE_X128Y176       RAMD32                                       r  DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/RAMB/CLK
                         clock pessimism              0.258    -0.728    
    SLICE_X128Y176       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.418    DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/RAMB
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/in_ptr_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.580    -0.741    DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/s_axi_aclk
    SLICE_X129Y176       FDRE                                         r  DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/in_ptr_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y176       FDRE (Prop_fdre_C_Q)         0.141    -0.600 r  DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/in_ptr_ff_reg[0]/Q
                         net (fo=83, routed)          0.230    -0.370    DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/ADDRD0
    SLICE_X128Y176       RAMD32                                       r  DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.847    -0.985    DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/WCLK
    SLICE_X128Y176       RAMD32                                       r  DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/RAMB_D1/CLK
                         clock pessimism              0.258    -0.728    
    SLICE_X128Y176       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.418    DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo1/data_ff_reg_0_7_36_41/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_blaze_DemoSDRAM_clk_wiz_1_0
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB36_X7Y30     DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/sharedram_blk/sharedram/ram0/MEM_INFER_BLK_MEM.inst/proc_bmg/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X7Y30     DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/sharedram_blk/sharedram/ram0/MEM_INFER_BLK_MEM.inst/proc_bmg/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB36_X7Y34     DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON.paramram/ram0/MEM_INFER_BLK_MEM.inst/proc_bmg/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X7Y34     DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON.paramram/ram0/MEM_INFER_BLK_MEM.inst/proc_bmg/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB36_X7Y37     DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/Cmdram/cmd_ram0_3/MEM_INFER_BLK_MEM.inst/proc_bmg/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X7Y37     DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/Cmdram/cmd_ram0_3/MEM_INFER_BLK_MEM.inst/proc_bmg/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB36_X7Y33     DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/Cmdram/cmd_ram0_3/MEM_INFER_BLK_MEM.inst/proc_bmg/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X7Y33     DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/Cmdram/cmd_ram0_3/MEM_INFER_BLK_MEM.inst/proc_bmg/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB36_X7Y35     DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/Cmdram/cmd_ram0_3/MEM_INFER_BLK_MEM.inst/proc_bmg/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X7Y35     DemoSDRAM_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/Cmdram/cmd_ram0_3/MEM_INFER_BLK_MEM.inst/proc_bmg/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       20.833      79.167     MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         10.417      5.417      MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         10.417      5.417      MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X104Y156   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X104Y156   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X104Y156   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X104Y156   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X104Y156   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X104Y156   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X104Y156   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X104Y156   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         10.417      5.417      MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         10.417      5.417      MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y148   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y148   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y148   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y148   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y148   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y148   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y148   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y148   DemoSDRAM_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       19.584ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.833      79.167     MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       11.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.486ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.947ns  (logic 1.458ns (16.295%)  route 7.489ns (83.705%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 23.504 - 20.833 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.686     3.330    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X112Y104       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.518     3.848 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=81, routed)          2.710     6.558    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr_o[7]
    SLICE_X126Y96        LUT6 (Prop_lut6_I3_O)        0.124     6.682 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.444     7.126    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X126Y96        LUT4 (Prop_lut4_I1_O)        0.124     7.250 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           0.780     8.029    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X132Y98        LUT4 (Prop_lut4_I3_O)        0.116     8.145 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/O
                         net (fo=3, routed)           0.418     8.564    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5_n_0
    SLICE_X135Y98        LUT6 (Prop_lut6_I4_O)        0.328     8.892 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=5, routed)           0.316     9.208    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X135Y97        LUT3 (Prop_lut3_I1_O)        0.124     9.332 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_36/O
                         net (fo=4, routed)           2.240    11.572    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/pwropt
    SLICE_X156Y88        LUT2 (Prop_lut2_I1_O)        0.124    11.696 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_39/O
                         net (fo=1, routed)           0.581    12.277    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_30
    RAMB36_X8Y17         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.833    23.504    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X8Y17         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.814    24.318    
                         clock uncertainty           -0.195    24.123    
    RAMB36_X8Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    23.763    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.763    
                         arrival time                         -12.277    
  -------------------------------------------------------------------
                         slack                                 11.486    

Slack (MET) :             11.705ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 1.458ns (16.878%)  route 7.181ns (83.122%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 23.343 - 20.833 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.686     3.330    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X112Y104       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.518     3.848 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=81, routed)          2.710     6.558    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr_o[7]
    SLICE_X126Y96        LUT6 (Prop_lut6_I3_O)        0.124     6.682 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.444     7.126    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X126Y96        LUT4 (Prop_lut4_I1_O)        0.124     7.250 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           0.780     8.029    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X132Y98        LUT4 (Prop_lut4_I3_O)        0.116     8.145 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/O
                         net (fo=3, routed)           0.418     8.564    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5_n_0
    SLICE_X135Y98        LUT6 (Prop_lut6_I4_O)        0.328     8.892 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=5, routed)           0.316     9.208    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X135Y97        LUT3 (Prop_lut3_I1_O)        0.124     9.332 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_36/O
                         net (fo=4, routed)           1.592    10.924    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt
    SLICE_X156Y102       LUT2 (Prop_lut2_I1_O)        0.124    11.048 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_38/O
                         net (fo=1, routed)           0.921    11.969    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_29
    RAMB36_X8Y22         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.672    23.343    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X8Y22         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.886    24.228    
                         clock uncertainty           -0.195    24.034    
    RAMB36_X8Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    23.674    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.674    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                 11.705    

Slack (MET) :             11.780ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 1.458ns (16.843%)  route 7.198ns (83.157%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 23.507 - 20.833 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.686     3.330    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X112Y104       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.518     3.848 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=81, routed)          2.710     6.558    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr_o[7]
    SLICE_X126Y96        LUT6 (Prop_lut6_I3_O)        0.124     6.682 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.444     7.126    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X126Y96        LUT4 (Prop_lut4_I1_O)        0.124     7.250 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           0.780     8.029    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X132Y98        LUT4 (Prop_lut4_I3_O)        0.116     8.145 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/O
                         net (fo=3, routed)           0.418     8.564    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5_n_0
    SLICE_X135Y98        LUT6 (Prop_lut6_I4_O)        0.328     8.892 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=5, routed)           0.316     9.208    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X135Y97        LUT3 (Prop_lut3_I1_O)        0.124     9.332 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_36/O
                         net (fo=4, routed)           1.953    11.285    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/pwropt
    SLICE_X156Y92        LUT2 (Prop_lut2_I1_O)        0.124    11.408 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_40/O
                         net (fo=1, routed)           0.578    11.986    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_31
    RAMB36_X8Y18         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.836    23.507    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X8Y18         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.814    24.321    
                         clock uncertainty           -0.195    24.126    
    RAMB36_X8Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    23.766    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.766    
                         arrival time                         -11.986    
  -------------------------------------------------------------------
                         slack                                 11.780    

Slack (MET) :             11.843ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.503ns  (logic 1.458ns (17.148%)  route 7.045ns (82.852%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.512ns = ( 23.345 - 20.833 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.686     3.330    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X112Y104       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.518     3.848 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=81, routed)          2.710     6.558    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr_o[7]
    SLICE_X126Y96        LUT6 (Prop_lut6_I3_O)        0.124     6.682 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.444     7.126    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X126Y96        LUT4 (Prop_lut4_I1_O)        0.124     7.250 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           0.780     8.029    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X132Y98        LUT4 (Prop_lut4_I3_O)        0.116     8.145 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5/O
                         net (fo=3, routed)           0.418     8.564    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_5_n_0
    SLICE_X135Y98        LUT6 (Prop_lut6_I4_O)        0.328     8.892 f  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=5, routed)           0.316     9.208    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X135Y97        LUT3 (Prop_lut3_I1_O)        0.124     9.332 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_36/O
                         net (fo=4, routed)           1.600    10.932    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_27
    SLICE_X156Y102       LUT2 (Prop_lut2_I1_O)        0.124    11.056 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_37/O
                         net (fo=1, routed)           0.777    11.833    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_28
    RAMB36_X8Y21         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.674    23.345    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X8Y21         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.886    24.230    
                         clock uncertainty           -0.195    24.036    
    RAMB36_X8Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    23.676    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.676    
                         arrival time                         -11.833    
  -------------------------------------------------------------------
                         slack                                 11.843    

Slack (MET) :             12.550ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.442ns  (logic 1.027ns (13.799%)  route 6.415ns (86.201%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 23.241 - 20.833 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.864     3.508    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X132Y95        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y95        FDRE (Prop_fdre_C_Q)         0.478     3.986 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/Q
                         net (fo=9, routed)           0.925     4.911    DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/p_0_in
    SLICE_X140Y95        LUT2 (Prop_lut2_I0_O)        0.301     5.212 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=34, routed)          0.502     5.713    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/multiple_read_latency.read_enable_out_reg[3][0]
    SLICE_X141Y95        LUT3 (Prop_lut3_I2_O)        0.124     5.837 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_14/O
                         net (fo=10, routed)          4.233    10.070    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt
    SLICE_X86Y102        LUT2 (Prop_lut2_I1_O)        0.124    10.194 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_20/O
                         net (fo=1, routed)           0.756    10.950    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_11
    RAMB36_X4Y20         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.570    23.241    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X4Y20         RAMB36E1                                     r  DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.814    24.054    
                         clock uncertainty           -0.195    23.860    
    RAMB36_X4Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    23.500    DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.500    
                         arrival time                         -10.950    
  -------------------------------------------------------------------
                         slack                                 12.550    

Slack (MET) :             12.565ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.925ns  (logic 0.966ns (12.189%)  route 6.959ns (87.810%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 23.408 - 20.833 ) 
    Source Clock Delay      (SCD):    3.332ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.688     3.332    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X117Y102       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y102       FDRE (Prop_fdre_C_Q)         0.419     3.751 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.833     8.584    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X126Y95        LUT5 (Prop_lut5_I2_O)        0.299     8.883 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__1/O
                         net (fo=1, routed)           0.375     9.258    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__1_n_0
    SLICE_X126Y95        LUT6 (Prop_lut6_I2_O)        0.124     9.382 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__0/O
                         net (fo=1, routed)           0.159     9.541    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__0_n_0
    SLICE_X126Y95        LUT6 (Prop_lut6_I2_O)        0.124     9.665 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6/O
                         net (fo=16, routed)          1.592    11.257    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0
    SLICE_X138Y99        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.737    23.408    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X138Y99        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
                         clock pessimism              0.814    24.222    
                         clock uncertainty           -0.195    24.027    
    SLICE_X138Y99        FDRE (Setup_fdre_C_CE)      -0.205    23.822    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         23.822    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                 12.565    

Slack (MET) :             12.565ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.925ns  (logic 0.966ns (12.189%)  route 6.959ns (87.810%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 23.408 - 20.833 ) 
    Source Clock Delay      (SCD):    3.332ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.688     3.332    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X117Y102       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y102       FDRE (Prop_fdre_C_Q)         0.419     3.751 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.833     8.584    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X126Y95        LUT5 (Prop_lut5_I2_O)        0.299     8.883 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__1/O
                         net (fo=1, routed)           0.375     9.258    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__1_n_0
    SLICE_X126Y95        LUT6 (Prop_lut6_I2_O)        0.124     9.382 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__0/O
                         net (fo=1, routed)           0.159     9.541    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__0_n_0
    SLICE_X126Y95        LUT6 (Prop_lut6_I2_O)        0.124     9.665 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6/O
                         net (fo=16, routed)          1.592    11.257    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0
    SLICE_X138Y99        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.737    23.408    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X138Y99        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
                         clock pessimism              0.814    24.222    
                         clock uncertainty           -0.195    24.027    
    SLICE_X138Y99        FDRE (Setup_fdre_C_CE)      -0.205    23.822    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         23.822    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                 12.565    

Slack (MET) :             12.565ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.925ns  (logic 0.966ns (12.189%)  route 6.959ns (87.810%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 23.408 - 20.833 ) 
    Source Clock Delay      (SCD):    3.332ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.688     3.332    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X117Y102       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y102       FDRE (Prop_fdre_C_Q)         0.419     3.751 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.833     8.584    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X126Y95        LUT5 (Prop_lut5_I2_O)        0.299     8.883 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__1/O
                         net (fo=1, routed)           0.375     9.258    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__1_n_0
    SLICE_X126Y95        LUT6 (Prop_lut6_I2_O)        0.124     9.382 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__0/O
                         net (fo=1, routed)           0.159     9.541    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__0_n_0
    SLICE_X126Y95        LUT6 (Prop_lut6_I2_O)        0.124     9.665 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6/O
                         net (fo=16, routed)          1.592    11.257    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0
    SLICE_X138Y99        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.737    23.408    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X138Y99        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
                         clock pessimism              0.814    24.222    
                         clock uncertainty           -0.195    24.027    
    SLICE_X138Y99        FDRE (Setup_fdre_C_CE)      -0.205    23.822    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         23.822    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                 12.565    

Slack (MET) :             12.565ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.925ns  (logic 0.966ns (12.189%)  route 6.959ns (87.810%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 23.408 - 20.833 ) 
    Source Clock Delay      (SCD):    3.332ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.688     3.332    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X117Y102       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y102       FDRE (Prop_fdre_C_Q)         0.419     3.751 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.833     8.584    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X126Y95        LUT5 (Prop_lut5_I2_O)        0.299     8.883 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__1/O
                         net (fo=1, routed)           0.375     9.258    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__1_n_0
    SLICE_X126Y95        LUT6 (Prop_lut6_I2_O)        0.124     9.382 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__0/O
                         net (fo=1, routed)           0.159     9.541    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__0_n_0
    SLICE_X126Y95        LUT6 (Prop_lut6_I2_O)        0.124     9.665 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6/O
                         net (fo=16, routed)          1.592    11.257    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0
    SLICE_X138Y99        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.737    23.408    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X138Y99        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                         clock pessimism              0.814    24.222    
                         clock uncertainty           -0.195    24.027    
    SLICE_X138Y99        FDRE (Setup_fdre_C_CE)      -0.205    23.822    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         23.822    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                 12.565    

Slack (MET) :             12.642ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.791ns  (logic 0.966ns (12.399%)  route 6.825ns (87.601%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.409ns = ( 23.243 - 20.833 ) 
    Source Clock Delay      (SCD):    3.332ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.688     3.332    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X117Y102       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y102       FDRE (Prop_fdre_C_Q)         0.419     3.751 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=284, routed)         4.833     8.584    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X126Y95        LUT5 (Prop_lut5_I2_O)        0.299     8.883 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__1/O
                         net (fo=1, routed)           0.375     9.258    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__1_n_0
    SLICE_X126Y95        LUT6 (Prop_lut6_I2_O)        0.124     9.382 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__0/O
                         net (fo=1, routed)           0.159     9.541    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__0_n_0
    SLICE_X126Y95        LUT6 (Prop_lut6_I2_O)        0.124     9.665 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6/O
                         net (fo=16, routed)          1.458    11.123    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0
    SLICE_X132Y102       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.571    23.243    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X132Y102       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
                         clock pessimism              0.886    24.128    
                         clock uncertainty           -0.195    23.934    
    SLICE_X132Y102       FDRE (Setup_fdre_C_CE)      -0.169    23.765    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         23.765    
                         arrival time                         -11.123    
  -------------------------------------------------------------------
                         slack                                 12.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/shift_reg1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.432%)  route 0.156ns (52.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.660     1.072    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y99        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/shift_reg1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y99        FDRE (Prop_fdre_C_Q)         0.141     1.213 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/shift_reg1_reg[15]/Q
                         net (fo=4, routed)           0.156     1.370    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/shift_reg1_reg_n_0_[15]
    SLICE_X121Y100       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.865     1.124    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y100       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[15]/C
                         clock pessimism              0.147     1.272    
    SLICE_X121Y100       FDRE (Hold_fdre_C_D)         0.071     1.343    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.829%)  route 0.160ns (53.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.659     1.071    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sl_iport0_o[0]
    SLICE_X114Y99        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y99        FDRE (Prop_fdre_C_Q)         0.141     1.212 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/Q
                         net (fo=2, routed)           0.160     1.372    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[29]
    SLICE_X114Y100       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.864     1.123    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X114Y100       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
                         clock pessimism              0.147     1.271    
    SLICE_X114Y100       FDRE (Hold_fdre_C_D)         0.066     1.337    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.234%)  route 0.171ns (54.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.659     1.071    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X115Y99        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDRE (Prop_fdre_C_Q)         0.141     1.212 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/Q
                         net (fo=35, routed)          0.171     1.383    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_di_o[11]
    SLICE_X119Y100       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.865     1.124    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X119Y100       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
                         clock pessimism              0.147     1.272    
    SLICE_X119Y100       FDRE (Hold_fdre_C_D)         0.070     1.342    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/shift_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.074%)  route 0.186ns (56.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.660     1.072    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y99        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/shift_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y99        FDRE (Prop_fdre_C_Q)         0.141     1.213 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/shift_reg1_reg[7]/Q
                         net (fo=2, routed)           0.186     1.400    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/shift_reg1_reg_n_0_[7]
    SLICE_X121Y100       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.865     1.124    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X121Y100       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[7]/C
                         clock pessimism              0.147     1.272    
    SLICE_X121Y100       FDRE (Hold_fdre_C_D)         0.076     1.348    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.309%)  route 0.185ns (56.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.659     1.071    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X115Y99        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDRE (Prop_fdre_C_Q)         0.141     1.212 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/Q
                         net (fo=35, routed)          0.185     1.397    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_di_o[13]
    SLICE_X117Y101       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.865     1.124    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X117Y101       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                         clock pessimism              0.147     1.272    
    SLICE_X117Y101       FDRE (Hold_fdre_C_D)         0.070     1.342    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.283%)  route 0.192ns (57.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.659     1.071    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sl_iport0_o[0]
    SLICE_X114Y99        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y99        FDRE (Prop_fdre_C_Q)         0.141     1.212 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/Q
                         net (fo=2, routed)           0.192     1.405    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[36]
    SLICE_X117Y100       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.865     1.124    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X117Y100       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]/C
                         clock pessimism              0.147     1.272    
    SLICE_X117Y100       FDRE (Hold_fdre_C_D)         0.070     1.342    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.570%)  route 0.198ns (58.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.659     1.071    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X115Y99        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDRE (Prop_fdre_C_Q)         0.141     1.212 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/Q
                         net (fo=35, routed)          0.198     1.411    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_di_o[10]
    SLICE_X117Y101       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.865     1.124    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X117Y101       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
                         clock pessimism              0.147     1.272    
    SLICE_X117Y101       FDRE (Hold_fdre_C_D)         0.070     1.342    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.221%)  route 0.201ns (58.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.659     1.071    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X115Y99        FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDRE (Prop_fdre_C_Q)         0.141     1.212 r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=35, routed)          0.201     1.413    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X119Y100       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.865     1.124    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X119Y100       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.147     1.272    
    SLICE_X119Y100       FDRE (Hold_fdre_C_D)         0.066     1.338    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.626%)  route 0.187ns (59.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.659     1.071    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sl_iport0_o[0]
    SLICE_X113Y99        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.128     1.199 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/Q
                         net (fo=2, routed)           0.187     1.386    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[28]
    SLICE_X113Y102       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.864     1.123    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X113Y102       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[7]/C
                         clock pessimism              0.147     1.271    
    SLICE_X113Y102       FDRE (Hold_fdre_C_D)         0.025     1.296    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.755%)  route 0.186ns (59.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.659     1.071    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sl_iport0_o[0]
    SLICE_X113Y99        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.128     1.199 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/Q
                         net (fo=2, routed)           0.186     1.385    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[27]
    SLICE_X113Y102       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.864     1.123    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X113Y102       FDRE                                         r  DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/C
                         clock pessimism              0.147     1.271    
    SLICE_X113Y102       FDRE (Hold_fdre_C_D)         0.022     1.293    DemoSDRAM_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dclk_mmcm
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X6Y22     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X6Y19     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X4Y19     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X6Y20     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X7Y25     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X8Y19     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X4Y18     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X7Y19     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X7Y20     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB36_X4Y21     DemoSDRAM_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y102   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y102   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y102   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y102   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y102   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y102   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y102   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y102   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y101   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y101   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y102   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y102   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y102   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y102   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y102   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y102   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y102   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y102   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y102   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.417      9.167      SLICE_X108Y102   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_sdram_DemoSDRAM_clk_wiz_1_0
  To Clock:  clk_sdram_DemoSDRAM_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       17.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.556ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.973ns = ( 15.819 - 19.792 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -4.254 - -1.042 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -0.055 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     1.178    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -6.633 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -5.222    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -5.095 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -4.254    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.456    -3.798 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           2.060    -1.738    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    20.645 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.807    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    13.766 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.053    15.819    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/I0
                         clock pessimism              0.434    16.253    
                         clock uncertainty           -0.276    15.977    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    15.818    DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         15.818    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                 17.556    

Slack (MET) :             19.159ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        1.161ns  (logic 0.419ns (36.077%)  route 0.742ns (63.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 15.978 - 19.792 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -4.254 - -1.042 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -0.055 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     1.178    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -6.633 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -5.222    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -5.095 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -4.254    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.419    -3.835 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.742    -3.093    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[1]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    20.645 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.807    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    13.766 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    15.097    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    15.178 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    15.978    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.601    16.579    
                         clock uncertainty           -0.276    16.303    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.237    16.066    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         16.066    
                         arrival time                           3.093    
  -------------------------------------------------------------------
                         slack                                 19.159    

Slack (MET) :             19.266ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.865%)  route 0.606ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 15.978 - 19.792 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -4.254 - -1.042 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -0.055 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     1.178    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -6.633 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -5.222    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -5.095 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -4.254    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.419    -3.835 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.606    -3.229    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[4]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    20.645 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.807    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    13.766 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    15.097    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    15.178 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    15.978    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.601    16.579    
                         clock uncertainty           -0.276    16.303    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.266    16.037    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         16.037    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                 19.266    

Slack (MET) :             19.292ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        1.000ns  (logic 0.419ns (41.893%)  route 0.581ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 15.978 - 19.792 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -4.254 - -1.042 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -0.055 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     1.178    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -6.633 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -5.222    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -5.095 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -4.254    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.419    -3.835 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.581    -3.254    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[2]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    20.645 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.807    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    13.766 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    15.097    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    15.178 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    15.978    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.601    16.579    
                         clock uncertainty           -0.276    16.303    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.265    16.038    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                 19.292    

Slack (MET) :             19.445ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.656%)  route 0.613ns (57.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 15.978 - 19.792 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -4.254 - -1.042 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -0.055 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     1.178    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -6.633 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -5.222    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -5.095 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -4.254    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.456    -3.798 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.613    -3.185    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[3]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    20.645 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.807    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    13.766 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    15.097    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    15.178 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    15.978    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.601    16.579    
                         clock uncertainty           -0.276    16.303    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.043    16.260    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         16.260    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                 19.445    

Slack (MET) :             19.446ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.573%)  route 0.615ns (57.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 15.978 - 19.792 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -4.254 - -1.042 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -0.055 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     1.178    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -6.633 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -5.222    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -5.095 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -4.254    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.456    -3.798 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.615    -3.183    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[5]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    20.645 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.807    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    13.766 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    15.097    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    15.178 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    15.978    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.601    16.579    
                         clock uncertainty           -0.276    16.303    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.040    16.263    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         16.263    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                 19.446    

Slack (MET) :             19.714ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 15.978 - 19.792 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -4.254 - -1.042 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -0.055 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     1.178    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -6.633 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -5.222    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -5.095 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -4.254    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.419    -3.835 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.157    -3.678    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[6]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    20.645 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.807    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    13.766 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    15.097    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    15.178 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    15.978    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.601    16.579    
                         clock uncertainty           -0.276    16.303    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.267    16.036    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         16.036    
                         arrival time                           3.678    
  -------------------------------------------------------------------
                         slack                                 19.714    

Slack (MET) :             19.864ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.814ns = ( 15.978 - 19.792 ) 
    Source Clock Delay      (SCD):    -3.213ns = ( -4.254 - -1.042 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -0.055 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     1.178    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -6.633 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.411    -5.222    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -5.095 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.841    -4.254    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.456    -3.798 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.190    -3.608    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[0]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    20.645 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.807    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    13.766 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.331    15.097    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    15.178 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.800    15.978    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.601    16.579    
                         clock uncertainty           -0.276    16.303    
    SLICE_X83Y99         FDRE (Setup_fdre_C_D)       -0.047    16.256    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         16.256    
                         arrival time                           3.608    
  -------------------------------------------------------------------
                         slack                                 19.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -2.642 - -1.042 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -2.365 - -1.042 ) 
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -0.826 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -0.386    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -3.086 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -2.661    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -2.641 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -2.365    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -2.224 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -2.168    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[0]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -0.637 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -0.157    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -3.659 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -3.187    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -3.144 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -2.642    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.277    -2.365    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.075    -2.290    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          2.290    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -2.642 - -1.042 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -2.365 - -1.042 ) 
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -0.826 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -0.386    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -3.086 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -2.661    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -2.641 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -2.365    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128    -2.237 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -2.182    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[6]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -0.637 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -0.157    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -3.659 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -3.187    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -3.144 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -2.642    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.277    -2.365    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)        -0.006    -2.371    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          2.371    
                         arrival time                          -2.182    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -2.642 - -1.042 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -2.365 - -1.042 ) 
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -0.826 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -0.386    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -3.086 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -2.661    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -2.641 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -2.365    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -2.224 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.200    -2.024    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[3]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -0.637 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -0.157    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -3.659 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -3.187    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -3.144 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -2.642    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.277    -2.365    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.076    -2.289    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          2.289    
                         arrival time                          -2.024    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.046%)  route 0.220ns (60.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -2.642 - -1.042 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -2.365 - -1.042 ) 
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -0.826 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -0.386    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -3.086 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -2.661    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -2.641 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -2.365    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -2.224 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.220    -2.004    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[5]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -0.637 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -0.157    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -3.659 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -3.187    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -3.144 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -2.642    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.277    -2.365    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.078    -2.287    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          2.287    
                         arrival time                          -2.004    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.082%)  route 0.217ns (62.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -2.642 - -1.042 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -2.365 - -1.042 ) 
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -0.826 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -0.386    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -3.086 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -2.661    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -2.641 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -2.365    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128    -2.237 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.217    -2.020    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[2]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -0.637 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -0.157    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -3.659 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -3.187    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -3.144 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -2.642    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.277    -2.365    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)        -0.006    -2.371    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          2.371    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.922%)  route 0.228ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -2.642 - -1.042 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -2.365 - -1.042 ) 
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -0.826 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -0.386    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -3.086 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -2.661    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -2.641 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -2.365    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128    -2.237 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.228    -2.008    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[4]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -0.637 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -0.157    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -3.659 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -3.187    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -3.144 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -2.642    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.277    -2.365    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)        -0.006    -2.371    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          2.371    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.125%)  route 0.258ns (66.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( -2.642 - -1.042 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -2.365 - -1.042 ) 
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -0.826 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -0.386    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -3.086 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -2.661    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -2.641 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -2.365    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.128    -2.237 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.258    -1.978    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[1]
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -0.637 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -0.157    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -3.659 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.472    -3.187    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -3.144 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -2.642    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.277    -2.365    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.017    -2.348    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          2.348    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        1.019ns  (logic 0.141ns (13.831%)  route 0.878ns (86.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( -2.903 - -1.042 ) 
    Source Clock Delay      (SCD):    -1.323ns = ( -2.365 - -1.042 ) 
    Clock Pessimism Removal (CPR):    -0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216    -0.826 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    -0.386    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -3.086 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.425    -2.661    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -2.641 r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -2.365    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0_en_clk
    SLICE_X83Y99         FDRE                                         r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -2.224 r  DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.878    -1.345    DemoSDRAM_i/clk_wiz_1/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -0.637 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -0.157    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -3.659 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.755    -2.903    DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/I0
                         clock pessimism              0.573    -2.331    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -2.172    DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          2.172    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  0.826    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sdram_DemoSDRAM_clk_wiz_1_0
Waveform(ns):       { -1.042 9.375 }
Period(ns):         20.833
Sources:            { DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.833      18.678     BUFGCTRL_X0Y1    DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         20.833      18.678     BUFHCE_X0Y13     DemoSDRAM_i/clk_wiz_1/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.833      19.584     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.833      192.527    MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X83Y99     DemoSDRAM_i/clk_wiz_1/inst/seq_reg2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DemoSDRAM_clk_wiz_1_0
  To Clock:  clkfbout_DemoSDRAM_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DemoSDRAM_clk_wiz_1_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y5    DemoSDRAM_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.532ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.442ns  (logic 1.477ns (19.848%)  route 5.965ns (80.152%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 37.300 - 33.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.108     3.108    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.204 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.634     4.839    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.419     5.258 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          2.708     7.966    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X96Y130        LUT5 (Prop_lut5_I0_O)        0.297     8.263 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.162     9.425    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X92Y130        LUT6 (Prop_lut6_I3_O)        0.124     9.549 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     9.549    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X92Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          2.094    12.156    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X86Y128        LUT5 (Prop_lut5_I3_O)        0.124    12.280 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    12.280    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[0]
    SLICE_X86Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.693    35.693    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.784 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.515    37.300    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/C
                         clock pessimism              0.516    37.816    
                         clock uncertainty           -0.035    37.780    
    SLICE_X86Y128        FDRE (Setup_fdre_C_D)        0.032    37.812    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.812    
                         arrival time                         -12.280    
  -------------------------------------------------------------------
                         slack                                 25.532    

Slack (MET) :             25.532ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.440ns  (logic 1.477ns (19.852%)  route 5.963ns (80.148%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 37.300 - 33.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.108     3.108    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.204 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.634     4.839    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.419     5.258 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          2.708     7.966    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X96Y130        LUT5 (Prop_lut5_I0_O)        0.297     8.263 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.162     9.425    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X92Y130        LUT6 (Prop_lut6_I3_O)        0.124     9.549 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     9.549    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X92Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          2.093    12.155    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X86Y128        LUT5 (Prop_lut5_I3_O)        0.124    12.279 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    12.279    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[5]
    SLICE_X86Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.693    35.693    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.784 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.515    37.300    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/C
                         clock pessimism              0.516    37.816    
                         clock uncertainty           -0.035    37.780    
    SLICE_X86Y128        FDRE (Setup_fdre_C_D)        0.031    37.811    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.811    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                 25.532    

Slack (MET) :             25.588ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.406ns  (logic 1.477ns (19.944%)  route 5.929ns (80.056%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 37.300 - 33.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.108     3.108    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.204 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.634     4.839    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.419     5.258 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          2.708     7.966    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X96Y130        LUT5 (Prop_lut5_I0_O)        0.297     8.263 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.162     9.425    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X92Y130        LUT6 (Prop_lut6_I3_O)        0.124     9.549 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     9.549    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X92Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.062 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          2.058    12.120    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X85Y128        LUT5 (Prop_lut5_I1_O)        0.124    12.244 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    12.244    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X85Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.693    35.693    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.784 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.515    37.300    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.539    37.839    
                         clock uncertainty           -0.035    37.803    
    SLICE_X85Y128        FDRE (Setup_fdre_C_D)        0.029    37.832    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.832    
                         arrival time                         -12.244    
  -------------------------------------------------------------------
                         slack                                 25.588    

Slack (MET) :             25.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 1.477ns (20.549%)  route 5.711ns (79.451%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 37.300 - 33.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.108     3.108    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.204 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.634     4.839    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.419     5.258 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          2.708     7.966    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X96Y130        LUT5 (Prop_lut5_I0_O)        0.297     8.263 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.162     9.425    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X92Y130        LUT6 (Prop_lut6_I3_O)        0.124     9.549 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     9.549    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X92Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.840    11.902    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X84Y128        LUT5 (Prop_lut5_I3_O)        0.124    12.026 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    12.026    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[4]
    SLICE_X84Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.693    35.693    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.784 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.515    37.300    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/C
                         clock pessimism              0.517    37.817    
                         clock uncertainty           -0.035    37.781    
    SLICE_X84Y128        FDRE (Setup_fdre_C_D)        0.077    37.858    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.858    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                 25.832    

Slack (MET) :             25.892ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.077ns  (logic 1.477ns (20.871%)  route 5.600ns (79.129%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 37.298 - 33.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.108     3.108    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.204 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.634     4.839    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.419     5.258 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          2.708     7.966    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X96Y130        LUT5 (Prop_lut5_I0_O)        0.297     8.263 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.162     9.425    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X92Y130        LUT6 (Prop_lut6_I3_O)        0.124     9.549 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     9.549    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X92Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.729    11.791    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X87Y127        LUT5 (Prop_lut5_I3_O)        0.124    11.915 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1/O
                         net (fo=1, routed)           0.000    11.915    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[6]
    SLICE_X87Y127        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.693    35.693    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.784 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.513    37.298    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y127        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/C
                         clock pessimism              0.516    37.814    
                         clock uncertainty           -0.035    37.778    
    SLICE_X87Y127        FDRE (Setup_fdre_C_D)        0.029    37.807    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         37.807    
                         arrival time                         -11.915    
  -------------------------------------------------------------------
                         slack                                 25.892    

Slack (MET) :             25.922ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 1.477ns (20.949%)  route 5.573ns (79.051%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 37.300 - 33.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.108     3.108    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.204 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.634     4.839    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.419     5.258 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          2.708     7.966    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X96Y130        LUT5 (Prop_lut5_I0_O)        0.297     8.263 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.162     9.425    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X92Y130        LUT6 (Prop_lut6_I3_O)        0.124     9.549 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     9.549    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X92Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.703    11.765    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X86Y128        LUT5 (Prop_lut5_I3_O)        0.124    11.889 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    11.889    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[3]
    SLICE_X86Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.693    35.693    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.784 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.515    37.300    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[3]/C
                         clock pessimism              0.516    37.816    
                         clock uncertainty           -0.035    37.780    
    SLICE_X86Y128        FDRE (Setup_fdre_C_D)        0.031    37.811    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.811    
                         arrival time                         -11.889    
  -------------------------------------------------------------------
                         slack                                 25.922    

Slack (MET) :             25.924ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.046ns  (logic 1.477ns (20.961%)  route 5.569ns (79.039%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 37.300 - 33.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.108     3.108    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.204 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.634     4.839    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.419     5.258 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          2.708     7.966    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X96Y130        LUT5 (Prop_lut5_I0_O)        0.297     8.263 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.162     9.425    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X92Y130        LUT6 (Prop_lut6_I3_O)        0.124     9.549 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     9.549    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X92Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.699    11.761    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X86Y128        LUT5 (Prop_lut5_I3_O)        0.124    11.885 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.885    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[2]
    SLICE_X86Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.693    35.693    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.784 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.515    37.300    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/C
                         clock pessimism              0.516    37.816    
                         clock uncertainty           -0.035    37.780    
    SLICE_X86Y128        FDRE (Setup_fdre_C_D)        0.029    37.809    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.809    
                         arrival time                         -11.885    
  -------------------------------------------------------------------
                         slack                                 25.924    

Slack (MET) :             25.939ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 1.477ns (21.005%)  route 5.555ns (78.995%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 37.300 - 33.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.108     3.108    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.204 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.634     4.839    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.419     5.258 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          2.708     7.966    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X96Y130        LUT5 (Prop_lut5_I0_O)        0.297     8.263 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.162     9.425    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X92Y130        LUT6 (Prop_lut6_I3_O)        0.124     9.549 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     9.549    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X92Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.062 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.684    11.746    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X87Y128        LUT6 (Prop_lut6_I4_O)        0.124    11.870 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.870    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X87Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.693    35.693    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.784 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.515    37.300    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.516    37.816    
                         clock uncertainty           -0.035    37.780    
    SLICE_X87Y128        FDRE (Setup_fdre_C_D)        0.029    37.809    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.809    
                         arrival time                         -11.870    
  -------------------------------------------------------------------
                         slack                                 25.939    

Slack (MET) :             25.966ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 1.477ns (21.078%)  route 5.530ns (78.922%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 37.301 - 33.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.108     3.108    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.204 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.634     4.839    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.419     5.258 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          2.708     7.966    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X96Y130        LUT5 (Prop_lut5_I0_O)        0.297     8.263 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.162     9.425    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X92Y130        LUT6 (Prop_lut6_I3_O)        0.124     9.549 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     9.549    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X92Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.660    11.722    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X85Y129        LUT5 (Prop_lut5_I3_O)        0.124    11.846 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    11.846    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X85Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.693    35.693    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.784 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.516    37.301    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.516    37.817    
                         clock uncertainty           -0.035    37.781    
    SLICE_X85Y129        FDRE (Setup_fdre_C_D)        0.031    37.812    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.812    
                         arrival time                         -11.846    
  -------------------------------------------------------------------
                         slack                                 25.966    

Slack (MET) :             26.059ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 1.021ns (16.036%)  route 5.346ns (83.964%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 37.326 - 33.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.108     3.108    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.204 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.636     4.841    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y130        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDRE (Prop_fdre_C_Q)         0.478     5.319 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          2.006     7.325    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X94Y126        LUT5 (Prop_lut5_I0_O)        0.295     7.620 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.734     9.354    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X100Y118       LUT5 (Prop_lut5_I1_O)        0.124     9.478 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.950    10.428    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X100Y118       LUT5 (Prop_lut5_I4_O)        0.124    10.552 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.656    11.208    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X98Y118        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.693    35.693    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.784 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.541    37.326    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X98Y118        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.500    37.826    
                         clock uncertainty           -0.035    37.790    
    SLICE_X98Y118        FDRE (Setup_fdre_C_R)       -0.524    37.266    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.266    
                         arrival time                         -11.208    
  -------------------------------------------------------------------
                         slack                                 26.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.141ns (24.702%)  route 0.430ns (75.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.418     1.418    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.658     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X113Y96        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDCE (Prop_fdce_C_Q)         0.141     2.243 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.430     2.673    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X112Y100       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.864     2.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X112Y100       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.191     2.303    
    SLICE_X112Y100       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.612    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.141ns (24.702%)  route 0.430ns (75.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.418     1.418    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.658     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X113Y96        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDCE (Prop_fdce_C_Q)         0.141     2.243 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.430     2.673    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X112Y100       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.864     2.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X112Y100       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.191     2.303    
    SLICE_X112Y100       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.612    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.141ns (24.702%)  route 0.430ns (75.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.418     1.418    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.658     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X113Y96        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDCE (Prop_fdce_C_Q)         0.141     2.243 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.430     2.673    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X112Y100       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.864     2.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X112Y100       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.191     2.303    
    SLICE_X112Y100       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.612    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.141ns (24.702%)  route 0.430ns (75.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.418     1.418    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.658     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X113Y96        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDCE (Prop_fdce_C_Q)         0.141     2.243 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.430     2.673    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X112Y100       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.864     2.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X112Y100       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.191     2.303    
    SLICE_X112Y100       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.612    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.141ns (24.702%)  route 0.430ns (75.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.418     1.418    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.658     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X113Y96        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDCE (Prop_fdce_C_Q)         0.141     2.243 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.430     2.673    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X112Y100       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.864     2.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X112Y100       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.191     2.303    
    SLICE_X112Y100       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.612    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.141ns (24.702%)  route 0.430ns (75.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.418     1.418    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.658     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X113Y96        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDCE (Prop_fdce_C_Q)         0.141     2.243 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.430     2.673    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X112Y100       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.864     2.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X112Y100       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.191     2.303    
    SLICE_X112Y100       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.612    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.141ns (24.702%)  route 0.430ns (75.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.418     1.418    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.658     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X113Y96        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDCE (Prop_fdce_C_Q)         0.141     2.243 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.430     2.673    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X112Y100       RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.864     2.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X112Y100       RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.191     2.303    
    SLICE_X112Y100       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.612    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.141ns (24.702%)  route 0.430ns (75.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.418     1.418    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.658     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X113Y96        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDCE (Prop_fdce_C_Q)         0.141     2.243 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.430     2.673    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X112Y100       RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.864     2.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X112Y100       RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.191     2.303    
    SLICE_X112Y100       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.612    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.129%)  route 0.210ns (59.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.418     1.418    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.658     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X111Y99        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141     2.243 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.210     2.454    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/DI[5]
    SLICE_X111Y100       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.863     2.493    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X111Y100       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism             -0.191     2.302    
    SLICE_X111Y100       FDCE (Hold_fdce_C_D)         0.071     2.373    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.758%)  route 0.126ns (47.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.418     1.418    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.592     2.036    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X111Y100       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.141     2.177 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.126     2.303    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X112Y100       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.864     2.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X112Y100       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.420     2.074    
    SLICE_X112Y100       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y3   dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X107Y102  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X107Y102  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X105Y102  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X106Y102  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X105Y102  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X105Y102  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X105Y102  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X107Y102  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X107Y102  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y100  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y100  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y100  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y100  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y100  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y100  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y100  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y100  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y100  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y100  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y100  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y100  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y100  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y100  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y100  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y100  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y100  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y100  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y99   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y99   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_sdram_DemoSDRAM_clk_wiz_1_0
  To Clock:  clk_blaze_DemoSDRAM_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.013ns  (required time - arrival time)
  Source:                 dataQ_io[15]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.875ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        9.201ns  (logic 1.091ns (11.860%)  route 8.110ns (88.140%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.320ns
    Source Clock Delay      (SCD):    -5.592ns = ( -6.633 - -1.042 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -0.055 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     1.178    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -6.633 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000     2.367    
    F15                                               0.000     2.367 r  dataQ_io[15] (INOUT)
                         net (fo=1, unset)            0.000     2.367    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[15].iobuf_inst/IO
    F15                  IBUF (Prop_ibuf_I_O)         0.967     3.334 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[15].iobuf_inst/IBUF/O
                         net (fo=3, routed)           8.110    11.444    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[15].iobuf_inst__0
    SLICE_X119Y134       LUT3 (Prop_lut3_I0_O)        0.124    11.568 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][15]_i_2/O
                         net (fo=1, routed)           0.000    11.568    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][15]_i_2_n_0
    SLICE_X119Y134       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.561    18.513    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X119Y134       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][15]/C
                         clock pessimism              0.434    18.947    
                         clock uncertainty           -0.396    18.551    
    SLICE_X119Y134       FDCE (Setup_fdce_C_D)        0.029    18.580    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][15]
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                         -11.568    
  -------------------------------------------------------------------
                         slack                                  7.013    

Slack (MET) :             7.078ns  (required time - arrival time)
  Source:                 dataQ_io[13]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.875ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        9.190ns  (logic 1.103ns (12.005%)  route 8.086ns (87.995%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.318ns
    Source Clock Delay      (SCD):    -5.592ns = ( -6.633 - -1.042 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -0.055 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     1.178    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -6.633 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000     2.367    
    D16                                               0.000     2.367 r  dataQ_io[13] (INOUT)
                         net (fo=1, unset)            0.000     2.367    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[13].iobuf_inst/IO
    D16                  IBUF (Prop_ibuf_I_O)         0.979     3.346 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[13].iobuf_inst/IBUF/O
                         net (fo=3, routed)           8.086    11.432    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[13].iobuf_inst__0
    SLICE_X120Y136       LUT3 (Prop_lut3_I0_O)        0.124    11.556 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][13]_i_1/O
                         net (fo=1, routed)           0.000    11.556    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][13]_i_1_n_0
    SLICE_X120Y136       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.563    18.515    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X120Y136       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][13]/C
                         clock pessimism              0.434    18.949    
                         clock uncertainty           -0.396    18.553    
    SLICE_X120Y136       FDCE (Setup_fdce_C_D)        0.081    18.634    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][13]
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  7.078    

Slack (MET) :             7.245ns  (required time - arrival time)
  Source:                 dataQ_io[15]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.875ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        9.015ns  (logic 1.117ns (12.393%)  route 7.898ns (87.607%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.320ns
    Source Clock Delay      (SCD):    -5.592ns = ( -6.633 - -1.042 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -0.055 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     1.178    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -6.633 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000     2.367    
    F15                                               0.000     2.367 r  dataQ_io[15] (INOUT)
                         net (fo=1, unset)            0.000     2.367    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[15].iobuf_inst/IO
    F15                  IBUF (Prop_ibuf_I_O)         0.967     3.334 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[15].iobuf_inst/IBUF/O
                         net (fo=3, routed)           7.898    11.232    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[15].iobuf_inst__0
    SLICE_X118Y134       LUT3 (Prop_lut3_I0_O)        0.150    11.382 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][15]_i_2/O
                         net (fo=1, routed)           0.000    11.382    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][15]_i_2_n_0
    SLICE_X118Y134       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.561    18.513    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X118Y134       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][15]/C
                         clock pessimism              0.434    18.947    
                         clock uncertainty           -0.396    18.551    
    SLICE_X118Y134       FDCE (Setup_fdce_C_D)        0.075    18.626    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][15]
  -------------------------------------------------------------------
                         required time                         18.626    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                  7.245    

Slack (MET) :             7.251ns  (required time - arrival time)
  Source:                 dataQ_io[12]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.875ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        9.013ns  (logic 1.127ns (12.509%)  route 7.885ns (87.491%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.318ns
    Source Clock Delay      (SCD):    -5.592ns = ( -6.633 - -1.042 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -0.055 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     1.178    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -6.633 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000     2.367    
    A19                                               0.000     2.367 r  dataQ_io[12] (INOUT)
                         net (fo=1, unset)            0.000     2.367    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/IO
    A19                  IBUF (Prop_ibuf_I_O)         1.003     3.370 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/IBUF/O
                         net (fo=3, routed)           7.885    11.255    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst__0
    SLICE_X120Y136       LUT3 (Prop_lut3_I0_O)        0.124    11.379 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][12]_i_1/O
                         net (fo=1, routed)           0.000    11.379    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][12]_i_1_n_0
    SLICE_X120Y136       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.563    18.515    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X120Y136       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][12]/C
                         clock pessimism              0.434    18.949    
                         clock uncertainty           -0.396    18.553    
    SLICE_X120Y136       FDCE (Setup_fdce_C_D)        0.077    18.630    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][12]
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                         -11.379    
  -------------------------------------------------------------------
                         slack                                  7.251    

Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 dataQ_io[14]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.875ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        9.003ns  (logic 1.146ns (12.724%)  route 7.858ns (87.276%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.318ns
    Source Clock Delay      (SCD):    -5.592ns = ( -6.633 - -1.042 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -0.055 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     1.178    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -6.633 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000     2.367    
    A17                                               0.000     2.367 r  dataQ_io[14] (INOUT)
                         net (fo=1, unset)            0.000     2.367    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IO
    A17                  IBUF (Prop_ibuf_I_O)         0.996     3.362 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IBUF/O
                         net (fo=3, routed)           7.858    11.220    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst__0
    SLICE_X122Y135       LUT3 (Prop_lut3_I0_O)        0.150    11.370 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][14]_i_1/O
                         net (fo=1, routed)           0.000    11.370    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][14]_i_1_n_0
    SLICE_X122Y135       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.563    18.515    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X122Y135       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][14]/C
                         clock pessimism              0.434    18.949    
                         clock uncertainty           -0.396    18.553    
    SLICE_X122Y135       FDCE (Setup_fdce_C_D)        0.075    18.628    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][14]
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -11.370    
  -------------------------------------------------------------------
                         slack                                  7.258    

Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 dataQ_io[11]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.875ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        8.909ns  (logic 1.121ns (12.582%)  route 7.788ns (87.418%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.319ns
    Source Clock Delay      (SCD):    -5.592ns = ( -6.633 - -1.042 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -0.055 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     1.178    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -6.633 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000     2.367    
    A18                                               0.000     2.367 r  dataQ_io[11] (INOUT)
                         net (fo=1, unset)            0.000     2.367    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[11].iobuf_inst/IO
    A18                  IBUF (Prop_ibuf_I_O)         0.997     3.364 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[11].iobuf_inst/IBUF/O
                         net (fo=3, routed)           7.788    11.152    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[11].iobuf_inst__0
    SLICE_X122Y134       LUT3 (Prop_lut3_I0_O)        0.124    11.276 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][11]_i_1/O
                         net (fo=1, routed)           0.000    11.276    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][11]_i_1_n_0
    SLICE_X122Y134       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.562    18.514    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X122Y134       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][11]/C
                         clock pessimism              0.434    18.948    
                         clock uncertainty           -0.396    18.552    
    SLICE_X122Y134       FDCE (Setup_fdce_C_D)        0.029    18.581    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][11]
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                  7.305    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 dataQ_io[14]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.875ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        8.920ns  (logic 1.120ns (12.551%)  route 7.801ns (87.450%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.318ns
    Source Clock Delay      (SCD):    -5.592ns = ( -6.633 - -1.042 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -0.055 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     1.178    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -6.633 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000     2.367    
    A17                                               0.000     2.367 r  dataQ_io[14] (INOUT)
                         net (fo=1, unset)            0.000     2.367    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IO
    A17                  IBUF (Prop_ibuf_I_O)         0.996     3.362 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IBUF/O
                         net (fo=3, routed)           7.801    11.163    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst__0
    SLICE_X120Y135       LUT3 (Prop_lut3_I0_O)        0.124    11.287 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][14]_i_1/O
                         net (fo=1, routed)           0.000    11.287    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][14]_i_1_n_0
    SLICE_X120Y135       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.563    18.515    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X120Y135       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][14]/C
                         clock pessimism              0.434    18.949    
                         clock uncertainty           -0.396    18.553    
    SLICE_X120Y135       FDCE (Setup_fdce_C_D)        0.077    18.630    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][14]
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.467ns  (required time - arrival time)
  Source:                 dataQ_io[14]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.875ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        8.749ns  (logic 1.120ns (12.796%)  route 7.630ns (87.204%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.317ns
    Source Clock Delay      (SCD):    -5.592ns = ( -6.633 - -1.042 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -0.055 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     1.178    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -6.633 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000     2.367    
    A17                                               0.000     2.367 r  dataQ_io[14] (INOUT)
                         net (fo=1, unset)            0.000     2.367    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IO
    A17                  IBUF (Prop_ibuf_I_O)         0.996     3.362 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/IBUF/O
                         net (fo=3, routed)           7.630    10.992    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst__0
    SLICE_X121Y137       LUT3 (Prop_lut3_I0_O)        0.124    11.116 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][14]_i_1/O
                         net (fo=1, routed)           0.000    11.116    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][14]_i_1_n_0
    SLICE_X121Y137       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.564    18.516    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X121Y137       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][14]/C
                         clock pessimism              0.434    18.950    
                         clock uncertainty           -0.396    18.554    
    SLICE_X121Y137       FDCE (Setup_fdce_C_D)        0.029    18.583    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][14]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                  7.467    

Slack (MET) :             7.469ns  (required time - arrival time)
  Source:                 dataQ_io[11]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.875ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        8.745ns  (logic 1.121ns (12.818%)  route 7.624ns (87.182%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.319ns
    Source Clock Delay      (SCD):    -5.592ns = ( -6.633 - -1.042 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -0.055 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     1.178    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -6.633 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000     2.367    
    A18                                               0.000     2.367 r  dataQ_io[11] (INOUT)
                         net (fo=1, unset)            0.000     2.367    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[11].iobuf_inst/IO
    A18                  IBUF (Prop_ibuf_I_O)         0.997     3.364 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[11].iobuf_inst/IBUF/O
                         net (fo=3, routed)           7.624    10.988    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[11].iobuf_inst__0
    SLICE_X121Y134       LUT3 (Prop_lut3_I0_O)        0.124    11.112 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][11]_i_1/O
                         net (fo=1, routed)           0.000    11.112    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][11]_i_1_n_0
    SLICE_X121Y134       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.562    18.514    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X121Y134       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][11]/C
                         clock pessimism              0.434    18.948    
                         clock uncertainty           -0.396    18.552    
    SLICE_X121Y134       FDCE (Setup_fdce_C_D)        0.029    18.581    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][11]
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                         -11.112    
  -------------------------------------------------------------------
                         slack                                  7.469    

Slack (MET) :             7.470ns  (required time - arrival time)
  Source:                 dataQ_io[10]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.875ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns)
  Data Path Delay:        8.748ns  (logic 1.113ns (12.719%)  route 7.635ns (87.281%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            9.000ns
  Clock Path Skew:        3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.318ns
    Source Clock Delay      (SCD):    -5.592ns = ( -6.633 - -1.042 ) 
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987    -0.055 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     1.178    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.812    -6.633 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  9.000     2.367    
    B21                                               0.000     2.367 r  dataQ_io[10] (INOUT)
                         net (fo=1, unset)            0.000     2.367    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/IO
    B21                  IBUF (Prop_ibuf_I_O)         0.989     3.355 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/IBUF/O
                         net (fo=3, routed)           7.635    10.990    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst__0
    SLICE_X122Y135       LUT3 (Prop_lut3_I0_O)        0.124    11.114 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][10]_i_1/O
                         net (fo=1, routed)           0.000    11.114    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][10]_i_1_n_0
    SLICE_X122Y135       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.563    18.515    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X122Y135       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][10]/C
                         clock pessimism              0.434    18.949    
                         clock uncertainty           -0.396    18.553    
    SLICE_X122Y135       FDCE (Setup_fdce_C_D)        0.031    18.584    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][10]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  7.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dataQ_io[5]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.042ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns)
  Data Path Delay:        1.883ns  (logic 0.311ns (16.495%)  route 1.573ns (83.505%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -2.044ns = ( 17.747 - 19.792 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216    20.007 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.447    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.747 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    19.247    
    A2                                                0.000    19.247 r  dataQ_io[5] (INOUT)
                         net (fo=1, unset)            0.000    19.247    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[5].iobuf_inst/IO
    A2                   IBUF (Prop_ibuf_I_O)         0.265    19.512 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[5].iobuf_inst/IBUF/O
                         net (fo=3, routed)           1.573    21.085    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[5].iobuf_inst__0
    SLICE_X123Y135       LUT3 (Prop_lut3_I0_O)        0.046    21.131 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][5]_i_1/O
                         net (fo=1, routed)           0.000    21.131    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][5]_i_1_n_0
    SLICE_X123Y135       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.859    19.859    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X123Y135       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][5]/C
                         clock pessimism              0.573    20.432    
                         clock uncertainty            0.396    20.828    
    SLICE_X123Y135       FDCE (Hold_fdce_C_D)         0.107    20.935    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][5]
  -------------------------------------------------------------------
                         required time                        -20.935    
                         arrival time                          21.131    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dataQ_io[0]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.042ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns)
  Data Path Delay:        1.868ns  (logic 0.290ns (15.537%)  route 1.578ns (84.463%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    -2.044ns = ( 17.747 - 19.792 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216    20.007 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.447    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.747 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    19.247    
    B5                                                0.000    19.247 r  dataQ_io[0] (INOUT)
                         net (fo=1, unset)            0.000    19.247    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[0].iobuf_inst/IO
    B5                   IBUF (Prop_ibuf_I_O)         0.245    19.493 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[0].iobuf_inst/IBUF/O
                         net (fo=3, routed)           1.578    21.070    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[0].iobuf_inst__0
    SLICE_X123Y134       LUT3 (Prop_lut3_I0_O)        0.045    21.115 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][0]_i_1/O
                         net (fo=1, routed)           0.000    21.115    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][0]_i_1_n_0
    SLICE_X123Y134       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.858    19.858    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X123Y134       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][0]/C
                         clock pessimism              0.573    20.431    
                         clock uncertainty            0.396    20.827    
    SLICE_X123Y134       FDCE (Hold_fdce_C_D)         0.091    20.918    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                        -20.918    
                         arrival time                          21.115    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dataQ_io[7]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.042ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns)
  Data Path Delay:        1.887ns  (logic 0.291ns (15.430%)  route 1.596ns (84.570%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -2.044ns = ( 17.747 - 19.792 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216    20.007 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.447    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.747 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    19.247    
    C2                                                0.000    19.247 r  dataQ_io[7] (INOUT)
                         net (fo=1, unset)            0.000    19.247    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[7].iobuf_inst/IO
    C2                   IBUF (Prop_ibuf_I_O)         0.246    19.494 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[7].iobuf_inst/IBUF/O
                         net (fo=3, routed)           1.596    21.090    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[7].iobuf_inst__0
    SLICE_X118Y135       LUT3 (Prop_lut3_I0_O)        0.045    21.135 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][7]_i_1/O
                         net (fo=1, routed)           0.000    21.135    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][7]_i_1_n_0
    SLICE_X118Y135       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.859    19.859    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X118Y135       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][7]/C
                         clock pessimism              0.573    20.432    
                         clock uncertainty            0.396    20.828    
    SLICE_X118Y135       FDCE (Hold_fdce_C_D)         0.092    20.920    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][7]
  -------------------------------------------------------------------
                         required time                        -20.920    
                         arrival time                          21.135    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dataQ_io[2]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.042ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns)
  Data Path Delay:        1.955ns  (logic 0.293ns (14.966%)  route 1.662ns (85.034%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -2.044ns = ( 17.747 - 19.792 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216    20.007 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.447    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.747 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    19.247    
    A5                                                0.000    19.247 r  dataQ_io[2] (INOUT)
                         net (fo=1, unset)            0.000    19.247    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst/IO
    A5                   IBUF (Prop_ibuf_I_O)         0.249    19.496 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst/IBUF/O
                         net (fo=3, routed)           1.662    21.158    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[2].iobuf_inst__0
    SLICE_X120Y136       LUT3 (Prop_lut3_I0_O)        0.044    21.202 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][2]_i_1/O
                         net (fo=1, routed)           0.000    21.202    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][2]_i_1_n_0
    SLICE_X120Y136       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.859    19.859    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X120Y136       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][2]/C
                         clock pessimism              0.573    20.432    
                         clock uncertainty            0.396    20.828    
    SLICE_X120Y136       FDCE (Hold_fdce_C_D)         0.131    20.959    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][2]
  -------------------------------------------------------------------
                         required time                        -20.959    
                         arrival time                          21.202    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dataQ_io[7]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.042ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns)
  Data Path Delay:        1.934ns  (logic 0.290ns (15.003%)  route 1.644ns (84.997%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -2.044ns = ( 17.747 - 19.792 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216    20.007 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.447    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.747 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    19.247    
    C2                                                0.000    19.247 r  dataQ_io[7] (INOUT)
                         net (fo=1, unset)            0.000    19.247    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[7].iobuf_inst/IO
    C2                   IBUF (Prop_ibuf_I_O)         0.246    19.494 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[7].iobuf_inst/IBUF/O
                         net (fo=3, routed)           1.644    21.138    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[7].iobuf_inst__0
    SLICE_X121Y135       LUT3 (Prop_lut3_I0_O)        0.044    21.182 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][7]_i_1/O
                         net (fo=1, routed)           0.000    21.182    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][7]_i_1_n_0
    SLICE_X121Y135       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.859    19.859    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X121Y135       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][7]/C
                         clock pessimism              0.573    20.432    
                         clock uncertainty            0.396    20.828    
    SLICE_X121Y135       FDCE (Hold_fdce_C_D)         0.107    20.935    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][7]
  -------------------------------------------------------------------
                         required time                        -20.935    
                         arrival time                          21.182    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dataQ_io[7]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.042ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns)
  Data Path Delay:        1.948ns  (logic 0.291ns (14.951%)  route 1.657ns (85.049%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -2.044ns = ( 17.747 - 19.792 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216    20.007 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.447    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.747 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    19.247    
    C2                                                0.000    19.247 r  dataQ_io[7] (INOUT)
                         net (fo=1, unset)            0.000    19.247    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[7].iobuf_inst/IO
    C2                   IBUF (Prop_ibuf_I_O)         0.246    19.494 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[7].iobuf_inst/IBUF/O
                         net (fo=3, routed)           1.657    21.150    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[7].iobuf_inst__0
    SLICE_X119Y135       LUT3 (Prop_lut3_I0_O)        0.045    21.195 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][7]_i_1/O
                         net (fo=1, routed)           0.000    21.195    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][7]_i_1_n_0
    SLICE_X119Y135       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.859    19.859    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X119Y135       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][7]/C
                         clock pessimism              0.573    20.432    
                         clock uncertainty            0.396    20.828    
    SLICE_X119Y135       FDCE (Hold_fdce_C_D)         0.092    20.920    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][7]
  -------------------------------------------------------------------
                         required time                        -20.920    
                         arrival time                          21.195    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dataQ_io[5]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.042ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns)
  Data Path Delay:        1.968ns  (logic 0.308ns (15.632%)  route 1.660ns (84.368%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -2.044ns = ( 17.747 - 19.792 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216    20.007 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.447    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.747 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    19.247    
    A2                                                0.000    19.247 r  dataQ_io[5] (INOUT)
                         net (fo=1, unset)            0.000    19.247    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[5].iobuf_inst/IO
    A2                   IBUF (Prop_ibuf_I_O)         0.265    19.512 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[5].iobuf_inst/IBUF/O
                         net (fo=3, routed)           1.660    21.172    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[5].iobuf_inst__0
    SLICE_X122Y135       LUT3 (Prop_lut3_I0_O)        0.043    21.215 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][5]_i_1/O
                         net (fo=1, routed)           0.000    21.215    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][5]_i_1_n_0
    SLICE_X122Y135       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.859    19.859    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X122Y135       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][5]/C
                         clock pessimism              0.573    20.432    
                         clock uncertainty            0.396    20.828    
    SLICE_X122Y135       FDCE (Hold_fdce_C_D)         0.107    20.935    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[2][5]
  -------------------------------------------------------------------
                         required time                        -20.935    
                         arrival time                          21.215    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dataQ_io[0]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.042ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns)
  Data Path Delay:        1.952ns  (logic 0.290ns (14.867%)  route 1.662ns (85.133%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    -2.044ns = ( 17.747 - 19.792 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216    20.007 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.447    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.747 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    19.247    
    B5                                                0.000    19.247 r  dataQ_io[0] (INOUT)
                         net (fo=1, unset)            0.000    19.247    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[0].iobuf_inst/IO
    B5                   IBUF (Prop_ibuf_I_O)         0.245    19.493 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[0].iobuf_inst/IBUF/O
                         net (fo=3, routed)           1.662    21.155    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[0].iobuf_inst__0
    SLICE_X118Y134       LUT3 (Prop_lut3_I0_O)        0.045    21.200 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][0]_i_1/O
                         net (fo=1, routed)           0.000    21.200    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][0]_i_1_n_0
    SLICE_X118Y134       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.858    19.858    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X118Y134       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][0]/C
                         clock pessimism              0.573    20.431    
                         clock uncertainty            0.396    20.827    
    SLICE_X118Y134       FDCE (Hold_fdce_C_D)         0.091    20.918    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[1][0]
  -------------------------------------------------------------------
                         required time                        -20.918    
                         arrival time                          21.200    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dataQ_io[5]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.042ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns)
  Data Path Delay:        1.980ns  (logic 0.308ns (15.536%)  route 1.672ns (84.464%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -2.044ns = ( 17.747 - 19.792 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216    20.007 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.447    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.747 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    19.247    
    A2                                                0.000    19.247 r  dataQ_io[5] (INOUT)
                         net (fo=1, unset)            0.000    19.247    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[5].iobuf_inst/IO
    A2                   IBUF (Prop_ibuf_I_O)         0.265    19.512 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[5].iobuf_inst/IBUF/O
                         net (fo=3, routed)           1.672    21.184    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[5].iobuf_inst__0
    SLICE_X121Y135       LUT3 (Prop_lut3_I0_O)        0.043    21.227 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][5]_i_1/O
                         net (fo=1, routed)           0.000    21.227    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][5]_i_1_n_0
    SLICE_X121Y135       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.859    19.859    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X121Y135       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][5]/C
                         clock pessimism              0.573    20.432    
                         clock uncertainty            0.396    20.828    
    SLICE_X121Y135       FDCE (Hold_fdce_C_D)         0.107    20.935    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][5]
  -------------------------------------------------------------------
                         required time                        -20.935    
                         arrival time                          21.227    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dataQ_io[4]
                            (input port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Destination:            DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_blaze_DemoSDRAM_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.042ns  (clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@20.833ns - clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns)
  Data Path Delay:        2.005ns  (logic 0.303ns (15.118%)  route 1.702ns (84.882%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -2.044ns = ( 17.747 - 19.792 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216    20.007 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.447    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    17.747 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500    19.247    
    A4                                                0.000    19.247 r  dataQ_io[4] (INOUT)
                         net (fo=1, unset)            0.000    19.247    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[4].iobuf_inst/IO
    A4                   IBUF (Prop_ibuf_I_O)         0.261    19.509 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[4].iobuf_inst/IBUF/O
                         net (fo=3, routed)           1.702    21.210    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[4].iobuf_inst__0
    SLICE_X121Y135       LUT3 (Prop_lut3_I0_O)        0.042    21.252 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][4]_i_1/O
                         net (fo=1, routed)           0.000    21.252    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][4]_i_1_n_0
    SLICE_X121Y135       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    21.238 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.718    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    18.216 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    18.971    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    19.000 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.859    19.859    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X121Y135       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][4]/C
                         clock pessimism              0.573    20.432    
                         clock uncertainty            0.396    20.828    
    SLICE_X121Y135       FDCE (Hold_fdce_C_D)         0.107    20.935    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer_reg[0][4]
  -------------------------------------------------------------------
                         required time                        -20.935    
                         arrival time                          21.252    
  -------------------------------------------------------------------
                         slack                                  0.317    





---------------------------------------------------------------------------------------------------
From Clock:  clk_blaze_DemoSDRAM_clk_wiz_1_0
  To Clock:  clk_sdram_DemoSDRAM_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.827ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[12]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Max at Slow Process Corner
  Requirement:            19.792ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.195ns  (logic 3.137ns (30.773%)  route 7.058ns (69.227%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 13.766 - 19.792 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.683    -1.661    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X131Y133       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y133       FDCE (Prop_fdce_C_Q)         0.456    -1.205 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          7.058     5.853    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/T
    A19                  OBUFT (TriStatE_obuft_T_O)
                                                      2.681     8.534 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[12].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.534    dataQ_io[12]
    A19                                                               r  dataQ_io[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    20.645 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.807    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    13.766 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    14.200    
                         clock uncertainty           -0.396    13.804    
                         output delay                -3.000    10.804    
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[14]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Max at Slow Process Corner
  Requirement:            19.792ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.178ns  (logic 3.130ns (30.749%)  route 7.048ns (69.251%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 13.766 - 19.792 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.683    -1.661    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X131Y133       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y133       FDCE (Prop_fdce_C_Q)         0.456    -1.205 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          7.048     5.844    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/T
    A17                  OBUFT (TriStatE_obuft_T_O)
                                                      2.674     8.517 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[14].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.517    dataQ_io[14]
    A17                                                               r  dataQ_io[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    20.645 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.807    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    13.766 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    14.200    
                         clock uncertainty           -0.396    13.804    
                         output delay                -3.000    10.804    
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[15]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Max at Slow Process Corner
  Requirement:            19.792ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.104ns  (logic 3.101ns (30.695%)  route 7.002ns (69.305%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 13.766 - 19.792 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.683    -1.661    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X131Y133       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y133       FDCE (Prop_fdce_C_Q)         0.456    -1.205 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          7.002     5.797    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[15].iobuf_inst/T
    F15                  OBUFT (TriStatE_obuft_T_O)
                                                      2.645     8.443 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[15].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.443    dataQ_io[15]
    F15                                                               r  dataQ_io[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    20.645 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.807    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    13.766 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    14.200    
                         clock uncertainty           -0.396    13.804    
                         output delay                -3.000    10.804    
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[9]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Max at Slow Process Corner
  Requirement:            19.792ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.059ns  (logic 3.127ns (31.087%)  route 6.932ns (68.913%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 13.766 - 19.792 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.683    -1.661    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X131Y133       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y133       FDCE (Prop_fdce_C_Q)         0.456    -1.205 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          6.932     5.727    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[9].iobuf_inst/T
    A20                  OBUFT (TriStatE_obuft_T_O)
                                                      2.671     8.398 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[9].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.398    dataQ_io[9]
    A20                                                               r  dataQ_io[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    20.645 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.807    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    13.766 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    14.200    
                         clock uncertainty           -0.396    13.804    
                         output delay                -3.000    10.804    
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[11]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Max at Slow Process Corner
  Requirement:            19.792ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.049ns  (logic 3.131ns (31.159%)  route 6.918ns (68.841%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 13.766 - 19.792 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.683    -1.661    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X131Y133       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y133       FDCE (Prop_fdce_C_Q)         0.456    -1.205 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          6.918     5.713    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[11].iobuf_inst/T
    A18                  OBUFT (TriStatE_obuft_T_O)
                                                      2.675     8.388 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[11].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.388    dataQ_io[11]
    A18                                                               r  dataQ_io[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    20.645 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.807    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    13.766 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    14.200    
                         clock uncertainty           -0.396    13.804    
                         output delay                -3.000    10.804    
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[10]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Max at Slow Process Corner
  Requirement:            19.792ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.025ns  (logic 3.123ns (31.148%)  route 6.903ns (68.852%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 13.766 - 19.792 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.683    -1.661    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X131Y133       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y133       FDCE (Prop_fdce_C_Q)         0.456    -1.205 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          6.903     5.698    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/T
    B21                  OBUFT (TriStatE_obuft_T_O)
                                                      2.667     8.364 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[10].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.364    dataQ_io[10]
    B21                                                               r  dataQ_io[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    20.645 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.807    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    13.766 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    14.200    
                         clock uncertainty           -0.396    13.804    
                         output delay                -3.000    10.804    
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[13]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Max at Slow Process Corner
  Requirement:            19.792ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 3.113ns (31.096%)  route 6.899ns (68.904%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 13.766 - 19.792 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.683    -1.661    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X131Y133       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y133       FDCE (Prop_fdce_C_Q)         0.456    -1.205 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          6.899     5.694    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[13].iobuf_inst/T
    D16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.657     8.351 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[13].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.351    dataQ_io[13]
    D16                                                               r  dataQ_io[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    20.645 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.807    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    13.766 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    14.200    
                         clock uncertainty           -0.396    13.804    
                         output delay                -3.000    10.804    
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[8]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Max at Slow Process Corner
  Requirement:            19.792ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.933ns  (logic 3.135ns (31.560%)  route 6.798ns (68.440%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 13.766 - 19.792 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.683    -1.661    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X131Y133       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y133       FDCE (Prop_fdce_C_Q)         0.456    -1.205 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          6.798     5.593    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[8].iobuf_inst/T
    A22                  OBUFT (TriStatE_obuft_T_O)
                                                      2.679     8.272 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[8].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.272    dataQ_io[8]
    A22                                                               r  dataQ_io[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    20.645 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.807    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    13.766 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    14.200    
                         clock uncertainty           -0.396    13.804    
                         output delay                -3.000    10.804    
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[1]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Max at Slow Process Corner
  Requirement:            19.792ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.220ns  (logic 3.161ns (43.781%)  route 4.059ns (56.219%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 13.766 - 19.792 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.683    -1.661    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X131Y133       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y133       FDCE (Prop_fdce_C_Q)         0.456    -1.205 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.059     2.854    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[1].iobuf_inst/T
    B4                   OBUFT (TriStatE_obuft_T_O)
                                                      2.705     5.559 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[1].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.559    dataQ_io[1]
    B4                                                                r  dataQ_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    20.645 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.807    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    13.766 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    14.200    
                         clock uncertainty           -0.396    13.804    
                         output delay                -3.000    10.804    
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -5.559    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[3]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Max at Slow Process Corner
  Requirement:            19.792ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@19.792ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.206ns  (logic 3.145ns (43.637%)  route 4.062ns (56.363%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -6.026ns = ( 13.766 - 19.792 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.683    -1.661    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    SLICE_X131Y133       FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y133       FDCE (Prop_fdce_C_Q)         0.456    -1.205 f  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_grnt_reg/Q
                         net (fo=42, routed)          4.062     2.857    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[3].iobuf_inst/T
    C4                   OBUFT (TriStatE_obuft_T_O)
                                                      2.689     5.545 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.545    dataQ_io[3]
    C4                                                                r  dataQ_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     19.792    19.792 r  
    U22                                               0.000    19.792 r  clk_shared (IN)
                         net (fo=0)                   0.000    19.792    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    20.645 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.807    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.041    13.766 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.434    14.200    
                         clock uncertainty           -0.396    13.804    
                         output delay                -3.000    10.804    
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -5.545    
  -------------------------------------------------------------------
                         slack                                  5.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.827ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            addr_o[3]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.042ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 1.328ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -3.659 - -1.042 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.629    -0.692    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y175        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y175        FDCE (Prop_fdce_C_Q)         0.177    -0.515 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[3]/Q
                         net (fo=1, routed)           0.001    -0.514    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[3]
    F5                   OBUF (Prop_obuf_I_O)         1.151     0.637 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/addr[3].obuf_inst/O
                         net (fo=0)                   0.000     0.637    addr_o[3]
    F5                                                                r  addr_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -0.637 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -0.157    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -3.659 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -3.086    
                         clock uncertainty            0.396    -2.690    
                         output delay                 0.500    -2.190    
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  2.827    

Slack (MET) :             2.829ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bank_o[0]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.042ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 1.330ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -3.659 - -1.042 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.629    -0.692    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y176        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[13]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y176        FDCE (Prop_fdce_C_Q)         0.177    -0.515 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[13]/Q
                         net (fo=1, routed)           0.001    -0.514    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[13]
    G5                   OBUF (Prop_obuf_I_O)         1.153     0.639 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/bank[0].obuf_inst/O
                         net (fo=0)                   0.000     0.639    bank_o[0]
    G5                                                                r  bank_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -0.637 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -0.157    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -3.659 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -3.086    
                         clock uncertainty            0.396    -2.690    
                         output delay                 0.500    -2.190    
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.838ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_ras_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ras_o
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.042ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 1.338ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -3.659 - -1.042 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.630    -0.691    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y178        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_ras_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y178        FDPE (Prop_fdpe_C_Q)         0.177    -0.514 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_ras_reg/Q
                         net (fo=1, routed)           0.001    -0.513    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_ras
    G4                   OBUF (Prop_obuf_I_O)         1.161     0.648 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/ras_buf_inst/O
                         net (fo=0)                   0.000     0.648    ras_o
    G4                                                                r  ras_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -0.637 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -0.157    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -3.659 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -3.086    
                         clock uncertainty            0.396    -2.690    
                         output delay                 0.500    -2.190    
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.842ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bank_o[1]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.042ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 1.342ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -3.659 - -1.042 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.630    -0.691    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y177        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[14]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y177        FDCE (Prop_fdce_C_Q)         0.177    -0.514 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[14]/Q
                         net (fo=1, routed)           0.001    -0.513    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[14]
    F4                   OBUF (Prop_obuf_I_O)         1.165     0.653 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/bank[1].obuf_inst/O
                         net (fo=0)                   0.000     0.653    bank_o[1]
    F4                                                                r  bank_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -0.637 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -0.157    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -3.659 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -3.086    
                         clock uncertainty            0.396    -2.690    
                         output delay                 0.500    -2.190    
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.843ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cas_o
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.042ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 1.335ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -3.659 - -1.042 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.638    -0.683    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y198        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y198        FDPE (Prop_fdpe_C_Q)         0.177    -0.506 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas_reg/Q
                         net (fo=1, routed)           0.001    -0.505    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cas
    E6                   OBUF (Prop_obuf_I_O)         1.158     0.654 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/cas_buf_inst/O
                         net (fo=0)                   0.000     0.654    cas_o
    E6                                                                r  cas_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -0.637 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -0.157    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -3.659 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -3.086    
                         clock uncertainty            0.396    -2.690    
                         output delay                 0.500    -2.190    
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  2.843    

Slack (MET) :             2.853ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cke_o
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.042ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 1.345ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -3.659 - -1.042 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.638    -0.683    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y197        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y197        FDPE (Prop_fdpe_C_Q)         0.177    -0.506 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_cke_reg/Q
                         net (fo=1, routed)           0.001    -0.505    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/I
    D6                   OBUF (Prop_obuf_I_O)         1.168     0.663 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/cke_buf_inst/O
                         net (fo=0)                   0.000     0.663    cke_o
    D6                                                                r  cke_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -0.637 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -0.157    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -3.659 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -3.086    
                         clock uncertainty            0.396    -2.690    
                         output delay                 0.500    -2.190    
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.863ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            addr_o[0]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.042ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 1.364ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -3.659 - -1.042 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.629    -0.692    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y174        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y174        FDCE (Prop_fdce_C_Q)         0.177    -0.515 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[0]/Q
                         net (fo=1, routed)           0.001    -0.514    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[0]
    E5                   OBUF (Prop_obuf_I_O)         1.187     0.673 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/addr[0].obuf_inst/O
                         net (fo=0)                   0.000     0.673    addr_o[0]
    E5                                                                r  addr_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -0.637 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -0.157    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -3.659 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -3.086    
                         clock uncertainty            0.396    -2.690    
                         output delay                 0.500    -2.190    
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.865ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            we_o
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.042ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 1.365ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -3.659 - -1.042 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.630    -0.691    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y172        FDPE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y172        FDPE (Prop_fdpe_C_Q)         0.177    -0.514 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we_reg/Q
                         net (fo=1, routed)           0.001    -0.513    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_we
    D4                   OBUF (Prop_obuf_I_O)         1.188     0.676 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/we_buf_inst/O
                         net (fo=0)                   0.000     0.676    we_o
    D4                                                                r  we_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -0.637 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -0.157    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -3.659 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -3.086    
                         clock uncertainty            0.396    -2.690    
                         output delay                 0.500    -2.190    
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.866ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            addr_o[1]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.042ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 1.361ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -3.659 - -1.042 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.634    -0.687    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y166        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y166        FDCE (Prop_fdce_C_Q)         0.177    -0.510 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus_reg[1]/Q
                         net (fo=1, routed)           0.001    -0.509    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_address_bus[1]
    D3                   OBUF (Prop_obuf_I_O)         1.184     0.676 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/addr[1].obuf_inst/O
                         net (fo=0)                   0.000     0.676    addr_o[1]
    D3                                                                r  addr_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -0.637 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -0.157    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -3.659 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -3.086    
                         clock uncertainty            0.396    -2.690    
                         output delay                 0.500    -2.190    
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             2.867ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_blaze_DemoSDRAM_clk_wiz_1_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dataQ_io[3]
                            (output port clocked by clk_sdram_DemoSDRAM_clk_wiz_1_0  {rise@-1.042ns fall@9.375ns period=20.833ns})
  Path Group:             clk_sdram_DemoSDRAM_clk_wiz_1_0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.042ns  (clk_sdram_DemoSDRAM_clk_wiz_1_0 rise@-1.042ns - clk_blaze_DemoSDRAM_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 1.367ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        -1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.617ns = ( -3.659 - -1.042 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_blaze_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.630    -0.691    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/clk_i
    OLOGIC_X1Y171        FDCE                                         r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y171        FDCE (Prop_fdce_C_Q)         0.177    -0.514 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_wr_buffer_reg[3]/Q
                         net (fo=1, routed)           0.001    -0.513    DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[3].iobuf_inst/I
    C4                   OBUFT (Prop_obuft_I_O)       1.190     0.677 r  DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/dataQ[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     0.677    dataQ_io[3]
    C4                                                                r  dataQ_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sdram_DemoSDRAM_clk_wiz_1_0 rise edge)
                                                     -1.042    -1.042 r  
    U22                                               0.000    -1.042 r  clk_shared (IN)
                         net (fo=0)                   0.000    -1.042    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405    -0.637 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    -0.157    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.502    -3.659 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.573    -3.086    
                         clock uncertainty            0.396    -2.690    
                         output delay                 0.500    -2.190    
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  2.867    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.080ns  (required time - arrival time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.686ns  (logic 0.464ns (27.525%)  route 1.222ns (72.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 35.529 - 33.333 ) 
    Source Clock Delay      (SCD):    2.595ns = ( 19.262 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.595    19.262    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X95Y139        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y139        FDCE (Prop_fdce_C_Q)         0.340    19.602 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.835    20.436    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X93Y139        LUT2 (Prop_lut2_I1_O)        0.124    20.560 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.387    20.947    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X93Y139        FDCE                                         f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.196    35.529    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y139        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.032    35.561    
                         clock uncertainty           -0.035    35.526    
    SLICE_X93Y139        FDCE (Recov_fdce_C_CLR)     -0.498    35.028    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         35.028    
                         arrival time                         -20.947    
  -------------------------------------------------------------------
                         slack                                 14.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.125ns  (arrival time - required time)
  Source:                 DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.586ns  (logic 0.157ns (26.803%)  route 0.429ns (73.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns
    Source Clock Delay      (SCD):    1.105ns = ( 17.772 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.105    17.772    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X95Y139        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y139        FDCE (Prop_fdce_C_Q)         0.112    17.884 r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.310    18.193    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X93Y139        LUT2 (Prop_lut2_I1_O)        0.045    18.238 f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.119    18.357    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X93Y139        FDCE                                         f  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.338     1.338    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y139        FDCE                                         r  DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.013     1.325    
                         clock uncertainty            0.035     1.360    
    SLICE_X93Y139        FDCE (Remov_fdce_C_CLR)     -0.128     1.232    DemoSDRAM_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                          18.357    
  -------------------------------------------------------------------
                         slack                                 17.125    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.693ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 0.840ns (17.288%)  route 4.019ns (82.712%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 37.331 - 33.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.108     3.108    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.204 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.634     4.839    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.419     5.258 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          2.221     7.479    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X94Y126        LUT4 (Prop_lut4_I1_O)        0.297     7.776 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.477     8.252    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X94Y126        LUT1 (Prop_lut1_I0_O)        0.124     8.376 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.321     9.697    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X101Y117       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.693    35.693    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.784 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.546    37.331    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X101Y117       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.500    37.831    
                         clock uncertainty           -0.035    37.795    
    SLICE_X101Y117       FDCE (Recov_fdce_C_CLR)     -0.405    37.390    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.390    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 27.693    

Slack (MET) :             27.693ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 0.840ns (17.288%)  route 4.019ns (82.712%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 37.331 - 33.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.108     3.108    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.204 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.634     4.839    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.419     5.258 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          2.221     7.479    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X94Y126        LUT4 (Prop_lut4_I1_O)        0.297     7.776 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.477     8.252    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X94Y126        LUT1 (Prop_lut1_I0_O)        0.124     8.376 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.321     9.697    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X101Y117       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.693    35.693    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.784 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.546    37.331    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X101Y117       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.500    37.831    
                         clock uncertainty           -0.035    37.795    
    SLICE_X101Y117       FDCE (Recov_fdce_C_CLR)     -0.405    37.390    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.390    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 27.693    

Slack (MET) :             27.693ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 0.840ns (17.288%)  route 4.019ns (82.712%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 37.331 - 33.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.108     3.108    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.204 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.634     4.839    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.419     5.258 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          2.221     7.479    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X94Y126        LUT4 (Prop_lut4_I1_O)        0.297     7.776 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.477     8.252    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X94Y126        LUT1 (Prop_lut1_I0_O)        0.124     8.376 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.321     9.697    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X101Y117       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.693    35.693    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.784 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.546    37.331    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X101Y117       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.500    37.831    
                         clock uncertainty           -0.035    37.795    
    SLICE_X101Y117       FDCE (Recov_fdce_C_CLR)     -0.405    37.390    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.390    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 27.693    

Slack (MET) :             27.693ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 0.840ns (17.288%)  route 4.019ns (82.712%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 37.331 - 33.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.108     3.108    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.204 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.634     4.839    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.419     5.258 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          2.221     7.479    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X94Y126        LUT4 (Prop_lut4_I1_O)        0.297     7.776 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.477     8.252    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X94Y126        LUT1 (Prop_lut1_I0_O)        0.124     8.376 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.321     9.697    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X101Y117       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.693    35.693    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.784 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.546    37.331    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X101Y117       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.500    37.831    
                         clock uncertainty           -0.035    37.795    
    SLICE_X101Y117       FDCE (Recov_fdce_C_CLR)     -0.405    37.390    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.390    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 27.693    

Slack (MET) :             27.693ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 0.840ns (17.288%)  route 4.019ns (82.712%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 37.331 - 33.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.108     3.108    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.204 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.634     4.839    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.419     5.258 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          2.221     7.479    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X94Y126        LUT4 (Prop_lut4_I1_O)        0.297     7.776 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.477     8.252    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X94Y126        LUT1 (Prop_lut1_I0_O)        0.124     8.376 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.321     9.697    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X101Y117       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.693    35.693    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.784 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.546    37.331    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X101Y117       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.500    37.831    
                         clock uncertainty           -0.035    37.795    
    SLICE_X101Y117       FDCE (Recov_fdce_C_CLR)     -0.405    37.390    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.390    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 27.693    

Slack (MET) :             27.973ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 0.840ns (18.180%)  route 3.780ns (81.820%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 37.329 - 33.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.108     3.108    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.204 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.634     4.839    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.419     5.258 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          2.221     7.479    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X94Y126        LUT4 (Prop_lut4_I1_O)        0.297     7.776 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.477     8.252    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X94Y126        LUT1 (Prop_lut1_I0_O)        0.124     8.376 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.083     9.459    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X100Y118       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.693    35.693    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.784 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.544    37.329    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y118       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.500    37.829    
                         clock uncertainty           -0.035    37.793    
    SLICE_X100Y118       FDCE (Recov_fdce_C_CLR)     -0.361    37.432    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.432    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                 27.973    

Slack (MET) :             28.015ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 0.840ns (18.180%)  route 3.780ns (81.820%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 37.329 - 33.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.108     3.108    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.204 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.634     4.839    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.419     5.258 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          2.221     7.479    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X94Y126        LUT4 (Prop_lut4_I1_O)        0.297     7.776 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.477     8.252    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X94Y126        LUT1 (Prop_lut1_I0_O)        0.124     8.376 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.083     9.459    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X100Y118       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.693    35.693    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.784 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.544    37.329    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y118       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.500    37.829    
                         clock uncertainty           -0.035    37.793    
    SLICE_X100Y118       FDCE (Recov_fdce_C_CLR)     -0.319    37.474    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.474    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                 28.015    

Slack (MET) :             28.015ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 0.840ns (18.180%)  route 3.780ns (81.820%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 37.329 - 33.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.108     3.108    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.204 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.634     4.839    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.419     5.258 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          2.221     7.479    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X94Y126        LUT4 (Prop_lut4_I1_O)        0.297     7.776 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.477     8.252    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X94Y126        LUT1 (Prop_lut1_I0_O)        0.124     8.376 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.083     9.459    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X100Y118       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.693    35.693    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.784 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.544    37.329    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y118       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.500    37.829    
                         clock uncertainty           -0.035    37.793    
    SLICE_X100Y118       FDCE (Recov_fdce_C_CLR)     -0.319    37.474    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.474    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                 28.015    

Slack (MET) :             28.015ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 0.840ns (18.180%)  route 3.780ns (81.820%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 37.329 - 33.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.108     3.108    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.204 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.634     4.839    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.419     5.258 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          2.221     7.479    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X94Y126        LUT4 (Prop_lut4_I1_O)        0.297     7.776 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.477     8.252    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X94Y126        LUT1 (Prop_lut1_I0_O)        0.124     8.376 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.083     9.459    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X100Y118       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.693    35.693    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.784 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.544    37.329    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y118       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.500    37.829    
                         clock uncertainty           -0.035    37.793    
    SLICE_X100Y118       FDCE (Recov_fdce_C_CLR)     -0.319    37.474    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.474    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                 28.015    

Slack (MET) :             28.015ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 0.840ns (18.180%)  route 3.780ns (81.820%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 37.329 - 33.000 ) 
    Source Clock Delay      (SCD):    4.839ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.108     3.108    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.204 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.634     4.839    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y128        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.419     5.258 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          2.221     7.479    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X94Y126        LUT4 (Prop_lut4_I1_O)        0.297     7.776 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.477     8.252    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X94Y126        LUT1 (Prop_lut1_I0_O)        0.124     8.376 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.083     9.459    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X100Y118       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.693    35.693    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.784 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.544    37.329    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y118       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.500    37.829    
                         clock uncertainty           -0.035    37.793    
    SLICE_X100Y118       FDCE (Recov_fdce_C_CLR)     -0.319    37.474    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.474    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                 28.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.801%)  route 0.196ns (58.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.418     1.418    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.658     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X113Y94        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDPE (Prop_fdpe_C_Q)         0.141     2.243 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     2.440    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X112Y95        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.933     2.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X112Y95        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.444     2.118    
    SLICE_X112Y95        FDCE (Remov_fdce_C_CLR)     -0.067     2.051    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.801%)  route 0.196ns (58.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.418     1.418    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.658     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X113Y94        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDPE (Prop_fdpe_C_Q)         0.141     2.243 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     2.440    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X112Y95        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.933     2.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X112Y95        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.444     2.118    
    SLICE_X112Y95        FDCE (Remov_fdce_C_CLR)     -0.067     2.051    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.801%)  route 0.196ns (58.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.418     1.418    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.658     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X113Y94        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDPE (Prop_fdpe_C_Q)         0.141     2.243 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     2.440    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X112Y95        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.933     2.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X112Y95        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.444     2.118    
    SLICE_X112Y95        FDCE (Remov_fdce_C_CLR)     -0.067     2.051    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.801%)  route 0.196ns (58.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.418     1.418    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.658     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X113Y94        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDPE (Prop_fdpe_C_Q)         0.141     2.243 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     2.440    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X112Y95        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.933     2.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X112Y95        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.444     2.118    
    SLICE_X112Y95        FDPE (Remov_fdpe_C_PRE)     -0.071     2.047    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.088%)  route 0.220ns (60.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.418     1.418    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.658     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X113Y94        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDPE (Prop_fdpe_C_Q)         0.141     2.243 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.220     2.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X112Y96        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.933     2.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X112Y96        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.444     2.118    
    SLICE_X112Y96        FDCE (Remov_fdce_C_CLR)     -0.067     2.051    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.088%)  route 0.220ns (60.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.418     1.418    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.658     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X113Y94        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDPE (Prop_fdpe_C_Q)         0.141     2.243 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.220     2.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X112Y96        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.933     2.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X112Y96        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.444     2.118    
    SLICE_X112Y96        FDCE (Remov_fdce_C_CLR)     -0.067     2.051    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.088%)  route 0.220ns (60.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.418     1.418    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.658     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X113Y94        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDPE (Prop_fdpe_C_Q)         0.141     2.243 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.220     2.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X112Y96        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.933     2.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X112Y96        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.444     2.118    
    SLICE_X112Y96        FDCE (Remov_fdce_C_CLR)     -0.067     2.051    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.088%)  route 0.220ns (60.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.418     1.418    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.658     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X113Y94        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDPE (Prop_fdpe_C_Q)         0.141     2.243 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.220     2.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X112Y96        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.933     2.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X112Y96        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.444     2.118    
    SLICE_X112Y96        FDCE (Remov_fdce_C_CLR)     -0.067     2.051    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.088%)  route 0.220ns (60.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.418     1.418    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.658     2.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X113Y94        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDPE (Prop_fdpe_C_Q)         0.141     2.243 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.220     2.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X112Y96        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.933     2.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X112Y96        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.444     2.118    
    SLICE_X112Y96        FDCE (Remov_fdce_C_CLR)     -0.067     2.051    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.227ns (33.360%)  route 0.453ns (66.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.418     1.418    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.589     2.033    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X107Y103       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDRE (Prop_fdre_C_Q)         0.128     2.161 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/Q
                         net (fo=1, routed)           0.146     2.306    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ma_rst_2_reg
    SLICE_X107Y103       LUT2 (Prop_lut2_I1_O)        0.099     2.405 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=20, routed)          0.308     2.713    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/wrdata_rst
    SLICE_X111Y99        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.601     1.601    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.933     2.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X111Y99        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism             -0.191     2.372    
    SLICE_X111Y99        FDCE (Remov_fdce_C_CLR)     -0.092     2.280    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.433    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       16.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.456ns (12.316%)  route 3.247ns (87.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 23.234 - 20.833 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.669     3.313    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X101Y113       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y113       FDRE (Prop_fdre_C_Q)         0.456     3.769 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         3.247     7.015    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X105Y107       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.562    23.234    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X105Y107       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.886    24.119    
                         clock uncertainty           -0.195    23.925    
    SLICE_X105Y107       FDCE (Recov_fdce_C_CLR)     -0.405    23.520    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         23.520    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                 16.504    

Slack (MET) :             16.550ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.456ns (12.316%)  route 3.247ns (87.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 23.234 - 20.833 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.669     3.313    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X101Y113       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y113       FDRE (Prop_fdre_C_Q)         0.456     3.769 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         3.247     7.015    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X105Y107       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.562    23.234    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X105Y107       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.886    24.119    
                         clock uncertainty           -0.195    23.925    
    SLICE_X105Y107       FDPE (Recov_fdpe_C_PRE)     -0.359    23.566    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         23.566    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                 16.550    

Slack (MET) :             16.645ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.456ns (12.803%)  route 3.106ns (87.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 23.234 - 20.833 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.669     3.313    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X101Y113       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y113       FDRE (Prop_fdre_C_Q)         0.456     3.769 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         3.106     6.875    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X105Y108       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.562    23.234    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X105Y108       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.886    24.119    
                         clock uncertainty           -0.195    23.925    
    SLICE_X105Y108       FDCE (Recov_fdce_C_CLR)     -0.405    23.520    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         23.520    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                 16.645    

Slack (MET) :             16.645ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.456ns (12.803%)  route 3.106ns (87.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 23.234 - 20.833 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.669     3.313    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X101Y113       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y113       FDRE (Prop_fdre_C_Q)         0.456     3.769 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         3.106     6.875    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X105Y108       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.562    23.234    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X105Y108       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.886    24.119    
                         clock uncertainty           -0.195    23.925    
    SLICE_X105Y108       FDCE (Recov_fdce_C_CLR)     -0.405    23.520    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         23.520    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                 16.645    

Slack (MET) :             16.996ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.456ns (14.206%)  route 2.754ns (85.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.233 - 20.833 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.669     3.313    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X101Y113       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y113       FDRE (Prop_fdre_C_Q)         0.456     3.769 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.754     6.523    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X106Y110       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.233    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X106Y110       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.886    24.118    
                         clock uncertainty           -0.195    23.924    
    SLICE_X106Y110       FDCE (Recov_fdce_C_CLR)     -0.405    23.519    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         23.519    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                 16.996    

Slack (MET) :             17.000ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.456ns (14.226%)  route 2.749ns (85.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.233 - 20.833 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.669     3.313    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X101Y113       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y113       FDRE (Prop_fdre_C_Q)         0.456     3.769 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.749     6.518    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X107Y110       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.233    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X107Y110       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.886    24.118    
                         clock uncertainty           -0.195    23.924    
    SLICE_X107Y110       FDCE (Recov_fdce_C_CLR)     -0.405    23.519    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         23.519    
                         arrival time                          -6.518    
  -------------------------------------------------------------------
                         slack                                 17.000    

Slack (MET) :             17.000ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.456ns (14.226%)  route 2.749ns (85.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.233 - 20.833 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.669     3.313    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X101Y113       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y113       FDRE (Prop_fdre_C_Q)         0.456     3.769 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.749     6.518    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X107Y110       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.233    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X107Y110       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.886    24.118    
                         clock uncertainty           -0.195    23.924    
    SLICE_X107Y110       FDCE (Recov_fdce_C_CLR)     -0.405    23.519    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         23.519    
                         arrival time                          -6.518    
  -------------------------------------------------------------------
                         slack                                 17.000    

Slack (MET) :             17.118ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.456ns (14.768%)  route 2.632ns (85.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.233 - 20.833 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.669     3.313    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X101Y113       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y113       FDRE (Prop_fdre_C_Q)         0.456     3.769 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.632     6.401    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X105Y109       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.233    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X105Y109       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.886    24.118    
                         clock uncertainty           -0.195    23.924    
    SLICE_X105Y109       FDCE (Recov_fdce_C_CLR)     -0.405    23.519    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         23.519    
                         arrival time                          -6.401    
  -------------------------------------------------------------------
                         slack                                 17.118    

Slack (MET) :             17.118ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.456ns (14.768%)  route 2.632ns (85.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.233 - 20.833 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.669     3.313    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X101Y113       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y113       FDRE (Prop_fdre_C_Q)         0.456     3.769 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.632     6.401    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X105Y109       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.233    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X105Y109       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.886    24.118    
                         clock uncertainty           -0.195    23.924    
    SLICE_X105Y109       FDCE (Recov_fdce_C_CLR)     -0.405    23.519    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         23.519    
                         arrival time                          -6.401    
  -------------------------------------------------------------------
                         slack                                 17.118    

Slack (MET) :             17.204ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (dclk_mmcm rise@20.833ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.456ns (14.768%)  route 2.632ns (85.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 23.233 - 20.833 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.220    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.812    -5.592 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.151    -3.440    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.344 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        2.106    -1.238    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -1.150 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.697     1.548    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.644 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.669     3.313    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_iport0_o[0]
    SLICE_X101Y113       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y113       FDRE (Prop_fdre_C_Q)         0.456     3.769 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.632     6.401    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X104Y109       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     20.833    20.833 r  
    U22                                               0.000    20.833 r  clk_shared (IN)
                         net (fo=0)                   0.000    20.833    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.853    21.687 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.848    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.041    14.807 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.053    16.860    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.951 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.972    18.923    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.006 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.574    21.580    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.671 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        1.561    23.233    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]
    SLICE_X104Y109       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.886    24.118    
                         clock uncertainty           -0.195    23.924    
    SLICE_X104Y109       FDCE (Recov_fdce_C_CLR)     -0.319    23.605    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         23.605    
                         arrival time                          -6.401    
  -------------------------------------------------------------------
                         slack                                 17.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.375%)  route 0.247ns (63.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.584     0.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X101Y102       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDPE (Prop_fdpe_C_Q)         0.141     1.137 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.247     1.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X101Y99        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.925     1.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/sl_iport0_o[0]
    SLICE_X101Y99        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.147     1.332    
    SLICE_X101Y99        FDCE (Remov_fdce_C_CLR)     -0.092     1.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.375%)  route 0.247ns (63.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.584     0.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X101Y102       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDPE (Prop_fdpe_C_Q)         0.141     1.137 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.247     1.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X101Y99        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.925     1.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/sl_iport0_o[0]
    SLICE_X101Y99        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.147     1.332    
    SLICE_X101Y99        FDCE (Remov_fdce_C_CLR)     -0.092     1.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.375%)  route 0.247ns (63.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.584     0.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X101Y102       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDPE (Prop_fdpe_C_Q)         0.141     1.137 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.247     1.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X101Y99        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.925     1.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/sl_iport0_o[0]
    SLICE_X101Y99        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.147     1.332    
    SLICE_X101Y99        FDCE (Remov_fdce_C_CLR)     -0.092     1.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.375%)  route 0.247ns (63.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.584     0.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X101Y102       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDPE (Prop_fdpe_C_Q)         0.141     1.137 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.247     1.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X101Y99        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.925     1.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/sl_iport0_o[0]
    SLICE_X101Y99        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.147     1.332    
    SLICE_X101Y99        FDCE (Remov_fdce_C_CLR)     -0.092     1.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.375%)  route 0.247ns (63.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.584     0.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X101Y102       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDPE (Prop_fdpe_C_Q)         0.141     1.137 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.247     1.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X101Y99        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.925     1.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/sl_iport0_o[0]
    SLICE_X101Y99        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism              0.147     1.332    
    SLICE_X101Y99        FDCE (Remov_fdce_C_CLR)     -0.092     1.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.375%)  route 0.247ns (63.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.584     0.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X101Y102       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDPE (Prop_fdpe_C_Q)         0.141     1.137 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.247     1.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X101Y99        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.925     1.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/sl_iport0_o[0]
    SLICE_X101Y99        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism              0.147     1.332    
    SLICE_X101Y99        FDCE (Remov_fdce_C_CLR)     -0.092     1.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.375%)  route 0.247ns (63.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.584     0.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X101Y102       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDPE (Prop_fdpe_C_Q)         0.141     1.137 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.247     1.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X101Y99        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.925     1.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/sl_iport0_o[0]
    SLICE_X101Y99        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism              0.147     1.332    
    SLICE_X101Y99        FDCE (Remov_fdce_C_CLR)     -0.092     1.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.375%)  route 0.247ns (63.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.584     0.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X101Y102       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDPE (Prop_fdpe_C_Q)         0.141     1.137 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.247     1.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X101Y99        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.925     1.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/sl_iport0_o[0]
    SLICE_X101Y99        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism              0.147     1.332    
    SLICE_X101Y99        FDCE (Remov_fdce_C_CLR)     -0.092     1.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.721%)  route 0.197ns (58.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.584     0.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X101Y102       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDPE (Prop_fdpe_C_Q)         0.141     1.137 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.197     1.334    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X102Y101       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.857     1.116    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/sl_iport0_o[0]
    SLICE_X102Y101       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.082     1.035    
    SLICE_X102Y101       FDCE (Remov_fdce_C_CLR)     -0.067     0.968    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.721%)  route 0.197ns (58.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.044 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.698    -1.346    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.320 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        0.745    -0.576    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.526 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.912     0.386    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.412 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.584     0.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sl_iport0_o[0]
    SLICE_X101Y102       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDPE (Prop_fdpe_C_Q)         0.141     1.137 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.197     1.334    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X102Y101       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_shared (IN)
                         net (fo=0)                   0.000     0.000    DemoSDRAM_i/clk_wiz_1/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.405     0.405 r  DemoSDRAM_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.885    DemoSDRAM_i/clk_wiz_1/inst/clk_in1_DemoSDRAM_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.502    -2.617 r  DemoSDRAM_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.755    -1.862    DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.833 r  DemoSDRAM_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8271, routed)        1.022    -0.811    dbg_hub/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.758 r  dbg_hub/inst/USE_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.989     0.231    dbg_hub/inst/dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.260 r  dbg_hub/inst/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2112, routed)        0.857     1.116    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/sl_iport0_o[0]
    SLICE_X102Y101       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.082     1.035    
    SLICE_X102Y101       FDCE (Remov_fdce_C_CLR)     -0.067     0.968    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.366    





