# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 750 0.001024 1024 0.72 4130 15104 1.61661 1.04787 78.5492 32.8625 114.192 114.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 750 0.001024 1024 0.72 4130 14976 1.61514 1.04742 97.9519 32.7096 133.436 133.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 750 0.001024 1024 0.72 4130 15040 1.61386 1.05267 103.237 32.8856 138.898 138.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 750 0.001024 1024 0.72 4130 14976 1.60483 1.04605 94.938 32.7331 130.438 130.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 750 0.001024 1024 0.72 4130 14800 1.62003 1.04243 94.5126 32.4834 129.775 129.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 750 0.001024 1024 0.72 4130 14784 1.61376 1.04573 96.7616 32.7851 132.317 132.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 750 0.001024 1024 0.72 4130 14400 1.61763 1.04166 95.6369 32.5156 130.925 131.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 750 0.001024 1024 0.72 4130 14848 1.60714 1.04448 95.9652 32.6053 131.334 131.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 750 0.001024 1024 0.72 4130 14592 1.60038 1.03789 94.4964 32.3764 129.627 129.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 750 0.001024 1024 0.72 4130 14400 1.62512 1.04733 102.106 32.6196 137.512 137.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 750 0.001024 1024 0.72 4130 14336 1.58717 1.02944 112.006 32.0929 146.831 146.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 750 0.001024 1024 0.72 4140 15104 1.60768 1.05002 82.0081 32.8436 117.624 117.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 750 0.001024 1024 0.72 4140 15040 1.62394 1.05267 82.6444 32.8286 118.264 118.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 750 0.001024 1024 0.72 4140 14976 1.60285 1.04666 82.6826 32.6677 118.115 118.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 750 0.001024 1024 0.72 4140 15008 1.61258 1.04474 83.4161 32.7111 118.9 118.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 750 0.001024 1024 0.72 4140 15104 1.6168 1.05242 83.5983 32.8641 119.243 119.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 750 0.001024 1024 0.72 4140 14976 1.61568 1.04858 98.9146 32.7251 134.414 134.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 750 0.001024 1024 0.72 4140 15040 1.61261 1.05123 98.083 32.9065 133.769 133.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 750 0.001024 1024 0.72 4140 14976 1.60147 1.04243 103.803 32.7332 139.292 139.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 750 0.001024 1024 0.72 4140 14800 1.61814 1.04378 103.601 32.4745 138.868 138.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 750 0.001024 1024 0.72 4140 14784 1.61827 1.04666 102.042 32.7857 137.608 137.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 750 0.001024 1024 0.72 4140 14400 1.62237 1.04653 99.3813 32.5343 134.7 134.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 750 0.001024 1024 0.72 4140 14848 1.60842 1.04579 97.3603 32.6365 132.763 132.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 750 0.001024 1024 0.72 4140 14592 1.59792 1.03629 105.024 32.3471 140.121 140.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 750 0.001024 1024 0.72 4140 14400 1.6217 1.0457 111.68 32.6456 147.106 147.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 750 0.001024 1024 0.72 4140 14336 1.58842 1.02822 100.19 32.0867 135.011 135.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 750 0.001024 1024 0.72 4140 14976 1.61072 1.04832 76.9487 32.8179 112.541 112.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 750 0.001024 1024 0.72 4140 15040 1.62566 1.05523 86.9755 32.859 122.623 122.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 750 0.001024 1024 0.72 4140 14784 1.61075 1.04454 80.9313 32.6956 116.399 116.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 750 0.001024 1024 0.72 4140 14784 1.61654 1.04496 82.2954 32.6846 117.758 117.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 750 0.001024 1024 0.72 4140 14848 1.62419 1.04858 78.7729 32.8666 114.425 114.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 750 0.001024 1024 0.72 4140 14688 1.62534 1.05005 103.077 32.7267 138.587 138.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 750 0.001024 1024 0.72 4140 14400 1.62432 1.05027 71.6986 32.8352 107.321 107.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 750 0.001024 1024 0.72 4140 15040 1.61786 1.05376 105.202 32.9131 140.902 140.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 750 0.001024 1024 0.72 4140 14080 1.59158 1.03024 68.2865 32.1606 103.183 103.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 750 0.001024 1024 0.72 4140 14592 1.61728 1.04451 94.0775 32.7591 129.613 129.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 750 0.001024 1024 0.72 4140 13824 1.61648 1.03779 63.4376 32.3751 98.5788 98.6735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 750 0.001024 1024 0.72 4140 14400 1.63171 1.04275 94.6049 32.4777 129.869 129.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 750 0.001024 1024 0.72 4140 14400 1.62333 1.04448 67.6715 32.6436 103.097 103.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 750 0.001024 1024 0.72 4140 14784 1.61258 1.04595 121.487 32.7772 157.037 157.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 750 0.001024 1024 0.72 4140 13440 1.58262 1.01552 71.8 31.7303 106.243 106.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 750 0.001024 1024 0.72 4140 14400 1.62163 1.04054 114.742 32.5132 150.032 150.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 750 0.001024 1024 0.72 4140 14400 1.61424 1.04426 78.6044 32.6665 114.044 114.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 750 0.001024 1024 0.72 4140 14336 1.61824 1.04243 111.99 32.6099 147.377 147.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 750 0.001024 1024 0.72 4140 13312 1.61514 1.03219 70.3141 32.0877 105.162 105.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 750 0.001024 1024 0.72 4140 13824 1.61779 1.03645 95.8736 32.3796 131.023 131.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 750 0.001024 1024 0.72 4140 12288 1.60381 1.01424 58.6452 31.5982 92.972 93.0671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 750 0.001024 1024 0.72 4140 14400 1.624 1.04509 105.928 32.6408 141.349 141.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 750 0.001024 1024 0.72 4140 14400 1.62816 1.04915 76.9036 32.9153 112.609 112.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 750 0.001024 1024 0.72 4128 14976 1.61325 1.04742 77.2845 32.8242 112.883 112.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 750 0.001024 1024 0.72 4128 15040 1.62099 1.05437 81.9183 32.8535 117.56 117.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 750 0.001024 1024 0.72 4128 14784 1.60707 1.04653 79.7025 32.706 115.172 115.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 750 0.001024 1024 0.72 4128 14592 1.61686 1.04525 52.7013 32.7652 88.2456 88.3405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 750 0.001024 1024 0.72 4128 14784 1.62378 1.04678 91.2833 32.7063 126.774 126.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 750 0.001024 1024 0.72 4128 14784 1.6128 1.04579 60.1289 32.7534 95.6605 95.7538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 750 0.001024 1024 0.72 4128 14848 1.62624 1.05062 86.9989 32.8628 122.65 122.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 750 0.001024 1024 0.72 4128 14336 1.61814 1.04653 53.0601 32.6078 88.4515 88.5456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 750 0.001024 1024 0.72 4128 14688 1.62278 1.04909 98.3623 32.7084 133.854 133.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 750 0.001024 1024 0.72 4128 14400 1.62429 1.04992 69.8081 32.7887 105.387 105.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 750 0.001024 1024 0.72 4128 15040 1.61424 1.05267 97.4266 32.9158 133.121 133.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 750 0.001024 1024 0.72 4128 14080 1.5911 1.03219 65.0536 32.1629 99.9491 100.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 750 0.001024 1024 0.72 4128 14592 1.61434 1.04733 115.815 32.7355 151.326 151.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 750 0.001024 1024 0.72 4128 13824 1.62003 1.03619 71.2909 32.3775 106.434 106.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 750 0.001024 1024 0.72 4128 14400 1.62621 1.04474 114.287 32.5142 149.589 149.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 750 0.001024 1024 0.72 4128 14400 1.62224 1.04784 78.2101 32.6138 113.61 113.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 750 0.001024 1024 0.72 4128 14784 1.61139 1.04653 112.474 32.7835 148.028 148.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 750 0.001024 1024 0.72 4128 13440 1.58205 1.01565 68.3737 31.7016 102.787 102.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 750 0.001024 1024 0.72 4128 14400 1.62064 1.04403 103.227 32.5109 138.511 138.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 750 0.001024 1024 0.72 4128 14400 1.61754 1.04563 71.8611 32.6743 107.309 107.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 750 0.001024 1024 0.72 4128 14336 1.61978 1.04259 99.9698 32.6298 135.379 135.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 750 0.001024 1024 0.72 4128 13312 1.61328 1.02963 65.3023 32.1211 100.176 100.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 750 0.001024 1024 0.72 4150 14848 1.61478 1.05094 85.94 32.8439 121.56 121.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 750 0.001024 1024 0.72 4150 14880 1.624 1.05267 78.4006 32.8536 114.042 114.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 750 0.001024 1024 0.72 4150 14720 1.62195 1.0583 51.1631 32.9118 86.8685 86.9628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 750 0.001024 1024 0.72 4150 14784 1.60563 1.05062 83.4603 32.6687 118.897 118.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 750 0.001024 1024 0.72 4150 14592 1.61398 1.04771 55.0097 32.7276 90.5151 90.6123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 750 0.001024 1024 0.72 4150 14784 1.61894 1.04646 88.126 32.7098 123.611 123.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 750 0.001024 1024 0.72 4150 14784 1.61261 1.05082 58.1166 32.7866 93.6824 93.7794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 750 0.001024 1024 0.72 4150 14848 1.62806 1.04954 87.2503 32.8677 122.906 122.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 750 0.001024 1024 0.72 4150 14336 1.62106 1.04714 55.9603 32.6028 91.344 91.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 750 0.001024 1024 0.72 4150 14688 1.61974 1.04678 101.214 32.7334 136.727 136.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 750 0.001024 1024 0.72 4150 14400 1.62826 1.05267 70.4942 32.8279 106.117 106.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 750 0.001024 1024 0.72 4150 14720 1.61962 1.0535 96.6547 32.9062 132.348 132.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 750 0.001024 1024 0.72 4150 14080 1.59286 1.03136 65.7002 32.1365 100.574 100.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 750 0.001024 1024 0.72 4150 14592 1.61386 1.04534 114.847 32.7335 150.357 150.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 750 0.001024 1024 0.72 4150 13824 1.61459 1.03734 73.1422 32.3699 108.278 108.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 750 0.001024 1024 0.72 4150 14400 1.63216 1.04416 114.088 32.4839 149.36 149.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 750 0.001024 1024 0.72 4150 14400 1.62598 1.04448 78.8543 32.64 114.278 114.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 750 0.001024 1024 0.72 4150 14784 1.6121 1.04653 108.898 32.7882 144.458 144.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 750 0.001024 1024 0.72 4150 13440 1.57818 1.01395 67.1181 31.7316 101.553 101.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 750 0.001024 1024 0.72 4150 14400 1.62256 1.04384 102.927 32.5399 138.245 138.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 750 0.001024 1024 0.72 4150 14400 1.61402 1.0463 72.422 32.669 107.869 107.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 750 0.001024 1024 0.72 4150 14336 1.61808 1.04256 103.018 32.6287 138.423 138.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 750 0.001024 1024 0.72 4150 13312 1.61325 1.03168 66.0683 32.0934 100.921 101.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 750 0.001024 1024 0.72 4128 14976 1.61254 1.04653 76.3634 32.8126 111.944 112.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 750 0.001024 1024 0.72 4128 14848 1.62515 1.05062 49.8804 32.8639 85.5313 85.6254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 750 0.001024 1024 0.72 4128 15040 1.62378 1.05274 79.074 32.8346 114.698 114.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 750 0.001024 1024 0.72 4128 15040 1.62166 1.05373 52.8566 32.8891 88.5367 88.6343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 750 0.001024 1024 0.72 4128 14784 1.61018 1.04816 86.217 32.6915 121.685 121.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 750 0.001024 1024 0.72 4128 14592 1.61587 1.04858 53.755 32.7636 89.2988 89.3926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 750 0.001024 1024 0.72 4128 14784 1.62186 1.04595 81.2662 32.907 116.954 117.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 750 0.001024 1024 0.72 4128 14784 1.61427 1.05011 53.4285 32.7811 88.9848 89.0808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 750 0.001024 1024 0.72 4128 14784 1.6296 1.05114 45.2436 32.83 80.8714 80.9708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 750 0.001024 1024 0.72 4128 14848 1.62592 1.0495 80.0303 32.8851 115.712 115.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 750 0.001024 1024 0.72 4128 14336 1.62038 1.04685 50.749 32.6271 86.1577 86.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 750 0.001024 1024 0.72 4128 13824 1.61792 1.03674 41.2776 32.3709 76.414 76.5052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 750 0.001024 1024 0.72 4128 14688 1.62317 1.05037 116.332 32.6908 151.81 151.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 750 0.001024 1024 0.72 4128 14400 1.62269 1.05507 74.0794 32.8255 109.696 109.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 750 0.001024 1024 0.72 4128 14688 1.6328 1.05472 64.3378 32.9249 100.065 100.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 750 0.001024 1024 0.72 4128 15040 1.61437 1.05328 113.429 32.9152 149.124 149.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 750 0.001024 1024 0.72 4128 14080 1.59107 1.03219 73.9491 32.1337 108.822 108.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 750 0.001024 1024 0.72 4128 14400 1.61802 1.04253 60.7201 32.6932 96.1875 96.2789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 750 0.001024 1024 0.72 4128 14592 1.6153 1.04739 100.059 32.7318 135.569 135.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 750 0.001024 1024 0.72 4128 13824 1.6168 1.03648 66.9718 32.3694 102.109 102.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 750 0.001024 1024 0.72 4128 12672 1.5857 1.00829 54.526 31.4471 88.6812 88.7766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 750 0.001024 1024 0.72 4128 14400 1.62672 1.04224 103.153 32.5048 138.441 138.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 750 0.001024 1024 0.72 4128 14400 1.62938 1.04653 71.373 32.6075 106.772 106.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 750 0.001024 1024 0.72 4128 14400 1.6399 1.0511 62.451 32.7785 98.0334 98.1259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 750 0.001024 1024 0.72 4128 14784 1.61251 1.04528 100.502 32.7605 136.033 136.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 750 0.001024 1024 0.72 4128 13440 1.58336 1.0183 64.0211 31.6988 98.4369 98.5296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 750 0.001024 1024 0.72 4128 13440 1.55443 1.00147 56.2941 31.2566 90.2206 90.3107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 750 0.001024 1024 0.72 4128 14400 1.62202 1.04448 100.134 32.5073 135.423 135.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 750 0.001024 1024 0.72 4128 14400 1.62006 1.04915 70.0536 32.7124 105.546 105.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 750 0.001024 1024 0.72 4128 12960 1.59133 1.01261 54.327 31.5714 88.6162 88.6993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 750 0.001024 1024 0.72 4128 14336 1.62262 1.04419 95.9922 32.6072 131.379 131.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 750 0.001024 1024 0.72 4128 13312 1.61034 1.03283 65.9312 32.085 100.772 100.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 750 0.001024 1024 0.72 4128 12288 1.60154 1.01213 52.1031 31.5649 86.3959 86.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 750 0.001024 1024 0.72 4160 14720 1.61946 1.04886 77.6925 32.843 113.318 113.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 750 0.001024 1024 0.72 4160 14592 1.62675 1.05117 51.3628 32.8968 87.048 87.1417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 750 0.001024 1024 0.72 4160 14720 1.63056 1.05434 85.9255 32.8622 121.587 121.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 750 0.001024 1024 0.72 4160 14720 1.62611 1.05277 57.4403 32.8818 93.1182 93.2021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 750 0.001024 1024 0.72 4160 14400 1.62 1.04282 47.0318 32.5118 82.3192 82.4095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 750 0.001024 1024 0.72 4160 14592 1.61261 1.04672 80.9347 32.6739 116.387 116.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 750 0.001024 1024 0.72 4160 14592 1.6168 1.0496 53.1632 32.7287 88.6725 88.7665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 750 0.001024 1024 0.72 4160 14400 1.62822 1.0504 43.9737 32.7965 79.5658 79.6631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 750 0.001024 1024 0.72 4160 14560 1.62787 1.04995 107.824 32.6862 143.303 143.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 750 0.001024 1024 0.72 4160 14336 1.61926 1.05264 68.6823 32.7848 104.252 104.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 750 0.001024 1024 0.72 4160 14112 1.64109 1.05453 57.7255 32.8363 93.369 93.4666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 750 0.001024 1024 0.72 4160 14592 1.63011 1.05021 100.953 32.86 136.613 136.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 750 0.001024 1024 0.72 4160 14336 1.61856 1.04378 64.0678 32.5999 99.4454 99.5408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 750 0.001024 1024 0.72 4160 13824 1.61792 1.03629 50.6798 32.3438 85.794 85.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 750 0.001024 1024 0.72 4160 14688 1.62275 1.05056 105.367 32.7263 140.886 140.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 750 0.001024 1024 0.72 4160 14400 1.62445 1.05114 72.5829 32.8002 108.171 108.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 750 0.001024 1024 0.72 4160 14688 1.63184 1.05318 65.7231 32.9244 101.448 101.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 750 0.001024 1024 0.72 4160 12672 1.58531 1.01008 51.0366 31.4481 85.1924 85.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 750 0.001024 1024 0.72 4160 14720 1.62246 1.05267 104.67 32.9104 140.367 140.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 750 0.001024 1024 0.72 4160 14080 1.59363 1.03424 69.6709 32.1334 104.549 104.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 750 0.001024 1024 0.72 4160 14400 1.61888 1.04448 62.376 32.6996 97.8535 97.9477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 750 0.001024 1024 0.72 4160 12800 1.5903 1.01149 51.3272 31.5169 85.5588 85.6521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 750 0.001024 1024 0.72 4160 14592 1.61376 1.04461 99.9842 32.7375 135.495 135.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 750 0.001024 1024 0.72 4160 13824 1.61779 1.03859 66.8375 32.3677 101.972 102.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 750 0.001024 1024 0.72 4160 12672 1.58317 1.00845 52.4142 31.4459 86.5666 86.6612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 750 0.001024 1024 0.72 4160 12288 1.6056 1.01168 47.3205 31.5992 81.6523 81.7461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 750 0.001024 1024 0.72 4160 14400 1.63133 1.04288 99.6105 32.4898 134.888 134.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 750 0.001024 1024 0.72 4160 14400 1.6256 1.04534 74.109 32.6162 109.511 109.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 750 0.001024 1024 0.72 4160 14400 1.64138 1.04986 61.4949 32.7814 97.0805 97.1708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 750 0.001024 1024 0.72 4160 14400 1.6296 1.05267 58.0635 32.9172 93.7748 93.8597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 750 0.001024 1024 0.72 4128 14976 1.61158 1.04925 86.6809 32.8408 122.296 122.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 750 0.001024 1024 0.72 4128 14848 1.62294 1.04941 54.2655 32.8924 89.9457 90.0403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 750 0.001024 1024 0.72 4128 14592 1.61782 1.04534 44.5401 32.763 80.0804 80.1737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 750 0.001024 1024 0.72 4128 15040 1.62518 1.05469 82.6044 32.83 118.23 118.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 750 0.001024 1024 0.72 4128 15040 1.61398 1.05174 54.3278 32.9138 90.0213 90.1138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 750 0.001024 1024 0.72 4128 14400 1.62394 1.04243 43.5164 32.5417 78.8366 78.9297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 750 0.001024 1024 0.72 4128 14784 1.60947 1.04512 106.02 32.6664 141.458 141.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 750 0.001024 1024 0.72 4128 14592 1.62198 1.05056 67.5462 32.761 103.099 103.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 750 0.001024 1024 0.72 4128 14400 1.62234 1.05056 56.9174 32.7983 92.5029 92.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 750 0.001024 1024 0.72 4128 13824 1.61552 1.03754 46.6607 32.3698 81.7961 81.8954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 750 0.001024 1024 0.72 4128 14784 1.62083 1.04435 103.592 32.7081 139.075 139.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 750 0.001024 1024 0.72 4128 14784 1.61254 1.04653 66.2799 32.7819 101.838 101.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 750 0.001024 1024 0.72 4128 14784 1.63101 1.05389 55.3074 32.8548 90.9632 91.0541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 750 0.001024 1024 0.72 4128 13440 1.57952 1.01696 44.6009 31.6954 79.0041 79.0967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 750 0.001024 1024 0.72 4128 14848 1.62707 1.05267 97.9906 32.8675 133.648 133.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 750 0.001024 1024 0.72 4128 14336 1.62227 1.04739 61.0639 32.6044 96.454 96.5368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 750 0.001024 1024 0.72 4128 13824 1.61834 1.03878 49.2661 32.3523 84.3899 84.4837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 750 0.001024 1024 0.72 4128 13312 1.6169 1.03126 41.7421 32.1155 76.6181 76.7119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 750 0.001024 1024 0.72 4128 14688 1.62192 1.05062 100.232 32.7275 135.744 135.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 750 0.001024 1024 0.72 4128 14400 1.62157 1.0551 69.7051 32.7934 105.292 105.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 750 0.001024 1024 0.72 4128 14688 1.63498 1.05267 61.1096 32.923 96.8309 96.9256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 750 0.001024 1024 0.72 4128 12672 1.5864 1.00845 49.6447 31.4672 83.8219 83.9127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 750 0.001024 1024 0.72 4128 15040 1.62195 1.05421 102.767 32.8919 138.458 138.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 750 0.001024 1024 0.72 4128 14080 1.59674 1.03238 67.4532 32.1247 102.317 102.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 750 0.001024 1024 0.72 4128 14400 1.61654 1.04285 60.0317 32.7014 95.506 95.5963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 750 0.001024 1024 0.72 4128 12800 1.59187 1.17955 49.7567 31.9156 84.9812 85.0827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 750 0.001024 1024 0.72 4150 14848 1.61798 1.05062 86.5834 32.8197 122.182 122.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 750 0.001024 1024 0.72 4150 14848 1.62621 1.04858 58.0047 32.8682 93.6577 93.7573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 750 0.001024 1024 0.72 4150 14592 1.61539 1.04448 47.4919 32.7615 83.0284 83.1219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 750 0.001024 1024 0.72 4150 14720 1.63059 1.05427 80.9733 32.8475 116.618 116.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 750 0.001024 1024 0.72 4150 14720 1.62202 1.05482 53.5972 32.8757 89.264 89.3597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 750 0.001024 1024 0.72 4150 14400 1.61763 1.04189 44.0122 32.5087 79.2963 79.3905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 750 0.001024 1024 0.72 4150 14080 1.59334 1.03152 37.9713 32.1391 72.8515 72.9435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 750 0.001024 1024 0.72 4150 14592 1.61206 1.04854 103.494 32.6958 138.965 139.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 750 0.001024 1024 0.72 4150 14592 1.6121 1.05232 67.0628 32.7357 102.578 102.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 750 0.001024 1024 0.72 4150 14400 1.62675 1.05062 55.7522 32.825 91.3673 91.4596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 750 0.001024 1024 0.72 4150 13824 1.61421 1.04038 46.5739 32.365 81.7079 81.7974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 750 0.001024 1024 0.72 4150 14560 1.62688 1.04653 99.4252 32.6802 134.889 134.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 750 0.001024 1024 0.72 4150 14336 1.62477 1.04685 63.997 32.7852 99.5719 99.6661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 750 0.001024 1024 0.72 4150 14112 1.64221 1.05286 52.47 32.8279 88.1083 88.2032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 750 0.001024 1024 0.72 4150 13440 1.58256 1.0145 44.1862 31.6987 78.5961 78.6891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 750 0.001024 1024 0.72 4150 14848 1.62464 1.05187 96.289 32.8596 131.94 132.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 750 0.001024 1024 0.72 4150 14336 1.62374 1.04448 62.0407 32.6049 97.4298 97.5176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 750 0.001024 1024 0.72 4150 13824 1.61754 1.04038 50.7469 32.3776 85.896 85.9829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 750 0.001024 1024 0.72 4150 13312 1.61389 1.03014 43.9632 32.1196 78.8384 78.9318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 750 0.001024 1024 0.72 4150 14688 1.62445 1.04883 105.306 32.7275 140.823 140.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 750 0.001024 1024 0.72 4150 14400 1.62467 1.05267 72.5549 32.7984 108.144 108.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 750 0.001024 1024 0.72 4150 14688 1.63597 1.05472 63.5094 32.8936 99.2076 99.3014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 750 0.001024 1024 0.72 4150 12672 1.5855 1.00925 50.5212 31.4415 84.6714 84.7606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 750 0.001024 1024 0.72 4150 12960 1.59498 1.02051 50.485 31.5434 84.7572 84.8501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 750 0.001024 1024 0.72 4150 14720 1.62266 1.05334 101.692 32.9099 137.394 137.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 750 0.001024 1024 0.72 4150 14080 1.59379 1.03206 70.308 32.1631 105.207 105.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 750 0.001024 1024 0.72 4150 14400 1.61645 1.04394 61.1089 32.6964 96.5805 96.6717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 750 0.001024 1024 0.72 4150 12800 1.59526 1.01171 50.4026 31.4862 84.607 84.7024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 750 0.001024 1024 0.72 4150 14400 1.63078 1.0488 56.0145 32.8832 91.6922 91.7873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 750 0.001024 1024 0.72 4140 14848 1.61923 1.04995 81.3678 32.8503 117.003 117.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 750 0.001024 1024 0.72 4140 14848 1.62656 1.05453 53.8589 32.8667 89.5211 89.6135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 750 0.001024 1024 0.72 4140 14592 1.6161 1.0432 44.0063 32.7617 79.5368 79.6302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 750 0.001024 1024 0.72 4140 14336 1.62717 1.04301 38.4116 32.6334 73.838 73.9226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 750 0.001024 1024 0.72 4140 14720 1.63075 1.05267 104.045 32.8312 139.677 139.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 750 0.001024 1024 0.72 4140 14720 1.62208 1.05565 67.3267 32.9115 103.029 103.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 750 0.001024 1024 0.72 4140 14400 1.62016 1.04205 55.3709 32.509 90.6525 90.7469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 750 0.001024 1024 0.72 4140 14080 1.59427 1.03014 47.1125 32.1639 82.0116 82.1038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 750 0.001024 1024 0.72 4140 14592 1.61354 1.04554 101.481 32.6657 136.915 137.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 750 0.001024 1024 0.72 4140 14592 1.61568 1.04858 64.4608 32.7594 99.9962 100.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 750 0.001024 1024 0.72 4140 14400 1.62637 1.04858 52.9318 32.823 88.5359 88.6301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 750 0.001024 1024 0.72 4140 13824 1.61946 1.03565 45.6405 32.371 80.7754 80.8673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 750 0.001024 1024 0.72 4140 14400 1.62064 1.04368 42.1758 32.669 77.6219 77.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 750 0.001024 1024 0.72 4140 14560 1.62544 1.04662 92.5225 32.6838 127.991 128.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 750 0.001024 1024 0.72 4140 14336 1.6208 1.04714 61.3745 32.7631 96.9213 97.0117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 750 0.001024 1024 0.72 4140 14112 1.64038 1.05222 51.205 32.8335 86.8409 86.9354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 750 0.001024 1024 0.72 4140 13440 1.58138 1.01456 42.4217 31.7274 76.8552 76.9475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 750 0.001024 1024 0.72 4140 13440 1.616 1.03229 37.7616 32.1095 72.6323 72.7261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 750 0.001024 1024 0.72 4140 14848 1.6264 1.04922 90.2183 32.882 125.888 125.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 750 0.001024 1024 0.72 4140 14336 1.6192 1.04134 59.6354 32.6318 95.0421 95.1333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 750 0.001024 1024 0.72 4140 13824 1.62154 1.03424 48.8115 32.344 83.9276 84.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 750 0.001024 1024 0.72 4140 13312 1.61731 1.03219 40.0489 32.0916 74.9003 74.9797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 750 0.001024 1024 0.72 4140 12800 1.59363 1.0137 35.2348 31.4898 69.4424 69.5378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 750 0.001024 1024 0.72 4160 14720 1.62202 1.05226 78.9816 32.8145 114.585 114.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 750 0.001024 1024 0.72 4160 14592 1.63216 1.04858 51.7586 32.8673 87.4259 87.5189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 750 0.001024 1024 0.72 4160 14592 1.6191 1.04512 43.4742 32.7327 78.9872 79.0782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 750 0.001024 1024 0.72 4160 14336 1.62723 1.04275 37.8811 32.6092 73.2712 73.3638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 750 0.001024 1024 0.72 4160 14720 1.63136 1.05462 104.221 32.8294 139.849 139.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 750 0.001024 1024 0.72 4160 14720 1.62544 1.05539 65.477 32.9158 101.189 101.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 750 0.001024 1024 0.72 4160 14400 1.62406 1.04272 52.521 32.5373 87.8406 87.9329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 750 0.001024 1024 0.72 4160 14080 1.592 1.03386 45.8984 32.1359 80.7755 80.8694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 750 0.001024 1024 0.72 4160 14400 1.63488 1.04448 41.9632 32.6197 77.3735 77.4643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 750 0.001024 1024 0.72 4160 14592 1.61222 1.04653 97.8868 32.6715 133.332 133.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 750 0.001024 1024 0.72 4160 14592 1.61229 1.04627 62.5573 32.7587 98.0866 98.1795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 750 0.001024 1024 0.72 4160 14400 1.62794 1.05245 51.1382 32.8036 86.7366 86.8312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 750 0.001024 1024 0.72 4160 13824 1.6193 1.03498 44.3045 32.3719 79.4494 79.5457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 750 0.001024 1024 0.72 4160 14400 1.62058 1.04278 39.8905 32.6942 75.3616 75.4586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 750 0.001024 1024 0.72 4160 14560 1.62426 1.04458 89.3973 32.7035 124.885 124.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 750 0.001024 1024 0.72 4160 14336 1.62355 1.0433 58.9985 32.7593 94.5398 94.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 750 0.001024 1024 0.72 4160 14112 1.64262 1.05472 49.027 32.8292 84.6677 84.7616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 750 0.001024 1024 0.72 4160 13440 1.58131 1.01555 40.6479 31.7002 75.056 75.1531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 750 0.001024 1024 0.72 4160 13440 1.61555 1.03328 36.4402 32.1066 71.308 71.3997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 750 0.001024 1024 0.72 4160 14592 1.62704 1.05062 87.823 32.8882 123.506 123.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 750 0.001024 1024 0.72 4160 14336 1.62122 1.04243 58.3541 32.6307 93.7667 93.8597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 750 0.001024 1024 0.72 4160 13824 1.62118 1.03834 46.8009 32.3425 81.917 82.0146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 750 0.001024 1024 0.72 4160 13312 1.61392 1.02838 39.1305 32.1193 74.0071 74.0965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 750 0.001024 1024 0.72 4160 12800 1.59315 1.01702 34.9114 31.5162 69.1548 69.2465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 750 0.001024 1024 0.72 4160 12288 1.60752 1.01411 32.1995 31.5773 66.5112 66.6051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 750 0.001024 1024 0.72 4224 13824 1.63802 1.05267 75.2932 32.9111 111.009 111.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 750 0.001024 1024 0.72 4224 13696 1.64022 1.05066 84.1622 32.8187 119.783 119.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 750 0.001024 1024 0.72 4224 13568 1.65302 1.05232 55.7804 32.8888 91.4843 91.5787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 750 0.001024 1024 0.72 4224 13440 1.63994 1.04275 46.6991 32.7332 82.227 82.3181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 750 0.001024 1024 0.72 4224 13312 1.64566 1.04454 40.7937 32.6354 76.2322 76.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 750 0.001024 1024 0.72 4224 12800 1.62918 1.03014 35.2503 32.1565 70.1754 70.2669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 750 0.001024 1024 0.72 4224 13056 1.63562 1.03811 34.3616 32.3527 69.4989 69.5916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 750 0.001024 1024 0.72 4224 12544 1.59776 1.01584 31.8586 31.7007 66.2881 66.3792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 750 0.001024 1024 0.72 4224 12288 1.63946 1.0279 29.1124 32.1153 64.0061 64.1003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 750 0.001024 1024 0.72 4140 13440 1.57901 1.01504 30.677 31.6995 65.0847 65.1785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 750 0.001024 1024 0.72 4160 13440 1.58454 1.01581 29.958 31.7026 64.3705 64.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 750 0.001024 1024 0.72 4150 13440 1.62115 1.02838 30.9668 32.1036 65.8354 65.9272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 750 0.001024 1024 0.72 4128 13440 1.61901 1.03133 30.7556 32.11 65.6258 65.7171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 750 0.001024 1024 0.72 4128 14336 1.62128 1.04362 35.9811 32.6054 71.3657 71.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 750 0.001024 1024 0.72 4128 13440 1.58307 1.01581 48.7504 31.7296 83.1928 83.2879
