// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vmycpu_top.h for the primary calling header

#ifndef VERILATED_VMYCPU_TOP_MYCPU_H_
#define VERILATED_VMYCPU_TOP_MYCPU_H_  // guard

#include "verilated.h"

class Vmycpu_top__Syms;
class Vmycpu_top_alu;
class Vmycpu_top_br;
class Vmycpu_top_cfu;
class Vmycpu_top_cp0;
class Vmycpu_top_cu;
class Vmycpu_top_dmem;
class Vmycpu_top_dmemreq;
class Vmycpu_top_ex2mem;
class Vmycpu_top_id2ex;
class Vmycpu_top_if2id;
class Vmycpu_top_mem2wb;
class Vmycpu_top_addr_cal;
class Vmycpu_top_muldiv;
class Vmycpu_top_regfile;
class Vmycpu_top_mem_trace_module;
class Vmycpu_top_fifo_with_bundle;
class Vmycpu_top_pc_detail;
class Vmycpu_top_branch_prediction_with_blockram;
class Vmycpu_top_bru_detail;
class Vmycpu_top_difftest_commit;


class Vmycpu_top_myCPU final : public VerilatedModule {
  public:
    // CELLS
    Vmycpu_top_alu* __PVT___alu;
    Vmycpu_top_br* __PVT___br;
    Vmycpu_top_cfu* __PVT___cfu;
    Vmycpu_top_cp0* __PVT___cp0;
    Vmycpu_top_cu* __PVT___cu;
    Vmycpu_top_dmem* __PVT___dmem;
    Vmycpu_top_dmemreq* __PVT___dmemreq;
    Vmycpu_top_ex2mem* __PVT___ex2mem;
    Vmycpu_top_ex2mem* __PVT___mem2mem2;
    Vmycpu_top_id2ex* __PVT___id2ex;
    Vmycpu_top_if2id* __PVT___if2id;
    Vmycpu_top_mem2wb* __PVT___mem22wb;
    Vmycpu_top_addr_cal* __PVT___addr_cal;
    Vmycpu_top_muldiv* __PVT___muldiv;
    Vmycpu_top_regfile* __PVT___regfile;
    Vmycpu_top_mem_trace_module* __PVT___mtrace_mod;
    Vmycpu_top_fifo_with_bundle* __PVT__fifo_with_bundle;
    Vmycpu_top_pc_detail* __PVT__stage_fec_1_pc_L;
    Vmycpu_top_pc_detail* __PVT__stage_fec_1_pc_M;
    Vmycpu_top_pc_detail* __PVT__stage_fec_1_pc_R;
    Vmycpu_top_branch_prediction_with_blockram* __PVT__branch_prediction_with_blockram;
    Vmycpu_top_pc_detail* __PVT__stage_fec_2_pc_L;
    Vmycpu_top_pc_detail* __PVT__stage_fec_2_pc_M;
    Vmycpu_top_pc_detail* __PVT__stage_fec_2_pc_R;
    Vmycpu_top_bru_detail* __PVT__id_bru_state;
    Vmycpu_top_bru_detail* __PVT__ex_bru_state;
    Vmycpu_top_bru_detail* __PVT__mem_bru_state;
    Vmycpu_top_bru_detail* __PVT__mem2_bru_state;
    Vmycpu_top_bru_detail* __PVT__wb_bru_state;
    Vmycpu_top_difftest_commit* __PVT___commit_difftest;

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        VL_IN8(__PVT__clk,0,0);
        CData/*0:0*/ __PVT___T_2;
        VL_IN8(__PVT__ext_int,5,0);
        VL_IN8(__PVT__resetn,0,0);
        VL_OUT8(__PVT__inst_cache,0,0);
        VL_OUT8(__PVT__inst_sram_en,0,0);
        VL_IN8(__PVT__inst_write_en,1,0);
        VL_OUT8(__PVT__stage2_flush,0,0);
        VL_IN8(__PVT__stage2_stall,0,0);
        VL_OUT8(__PVT__stage1_valid_flush,0,0);
        VL_OUT8(__PVT__inst_ready_to_use,0,0);
        VL_OUT8(__PVT__inst_buffer_full,0,0);
        VL_OUT8(__PVT__data_sram_en,0,0);
        VL_OUT8(__PVT__data_sram_wen,0,0);
        VL_OUT8(__PVT__data_size,2,0);
        VL_OUT8(__PVT__data_cache,0,0);
        VL_IN8(__PVT__data_stage2_stall,0,0);
        VL_OUT8(__PVT__data_wstrb,3,0);
        VL_OUT8(__PVT__debug_wb_rf_wen,3,0);
        VL_OUT8(__PVT__debug_wb_rf_wnum,4,0);
        CData/*0:0*/ __PVT___alu_io_overflow;
        CData/*0:0*/ __PVT___alu_io_data_w;
        CData/*0:0*/ __PVT___br_reset;
        CData/*5:0*/ __PVT___br_io_branch;
        CData/*0:0*/ __PVT___br_io_exe;
        CData/*0:0*/ __PVT___cfu_reset;
        CData/*0:0*/ __PVT___cfu_io_Inst_Fifo_Empty;
        CData/*0:0*/ __PVT___cfu_io_dmem_calD;
        CData/*0:0*/ __PVT___cfu_io_BranchD_Flag;
        CData/*0:0*/ __PVT___cfu_io_JRD;
        CData/*0:0*/ __PVT___cfu_io_CanBranchD;
        CData/*0:0*/ __PVT___cfu_io_DataPendingM;
        CData/*0:0*/ __PVT___cfu_io_InException;
        CData/*4:0*/ __PVT___cfu_io_WriteRegE;
        CData/*0:0*/ __PVT___cfu_io_RegWriteE;
        CData/*4:0*/ __PVT___cfu_io_WriteRegM;
        CData/*0:0*/ __PVT___cfu_io_MemToRegM;
        CData/*0:0*/ __PVT___cfu_io_RegWriteM;
        CData/*4:0*/ __PVT___cfu_io_WriteRegM2;
        CData/*0:0*/ __PVT___cfu_io_MemToRegM2;
        CData/*0:0*/ __PVT___cfu_io_RegWriteM2;
        CData/*4:0*/ __PVT___cfu_io_WriteRegW;
        CData/*0:0*/ __PVT___cfu_io_RegWriteW;
        CData/*4:0*/ __PVT___cfu_io_R2D;
        CData/*4:0*/ __PVT___cfu_io_R1D;
        CData/*4:0*/ __PVT___cfu_io_R2E;
        CData/*4:0*/ __PVT___cfu_io_R1E;
        CData/*0:0*/ __PVT___cfu_io_StallF;
        CData/*0:0*/ __PVT___cfu_io_StallD;
        CData/*0:0*/ __PVT___cfu_io_StallE;
        CData/*0:0*/ __PVT___cfu_io_StallM;
        CData/*0:0*/ __PVT___cfu_io_StallM2;
        CData/*0:0*/ __PVT___cfu_io_StallW;
        CData/*0:0*/ __PVT___cfu_io_FlushD;
        CData/*0:0*/ __PVT___cfu_io_FlushE;
        CData/*0:0*/ __PVT___cfu_io_FlushM;
        CData/*0:0*/ __PVT___cfu_io_FlushM2;
        CData/*0:0*/ __PVT___cfu_io_FlushW;
        CData/*1:0*/ __PVT___cfu_io_Forward1E;
        CData/*1:0*/ __PVT___cfu_io_Forward2E;
        CData/*1:0*/ __PVT___cfu_io_Forward1D;
        CData/*1:0*/ __PVT___cfu_io_Forward2D;
        CData/*0:0*/ __PVT___cp0_clock;
        CData/*0:0*/ __PVT___cp0_reset;
    };
    struct {
        CData/*4:0*/ __PVT___cp0_io_cp0_write_addr;
        CData/*2:0*/ __PVT___cp0_io_cp0_write_sel;
        CData/*0:0*/ __PVT___cp0_io_cp0_write_en;
        CData/*5:0*/ __PVT___cp0_io_int_i;
        CData/*0:0*/ __PVT___cp0_io_timer_int_has;
        CData/*0:0*/ __PVT___cp0_io_in_delayslot;
        CData/*1:0*/ __PVT___cp0_io_in_branchjump_jr;
        CData/*0:0*/ __PVT___cp0_io_exception;
        CData/*5:0*/ __PVT___cp0_io_cp0_status;
        CData/*0:0*/ __PVT___cp0_io_Int_able;
        CData/*7:0*/ __PVT___cp0_io_asid;
        CData/*0:0*/ __PVT___cp0_io_cp0_tlb_write_en;
        CData/*0:0*/ __PVT___cu_io1_BadInstrD;
        CData/*0:0*/ __PVT___cu_io1_dmem_addr_cal;
        CData/*0:0*/ __PVT___cu_io_RegWriteD;
        CData/*0:0*/ __PVT___cu_io_MemToRegD;
        CData/*0:0*/ __PVT___cu_io_MemWriteD;
        CData/*1:0*/ __PVT___cu_io_ALUSrcD_0;
        CData/*1:0*/ __PVT___cu_io_ALUSrcD_1;
        CData/*4:0*/ __PVT___cu_io_RegDstD;
        CData/*0:0*/ __PVT___cu_io_LinkD;
        CData/*0:0*/ __PVT___cu_io_LoadUnsignedD;
        CData/*1:0*/ __PVT___cu_io_MemWidthD;
        CData/*0:0*/ __PVT___cu_io_ebreakD;
        CData/*0:0*/ __PVT___cu_io_data_wD;
        CData/*0:0*/ __PVT___dmem_io_data_ok;
        CData/*1:0*/ __PVT___dmem_io_WIDTH;
        CData/*0:0*/ __PVT___dmem_io_SIGN;
        CData/*0:0*/ __PVT___dmem_io_data_pending;
        CData/*0:0*/ __PVT___dmemreq_io_en;
        CData/*0:0*/ __PVT___dmemreq_io_MemWriteE;
        CData/*0:0*/ __PVT___dmemreq_io_MemToRegE;
        CData/*1:0*/ __PVT___dmemreq_io_MemWidthE;
        CData/*0:0*/ __PVT___dmemreq_io_req;
        CData/*0:0*/ __PVT___dmemreq_io_wr;
        CData/*1:0*/ __PVT___dmemreq_io_size;
        CData/*3:0*/ __PVT___dmemreq_io_wstrb;
        CData/*0:0*/ __PVT___ex2mem_clock;
        CData/*0:0*/ __PVT___ex2mem_reset;
        CData/*0:0*/ __PVT___ex2mem_io1_RegWriteE;
        CData/*0:0*/ __PVT___ex2mem_io1_MemToRegE;
        CData/*0:0*/ __PVT___ex2mem_io1_LoadUnsignedE;
        CData/*1:0*/ __PVT___ex2mem_io1_MemWidthE;
        CData/*0:0*/ __PVT___ex2mem_io1_CP0WriteE;
        CData/*4:0*/ __PVT___ex2mem_io1_WriteCP0AddrE;
        CData/*2:0*/ __PVT___ex2mem_io1_WriteCP0SelE;
        CData/*0:0*/ __PVT___ex2mem_io1_InDelaySlotE;
        CData/*1:0*/ __PVT___ex2mem_io1_MemRLE;
        CData/*1:0*/ __PVT___ex2mem_io1_BranchJump_JrE;
        CData/*2:0*/ __PVT___ex2mem_io1_Tlb_Control;
        CData/*0:0*/ __PVT___ex2mem_io1_eBreakE;
        CData/*0:0*/ __PVT___ex2mem_io_en;
        CData/*0:0*/ __PVT___ex2mem_io_clr;
        CData/*4:0*/ __PVT___ex2mem_io_WriteRegE;
        CData/*0:0*/ __PVT___ex2mem_io_RegWriteM;
        CData/*0:0*/ __PVT___ex2mem_io_MemToRegM;
        CData/*4:0*/ __PVT___ex2mem_io_WriteRegM;
        CData/*0:0*/ __PVT___ex2mem_io_LoadUnsignedM;
        CData/*1:0*/ __PVT___ex2mem_io_MemWidthM;
        CData/*0:0*/ __PVT___ex2mem_io_CP0WriteM;
        CData/*4:0*/ __PVT___ex2mem_io_WriteCP0AddrM;
        CData/*2:0*/ __PVT___ex2mem_io_WriteCP0SelM;
        CData/*0:0*/ __PVT___ex2mem_io_InDelaySlotM;
        CData/*1:0*/ __PVT___ex2mem_io_MemRLM;
    };
    struct {
        CData/*1:0*/ __PVT___ex2mem_io_BranchJump_JrM;
        CData/*2:0*/ __PVT___ex2mem_io_Tlb_ControlM;
        CData/*0:0*/ __PVT___mem2mem2_clock;
        CData/*0:0*/ __PVT___mem2mem2_reset;
        CData/*0:0*/ __PVT___mem2mem2_io1_RegWriteE;
        CData/*0:0*/ __PVT___mem2mem2_io1_MemToRegE;
        CData/*0:0*/ __PVT___mem2mem2_io1_LoadUnsignedE;
        CData/*1:0*/ __PVT___mem2mem2_io1_MemWidthE;
        CData/*0:0*/ __PVT___mem2mem2_io1_CP0WriteE;
        CData/*4:0*/ __PVT___mem2mem2_io1_WriteCP0AddrE;
        CData/*2:0*/ __PVT___mem2mem2_io1_WriteCP0SelE;
        CData/*0:0*/ __PVT___mem2mem2_io1_InDelaySlotE;
        CData/*1:0*/ __PVT___mem2mem2_io1_MemRLE;
        CData/*1:0*/ __PVT___mem2mem2_io1_BranchJump_JrE;
        CData/*2:0*/ __PVT___mem2mem2_io1_Tlb_Control;
        CData/*0:0*/ __PVT___mem2mem2_io1_eBreakE;
        CData/*0:0*/ __PVT___mem2mem2_io_en;
        CData/*0:0*/ __PVT___mem2mem2_io_clr;
        CData/*4:0*/ __PVT___mem2mem2_io_WriteRegE;
        CData/*0:0*/ __PVT___mem2mem2_io_RegWriteM;
        CData/*0:0*/ __PVT___mem2mem2_io_MemToRegM;
        CData/*4:0*/ __PVT___mem2mem2_io_WriteRegM;
        CData/*0:0*/ __PVT___mem2mem2_io_LoadUnsignedM;
        CData/*1:0*/ __PVT___mem2mem2_io_MemWidthM;
        CData/*0:0*/ __PVT___mem2mem2_io_CP0WriteM;
        CData/*4:0*/ __PVT___mem2mem2_io_WriteCP0AddrM;
        CData/*2:0*/ __PVT___mem2mem2_io_WriteCP0SelM;
        CData/*0:0*/ __PVT___mem2mem2_io_InDelaySlotM;
        CData/*1:0*/ __PVT___mem2mem2_io_MemRLM;
        CData/*1:0*/ __PVT___mem2mem2_io_BranchJump_JrM;
        CData/*2:0*/ __PVT___mem2mem2_io_Tlb_ControlM;
        CData/*0:0*/ __PVT___mem2mem2_io_eBreakM;
        CData/*0:0*/ __PVT___id2ex_clock;
        CData/*0:0*/ __PVT___id2ex_reset;
        CData/*0:0*/ __PVT___id2ex_io1_RegWriteD;
        CData/*0:0*/ __PVT___id2ex_io1_MemToRegD;
        CData/*0:0*/ __PVT___id2ex_io1_MemWriteD;
        CData/*1:0*/ __PVT___id2ex_io1_ALUSrcD_0;
        CData/*1:0*/ __PVT___id2ex_io1_ALUSrcD_1;
        CData/*4:0*/ __PVT___id2ex_io1_RegDstD;
        CData/*0:0*/ __PVT___id2ex_io1_LinkD;
        CData/*0:0*/ __PVT___id2ex_io1_LoadUnsignedD;
        CData/*1:0*/ __PVT___id2ex_io1_MemWidthD;
        CData/*0:0*/ __PVT___id2ex_io1_ebreakD;
        CData/*0:0*/ __PVT___id2ex_io1_data_wD;
        CData/*0:0*/ __PVT___id2ex_io2_RegWriteE;
        CData/*0:0*/ __PVT___id2ex_io2_MemToRegE;
        CData/*0:0*/ __PVT___id2ex_io2_MemWriteE;
        CData/*0:0*/ __PVT___id2ex_io2_ALUSrcE_0;
        CData/*0:0*/ __PVT___id2ex_io2_ALUSrcE_1;
        CData/*4:0*/ __PVT___id2ex_io2_RegDstE;
        CData/*0:0*/ __PVT___id2ex_io2_LinkE;
        CData/*0:0*/ __PVT___id2ex_io2_LoadUnsignedE;
        CData/*1:0*/ __PVT___id2ex_io2_MemWidthE;
        CData/*4:0*/ __PVT___id2ex_io2_WriteCP0AddrE;
        CData/*2:0*/ __PVT___id2ex_io2_WriteCP0SelE;
        CData/*0:0*/ __PVT___id2ex_io2_InDelaySlotE;
        CData/*1:0*/ __PVT___id2ex_io2_BranchJump_JrE;
        CData/*0:0*/ __PVT___id2ex_io2_eBreakE;
        CData/*0:0*/ __PVT___id2ex_io_en;
        CData/*0:0*/ __PVT___id2ex_io_clr;
        CData/*4:0*/ __PVT___id2ex_io_R2D;
        CData/*4:0*/ __PVT___id2ex_io_R1D;
        CData/*4:0*/ __PVT___id2ex_io_WriteCP0AddrD;
    };
    struct {
        CData/*2:0*/ __PVT___id2ex_io_WriteCP0SelD;
        CData/*0:0*/ __PVT___id2ex_io_InDelaySlotD;
        CData/*1:0*/ __PVT___id2ex_io_BranchJump_JrD;
        CData/*4:0*/ __PVT___id2ex_io_R2E;
        CData/*4:0*/ __PVT___id2ex_io_R1E;
        CData/*0:0*/ __PVT___id2ex_io_data_wE;
        CData/*0:0*/ __PVT___if2id_clock;
        CData/*0:0*/ __PVT___if2id_reset;
        CData/*0:0*/ __PVT___if2id_io_en;
        CData/*0:0*/ __PVT___if2id_io_clr;
        CData/*1:0*/ __PVT___if2id_io_ExceptionTypeF;
        CData/*0:0*/ __PVT___if2id_io_NextDelaySlotD;
        CData/*0:0*/ __PVT___if2id_io_InDelaySlotD;
        CData/*1:0*/ __PVT___if2id_io_ExceptionTypeD_Out;
        CData/*0:0*/ __PVT___mem22wb_clock;
        CData/*0:0*/ __PVT___mem22wb_reset;
        CData/*0:0*/ __PVT___mem22wb_io_en;
        CData/*0:0*/ __PVT___mem22wb_io_clr;
        CData/*0:0*/ __PVT___mem22wb_io_RegWriteM;
        CData/*4:0*/ __PVT___mem22wb_io_WriteRegM;
        CData/*0:0*/ __PVT___mem22wb_io_CP0WriteM;
        CData/*4:0*/ __PVT___mem22wb_io_WriteCP0AddrM;
        CData/*2:0*/ __PVT___mem22wb_io_WriteCP0SelM;
        CData/*0:0*/ __PVT___mem22wb_io_InDelaySlotM;
        CData/*1:0*/ __PVT___mem22wb_io_BranchJump_JrM;
        CData/*0:0*/ __PVT___mem22wb_io_eBreakM;
        CData/*0:0*/ __PVT___mem22wb_io_RegWriteW_Out;
        CData/*4:0*/ __PVT___mem22wb_io_WriteRegW;
        CData/*0:0*/ __PVT___mem22wb_io_CP0WriteW;
        CData/*4:0*/ __PVT___mem22wb_io_WriteCP0AddrW;
        CData/*2:0*/ __PVT___mem22wb_io_WriteCP0SelW;
        CData/*0:0*/ __PVT___mem22wb_io_InDelaySlotW;
        CData/*1:0*/ __PVT___mem22wb_io_BranchJump_JrW;
        CData/*0:0*/ __PVT___mem22wb_io_eBreakW;
        CData/*0:0*/ __PVT___addr_cal_io_d_cached;
        CData/*4:0*/ __PVT___muldiv_io_ctrl;
        CData/*0:0*/ __PVT___regfile_clock;
        CData/*0:0*/ __PVT___regfile_reset;
        CData/*4:0*/ __PVT___regfile_io_A1;
        CData/*4:0*/ __PVT___regfile_io_A2;
        CData/*0:0*/ __PVT___regfile_io_WE3;
        CData/*4:0*/ __PVT___regfile_io_A3;
        CData/*0:0*/ __PVT___mtrace_mod_reset;
        CData/*0:0*/ __PVT___mtrace_mod_clock;
        CData/*0:0*/ __PVT___mtrace_mod_mem_req;
        CData/*0:0*/ __PVT___mtrace_mod_mem_write_read;
        CData/*2:0*/ __PVT___mtrace_mod_mem_size;
        CData/*0:0*/ __PVT__fifo_with_bundle_clock;
        CData/*0:0*/ __PVT__fifo_with_bundle_reset;
        CData/*1:0*/ __PVT__fifo_with_bundle_io_read_en;
        CData/*1:0*/ __PVT__fifo_with_bundle_io_write_en;
        CData/*1:0*/ __PVT__fifo_with_bundle_io_read_out_0_exception_type;
        CData/*6:0*/ __PVT__fifo_with_bundle_io_read_out_0_pre_lookup_data;
        CData/*3:0*/ __PVT__fifo_with_bundle_io_read_out_0_pre_hashcode;
        CData/*1:0*/ __PVT__fifo_with_bundle_io_read_out_0_pre_pht;
        CData/*6:0*/ __PVT__fifo_with_bundle_io_read_out_0_pre_bht;
        CData/*7:0*/ __PVT__fifo_with_bundle_io_read_out_0_pre_lookup_value;
        CData/*0:0*/ __PVT__fifo_with_bundle_io_read_out_0_pre_decoder_branchD_flag;
        CData/*0:0*/ __PVT__fifo_with_bundle_io_read_out_0_pre_decoder_jump;
        CData/*5:0*/ __PVT__fifo_with_bundle_io_read_out_0_pre_decoder_branchdata;
        CData/*0:0*/ __PVT__fifo_with_bundle_io_read_out_0_pre_decoder_jr;
        CData/*0:0*/ __PVT__fifo_with_bundle_io_read_out_0_true_branch_state;
        CData/*6:0*/ __PVT__fifo_with_bundle_io_write_in_0_pre_lookup_data;
        CData/*3:0*/ __PVT__fifo_with_bundle_io_write_in_0_pre_hashcode;
    };
    struct {
        CData/*1:0*/ __PVT__fifo_with_bundle_io_write_in_0_pre_pht;
        CData/*6:0*/ __PVT__fifo_with_bundle_io_write_in_0_pre_bht;
        CData/*7:0*/ __PVT__fifo_with_bundle_io_write_in_0_pre_lookup_value;
        CData/*0:0*/ __PVT__fifo_with_bundle_io_write_in_0_pre_decoder_branchD_flag;
        CData/*0:0*/ __PVT__fifo_with_bundle_io_write_in_0_pre_decoder_jump;
        CData/*5:0*/ __PVT__fifo_with_bundle_io_write_in_0_pre_decoder_branchdata;
        CData/*0:0*/ __PVT__fifo_with_bundle_io_write_in_0_pre_decoder_jr;
        CData/*0:0*/ __PVT__fifo_with_bundle_io_write_in_0_true_branch_state;
        CData/*0:0*/ __PVT__fifo_with_bundle_io_full;
        CData/*0:0*/ __PVT__fifo_with_bundle_io_empty;
        CData/*0:0*/ __PVT__fifo_with_bundle_io_point_write_en;
        CData/*0:0*/ __PVT__fifo_with_bundle_io_point_flush;
        CData/*0:0*/ __PVT__stage_fec_1_pc_L_clock;
        CData/*0:0*/ __PVT__stage_fec_1_pc_L_reset;
        CData/*0:0*/ __PVT__stage_fec_1_pc_L_io_stall;
        CData/*0:0*/ __PVT__stage_fec_1_pc_L_io_flush;
        CData/*0:0*/ __PVT__stage_fec_1_pc_M_clock;
        CData/*0:0*/ __PVT__stage_fec_1_pc_M_reset;
        CData/*0:0*/ __PVT__stage_fec_1_pc_M_io_stall;
        CData/*0:0*/ __PVT__stage_fec_1_pc_M_io_flush;
        CData/*0:0*/ __PVT__stage_fec_1_pc_R_clock;
        CData/*0:0*/ __PVT__stage_fec_1_pc_R_reset;
        CData/*0:0*/ __PVT__stage_fec_1_pc_R_io_stall;
        CData/*0:0*/ __PVT__stage_fec_1_pc_R_io_flush;
        CData/*0:0*/ __PVT__branch_prediction_with_blockram_clock;
        CData/*0:0*/ __PVT__branch_prediction_with_blockram_reset;
        CData/*3:0*/ __PVT__branch_prediction_with_blockram_io_aw_pht_ways_addr;
        CData/*6:0*/ __PVT__branch_prediction_with_blockram_io_aw_pht_addr;
        CData/*6:0*/ __PVT__branch_prediction_with_blockram_io_aw_bht_addr;
        CData/*0:0*/ __PVT__branch_prediction_with_blockram_io_btb_write;
        CData/*0:0*/ __PVT__branch_prediction_with_blockram_io_bht_write;
        CData/*0:0*/ __PVT__branch_prediction_with_blockram_io_pht_write;
        CData/*6:0*/ __PVT__branch_prediction_with_blockram_io_bht_in;
        CData/*7:0*/ __PVT__branch_prediction_with_blockram_io_pht_in;
        CData/*1:0*/ __PVT__branch_prediction_with_blockram_io_out_L;
        CData/*0:0*/ __PVT__branch_prediction_with_blockram_io_pre_L;
        CData/*6:0*/ __PVT__branch_prediction_with_blockram_io_bht_L;
        CData/*0:0*/ __PVT__branch_prediction_with_blockram_io_btb_hit_0;
        CData/*0:0*/ __PVT__branch_prediction_with_blockram_io_stage2_stall;
        CData/*0:0*/ __PVT__branch_prediction_with_blockram_io_stage2_flush;
        CData/*7:0*/ __PVT__branch_prediction_with_blockram_io_pht_lookup_value_out;
        CData/*6:0*/ __PVT__branch_prediction_with_blockram_io_lookup_data_0;
        CData/*0:0*/ __PVT__stage_fec_2_pc_L_clock;
        CData/*0:0*/ __PVT__stage_fec_2_pc_L_reset;
        CData/*0:0*/ __PVT__stage_fec_2_pc_L_io_stall;
        CData/*0:0*/ __PVT__stage_fec_2_pc_L_io_flush;
        CData/*0:0*/ __PVT__stage_fec_2_pc_M_clock;
        CData/*0:0*/ __PVT__stage_fec_2_pc_M_reset;
        CData/*0:0*/ __PVT__stage_fec_2_pc_M_io_stall;
        CData/*0:0*/ __PVT__stage_fec_2_pc_M_io_flush;
        CData/*0:0*/ __PVT__stage_fec_2_pc_R_clock;
        CData/*0:0*/ __PVT__stage_fec_2_pc_R_reset;
        CData/*0:0*/ __PVT__stage_fec_2_pc_R_io_stall;
        CData/*0:0*/ __PVT__stage_fec_2_pc_R_io_flush;
        CData/*0:0*/ __PVT__id_bru_state_clock;
        CData/*0:0*/ __PVT__id_bru_state_reset;
        CData/*0:0*/ __PVT__id_bru_state_io_stall;
        CData/*0:0*/ __PVT__id_bru_state_io_flush;
        CData/*1:0*/ __PVT__id_bru_state_io_in_pht;
        CData/*6:0*/ __PVT__id_bru_state_io_in_bht;
        CData/*3:0*/ __PVT__id_bru_state_io_in_hashcode;
        CData/*6:0*/ __PVT__id_bru_state_io_in_lookup_data;
        CData/*7:0*/ __PVT__id_bru_state_io_in_pht_lookup_value;
        CData/*1:0*/ __PVT__id_bru_state_io_out_pht;
    };
    struct {
        CData/*6:0*/ __PVT__id_bru_state_io_out_bht;
        CData/*3:0*/ __PVT__id_bru_state_io_out_hashcode;
        CData/*6:0*/ __PVT__id_bru_state_io_out_lookup_data;
        CData/*7:0*/ __PVT__id_bru_state_io_out_pht_lookup_value;
        CData/*0:0*/ __PVT__ex_bru_state_clock;
        CData/*0:0*/ __PVT__ex_bru_state_reset;
        CData/*0:0*/ __PVT__ex_bru_state_io_stall;
        CData/*0:0*/ __PVT__ex_bru_state_io_flush;
        CData/*1:0*/ __PVT__ex_bru_state_io_in_pht;
        CData/*6:0*/ __PVT__ex_bru_state_io_in_bht;
        CData/*3:0*/ __PVT__ex_bru_state_io_in_hashcode;
        CData/*6:0*/ __PVT__ex_bru_state_io_in_lookup_data;
        CData/*7:0*/ __PVT__ex_bru_state_io_in_pht_lookup_value;
        CData/*1:0*/ __PVT__ex_bru_state_io_out_pht;
        CData/*6:0*/ __PVT__ex_bru_state_io_out_bht;
        CData/*3:0*/ __PVT__ex_bru_state_io_out_hashcode;
        CData/*6:0*/ __PVT__ex_bru_state_io_out_lookup_data;
        CData/*7:0*/ __PVT__ex_bru_state_io_out_pht_lookup_value;
        CData/*0:0*/ __PVT__mem_bru_state_clock;
        CData/*0:0*/ __PVT__mem_bru_state_reset;
        CData/*0:0*/ __PVT__mem_bru_state_io_stall;
        CData/*0:0*/ __PVT__mem_bru_state_io_flush;
        CData/*1:0*/ __PVT__mem_bru_state_io_in_pht;
        CData/*6:0*/ __PVT__mem_bru_state_io_in_bht;
        CData/*3:0*/ __PVT__mem_bru_state_io_in_hashcode;
        CData/*6:0*/ __PVT__mem_bru_state_io_in_lookup_data;
        CData/*7:0*/ __PVT__mem_bru_state_io_in_pht_lookup_value;
        CData/*1:0*/ __PVT__mem_bru_state_io_out_pht;
        CData/*6:0*/ __PVT__mem_bru_state_io_out_bht;
        CData/*3:0*/ __PVT__mem_bru_state_io_out_hashcode;
        CData/*6:0*/ __PVT__mem_bru_state_io_out_lookup_data;
        CData/*7:0*/ __PVT__mem_bru_state_io_out_pht_lookup_value;
        CData/*0:0*/ __PVT__mem2_bru_state_clock;
        CData/*0:0*/ __PVT__mem2_bru_state_reset;
        CData/*0:0*/ __PVT__mem2_bru_state_io_stall;
        CData/*0:0*/ __PVT__mem2_bru_state_io_flush;
        CData/*1:0*/ __PVT__mem2_bru_state_io_in_pht;
        CData/*6:0*/ __PVT__mem2_bru_state_io_in_bht;
        CData/*3:0*/ __PVT__mem2_bru_state_io_in_hashcode;
        CData/*6:0*/ __PVT__mem2_bru_state_io_in_lookup_data;
        CData/*7:0*/ __PVT__mem2_bru_state_io_in_pht_lookup_value;
        CData/*1:0*/ __PVT__mem2_bru_state_io_out_pht;
        CData/*6:0*/ __PVT__mem2_bru_state_io_out_bht;
        CData/*3:0*/ __PVT__mem2_bru_state_io_out_hashcode;
        CData/*6:0*/ __PVT__mem2_bru_state_io_out_lookup_data;
        CData/*7:0*/ __PVT__mem2_bru_state_io_out_pht_lookup_value;
        CData/*0:0*/ __PVT__wb_bru_state_clock;
        CData/*0:0*/ __PVT__wb_bru_state_reset;
        CData/*0:0*/ __PVT__wb_bru_state_io_stall;
        CData/*0:0*/ __PVT__wb_bru_state_io_flush;
        CData/*1:0*/ __PVT__wb_bru_state_io_in_pht;
        CData/*6:0*/ __PVT__wb_bru_state_io_in_bht;
        CData/*3:0*/ __PVT__wb_bru_state_io_in_hashcode;
        CData/*6:0*/ __PVT__wb_bru_state_io_in_lookup_data;
        CData/*7:0*/ __PVT__wb_bru_state_io_in_pht_lookup_value;
        CData/*1:0*/ __PVT__wb_bru_state_io_out_pht;
        CData/*6:0*/ __PVT__wb_bru_state_io_out_bht;
        CData/*3:0*/ __PVT__wb_bru_state_io_out_hashcode;
        CData/*6:0*/ __PVT__wb_bru_state_io_out_lookup_data;
        CData/*7:0*/ __PVT__wb_bru_state_io_out_pht_lookup_value;
        CData/*0:0*/ __PVT___commit_difftest_reset;
        CData/*0:0*/ __PVT___commit_difftest_clock;
        CData/*0:0*/ __PVT___commit_difftest_inst_commit;
        CData/*0:0*/ __PVT___commit_difftest_data_ok_ok;
    };
    struct {
        CData/*0:0*/ __PVT___commit_difftest_cpu_ebreak_sign;
        CData/*0:0*/ __PVT__stage_fec_2_inst_jump;
        CData/*0:0*/ __PVT__stage_fec_2_inst_branch;
        CData/*0:0*/ __PVT__pre_decoder_branchD_flag;
        CData/*5:0*/ __PVT__pre_decoder_branchdata;
        CData/*0:0*/ __PVT__pre_decoder_jump;
        CData/*0:0*/ __PVT__pre_decoder_jr;
        CData/*5:0*/ __PVT__immSB_lo_lo_lo;
        CData/*0:0*/ __PVT___PCSrcD_T_1;
        CData/*0:0*/ __PVT___PCSrcD_T_3;
        CData/*4:0*/ __PVT__immUJ_lo_lo_lo;
        CData/*0:0*/ __PVT__slot_Reg;
        CData/*1:0*/ __PVT__branchjump_Jr_Reg;
        CData/*0:0*/ __PVT___PCW_Reg_T;
        CData/*0:0*/ __PVT__wb_exception;
        CData/*0:0*/ __PVT__RegWriteW;
        CData/*3:0*/ __PVT___debug_wb_rf_wen_T_2;
        CData/*0:0*/ __PVT__ready_to_branch;
        CData/*0:0*/ __PVT__stage_fec_2_stall_reg;
        CData/*0:0*/ __PVT__stage_fec_2_valid;
        CData/*0:0*/ __PVT___stage_fec_2_branch_answer_T_7;
        CData/*0:0*/ __PVT___stage_fec_2_branch_answer_T_8;
        CData/*0:0*/ __PVT__stage_fec_2_branch_answer;
        CData/*0:0*/ __PVT___pc_next_wait_T;
        CData/*0:0*/ __PVT__pc_req_wait;
        CData/*0:0*/ __PVT___T_4;
        CData/*0:0*/ __PVT___GEN_0;
        CData/*0:0*/ __PVT__returnPc_req_wait;
        CData/*0:0*/ __PVT___GEN_2;
        CData/*0:0*/ __PVT___commit_cache_reg_T;
        CData/*0:0*/ __PVT__stage_fec_1_valid;
        CData/*0:0*/ __PVT__access_stage1_sram_valid;
        CData/*0:0*/ __PVT___stage_fec_1_valid_T_1;
        CData/*6:0*/ __PVT__stage_fec_2_bht_0;
        CData/*3:0*/ __PVT__stage_fec_2_hascode_0;
        CData/*0:0*/ __PVT__stage_fec_2_hascode_0_num_array_0;
        CData/*0:0*/ __PVT__stage_fec_2_hascode_0_num_array_1;
        CData/*0:0*/ __PVT__stage_fec_2_hascode_0_num_array_2;
        CData/*0:0*/ __PVT__stage_fec_2_hascode_0_num_array_3;
        CData/*3:0*/ __PVT___stage_fec_2_hascode_0_T_1;
        CData/*0:0*/ __PVT___stage_fec_2_data_valid_T;
        CData/*6:0*/ __PVT__inst_buffer_write_bundle_pre_decoder_jr_opD;
        CData/*2:0*/ __PVT__inst_buffer_write_bundle_pre_decoder_jr_Funct3D;
        CData/*0:0*/ __PVT___T_25;
        CData/*0:0*/ __PVT___pre_decoder_branchD_flag_T;
        CData/*0:0*/ __PVT__inst_buffer_read_out_pre_decoder_branchD_flag;
        CData/*0:0*/ __PVT__inst_buffer_read_out_pre_decoder_jump;
        CData/*5:0*/ __PVT__inst_buffer_read_out_pre_decoder_branchdata;
        CData/*0:0*/ __PVT__inst_buffer_read_out_pre_decoder_jr;
        CData/*0:0*/ __PVT__InDelaySlotF;
        CData/*0:0*/ __PVT___T_29;
        CData/*0:0*/ __PVT___GEN_4;
        CData/*0:0*/ __PVT_____05Fif2id_io_InstrF_T;
        CData/*0:0*/ __PVT__id_exception;
        CData/*1:0*/ __PVT__inst_buffer_read_out_exception_type;
        CData/*0:0*/ __PVT__ex_exception;
        CData/*0:0*/ __PVT___ex_exception_T;
        CData/*0:0*/ __PVT__mem_exception;
        CData/*0:0*/ __PVT___mem_exception_T;
        CData/*0:0*/ __PVT___mem_exception_T_1;
        CData/*0:0*/ __PVT__mem2_exception;
        CData/*0:0*/ __PVT___mem2_exception_T;
        CData/*0:0*/ __PVT___mem2_exception_T_1;
        CData/*0:0*/ __PVT___wb_exception_T;
    };
    struct {
        CData/*0:0*/ __PVT___wb_exception_T_1;
        CData/*0:0*/ __PVT__id_true_branch_state;
        CData/*0:0*/ __PVT__inst_buffer_read_out_true_branch_state;
        CData/*0:0*/ __PVT__inst_tlb_exceptionE;
        CData/*0:0*/ __PVT__target_neq_branchD;
        CData/*0:0*/ __PVT__target_neq_jumpD;
        CData/*0:0*/ __PVT__target_addr_error;
        CData/*0:0*/ __PVT___T_36;
        CData/*0:0*/ __PVT__true_branch_stateE;
        CData/*1:0*/ __PVT___pht_tobeE_T_1;
        CData/*1:0*/ __PVT___pht_tobeE_T_2;
        CData/*1:0*/ __PVT___pht_tobeE_T_3;
        CData/*1:0*/ __PVT___pht_tobeE_T_5;
        CData/*1:0*/ __PVT___pht_tobeE_T_7;
        CData/*1:0*/ __PVT__pht_tobeE;
        CData/*7:0*/ __PVT___pht_lookup_value_tobeE_T_2;
        CData/*7:0*/ __PVT___pht_lookup_value_tobeE_T_5;
        CData/*7:0*/ __PVT___pht_lookup_value_tobeE_T_8;
        CData/*7:0*/ __PVT___pht_lookup_value_tobeE_T_10;
        CData/*7:0*/ __PVT___pht_lookup_value_tobeE_T_12;
        CData/*7:0*/ __PVT___pht_lookup_value_tobeE_T_14;
        CData/*0:0*/ __PVT___ExceptionTypeD_Out_T_1;
        CData/*3:0*/ __PVT___ExceptionTypeD_Out_T_5;
        CData/*2:0*/ __PVT___ExceptionTypeD_Out_T_6;
        CData/*5:0*/ __PVT__int_instanceE;
        CData/*5:0*/ __PVT__int_instanceM;
        CData/*5:0*/ __PVT__int_instanceM2;
        CData/*5:0*/ __PVT__int_instanceW;
        CData/*0:0*/ __PVT___int_with_timer_int_T_1;
        CData/*5:0*/ __PVT__int_with_timer_int;
        CData/*5:0*/ __PVT_____05Fid2ex_io_ExceptionTypeD_T;
        CData/*0:0*/ __PVT__inst_tlb_exceptionM;
        CData/*0:0*/ __PVT__Forward_Lock1E;
        CData/*0:0*/ __PVT__Forward_Lock2E;
        CData/*0:0*/ __PVT___Forward_Lock1E_T_1;
        CData/*0:0*/ __PVT___Forward_Lock1E_T_3;
        CData/*2:0*/ __PVT___muldiv_io_ctrl_hi;
        CData/*0:0*/ __PVT___Forward_for_epc_T;
        CData/*0:0*/ __PVT___Forward_for_epc_T_5;
        CData/*0:0*/ __PVT___BadVAddrE_T_8;
        CData/*0:0*/ __PVT___resultE_T_2;
        CData/*0:0*/ __PVT__tlb_exception_cp0_writeM2;
        CData/*0:0*/ __PVT__tlb_exception_co0_writeW;
        CData/*0:0*/ __PVT__CP0WriteW;
        CData/*0:0*/ __Vdly__pre_decoder_branchD_flag;
        CData/*5:0*/ __Vdly__pre_decoder_branchdata;
        CData/*0:0*/ __Vdly__pre_decoder_jump;
        CData/*0:0*/ __Vdly__pre_decoder_jr;
        CData/*0:0*/ __Vdly__slot_Reg;
        CData/*1:0*/ __Vdly__branchjump_Jr_Reg;
        CData/*0:0*/ __Vdly__wb_exception;
        CData/*0:0*/ __Vdly__stage_fec_2_stall_reg;
        CData/*0:0*/ __Vdly__stage_fec_2_valid;
        CData/*0:0*/ __Vdly__pc_req_wait;
        CData/*0:0*/ __Vdly__returnPc_req_wait;
        CData/*0:0*/ __Vdly__stage_fec_1_valid;
        CData/*6:0*/ __Vdly__stage_fec_2_bht_0;
        CData/*3:0*/ __Vdly__stage_fec_2_hascode_0;
        CData/*0:0*/ __Vdly__InDelaySlotF;
        CData/*0:0*/ __Vdly__id_exception;
        CData/*0:0*/ __Vdly__ex_exception;
        CData/*0:0*/ __Vdly__mem_exception;
        CData/*0:0*/ __Vdly__mem2_exception;
        CData/*0:0*/ __Vdly__id_true_branch_state;
    };
    struct {
        CData/*0:0*/ __Vdly__inst_tlb_exceptionE;
        CData/*0:0*/ __Vdly__true_branch_stateE;
        CData/*5:0*/ __Vdly__int_instanceE;
        CData/*5:0*/ __Vdly__int_instanceM;
        CData/*5:0*/ __Vdly__int_instanceM2;
        CData/*5:0*/ __Vdly__int_instanceW;
        CData/*0:0*/ __Vdly__inst_tlb_exceptionM;
        CData/*0:0*/ __Vdly__Forward_Lock1E;
        CData/*0:0*/ __Vdly__Forward_Lock2E;
        CData/*0:0*/ __Vdly__tlb_exception_cp0_writeM2;
        CData/*0:0*/ __Vdly__tlb_exception_co0_writeW;
        SData/*12:0*/ __PVT___immSB_T_4;
        SData/*11:0*/ __PVT__immSB_lo_lo;
        SData/*12:0*/ __PVT__immSB_lo_hi;
        SData/*9:0*/ __PVT__immUJ_lo_lo;
        SData/*10:0*/ __PVT__immUJ_lo_hi;
        SData/*10:0*/ __PVT_____05Fid2ex_io_ExceptionTypeD_T_6;
        SData/*12:0*/ __PVT___temp_exceptionE_T_11;
        IData/*23:0*/ __PVT___alu_io_ctrl;
        IData/*31:0*/ __PVT___cp0_io_cp0_write_data;
        IData/*31:0*/ __PVT___cp0_io_pc;
        IData/*31:0*/ __PVT___cp0_io_exception_type_i;
        IData/*31:0*/ __PVT___cp0_io_return_pc;
        IData/*31:0*/ __PVT___cp0_io_epc;
        IData/*31:0*/ __PVT___cu_io1_InstrD;
        IData/*23:0*/ __PVT___cu_io_ALUCtrlD;
        IData/*31:0*/ __PVT___ex2mem_io_WriteCP0HiLoDataE;
        IData/*31:0*/ __PVT___ex2mem_io_ExceptionTypeE;
        IData/*31:0*/ __PVT___ex2mem_io_WriteCP0HiLoDataM;
        IData/*31:0*/ __PVT___ex2mem_io_ExceptionTypeM_Out;
        IData/*31:0*/ __PVT___mem2mem2_io_WriteCP0HiLoDataE;
        IData/*31:0*/ __PVT___mem2mem2_io_ExceptionTypeE;
        IData/*31:0*/ __PVT___mem2mem2_io_WriteCP0HiLoDataM;
        IData/*31:0*/ __PVT___mem2mem2_io_ExceptionTypeM_Out;
        IData/*23:0*/ __PVT___id2ex_io1_ALUCtrlD;
        IData/*23:0*/ __PVT___id2ex_io2_ALUCtrlE;
        IData/*31:0*/ __PVT___id2ex_io_ExceptionTypeD;
        IData/*31:0*/ __PVT___id2ex_io_ExceptionTypeE_Out;
        IData/*31:0*/ __PVT___if2id_io_InstrD;
        IData/*31:0*/ __PVT___mem22wb_io_ExceptionTypeM;
        IData/*31:0*/ __PVT___mem22wb_io_ExceptionTypeW_Out;
        IData/*31:0*/ __PVT___muldiv_io_in1;
        IData/*31:0*/ __PVT___muldiv_io_in2;
        IData/*31:0*/ __PVT___muldiv_io_lo;
        VlWide<64>/*2047:0*/ __PVT___regfile_io_reg_file_alL_out;
        IData/*31:0*/ __PVT__fifo_with_bundle_io_read_out_0_inst;
        IData/*31:0*/ __PVT__fifo_with_bundle_io_write_in_0_inst;
        VlWide<64>/*2047:0*/ __PVT___commit_difftest_gpr_wire;
        IData/*24:0*/ __PVT__immSB_lo_1;
        IData/*20:0*/ __PVT___immUJ_T_4;
        IData/*20:0*/ __PVT__immUJ_lo_1;
        IData/*31:0*/ __PVT__inst_buffer_write_bundle_inst;
        IData/*31:0*/ __PVT__inst_buffer_read_out_inst;
        IData/*31:0*/ __PVT_____05Fif2id_io_InstrF_T_5;
        IData/*20:0*/ __PVT___ExceptionTypeD_Out_T_4;
        IData/*20:0*/ __PVT___GEN_15;
        IData/*20:0*/ __PVT___ExceptionTypeD_Out_T_7;
        IData/*20:0*/ __PVT___GEN_16;
        IData/*20:0*/ __PVT___ExceptionTypeD_Out_T_8;
        IData/*31:0*/ __PVT_____05Fid2ex_io_ExceptionTypeD_T_12;
        IData/*23:0*/ __PVT_____05Fmuldiv_io_ctrl_T;
        IData/*31:0*/ __PVT__temp_exceptionE;
        IData/*31:0*/ __PVT___Forward_for_epc_T_6;
        IData/*31:0*/ __PVT__Forward_for_epc;
    };
    struct {
        IData/*20:0*/ __PVT_____05Fex2mem_io_ExceptionTypeE_T_4;
        IData/*31:0*/ __PVT___GEN_18;
        IData/*31:0*/ __PVT_____05Fmem2mem2_io_WriteCP0HiLoDataE_T_5;
        IData/*31:0*/ __PVT_____05Fmem2mem2_io_WriteCP0HiLoDataE_T_6;
        IData/*31:0*/ __PVT___Mem_withRL_Data_T_25;
        IData/*31:0*/ __PVT___Mem_withRL_Data_T_22;
        IData/*31:0*/ __PVT___Mem_withRL_Data_T_19;
        IData/*31:0*/ __PVT___Mem_withRL_Data_T_9;
        IData/*31:0*/ __PVT___Mem_withRL_Data_T_6;
        IData/*31:0*/ __PVT___Mem_withRL_Data_T_3;
        VL_OUT64(__PVT__inst_sram_addr,63,0);
        VL_IN64(__PVT__inst_sram_rdata_L,39,0);
        VL_OUT64(__PVT__data_sram_addr,63,0);
        VL_OUT64(__PVT__data_sram_wdata,63,0);
        VL_IN64(__PVT__data_sram_rdata,63,0);
        VL_OUT64(__PVT__debug_wb_pc,63,0);
        VL_OUT64(__PVT__debug_wb_rf_wdata,63,0);
        QData/*63:0*/ __PVT___alu_io_in1;
        QData/*63:0*/ __PVT___alu_io_in2;
        QData/*63:0*/ __PVT___alu_io_result;
        QData/*63:0*/ __PVT___br_io_r1;
        QData/*63:0*/ __PVT___br_io_r2;
        QData/*63:0*/ __PVT___cu_io_ImmD;
        QData/*63:0*/ __PVT___dmem_io_rdata;
        QData/*63:0*/ __PVT___dmem_io_Physisc_Address;
        QData/*63:0*/ __PVT___dmem_io_RD;
        QData/*63:0*/ __PVT___dmemreq_io_VAddrE;
        QData/*63:0*/ __PVT___dmemreq_io_WriteDataE;
        QData/*63:0*/ __PVT___dmemreq_io_addr;
        QData/*63:0*/ __PVT___dmemreq_io_wdata;
        QData/*63:0*/ __PVT___ex2mem_io1_PCE;
        QData/*63:0*/ __PVT___ex2mem_io_PhyAddrE;
        QData/*63:0*/ __PVT___ex2mem_io_RtE;
        QData/*63:0*/ __PVT___ex2mem_io_Pc_NextE;
        QData/*63:0*/ __PVT___ex2mem_io_PhyAddrM;
        QData/*63:0*/ __PVT___ex2mem_io_PCM;
        QData/*63:0*/ __PVT___ex2mem_io_RtM;
        QData/*63:0*/ __PVT___ex2mem_io_Pc_NextM;
        QData/*63:0*/ __PVT___mem2mem2_io1_PCE;
        QData/*63:0*/ __PVT___mem2mem2_io_PhyAddrE;
        QData/*63:0*/ __PVT___mem2mem2_io_RtE;
        QData/*63:0*/ __PVT___mem2mem2_io_Pc_NextE;
        QData/*63:0*/ __PVT___mem2mem2_io_PhyAddrM;
        QData/*63:0*/ __PVT___mem2mem2_io_PCM;
        QData/*63:0*/ __PVT___mem2mem2_io_RtM;
        QData/*63:0*/ __PVT___mem2mem2_io_Pc_NextM;
        QData/*63:0*/ __PVT___id2ex_io2_PCPlus4E;
        QData/*63:0*/ __PVT___id2ex_io2_PCE;
        QData/*63:0*/ __PVT___id2ex_io_RD1D;
        QData/*63:0*/ __PVT___id2ex_io_RD2D;
        QData/*63:0*/ __PVT___id2ex_io_ImmD;
        QData/*63:0*/ __PVT___id2ex_io_PCPlus4D;
        QData/*63:0*/ __PVT___id2ex_io_PCD;
        QData/*63:0*/ __PVT___id2ex_io_Pc_NextD;
        QData/*63:0*/ __PVT___id2ex_io_RD1E;
        QData/*63:0*/ __PVT___id2ex_io_RD2E;
        QData/*63:0*/ __PVT___id2ex_io_ImmE;
        QData/*63:0*/ __PVT___id2ex_io_Pc_NextE;
        QData/*63:0*/ __PVT___if2id_io_InstrF;
        QData/*63:0*/ __PVT___if2id_io_PCPlus4F;
        QData/*63:0*/ __PVT___if2id_io_PCF;
        QData/*63:0*/ __PVT___if2id_io_PCPlus4D;
        QData/*63:0*/ __PVT___if2id_io_PCD;
        QData/*63:0*/ __PVT___mem22wb_io_ResultM;
    };
    struct {
        QData/*63:0*/ __PVT___mem22wb_io_WriteCP0HiLoDataM;
        QData/*63:0*/ __PVT___mem22wb_io_PCM;
        QData/*63:0*/ __PVT___mem22wb_io_Pc_NextM;
        QData/*63:0*/ __PVT___mem22wb_io_ResultW;
        QData/*63:0*/ __PVT___mem22wb_io_WriteCP0HiLoDataW;
        QData/*63:0*/ __PVT___mem22wb_io_PCW;
        QData/*63:0*/ __PVT___mem22wb_io_Pc_NextW;
        QData/*63:0*/ __PVT___addr_cal_io_d_vaddr;
        QData/*63:0*/ __PVT___addr_cal_io_d_paddr;
        QData/*63:0*/ __PVT___regfile_io_WD3;
        QData/*63:0*/ __PVT___regfile_io_RD1;
        QData/*63:0*/ __PVT___regfile_io_RD2;
        QData/*63:0*/ __PVT___mtrace_mod_data;
        QData/*63:0*/ __PVT___mtrace_mod_pc;
        QData/*63:0*/ __PVT___mtrace_mod_addr;
        QData/*63:0*/ __PVT__fifo_with_bundle_io_read_out_0_pc;
        QData/*63:0*/ __PVT__fifo_with_bundle_io_read_out_0_pre_pc_target;
        QData/*63:0*/ __PVT__fifo_with_bundle_io_write_in_0_pc;
        QData/*63:0*/ __PVT__fifo_with_bundle_io_write_in_0_pre_pc_target;
        QData/*63:0*/ __PVT__stage_fec_1_pc_L_io_in_pc_value_in;
        QData/*63:0*/ __PVT__stage_fec_1_pc_L_io_out_pc_value_out;
        QData/*63:0*/ __PVT__stage_fec_1_pc_M_io_in_pc_value_in;
        QData/*63:0*/ __PVT__stage_fec_1_pc_M_io_out_pc_value_out;
        QData/*63:0*/ __PVT__stage_fec_1_pc_R_io_in_pc_value_in;
        QData/*63:0*/ __PVT__stage_fec_1_pc_R_io_out_pc_value_out;
        QData/*63:0*/ __PVT__branch_prediction_with_blockram_io_pc;
        QData/*63:0*/ __PVT__branch_prediction_with_blockram_io_write_pc;
        QData/*63:0*/ __PVT__branch_prediction_with_blockram_io_aw_target_addr;
        QData/*63:0*/ __PVT__branch_prediction_with_blockram_io_pre_target_L;
        QData/*63:0*/ __PVT__stage_fec_2_pc_L_io_in_pc_value_in;
        QData/*63:0*/ __PVT__stage_fec_2_pc_L_io_out_pc_value_out;
        QData/*63:0*/ __PVT__stage_fec_2_pc_M_io_in_pc_value_in;
        QData/*63:0*/ __PVT__stage_fec_2_pc_M_io_out_pc_value_out;
        QData/*63:0*/ __PVT__stage_fec_2_pc_R_io_in_pc_value_in;
        QData/*63:0*/ __PVT__stage_fec_2_pc_R_io_out_pc_value_out;
        QData/*63:0*/ __PVT__id_bru_state_io_in_target_pc;
        QData/*63:0*/ __PVT__id_bru_state_io_out_target_pc;
        QData/*63:0*/ __PVT__ex_bru_state_io_in_target_pc;
        QData/*63:0*/ __PVT__ex_bru_state_io_out_target_pc;
        QData/*63:0*/ __PVT__mem_bru_state_io_in_target_pc;
        QData/*63:0*/ __PVT__mem_bru_state_io_out_target_pc;
        QData/*63:0*/ __PVT__mem2_bru_state_io_in_target_pc;
        QData/*63:0*/ __PVT__mem2_bru_state_io_out_target_pc;
        QData/*63:0*/ __PVT__wb_bru_state_io_in_target_pc;
        QData/*63:0*/ __PVT__wb_bru_state_io_out_target_pc;
        QData/*63:0*/ __PVT___commit_difftest_pc;
        QData/*50:0*/ __PVT___immSB_T_56;
        QData/*63:0*/ __PVT__immSB;
        QData/*63:0*/ __PVT__PCBranchD;
        QData/*63:0*/ __PVT__immUJ;
        QData/*63:0*/ __PVT__resultE2M_Reg;
        QData/*63:0*/ __PVT__ResultM2_Reg;
        QData/*63:0*/ __PVT___BranchR1D_T_2;
        QData/*63:0*/ __PVT__BranchR1D;
        QData/*63:0*/ __PVT___GEN_14;
        QData/*63:0*/ __PVT___PCJumpD_T_3;
        QData/*63:0*/ __PVT___PCJumpD_T_5;
        QData/*63:0*/ __PVT__PCJumpD;
        QData/*63:0*/ __PVT__PCW_Reg;
        QData/*63:0*/ __PVT___PCW_Reg_T_1;
        QData/*63:0*/ __PVT__reg_pc;
        QData/*63:0*/ __PVT__pc_next_wait;
        QData/*63:0*/ __PVT___PC_nextD_T_2;
        QData/*63:0*/ __PVT__PC_nextD;
    };
    struct {
        QData/*63:0*/ __PVT__stage_fec_2_pre_target_0;
        QData/*63:0*/ __PVT__stage_fec_1_pc;
        QData/*63:0*/ __PVT___stage_fec_1_pc_next_T_1;
        QData/*63:0*/ __PVT__stage_fec_1_pc_next;
        QData/*63:0*/ __PVT__Pc_Next_normal;
        QData/*63:0*/ __PVT__exception_Pc_reg;
        QData/*63:0*/ __PVT___Pc_Next_T_1;
        QData/*63:0*/ __PVT___Pc_Next_T_2;
        QData/*63:0*/ __PVT___Pc_Next_T_3;
        QData/*63:0*/ __PVT__Pc_Next;
        QData/*63:0*/ __PVT__inst_buffer_read_out_pc;
        QData/*63:0*/ __PVT___Pc_targetD_T_2;
        QData/*63:0*/ __PVT___BranchR2D_T_2;
        QData/*63:0*/ __PVT__ExceptionTypeD_Out;
        QData/*63:0*/ __PVT_____05Fid2ex_io_ExceptionTypeD_T_13;
        QData/*63:0*/ __PVT_____05Fid2ex_io_ExceptionTypeD_T_14;
        QData/*63:0*/ __PVT__ResultW;
        QData/*63:0*/ __PVT___RD1ForWardE_p_T_1;
        QData/*63:0*/ __PVT___RD1ForWardE_p_T_3;
        QData/*63:0*/ __PVT__RD1ForWardE_p;
        QData/*63:0*/ __PVT___RD2ForWardE_p_T_1;
        QData/*63:0*/ __PVT___RD2ForWardE_p_T_3;
        QData/*63:0*/ __PVT__RD2ForWardE_p;
        QData/*63:0*/ __PVT__RD1ForWardE_r;
        QData/*63:0*/ __PVT__RD2ForWardE_r;
        QData/*63:0*/ __PVT__RD1ForWardE;
        QData/*63:0*/ __PVT__RD2ForWardE;
        QData/*63:0*/ __PVT__Src1E;
        QData/*63:0*/ __PVT__Src2E;
        QData/*63:0*/ __PVT_____05Fmem2mem2_io_WriteCP0HiLoDataE_T_7;
        QData/*63:0*/ __PVT___Mem_withRL_Data_T_27;
        QData/*63:0*/ __PVT___Mem_withRL_Data_T_29;
        QData/*63:0*/ __PVT___Mem_withRL_Data_T_31;
        QData/*63:0*/ __PVT___Mem_withRL_Data_T_11;
        QData/*63:0*/ __PVT___Mem_withRL_Data_T_13;
        QData/*63:0*/ __PVT___Mem_withRL_Data_T_15;
        QData/*63:0*/ __PVT___Mem_withRL_Data_T_33;
        QData/*63:0*/ __PVT__Mem_withRL_Data;
        QData/*63:0*/ __PVT__pcw_reg;
        QData/*63:0*/ __Vdly__resultE2M_Reg;
        QData/*63:0*/ __Vdly__ResultM2_Reg;
        QData/*63:0*/ __Vdly__PCW_Reg;
        QData/*63:0*/ __Vdly__reg_pc;
        QData/*63:0*/ __Vdly__pc_next_wait;
        QData/*63:0*/ __Vdly__exception_Pc_reg;
        QData/*63:0*/ __Vdly__RD1ForWardE_r;
        QData/*63:0*/ __Vdly__RD2ForWardE_r;
        QData/*63:0*/ __Vdly__pcw_reg;
    };

    // INTERNAL VARIABLES
    Vmycpu_top__Syms* const vlSymsp;

    // CONSTRUCTORS
    Vmycpu_top_myCPU(Vmycpu_top__Syms* symsp, const char* name);
    ~Vmycpu_top_myCPU();
    VL_UNCOPYABLE(Vmycpu_top_myCPU);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);


#endif  // guard
