INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "D:/vivado/Vitis_HLS/2022.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling matrixa_test.cpp_pre.cpp.tb.cpp
   Compiling matrixa.cpp_pre.cpp.tb.cpp
   Compiling apatb_matrixa.cpp
   Compiling apatb_matrixa_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
{
{10,10,10}
{10,10,10}
{10,10,10}
}
Test passed!

D:\FPGA-24\matrix_adder\matrixa\solution1\sim\verilog>set PATH= 

D:\FPGA-24\matrix_adder\matrixa\solution1\sim\verilog>call D:/vivado/Vivado/2022.2/bin/xelab xil_defaultlib.apatb_matrixa_top glbl -Oenable_linking_all_libraries  -prj matrixa.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib "ieee_proposed=./ieee_proposed" -s matrixa -debug wave 
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_matrixa_top glbl -Oenable_linking_all_libraries -prj matrixa.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s matrixa -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/AESL_automem_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/AESL_automem_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/AESL_automem_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_result
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/matrixa.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_matrixa_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/matrixa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/matrixa_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixa_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.matrixa_flow_control_loop_pipe
Compiling module xil_defaultlib.matrixa
Compiling module xil_defaultlib.AESL_automem_a
Compiling module xil_defaultlib.AESL_automem_b
Compiling module xil_defaultlib.AESL_automem_result
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_matrixa_top
Compiling module work.glbl
Built simulation snapshot matrixa

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/matrixa/xsim_script.tcl
# xsim {matrixa} -view {{matrixa_dataflow_ana.wcfg}} -tclbatch {matrixa.tcl} -protoinst {matrixa.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file matrixa.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_matrixa_top/AESL_inst_matrixa//AESL_inst_matrixa_activity
Time resolution is 1 ps
open_wave_config matrixa_dataflow_ana.wcfg
source matrixa.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $coutputgroup]
## add_wave /apatb_matrixa_top/AESL_inst_matrixa/result_d0 -into $return_group -radix hex
## add_wave /apatb_matrixa_top/AESL_inst_matrixa/result_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixa_top/AESL_inst_matrixa/result_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixa_top/AESL_inst_matrixa/result_address0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_matrixa_top/AESL_inst_matrixa/b_q0 -into $return_group -radix hex
## add_wave /apatb_matrixa_top/AESL_inst_matrixa/b_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixa_top/AESL_inst_matrixa/b_address0 -into $return_group -radix hex
## add_wave /apatb_matrixa_top/AESL_inst_matrixa/a_q0 -into $return_group -radix hex
## add_wave /apatb_matrixa_top/AESL_inst_matrixa/a_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixa_top/AESL_inst_matrixa/a_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_matrixa_top/AESL_inst_matrixa/ap_start -into $blocksiggroup
## add_wave /apatb_matrixa_top/AESL_inst_matrixa/ap_done -into $blocksiggroup
## add_wave /apatb_matrixa_top/AESL_inst_matrixa/ap_idle -into $blocksiggroup
## add_wave /apatb_matrixa_top/AESL_inst_matrixa/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_matrixa_top/AESL_inst_matrixa/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_matrixa_top/AESL_inst_matrixa/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_matrixa_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixa_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixa_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixa_top/LENGTH_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixa_top/LENGTH_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixa_top/LENGTH_result -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcoutputgroup]
## add_wave /apatb_matrixa_top/result_d0 -into $tb_return_group -radix hex
## add_wave /apatb_matrixa_top/result_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixa_top/result_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixa_top/result_address0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_matrixa_top/b_q0 -into $tb_return_group -radix hex
## add_wave /apatb_matrixa_top/b_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixa_top/b_address0 -into $tb_return_group -radix hex
## add_wave /apatb_matrixa_top/a_q0 -into $tb_return_group -radix hex
## add_wave /apatb_matrixa_top/a_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixa_top/a_address0 -into $tb_return_group -radix hex
## save_wave_config matrixa.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "245000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 305 ns : File "D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/matrixa.autotb.v" Line 319
## quit
INFO: [Common 17-206] Exiting xsim at Sat Nov  2 11:37:06 2024...
{
{10,10,10}
{10,10,10}
{10,10,10}
}
Test passed!
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
