/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [14:0] celloutsig_0_13z;
  wire [14:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_1z;
  reg [2:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [8:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  reg [12:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  reg [7:0] celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  reg [14:0] celloutsig_1_11z;
  wire [13:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [26:0] celloutsig_1_2z;
  reg [3:0] celloutsig_1_4z;
  wire [20:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_17z | ~(celloutsig_1_12z[6]);
  assign celloutsig_0_15z = { celloutsig_0_4z, celloutsig_0_5z } / { 1'h1, celloutsig_0_13z[11:2], celloutsig_0_10z };
  assign celloutsig_0_30z = { celloutsig_0_2z[2], celloutsig_0_2z, celloutsig_0_9z } / { 1'h1, celloutsig_0_1z[3:0] };
  assign celloutsig_0_11z = { celloutsig_0_1z[4:2], celloutsig_0_7z[17:13], 13'h1fff } > { celloutsig_0_0z[8:3], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_9z = celloutsig_1_5z[14] & ~(celloutsig_1_4z[3]);
  assign celloutsig_1_13z = celloutsig_1_4z[0] & ~(celloutsig_1_1z[0]);
  assign celloutsig_0_0z = in_data[93:85] % { 1'h1, in_data[46:39] };
  assign celloutsig_1_5z = celloutsig_1_2z[24:4] % { 1'h1, celloutsig_1_2z[22:12], celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_1z[0], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, in_data[106:104], celloutsig_1_0z };
  assign celloutsig_1_12z = celloutsig_1_2z[25:12] % { 1'h1, celloutsig_1_7z[10:2], celloutsig_1_4z };
  assign celloutsig_1_2z = in_data[148:122] * in_data[172:146];
  assign celloutsig_0_4z = celloutsig_0_3z[6:0] * celloutsig_0_3z[7:1];
  assign celloutsig_0_5z = { celloutsig_0_2z[1], celloutsig_0_4z } * celloutsig_0_0z[7:0];
  assign celloutsig_0_13z = { celloutsig_0_0z[7:0], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_9z } * { celloutsig_0_5z[1:0], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[125] ? in_data[105:97] : in_data[189:181];
  assign celloutsig_0_10z = celloutsig_0_8z ? in_data[91:88] : celloutsig_0_6z[7:4];
  assign celloutsig_0_37z = ^ { celloutsig_0_15z[11:10], celloutsig_0_30z };
  assign celloutsig_1_17z = ^ { celloutsig_1_0z[7:6], celloutsig_1_13z };
  assign celloutsig_0_8z = ^ celloutsig_0_0z[7:4];
  assign celloutsig_0_9z = ^ celloutsig_0_5z[4:0];
  assign celloutsig_0_36z = in_data[64:56] ~^ { celloutsig_0_15z[8:1], celloutsig_0_11z };
  assign celloutsig_1_1z = celloutsig_1_0z[5:2] ~^ celloutsig_1_0z[7:4];
  assign celloutsig_1_10z = { celloutsig_1_1z[1:0], celloutsig_1_9z } ~^ celloutsig_1_4z[3:1];
  assign celloutsig_1_19z = celloutsig_1_2z[12:5] ~^ { celloutsig_1_11z[12:6], celloutsig_1_13z };
  assign celloutsig_0_1z = in_data[87:82] ~^ celloutsig_0_0z[8:3];
  always_latch
    if (clkin_data[96]) celloutsig_0_3z = 13'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_3z = { celloutsig_0_0z[7:4], celloutsig_0_0z };
  always_latch
    if (!clkin_data[160]) celloutsig_1_4z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_4z = celloutsig_1_2z[21:18];
  always_latch
    if (clkin_data[160]) celloutsig_1_11z = 15'h0000;
    else if (!clkin_data[64]) celloutsig_1_11z = { in_data[118:107], celloutsig_1_10z };
  always_latch
    if (clkin_data[96]) celloutsig_0_6z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_6z = celloutsig_0_3z[12:5];
  always_latch
    if (!clkin_data[96]) celloutsig_0_2z = 3'h0;
    else if (celloutsig_1_18z) celloutsig_0_2z = celloutsig_0_1z[3:1];
  assign celloutsig_0_7z[17:13] = celloutsig_0_3z[4:0] ~^ celloutsig_0_3z[5:1];
  assign celloutsig_0_7z[12:0] = 13'h1fff;
  assign { out_data[128], out_data[103:96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
