==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2013.4
Copyright (C) 2013 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'srcs/option.c' ... 
@I [HLS-10] Analyzing design file 'srcs/underlying.c' ... 
@I [HLS-10] Analyzing design file 'srcs/asian_option.c' ... 
@I [HLS-10] Analyzing design file 'srcs/barrier_option.c' ... 
@I [HLS-10] Analyzing design file 'srcs/black_scholes_underlying.c' ... 
@I [HLS-10] Analyzing design file 'srcs/digital_double_barrier_option.c' ... 
@I [HLS-10] Analyzing design file 'srcs/double_barrier_option.c' ... 
@I [HLS-10] Analyzing design file 'srcs/european_option.c' ... 
@I [HLS-10] Analyzing design file 'srcs/gauss.c' ... 
@I [HLS-10] Analyzing design file 'srcs/heston_underlying.c' ... 
@I [HLS-10] Analyzing design file 'srcs/vivado_core.c' ... 
srcs/vivado_core.c:7:18: warning: extra tokens at end of #include directive [-Wextra-tokens]
#include "math.h";
                 ^
                 //
srcs/vivado_core.c:8:21: warning: extra tokens at end of #include directive [-Wextra-tokens]
#include "pthread.h";
                    ^
                    //
srcs/vivado_core.c:9:20: warning: extra tokens at end of #include directive [-Wextra-tokens]
#include "stdlib.h";
                   ^
                   //
srcs/vivado_core.c:10:19: warning: extra tokens at end of #include directive [-Wextra-tokens]
#include "stdio.h";
                  ^
                  //
srcs/vivado_core.c:11:18: warning: extra tokens at end of #include directive [-Wextra-tokens]
#include "time.h";
                 ^
                 //
srcs/vivado_core.c:12:26: warning: extra tokens at end of #include directive [-Wextra-tokens]
#include "sys/resource.h";
                         ^
                         //
srcs/vivado_core.c:13:20: warning: extra tokens at end of #include directive [-Wextra-tokens]
#include "unistd.h";
                   ^
                   //
srcs/vivado_core.c:14:20: warning: extra tokens at end of #include directive [-Wextra-tokens]
#include "string.h";
                   ^
                   //
srcs/vivado_core.c:15:19: warning: extra tokens at end of #include directive [-Wextra-tokens]
#include "gauss.h";
                  ^
                  //
srcs/vivado_core.c:16:24: warning: extra tokens at end of #include directive [-Wextra-tokens]
#include "underlying.h";
                       ^
                       //
srcs/vivado_core.c:17:20: warning: extra tokens at end of #include directive [-Wextra-tokens]
#include "option.h";
                   ^
                   //
srcs/vivado_core.c:18:25: warning: extra tokens at end of #include directive [-Wextra-tokens]
#include "vivado_core.h";
                        ^
                        //
srcs/vivado_core.c:162:2: warning: control reaches end of non-void function [-Wreturn-type]
        }
        ^
13 warnings generated.
@I [HLS-10] Importing test bench file 'srcs/tb.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'underlying_underlying_path' into 'vivado_activity_thread' (srcs/vivado_core.c:105) automatically.
@I [XFORM-602] Inlining function 'option_derivative_payoff' into 'vivado_activity_thread' (srcs/vivado_core.c:112) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (srcs/option.c:25:37) to (srcs/vivado_core.c:121:1) in function 'vivado_activity_thread'... converting 4 basic blocks.
@I [HLS-111] Elapsed time: 10.44 seconds; current memory usage: 296 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'vivado_activity_thread' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'vivado_activity_thread' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 296 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'vivado_activity_thread' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 297 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'vivado_activity_thread' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/kernel_u_a_0_rfir' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/kernel_u_a_0_current_price' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/kernel_u_a_0_volatility' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/kernel_u_a_0_initial_volatility' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/kernel_u_a_0_volatility_volatility' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/kernel_u_a_0_rho' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/kernel_u_a_0_kappa' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/kernel_u_a_0_theta' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/kernel_u_a_0_correlation_matrix_0_0' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/kernel_u_a_0_correlation_matrix_0_1' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/kernel_u_a_0_correlation_matrix_1_0' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/kernel_u_a_0_correlation_matrix_1_1' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/kernel_o_a_0_second_barrier' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/kernel_o_a_0_barrier' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/kernel_o_a_0_out' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/kernel_o_a_0_down' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/kernel_o_a_0_strike_price' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/kernel_o_a_0_time_period' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/kernel_o_a_0_call' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/kernel_o_a_0_points' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/seed_0_s1' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/seed_0_s2' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/seed_0_s3' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/seed_0_offset' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/thread_result_0' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/thread_result_sqrd_0' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'vivado_activity_thread' to 'ap_ctrl_hs'.
@W [RTGEN-101] Port 'vivado_activity_thread/kernel_u_a_0_volatility' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'vivado_activity_thread/kernel_u_a_0_initial_volatility' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'vivado_activity_thread/kernel_u_a_0_volatility_volatility' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'vivado_activity_thread/kernel_u_a_0_rho' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'vivado_activity_thread/kernel_u_a_0_kappa' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'vivado_activity_thread/kernel_u_a_0_theta' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'vivado_activity_thread/kernel_u_a_0_correlation_matrix_0_0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'vivado_activity_thread/kernel_u_a_0_correlation_matrix_0_1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'vivado_activity_thread/kernel_u_a_0_correlation_matrix_1_0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'vivado_activity_thread/kernel_u_a_0_correlation_matrix_1_1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'vivado_activity_thread/kernel_o_a_0_second_barrier' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'vivado_activity_thread/kernel_o_a_0_barrier' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'vivado_activity_thread/kernel_o_a_0_out' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'vivado_activity_thread/kernel_o_a_0_down' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'vivado_activity_thread/kernel_o_a_0_points' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'vivado_activity_thread/seed_0_s1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'vivado_activity_thread/seed_0_s2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'vivado_activity_thread/seed_0_s3' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'vivado_activity_thread/seed_0_offset' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@I [RTGEN-100] Generating core module 'vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'vivado_activity_thread_fcmp_32ns_32ns_1_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'vivado_activity_thread_fdiv_32ns_32ns_32_16': 1 instance(s).
@I [RTGEN-100] Generating core module 'vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'vivado_activity_thread'.
@I [HLS-111] Elapsed time: 0.09 seconds; current memory usage: 297 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'vivado_activity_thread'.
@I [WVHDL-304] Generating RTL VHDL for 'vivado_activity_thread'.
@I [WVLOG-307] Generating RTL Verilog for 'vivado_activity_thread'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [IMPL-8] Starting RTL evaluation using Vivado ...
@I [HLS-112] Total elapsed time: 669.9 seconds; peak memory usage: 297 MB.
@I [LIC-101] Checked in feature [HLS]
