

================================================================
== Vitis HLS Report for 'FFT_stage_spatial_unroll_5_s'
================================================================
* Date:           Wed Apr  2 21:41:29 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        build
* Solution:       FFT_250MHz (Vivado IP Flow Target)
* Product family: versalpremium
* Target device:  xcvp1802-lsvc4072-3HP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.908 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       42|       42|  0.168 us|  0.168 us|   33|   33|  loop auto-rewind stp (delay=1 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- R_Pair_loop_R_Group_loop  |       40|       40|        10|          1|          1|    32|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 4 3 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 
3 --> 5 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten190 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%m191 = alloca i32 1"   --->   Operation 14 'alloca' 'm191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k192 = alloca i32 1"   --->   Operation 15 'alloca' 'k192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add_ln368194 = alloca i32 1"   --->   Operation 16 'alloca' 'add_ln368194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.37ns)   --->   "%store_ln0 = store i9 32, i9 %add_ln368194"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %k192"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.37ns)   --->   "%store_ln0 = store i9 0, i9 %m191"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten190"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc116.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%icmp_ln371193 = phi i1 1, void %entry, i1 %xor_ln371, void %fpga_resource_hint.for.inc113.67" [FFT.cpp:371]   --->   Operation 22 'phi' 'icmp_ln371193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten190_load = load i5 %indvar_flatten190" [FFT.cpp:368]   --->   Operation 23 'load' 'indvar_flatten190_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%m191_load = load i9 %m191" [FFT.cpp:368]   --->   Operation 24 'load' 'm191_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%k192_load = load i5 %k192" [FFT.cpp:368]   --->   Operation 25 'load' 'k192_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_ln368194_load = load i9 %add_ln368194" [FFT.cpp:368]   --->   Operation 26 'load' 'add_ln368194_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.59ns)   --->   "%add_ln368_3 = add i5 %indvar_flatten190_load, i5 1" [FFT.cpp:368]   --->   Operation 27 'add' 'add_ln368_3' <Predicate = true> <Delay = 0.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.31ns)   --->   "%select_ln368 = select i1 %icmp_ln371193, i5 %k192_load, i5 0" [FFT.cpp:368]   --->   Operation 28 'select' 'select_ln368' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.32ns)   --->   "%m = select i1 %icmp_ln371193, i9 %m191_load, i9 %add_ln368194_load" [FFT.cpp:368]   --->   Operation 29 'select' 'm' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln371 = trunc i5 %select_ln368" [FFT.cpp:371]   --->   Operation 30 'trunc' 'trunc_ln371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.78ns)   --->   "%c = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i4, i4 0, i32 1, i4 4, i32 0.707107, i4 8, i32 6.12323e-17, i4 12, i32 -0.707107, i32 <undef>, i4 %trunc_ln371" [FFT.cpp:371]   --->   Operation 31 'sparsemux' 'c' <Predicate = true> <Delay = 0.78> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%d = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i4, i4 0, i32 -0, i4 4, i32 -0.707107, i4 8, i32 -1, i4 12, i32 -0.707107, i32 <undef>, i4 %trunc_ln371" [FFT.cpp:371]   --->   Operation 32 'sparsemux' 'd' <Predicate = true> <Delay = 0.78> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %m, i32 4, i32 7" [FFT.cpp:381]   --->   Operation 33 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %select_ln368, i32 2, i32 3" [FFT.cpp:381]   --->   Operation 34 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %tmp, i2 %tmp_s" [FFT.cpp:381]   --->   Operation 35 'bitconcatenate' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln381 = zext i6 %lshr_ln" [FFT.cpp:381]   --->   Operation 36 'zext' 'zext_ln381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_225 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %m, i32 5, i32 7" [FFT.cpp:7->FFT.cpp:381]   --->   Operation 37 'partselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i1.i2, i3 %tmp_225, i1 1, i2 %tmp_s" [FFT.cpp:7->FFT.cpp:381]   --->   Operation 38 'bitconcatenate' 'or_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i6 %or_ln7" [FFT.cpp:7->FFT.cpp:381]   --->   Operation 39 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 40 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 41 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d0_real = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr"   --->   Operation 42 'muxlogic' 'muxLogicRAMAddr_to_d0_real' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.41ns) (share mux size 2)   --->   "%d0_real = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 43 'load' 'd0_real' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d0_imag = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr"   --->   Operation 44 'muxlogic' 'muxLogicRAMAddr_to_d0_imag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.41ns) (share mux size 2)   --->   "%d0_imag = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 45 'load' 'd0_imag' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 46 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 47 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_a = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1"   --->   Operation 48 'muxlogic' 'muxLogicRAMAddr_to_a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (0.41ns) (share mux size 2)   --->   "%a = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 49 'load' 'a' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d1_real_10 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1"   --->   Operation 50 'muxlogic' 'muxLogicRAMAddr_to_d1_real_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.41ns) (share mux size 2)   --->   "%d1_real_10 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 51 'load' 'd1_real_10' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 52 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 53 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 54 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 55 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 56 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 57 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 58 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 59 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.78ns)   --->   "%tw_36_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i4, i4 0, i32 0.980785, i4 4, i32 0.55557, i4 8, i32 -0.19509, i4 12, i32 -0.83147, i32 <undef>, i4 %trunc_ln371" [FFT.cpp:371]   --->   Operation 60 'sparsemux' 'tw_36_i' <Predicate = true> <Delay = 0.78> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.78ns)   --->   "%tw_38_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i4, i4 0, i32 0.92388, i4 4, i32 0.382683, i4 8, i32 -0.382683, i4 12, i32 -0.92388, i32 <undef>, i4 %trunc_ln371" [FFT.cpp:371]   --->   Operation 61 'sparsemux' 'tw_38_i' <Predicate = true> <Delay = 0.78> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.78ns)   --->   "%tw = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i4, i4 0, i32 0.83147, i4 4, i32 0.19509, i4 8, i32 -0.55557, i4 12, i32 -0.980785, i32 <undef>, i4 %trunc_ln371" [FFT.cpp:371]   --->   Operation 62 'sparsemux' 'tw' <Predicate = true> <Delay = 0.78> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.78ns)   --->   "%tw_37_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i4, i4 0, i32 -0.19509, i4 4, i32 -0.83147, i4 8, i32 -0.980785, i4 12, i32 -0.55557, i32 <undef>, i4 %trunc_ln371" [FFT.cpp:371]   --->   Operation 63 'sparsemux' 'tw_37_i' <Predicate = true> <Delay = 0.78> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.78ns)   --->   "%tw_39_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i4, i4 0, i32 -0.382683, i4 4, i32 -0.92388, i4 8, i32 -0.92388, i4 12, i32 -0.382683, i32 <undef>, i4 %trunc_ln371" [FFT.cpp:371]   --->   Operation 64 'sparsemux' 'tw_39_i' <Predicate = true> <Delay = 0.78> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.78ns)   --->   "%tw_18 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i4, i4 0, i32 -0.55557, i4 4, i32 -0.980785, i4 8, i32 -0.83147, i4 12, i32 -0.19509, i32 <undef>, i4 %trunc_ln371" [FFT.cpp:371]   --->   Operation 65 'sparsemux' 'tw_18' <Predicate = true> <Delay = 0.78> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 66 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 67 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 68 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 69 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr"   --->   Operation 70 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 71 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1"   --->   Operation 72 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 73 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr"   --->   Operation 74 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 75 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1"   --->   Operation 76 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 77 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr"   --->   Operation 78 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 79 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1"   --->   Operation 80 'muxlogic' 'muxLogicRAMAddr_to_d1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (0.41ns) (share mux size 2)   --->   "%d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 81 'load' 'd1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr"   --->   Operation 82 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 83 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1"   --->   Operation 84 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 85 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr"   --->   Operation 86 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 87 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1"   --->   Operation 88 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 89 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr"   --->   Operation 90 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 91 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d1_18 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1"   --->   Operation 92 'muxlogic' 'muxLogicRAMAddr_to_d1_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (0.41ns) (share mux size 2)   --->   "%d1_18 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 93 'load' 'd1_18' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 94 [1/1] (0.59ns)   --->   "%k = add i5 %select_ln368, i5 4" [FFT.cpp:371]   --->   Operation 94 'add' 'k' <Predicate = true> <Delay = 0.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %k, i32 4" [FFT.cpp:371]   --->   Operation 95 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.24ns)   --->   "%xor_ln371 = xor i1 %tmp_4, i1 1" [FFT.cpp:371]   --->   Operation 96 'xor' 'xor_ln371' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.62ns)   --->   "%add_ln368 = add i9 %m, i9 32" [FFT.cpp:368]   --->   Operation 97 'add' 'add_ln368' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.48ns)   --->   "%icmp_ln368 = icmp_eq  i5 %indvar_flatten190_load, i5 31" [FFT.cpp:368]   --->   Operation 98 'icmp' 'icmp_ln368' <Predicate = true> <Delay = 0.48> <CoreInst = "ICmp_EQ">   --->   Core 152 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.37ns)   --->   "%store_ln368 = store i9 %add_ln368, i9 %add_ln368194" [FFT.cpp:368]   --->   Operation 99 'store' 'store_ln368' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 100 [1/1] (0.38ns)   --->   "%store_ln371 = store i5 %k, i5 %k192" [FFT.cpp:371]   --->   Operation 100 'store' 'store_ln371' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 101 [1/1] (0.37ns)   --->   "%store_ln368 = store i9 %m, i9 %m191" [FFT.cpp:368]   --->   Operation 101 'store' 'store_ln368' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 102 [1/1] (0.38ns)   --->   "%store_ln368 = store i5 %add_ln368_3, i5 %indvar_flatten190" [FFT.cpp:368]   --->   Operation 102 'store' 'store_ln368' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln368 = br i1 %icmp_ln368, void %for.inc116.i, void %FFT_stage_spatial_unroll<5>.exit" [FFT.cpp:368]   --->   Operation 103 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.90>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @R_Pair_loop_R_Group_loop_str"   --->   Operation 104 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 105 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%specperformance_ln369 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73" [FFT.cpp:369]   --->   Operation 106 'specperformance' 'specperformance_ln369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_73" [FFT.cpp:0]   --->   Operation 107 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%d0_real = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 108 'load' 'd0_real' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 109 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%d0_imag = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 109 'load' 'd0_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 110 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%a = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 110 'load' 'a' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 111 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%d1_real_10 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 111 'load' 'd1_real_10' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 112 [1/1] (0.43ns)   --->   "%switch_ln13 = switch i4 %trunc_ln371, void %fpga_resource_hint.if.then4.i.69, i4 8, void %if.then.i.i, i4 0, void %fpga_resource_hint.for.inc113.67" [FFT.cpp:13->FFT.cpp:381]   --->   Operation 112 'switch' 'switch_ln13' <Predicate = true> <Delay = 0.43>
ST_2 : Operation 113 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd = muxlogic i32 %d1_real_10"   --->   Operation 113 'muxlogic' 'muxLogicI0_to_bd' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.70>
ST_2 : Operation 114 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd = muxlogic i32 %d"   --->   Operation 114 'muxlogic' 'muxLogicI1_to_bd' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.70>
ST_2 : Operation 115 [1/1] (2.13ns) (share mux size 8)   --->   "%bd = fmul i32 %d1_real_10, i32 %d" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 115 'fmul' 'bd' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc = muxlogic i32 %d1_real_10"   --->   Operation 116 'muxlogic' 'muxLogicI0_to_bc' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.70>
ST_2 : Operation 117 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc = muxlogic i32 %c"   --->   Operation 117 'muxlogic' 'muxLogicI1_to_bc' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.70>
ST_2 : Operation 118 [1/1] (2.13ns) (share mux size 8)   --->   "%bc = fmul i32 %d1_real_10, i32 %c" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 118 'fmul' 'bc' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 119 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 120 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 120 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 121 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 121 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 122 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 122 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 123 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 123 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 124 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 124 'load' 'd1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 125 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 125 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 126 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 126 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 127 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd_11_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1"   --->   Operation 127 'muxlogic' 'muxLogicI0_to_bd_11_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 128 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd_11_i = muxlogic i32 %tw_37_i"   --->   Operation 128 'muxlogic' 'muxLogicI1_to_bd_11_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 129 [1/1] (2.13ns) (share mux size 8)   --->   "%bd_11_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1, i32 %tw_37_i" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 129 'fmul' 'bd_11_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc_11_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1"   --->   Operation 130 'muxlogic' 'muxLogicI0_to_bc_11_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 131 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc_11_i = muxlogic i32 %tw_36_i"   --->   Operation 131 'muxlogic' 'muxLogicI1_to_bc_11_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 132 [1/1] (2.13ns) (share mux size 8)   --->   "%bc_11_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1, i32 %tw_36_i" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 132 'fmul' 'bc_11_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 133 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 134 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 134 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 135 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1"   --->   Operation 135 'muxlogic' 'muxLogicI0_to_bd_1_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 136 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd_1_i = muxlogic i32 %tw_39_i"   --->   Operation 136 'muxlogic' 'muxLogicI1_to_bd_1_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 137 [1/1] (2.13ns) (share mux size 8)   --->   "%bd_1_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1, i32 %tw_39_i" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 137 'fmul' 'bd_1_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1"   --->   Operation 138 'muxlogic' 'muxLogicI0_to_bc_1_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 139 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc_1_i = muxlogic i32 %tw_38_i"   --->   Operation 139 'muxlogic' 'muxLogicI1_to_bc_1_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 140 [1/1] (2.13ns) (share mux size 8)   --->   "%bc_1_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1, i32 %tw_38_i" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 140 'fmul' 'bc_1_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 141 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 142 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%d1_18 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 142 'load' 'd1_18' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 143 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd_4 = muxlogic i32 %d1_18"   --->   Operation 143 'muxlogic' 'muxLogicI0_to_bd_4' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 144 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd_4 = muxlogic i32 %tw_18"   --->   Operation 144 'muxlogic' 'muxLogicI1_to_bd_4' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 145 [1/1] (2.13ns) (share mux size 8)   --->   "%bd_4 = fmul i32 %d1_18, i32 %tw_18" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 145 'fmul' 'bd_4' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc_4 = muxlogic i32 %d1_18"   --->   Operation 146 'muxlogic' 'muxLogicI0_to_bc_4' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 147 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc_4 = muxlogic i32 %tw"   --->   Operation 147 'muxlogic' 'muxLogicI1_to_bc_4' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 148 [1/1] (2.13ns) (share mux size 8)   --->   "%bc_4 = fmul i32 %d1_18, i32 %tw" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 148 'fmul' 'bc_4' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 3> <Delay = 2.88>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %a" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 149 'bitcast' 'bitcast_ln16' <Predicate = (trunc_ln371 == 8)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln16, i32 31" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 150 'bitselect' 'bit_sel' <Predicate = (trunc_ln371 == 8)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.24ns)   --->   "%xor_ln16 = xor i1 %bit_sel, i1 1" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 151 'xor' 'xor_ln16' <Predicate = (trunc_ln371 == 8)> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i32 %bitcast_ln16" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 152 'trunc' 'trunc_ln16' <Predicate = (trunc_ln371 == 8)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln16, i31 %trunc_ln16" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 153 'bitconcatenate' 'xor_ln' <Predicate = (trunc_ln371 == 8)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%d1_imag_10 = bitcast i32 %xor_ln" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 154 'bitcast' 'd1_imag_10' <Predicate = (trunc_ln371 == 8)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.43ns)   --->   "%br_ln17 = br void %fpga_resource_hint.for.inc113.67" [FFT.cpp:17->FFT.cpp:381]   --->   Operation 155 'br' 'br_ln17' <Predicate = (trunc_ln371 == 8)> <Delay = 0.43>
ST_3 : Operation 156 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real = muxlogic i32 %a"   --->   Operation 156 'muxlogic' 'muxLogicI0_to_d1_real' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 157 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real = muxlogic i32 %c"   --->   Operation 157 'muxlogic' 'muxLogicI1_to_d1_real' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 158 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real = muxlogic i32 %bd"   --->   Operation 158 'muxlogic' 'muxLogicI2_to_d1_real' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real = fmsub i32 @_ssdm_op_FMSUB, i32 %a, i32 %c, i32 %bd" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 159 'fmsub' 'd1_real' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 160 'specfucore' 'specfucore_ln19' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 161 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag = muxlogic i32 %a"   --->   Operation 161 'muxlogic' 'muxLogicI0_to_d1_imag' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 162 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag = muxlogic i32 %d"   --->   Operation 162 'muxlogic' 'muxLogicI1_to_d1_imag' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 163 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag = muxlogic i32 %bc"   --->   Operation 163 'muxlogic' 'muxLogicI2_to_d1_imag' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag = fmadd i32 @_ssdm_op_FMADD, i32 %a, i32 %d, i32 %bc" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 164 'fmadd' 'd1_imag' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 165 'specfucore' 'specfucore_ln20' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 166 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_18_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1"   --->   Operation 166 'muxlogic' 'muxLogicI0_to_d1_real_18_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_18_i = muxlogic i32 %tw_36_i"   --->   Operation 167 'muxlogic' 'muxLogicI1_to_d1_real_18_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_18_i = muxlogic i32 %bd_11_i"   --->   Operation 168 'muxlogic' 'muxLogicI2_to_d1_real_18_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real_18_i = fmsub i32 @_ssdm_op_FMSUB, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1, i32 %tw_36_i, i32 %bd_11_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 169 'fmsub' 'd1_real_18_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_18_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 170 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_18_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1"   --->   Operation 171 'muxlogic' 'muxLogicI0_to_d1_imag_18_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_18_i = muxlogic i32 %tw_37_i"   --->   Operation 172 'muxlogic' 'muxLogicI1_to_d1_imag_18_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_18_i = muxlogic i32 %bc_11_i"   --->   Operation 173 'muxlogic' 'muxLogicI2_to_d1_imag_18_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag_18_i = fmadd i32 @_ssdm_op_FMADD, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1, i32 %tw_37_i, i32 %bc_11_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 174 'fmadd' 'd1_imag_18_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_18_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 175 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1"   --->   Operation 176 'muxlogic' 'muxLogicI0_to_d1_real_2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_2_i = muxlogic i32 %tw_38_i"   --->   Operation 177 'muxlogic' 'muxLogicI1_to_d1_real_2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_2_i = muxlogic i32 %bd_1_i"   --->   Operation 178 'muxlogic' 'muxLogicI2_to_d1_real_2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real_2_i = fmsub i32 @_ssdm_op_FMSUB, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1, i32 %tw_38_i, i32 %bd_1_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 179 'fmsub' 'd1_real_2_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_2_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 180 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1"   --->   Operation 181 'muxlogic' 'muxLogicI0_to_d1_imag_2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_2_i = muxlogic i32 %tw_39_i"   --->   Operation 182 'muxlogic' 'muxLogicI1_to_d1_imag_2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_2_i = muxlogic i32 %bc_1_i"   --->   Operation 183 'muxlogic' 'muxLogicI2_to_d1_imag_2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag_2_i = fmadd i32 @_ssdm_op_FMADD, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1, i32 %tw_39_i, i32 %bc_1_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 184 'fmadd' 'd1_imag_2_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_2_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 185 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_12 = muxlogic i32 %d1"   --->   Operation 186 'muxlogic' 'muxLogicI0_to_d1_real_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_12 = muxlogic i32 %tw"   --->   Operation 187 'muxlogic' 'muxLogicI1_to_d1_real_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_12 = muxlogic i32 %bd_4"   --->   Operation 188 'muxlogic' 'muxLogicI2_to_d1_real_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real_12 = fmsub i32 @_ssdm_op_FMSUB, i32 %d1, i32 %tw, i32 %bd_4" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 189 'fmsub' 'd1_real_12' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_12, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 190 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_12 = muxlogic i32 %d1"   --->   Operation 191 'muxlogic' 'muxLogicI0_to_d1_imag_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_12 = muxlogic i32 %tw_18"   --->   Operation 192 'muxlogic' 'muxLogicI1_to_d1_imag_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_12 = muxlogic i32 %bc_4"   --->   Operation 193 'muxlogic' 'muxLogicI2_to_d1_imag_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag_12 = fmadd i32 @_ssdm_op_FMADD, i32 %d1, i32 %tw_18, i32 %bc_4" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 194 'fmadd' 'd1_imag_12' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_12, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 195 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.43>
ST_4 : Operation 196 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real = muxlogic i32 %a"   --->   Operation 196 'muxlogic' 'muxLogicI0_to_d1_real' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.43>
ST_4 : Operation 197 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real = muxlogic i32 %c"   --->   Operation 197 'muxlogic' 'muxLogicI1_to_d1_real' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.43>
ST_4 : Operation 198 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real = muxlogic i32 %bd"   --->   Operation 198 'muxlogic' 'muxLogicI2_to_d1_real' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.43>
ST_4 : Operation 199 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag = muxlogic i32 %a"   --->   Operation 199 'muxlogic' 'muxLogicI0_to_d1_imag' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.43>
ST_4 : Operation 200 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag = muxlogic i32 %d"   --->   Operation 200 'muxlogic' 'muxLogicI1_to_d1_imag' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.43>
ST_4 : Operation 201 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag = muxlogic i32 %bc"   --->   Operation 201 'muxlogic' 'muxLogicI2_to_d1_imag' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.43>
ST_4 : Operation 202 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_18_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1"   --->   Operation 202 'muxlogic' 'muxLogicI0_to_d1_real_18_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 203 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_18_i = muxlogic i32 %tw_36_i"   --->   Operation 203 'muxlogic' 'muxLogicI1_to_d1_real_18_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 204 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_18_i = muxlogic i32 %bd_11_i"   --->   Operation 204 'muxlogic' 'muxLogicI2_to_d1_real_18_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 205 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_18_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1"   --->   Operation 205 'muxlogic' 'muxLogicI0_to_d1_imag_18_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 206 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_18_i = muxlogic i32 %tw_37_i"   --->   Operation 206 'muxlogic' 'muxLogicI1_to_d1_imag_18_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 207 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_18_i = muxlogic i32 %bc_11_i"   --->   Operation 207 'muxlogic' 'muxLogicI2_to_d1_imag_18_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 208 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1"   --->   Operation 208 'muxlogic' 'muxLogicI0_to_d1_real_2_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 209 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_2_i = muxlogic i32 %tw_38_i"   --->   Operation 209 'muxlogic' 'muxLogicI1_to_d1_real_2_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 210 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_2_i = muxlogic i32 %bd_1_i"   --->   Operation 210 'muxlogic' 'muxLogicI2_to_d1_real_2_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 211 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1"   --->   Operation 211 'muxlogic' 'muxLogicI0_to_d1_imag_2_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 212 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_2_i = muxlogic i32 %tw_39_i"   --->   Operation 212 'muxlogic' 'muxLogicI1_to_d1_imag_2_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 213 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_2_i = muxlogic i32 %bc_1_i"   --->   Operation 213 'muxlogic' 'muxLogicI2_to_d1_imag_2_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 214 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_12 = muxlogic i32 %d1"   --->   Operation 214 'muxlogic' 'muxLogicI0_to_d1_real_12' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 215 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_12 = muxlogic i32 %tw"   --->   Operation 215 'muxlogic' 'muxLogicI1_to_d1_real_12' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 216 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_12 = muxlogic i32 %bd_4"   --->   Operation 216 'muxlogic' 'muxLogicI2_to_d1_real_12' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 217 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_12 = muxlogic i32 %d1"   --->   Operation 217 'muxlogic' 'muxLogicI0_to_d1_imag_12' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 218 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_12 = muxlogic i32 %tw_18"   --->   Operation 218 'muxlogic' 'muxLogicI1_to_d1_imag_12' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 219 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_12 = muxlogic i32 %bc_4"   --->   Operation 219 'muxlogic' 'muxLogicI2_to_d1_imag_12' <Predicate = true> <Delay = 0.43>

State 5 <SV = 4> <Delay = 1.22>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%rbegin20_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 220 'specregionbegin' 'rbegin20_i' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%rend22_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin20_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 221 'specregionend' 'rend22_i' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 222 'specregionbegin' 'rbegin19_i' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin19_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 223 'specregionend' 'rend20_i' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.43ns)   --->   "%br_ln30 = br void %fpga_resource_hint.for.inc113.67" [FFT.cpp:30->FFT.cpp:381]   --->   Operation 224 'br' 'br_ln30' <Predicate = (trunc_ln371 != 8 & trunc_ln371 != 0)> <Delay = 0.43>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%d1_real_11 = phi i32 %d1_real_10, void %if.then.i.i, i32 %d1_real, void %fpga_resource_hint.if.then4.i.69, i32 %a, void %for.inc116.i"   --->   Operation 225 'phi' 'd1_real_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%d1_imag_11 = phi i32 %d1_imag_10, void %if.then.i.i, i32 %d1_imag, void %fpga_resource_hint.if.then4.i.69, i32 %d1_real_10, void %for.inc116.i"   --->   Operation 226 'phi' 'd1_imag_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0_real"   --->   Operation 227 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 228 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1_real_11"   --->   Operation 228 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 229 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_imag"   --->   Operation 229 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 230 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_imag_11"   --->   Operation 230 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 231 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0_real"   --->   Operation 231 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 232 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1_real_11"   --->   Operation 232 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 233 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_imag"   --->   Operation 233 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 234 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_imag_11"   --->   Operation 234 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 235 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_11_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load"   --->   Operation 235 'muxlogic' 'muxLogicI0_to_d2_real_11_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 236 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_11_i = muxlogic i32 %d1_real_18_i"   --->   Operation 236 'muxlogic' 'muxLogicI1_to_d2_real_11_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 237 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_11_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load"   --->   Operation 237 'muxlogic' 'muxLogicI0_to_d2_imag_11_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 238 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_11_i = muxlogic i32 %d1_imag_18_i"   --->   Operation 238 'muxlogic' 'muxLogicI1_to_d2_imag_11_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 239 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_11_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load"   --->   Operation 239 'muxlogic' 'muxLogicI0_to_d3_real_11_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 240 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_11_i = muxlogic i32 %d1_real_18_i"   --->   Operation 240 'muxlogic' 'muxLogicI1_to_d3_real_11_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 241 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_11_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load"   --->   Operation 241 'muxlogic' 'muxLogicI0_to_d3_imag_11_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 242 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_11_i = muxlogic i32 %d1_imag_18_i"   --->   Operation 242 'muxlogic' 'muxLogicI1_to_d3_imag_11_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 243 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load"   --->   Operation 243 'muxlogic' 'muxLogicI0_to_d2_real_1_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 244 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_1_i = muxlogic i32 %d1_real_2_i"   --->   Operation 244 'muxlogic' 'muxLogicI1_to_d2_real_1_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 245 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load"   --->   Operation 245 'muxlogic' 'muxLogicI0_to_d2_imag_1_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 246 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_1_i = muxlogic i32 %d1_imag_2_i"   --->   Operation 246 'muxlogic' 'muxLogicI1_to_d2_imag_1_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 247 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load"   --->   Operation 247 'muxlogic' 'muxLogicI0_to_d3_real_1_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 248 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_1_i = muxlogic i32 %d1_real_2_i"   --->   Operation 248 'muxlogic' 'muxLogicI1_to_d3_real_1_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 249 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load"   --->   Operation 249 'muxlogic' 'muxLogicI0_to_d3_imag_1_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 250 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_1_i = muxlogic i32 %d1_imag_2_i"   --->   Operation 250 'muxlogic' 'muxLogicI1_to_d3_imag_1_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 251 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_4 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load"   --->   Operation 251 'muxlogic' 'muxLogicI0_to_d2_real_4' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 252 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_4 = muxlogic i32 %d1_real_12"   --->   Operation 252 'muxlogic' 'muxLogicI1_to_d2_real_4' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 253 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_4 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load"   --->   Operation 253 'muxlogic' 'muxLogicI0_to_d2_imag_4' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 254 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_4 = muxlogic i32 %d1_imag_12"   --->   Operation 254 'muxlogic' 'muxLogicI1_to_d2_imag_4' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 255 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_4 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load"   --->   Operation 255 'muxlogic' 'muxLogicI0_to_d3_real_4' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 256 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_4 = muxlogic i32 %d1_real_12"   --->   Operation 256 'muxlogic' 'muxLogicI1_to_d3_real_4' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 257 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_4 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load"   --->   Operation 257 'muxlogic' 'muxLogicI0_to_d3_imag_4' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 258 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_4 = muxlogic i32 %d1_imag_12"   --->   Operation 258 'muxlogic' 'muxLogicI1_to_d3_imag_4' <Predicate = true> <Delay = 0.78>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 259 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0_real"   --->   Operation 259 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 260 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1_real_11"   --->   Operation 260 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 261 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_11" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 261 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_imag"   --->   Operation 262 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 263 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_imag_11"   --->   Operation 263 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 264 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_11" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 264 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0_real"   --->   Operation 265 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 266 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1_real_11"   --->   Operation 266 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 267 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_11" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 267 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 268 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_imag"   --->   Operation 268 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 269 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_imag_11"   --->   Operation 269 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 270 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_11" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 270 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 271 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_11_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load"   --->   Operation 271 'muxlogic' 'muxLogicI0_to_d2_real_11_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 272 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_11_i = muxlogic i32 %d1_real_18_i"   --->   Operation 272 'muxlogic' 'muxLogicI1_to_d2_real_11_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 273 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_11_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_18_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 273 'fadd' 'd2_real_11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 274 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_11_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load"   --->   Operation 274 'muxlogic' 'muxLogicI0_to_d2_imag_11_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 275 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_11_i = muxlogic i32 %d1_imag_18_i"   --->   Operation 275 'muxlogic' 'muxLogicI1_to_d2_imag_11_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 276 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_11_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_18_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 276 'fadd' 'd2_imag_11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 277 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_11_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load"   --->   Operation 277 'muxlogic' 'muxLogicI0_to_d3_real_11_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 278 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_11_i = muxlogic i32 %d1_real_18_i"   --->   Operation 278 'muxlogic' 'muxLogicI1_to_d3_real_11_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 279 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_11_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_18_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 279 'fsub' 'd3_real_11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 280 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_11_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load"   --->   Operation 280 'muxlogic' 'muxLogicI0_to_d3_imag_11_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 281 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_11_i = muxlogic i32 %d1_imag_18_i"   --->   Operation 281 'muxlogic' 'muxLogicI1_to_d3_imag_11_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 282 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_11_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_18_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 282 'fsub' 'd3_imag_11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 283 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load"   --->   Operation 283 'muxlogic' 'muxLogicI0_to_d2_real_1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 284 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_1_i = muxlogic i32 %d1_real_2_i"   --->   Operation 284 'muxlogic' 'muxLogicI1_to_d2_real_1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 285 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load, i32 %d1_real_2_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 285 'fadd' 'd2_real_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 286 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load"   --->   Operation 286 'muxlogic' 'muxLogicI0_to_d2_imag_1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 287 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_1_i = muxlogic i32 %d1_imag_2_i"   --->   Operation 287 'muxlogic' 'muxLogicI1_to_d2_imag_1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 288 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load, i32 %d1_imag_2_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 288 'fadd' 'd2_imag_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 289 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load"   --->   Operation 289 'muxlogic' 'muxLogicI0_to_d3_real_1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 290 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_1_i = muxlogic i32 %d1_real_2_i"   --->   Operation 290 'muxlogic' 'muxLogicI1_to_d3_real_1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 291 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load, i32 %d1_real_2_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 291 'fsub' 'd3_real_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 292 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load"   --->   Operation 292 'muxlogic' 'muxLogicI0_to_d3_imag_1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 293 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_1_i = muxlogic i32 %d1_imag_2_i"   --->   Operation 293 'muxlogic' 'muxLogicI1_to_d3_imag_1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 294 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load, i32 %d1_imag_2_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 294 'fsub' 'd3_imag_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 295 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_4 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load"   --->   Operation 295 'muxlogic' 'muxLogicI0_to_d2_real_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 296 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_4 = muxlogic i32 %d1_real_12"   --->   Operation 296 'muxlogic' 'muxLogicI1_to_d2_real_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 297 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_4 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load, i32 %d1_real_12" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 297 'fadd' 'd2_real_4' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 298 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_4 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load"   --->   Operation 298 'muxlogic' 'muxLogicI0_to_d2_imag_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 299 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_4 = muxlogic i32 %d1_imag_12"   --->   Operation 299 'muxlogic' 'muxLogicI1_to_d2_imag_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 300 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_4 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load, i32 %d1_imag_12" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 300 'fadd' 'd2_imag_4' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 301 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_4 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load"   --->   Operation 301 'muxlogic' 'muxLogicI0_to_d3_real_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 302 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_4 = muxlogic i32 %d1_real_12"   --->   Operation 302 'muxlogic' 'muxLogicI1_to_d3_real_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 303 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_4 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load, i32 %d1_real_12" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 303 'fsub' 'd3_real_4' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 304 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_4 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load"   --->   Operation 304 'muxlogic' 'muxLogicI0_to_d3_imag_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 305 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_4 = muxlogic i32 %d1_imag_12"   --->   Operation 305 'muxlogic' 'muxLogicI1_to_d3_imag_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 306 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_4 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load, i32 %d1_imag_12" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 306 'fsub' 'd3_imag_4' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 307 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_11" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 307 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 308 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_11" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 308 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 309 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_11" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 309 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 310 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_11" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 310 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 311 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_11_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_18_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 311 'fadd' 'd2_real_11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 312 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_11_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_18_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 312 'fadd' 'd2_imag_11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 313 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_11_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_18_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 313 'fsub' 'd3_real_11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 314 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_11_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_18_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 314 'fsub' 'd3_imag_11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 315 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load, i32 %d1_real_2_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 315 'fadd' 'd2_real_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 316 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load, i32 %d1_imag_2_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 316 'fadd' 'd2_imag_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 317 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load, i32 %d1_real_2_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 317 'fsub' 'd3_real_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 318 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load, i32 %d1_imag_2_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 318 'fsub' 'd3_imag_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 319 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_4 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load, i32 %d1_real_12" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 319 'fadd' 'd2_real_4' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 320 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_4 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load, i32 %d1_imag_12" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 320 'fadd' 'd2_imag_4' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 321 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_4 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load, i32 %d1_real_12" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 321 'fsub' 'd3_real_4' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 322 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_4 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load, i32 %d1_imag_12" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 322 'fsub' 'd3_imag_4' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 323 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_11" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 323 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 324 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_11" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 324 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 325 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_11" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 325 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 326 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_11" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 326 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 327 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_11_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_18_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 327 'fadd' 'd2_real_11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 328 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_11_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_18_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 328 'fadd' 'd2_imag_11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 329 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_11_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_18_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 329 'fsub' 'd3_real_11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 330 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_11_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_18_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 330 'fsub' 'd3_imag_11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 331 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load, i32 %d1_real_2_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 331 'fadd' 'd2_real_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 332 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load, i32 %d1_imag_2_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 332 'fadd' 'd2_imag_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 333 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load, i32 %d1_real_2_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 333 'fsub' 'd3_real_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 334 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load, i32 %d1_imag_2_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 334 'fsub' 'd3_imag_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 335 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_4 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load, i32 %d1_real_12" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 335 'fadd' 'd2_real_4' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 336 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_4 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load, i32 %d1_imag_12" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 336 'fadd' 'd2_imag_4' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 337 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_4 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load, i32 %d1_real_12" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 337 'fsub' 'd3_real_4' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 338 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_4 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load, i32 %d1_imag_12" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 338 'fsub' 'd3_imag_4' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.48>
ST_9 : Operation 339 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_11" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 339 'fadd' 'd2_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 340 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 341 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_11" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 341 'fadd' 'd2_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 342 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 343 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_11" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 343 'fsub' 'd3_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 344 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 345 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_11" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 345 'fsub' 'd3_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 346 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 347 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 347 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 348 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 349 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 349 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 350 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 351 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 352 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 352 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 353 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_11_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_18_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 353 'fadd' 'd2_real_11_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 354 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_11_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 354 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 355 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_11_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_18_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 355 'fadd' 'd2_imag_11_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 356 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_11_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 356 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 357 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_11_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_18_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 357 'fsub' 'd3_real_11_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 358 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_11_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 358 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 359 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_11_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_18_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 359 'fsub' 'd3_imag_11_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 360 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_11_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 360 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 361 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load, i32 %d1_real_2_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 361 'fadd' 'd2_real_1_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 362 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_1_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 362 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 363 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load, i32 %d1_imag_2_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 363 'fadd' 'd2_imag_1_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_1_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 364 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 365 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load, i32 %d1_real_2_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 365 'fsub' 'd3_real_1_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 366 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_1_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 366 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 367 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load, i32 %d1_imag_2_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 367 'fsub' 'd3_imag_1_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 368 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_1_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 368 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 369 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_4 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load, i32 %d1_real_12" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 369 'fadd' 'd2_real_4' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 370 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_4, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 370 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 371 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_4 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load, i32 %d1_imag_12" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 371 'fadd' 'd2_imag_4' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 372 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_4, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 372 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 373 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_4 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load, i32 %d1_real_12" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 373 'fsub' 'd3_real_4' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 374 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_4, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 374 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 375 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_4 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load, i32 %d1_imag_12" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 375 'fsub' 'd3_imag_4' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 376 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_4, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 376 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 377 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 377 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 378 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 378 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 379 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real"   --->   Operation 379 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 380 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr"   --->   Operation 380 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 381 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 381 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 382 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_11_i"   --->   Operation 382 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 383 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr"   --->   Operation 383 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 384 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real_11_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 384 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 385 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_1_i"   --->   Operation 385 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 386 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr"   --->   Operation 386 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 387 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real_1_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 387 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 388 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_4"   --->   Operation 388 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 389 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr"   --->   Operation 389 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 390 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real_4, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 390 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 391 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag"   --->   Operation 391 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 392 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr"   --->   Operation 392 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 393 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 393 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 394 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_11_i"   --->   Operation 394 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 395 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr"   --->   Operation 395 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 396 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag_11_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 396 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 397 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_1_i"   --->   Operation 397 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 398 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr"   --->   Operation 398 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 399 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag_1_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 399 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 400 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_4"   --->   Operation 400 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 401 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr"   --->   Operation 401 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 402 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag_4, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 402 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 0.41>
ST_10 : Operation 403 [1/1] (0.00ns)   --->   "%rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_87" [FFT.cpp:41->FFT.cpp:381]   --->   Operation 403 'specregionbegin' 'rbegin17_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 404 [1/1] (0.00ns)   --->   "%rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_87, i32 %rbegin17_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 404 'specregionend' 'rend18_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 405 [1/1] (0.00ns)   --->   "%rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 405 'specregionbegin' 'rbegin15_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 406 [1/1] (0.00ns)   --->   "%rend16_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin15_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 406 'specregionend' 'rend16_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 407 [1/1] (0.00ns)   --->   "%rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_85" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 407 'specregionbegin' 'rbegin13_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 408 [1/1] (0.00ns)   --->   "%rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_85, i32 %rbegin13_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 408 'specregionend' 'rend14_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 409 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_84" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 409 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 410 [1/1] (0.00ns)   --->   "%rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_84, i32 %rbegin11_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 410 'specregionend' 'rend12_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 411 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 411 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 412 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 412 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 413 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 413 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 414 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 414 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 415 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 415 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 416 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 416 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 417 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_83" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 417 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 418 [1/1] (0.00ns)   --->   "%rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_83, i32 %rbegin9_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 418 'specregionend' 'rend10_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 419 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 419 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 420 [1/1] (0.00ns)   --->   "%rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin7_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 420 'specregionend' 'rend8_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 421 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81" [FFT.cpp:41->FFT.cpp:381]   --->   Operation 421 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 422 [1/1] (0.00ns)   --->   "%rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin5_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 422 'specregionend' 'rend6_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 423 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 423 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 424 [1/1] (0.00ns)   --->   "%rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin3_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 424 'specregionend' 'rend4_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 425 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_108" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 425 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 426 [1/1] (0.00ns)   --->   "%rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_108, i32 %rbegin1_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 426 'specregionend' 'rend2_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 427 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 427 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 428 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 428 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 429 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 429 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 430 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 430 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 431 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real"   --->   Operation 431 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 432 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_2"   --->   Operation 432 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 433 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 433 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 434 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_11_i"   --->   Operation 434 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 435 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_2"   --->   Operation 435 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 436 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real_11_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 436 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 437 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_1_i"   --->   Operation 437 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 438 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_2"   --->   Operation 438 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 439 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real_1_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 439 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 440 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_4"   --->   Operation 440 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 441 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_2"   --->   Operation 441 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 442 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real_4, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 442 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 443 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag"   --->   Operation 443 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 444 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_2"   --->   Operation 444 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 445 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 445 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 446 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_11_i"   --->   Operation 446 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 447 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_2"   --->   Operation 447 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 448 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag_11_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 448 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 449 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_1_i"   --->   Operation 449 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 450 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_2"   --->   Operation 450 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 451 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag_1_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 451 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 452 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_4"   --->   Operation 452 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 453 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_2"   --->   Operation 453 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 454 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag_4, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 454 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 455 [1/1] (0.38ns)   --->   "%ret_ln368 = ret" [FFT.cpp:368]   --->   Operation 455 'ret' 'ret_ln368' <Predicate = (icmp_ln368)> <Delay = 0.38>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten190                                                                          (alloca           ) [ 01000000000]
m191                                                                                       (alloca           ) [ 01000000000]
k192                                                                                       (alloca           ) [ 01000000000]
add_ln368194                                                                               (alloca           ) [ 01000000000]
store_ln0                                                                                  (store            ) [ 00000000000]
store_ln0                                                                                  (store            ) [ 00000000000]
store_ln0                                                                                  (store            ) [ 00000000000]
store_ln0                                                                                  (store            ) [ 00000000000]
br_ln0                                                                                     (br               ) [ 00000000000]
icmp_ln371193                                                                              (phi              ) [ 01000000000]
indvar_flatten190_load                                                                     (load             ) [ 00000000000]
m191_load                                                                                  (load             ) [ 00000000000]
k192_load                                                                                  (load             ) [ 00000000000]
add_ln368194_load                                                                          (load             ) [ 00000000000]
add_ln368_3                                                                                (add              ) [ 00000000000]
select_ln368                                                                               (select           ) [ 00000000000]
m                                                                                          (select           ) [ 00000000000]
trunc_ln371                                                                                (trunc            ) [ 01111111111]
c                                                                                          (sparsemux        ) [ 01111000000]
d                                                                                          (sparsemux        ) [ 01111000000]
tmp                                                                                        (partselect       ) [ 00000000000]
tmp_s                                                                                      (partselect       ) [ 00000000000]
lshr_ln                                                                                    (bitconcatenate   ) [ 00000000000]
zext_ln381                                                                                 (zext             ) [ 01111111110]
tmp_225                                                                                    (partselect       ) [ 00000000000]
or_ln7                                                                                     (bitconcatenate   ) [ 00000000000]
zext_ln7                                                                                   (zext             ) [ 01111111111]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr                      (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr                      (getelementptr    ) [ 01100000000]
muxLogicRAMAddr_to_d0_real                                                                 (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_d0_imag                                                                 (muxlogic         ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1                    (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1                    (getelementptr    ) [ 01100000000]
muxLogicRAMAddr_to_a                                                                       (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_d1_real_10                                                              (muxlogic         ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr                      (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr                      (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1                    (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1                    (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr                      (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr                      (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1                    (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1                    (getelementptr    ) [ 01100000000]
tw_36_i                                                                                    (sparsemux        ) [ 01111000000]
tw_38_i                                                                                    (sparsemux        ) [ 01111000000]
tw                                                                                         (sparsemux        ) [ 01111000000]
tw_37_i                                                                                    (sparsemux        ) [ 01111000000]
tw_39_i                                                                                    (sparsemux        ) [ 01111000000]
tw_18                                                                                      (sparsemux        ) [ 01111000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr                      (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr                      (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1                    (getelementptr    ) [ 01100000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1                    (getelementptr    ) [ 01100000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load   (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1 (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load   (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1 (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load   (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_d1                                                                      (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load   (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1 (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load   (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1 (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load   (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_d1_18                                                                   (muxlogic         ) [ 00000000000]
k                                                                                          (add              ) [ 00000000000]
tmp_4                                                                                      (bitselect        ) [ 00000000000]
xor_ln371                                                                                  (xor              ) [ 01000000000]
add_ln368                                                                                  (add              ) [ 00000000000]
icmp_ln368                                                                                 (icmp             ) [ 01111111111]
store_ln368                                                                                (store            ) [ 00000000000]
store_ln371                                                                                (store            ) [ 00000000000]
store_ln368                                                                                (store            ) [ 00000000000]
store_ln368                                                                                (store            ) [ 00000000000]
br_ln368                                                                                   (br               ) [ 01000000000]
specloopname_ln0                                                                           (specloopname     ) [ 00000000000]
speclooptripcount_ln0                                                                      (speclooptripcount) [ 00000000000]
specperformance_ln369                                                                      (specperformance  ) [ 00000000000]
specpipeline_ln0                                                                           (specpipeline     ) [ 00000000000]
d0_real                                                                                    (load             ) [ 01011111110]
d0_imag                                                                                    (load             ) [ 01011111110]
a                                                                                          (load             ) [ 01111100000]
d1_real_10                                                                                 (load             ) [ 01111100000]
switch_ln13                                                                                (switch           ) [ 01111100000]
muxLogicI0_to_bd                                                                           (muxlogic         ) [ 00000000000]
muxLogicI1_to_bd                                                                           (muxlogic         ) [ 00000000000]
bd                                                                                         (fmul             ) [ 01011000000]
muxLogicI0_to_bc                                                                           (muxlogic         ) [ 00000000000]
muxLogicI1_to_bc                                                                           (muxlogic         ) [ 00000000000]
bc                                                                                         (fmul             ) [ 01011000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load                      (load             ) [ 01011111110]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1                    (load             ) [ 01011000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load                      (load             ) [ 01011111110]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1                    (load             ) [ 01011000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load                      (load             ) [ 01011111110]
d1                                                                                         (load             ) [ 01011000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load                      (load             ) [ 01011111110]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1                    (load             ) [ 00000000000]
muxLogicI0_to_bd_11_i                                                                      (muxlogic         ) [ 00000000000]
muxLogicI1_to_bd_11_i                                                                      (muxlogic         ) [ 00000000000]
bd_11_i                                                                                    (fmul             ) [ 01011000000]
muxLogicI0_to_bc_11_i                                                                      (muxlogic         ) [ 00000000000]
muxLogicI1_to_bc_11_i                                                                      (muxlogic         ) [ 00000000000]
bc_11_i                                                                                    (fmul             ) [ 01011000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load                      (load             ) [ 01011111110]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1                    (load             ) [ 00000000000]
muxLogicI0_to_bd_1_i                                                                       (muxlogic         ) [ 00000000000]
muxLogicI1_to_bd_1_i                                                                       (muxlogic         ) [ 00000000000]
bd_1_i                                                                                     (fmul             ) [ 01011000000]
muxLogicI0_to_bc_1_i                                                                       (muxlogic         ) [ 00000000000]
muxLogicI1_to_bc_1_i                                                                       (muxlogic         ) [ 00000000000]
bc_1_i                                                                                     (fmul             ) [ 01011000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load                      (load             ) [ 01011111110]
d1_18                                                                                      (load             ) [ 00000000000]
muxLogicI0_to_bd_4                                                                         (muxlogic         ) [ 00000000000]
muxLogicI1_to_bd_4                                                                         (muxlogic         ) [ 00000000000]
bd_4                                                                                       (fmul             ) [ 01011000000]
muxLogicI0_to_bc_4                                                                         (muxlogic         ) [ 00000000000]
muxLogicI1_to_bc_4                                                                         (muxlogic         ) [ 00000000000]
bc_4                                                                                       (fmul             ) [ 01011000000]
bitcast_ln16                                                                               (bitcast          ) [ 00000000000]
bit_sel                                                                                    (bitselect        ) [ 00000000000]
xor_ln16                                                                                   (xor              ) [ 00000000000]
trunc_ln16                                                                                 (trunc            ) [ 00000000000]
xor_ln                                                                                     (bitconcatenate   ) [ 00000000000]
d1_imag_10                                                                                 (bitcast          ) [ 01110100000]
br_ln17                                                                                    (br               ) [ 01110100000]
muxLogicI0_to_d1_real                                                                      (muxlogic         ) [ 00000000000]
muxLogicI1_to_d1_real                                                                      (muxlogic         ) [ 00000000000]
muxLogicI2_to_d1_real                                                                      (muxlogic         ) [ 00000000000]
d1_real                                                                                    (fmsub            ) [ 01110100000]
specfucore_ln19                                                                            (specfucore       ) [ 00000000000]
muxLogicI0_to_d1_imag                                                                      (muxlogic         ) [ 00000000000]
muxLogicI1_to_d1_imag                                                                      (muxlogic         ) [ 00000000000]
muxLogicI2_to_d1_imag                                                                      (muxlogic         ) [ 00000000000]
d1_imag                                                                                    (fmadd            ) [ 01110100000]
specfucore_ln20                                                                            (specfucore       ) [ 00000000000]
muxLogicI0_to_d1_real_18_i                                                                 (muxlogic         ) [ 00000000000]
muxLogicI1_to_d1_real_18_i                                                                 (muxlogic         ) [ 00000000000]
muxLogicI2_to_d1_real_18_i                                                                 (muxlogic         ) [ 00000000000]
d1_real_18_i                                                                               (fmsub            ) [ 01000111110]
specfucore_ln19                                                                            (specfucore       ) [ 00000000000]
muxLogicI0_to_d1_imag_18_i                                                                 (muxlogic         ) [ 00000000000]
muxLogicI1_to_d1_imag_18_i                                                                 (muxlogic         ) [ 00000000000]
muxLogicI2_to_d1_imag_18_i                                                                 (muxlogic         ) [ 00000000000]
d1_imag_18_i                                                                               (fmadd            ) [ 01000111110]
specfucore_ln20                                                                            (specfucore       ) [ 00000000000]
muxLogicI0_to_d1_real_2_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI1_to_d1_real_2_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI2_to_d1_real_2_i                                                                  (muxlogic         ) [ 00000000000]
d1_real_2_i                                                                                (fmsub            ) [ 01000111110]
specfucore_ln19                                                                            (specfucore       ) [ 00000000000]
muxLogicI0_to_d1_imag_2_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI1_to_d1_imag_2_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI2_to_d1_imag_2_i                                                                  (muxlogic         ) [ 00000000000]
d1_imag_2_i                                                                                (fmadd            ) [ 01000111110]
specfucore_ln20                                                                            (specfucore       ) [ 00000000000]
muxLogicI0_to_d1_real_12                                                                   (muxlogic         ) [ 00000000000]
muxLogicI1_to_d1_real_12                                                                   (muxlogic         ) [ 00000000000]
muxLogicI2_to_d1_real_12                                                                   (muxlogic         ) [ 00000000000]
d1_real_12                                                                                 (fmsub            ) [ 01000111110]
specfucore_ln19                                                                            (specfucore       ) [ 00000000000]
muxLogicI0_to_d1_imag_12                                                                   (muxlogic         ) [ 00000000000]
muxLogicI1_to_d1_imag_12                                                                   (muxlogic         ) [ 00000000000]
muxLogicI2_to_d1_imag_12                                                                   (muxlogic         ) [ 00000000000]
d1_imag_12                                                                                 (fmadd            ) [ 01000111110]
specfucore_ln20                                                                            (specfucore       ) [ 00000000000]
rbegin20_i                                                                                 (specregionbegin  ) [ 00000000000]
rend22_i                                                                                   (specregionend    ) [ 00000000000]
rbegin19_i                                                                                 (specregionbegin  ) [ 00000000000]
rend20_i                                                                                   (specregionend    ) [ 00000000000]
br_ln30                                                                                    (br               ) [ 00000000000]
d1_real_11                                                                                 (phi              ) [ 01000111110]
d1_imag_11                                                                                 (phi              ) [ 01000111110]
muxLogicI0_to_d2_real                                                                      (muxlogic         ) [ 00000000000]
muxLogicI1_to_d2_real                                                                      (muxlogic         ) [ 00000000000]
muxLogicI0_to_d2_imag                                                                      (muxlogic         ) [ 00000000000]
muxLogicI1_to_d2_imag                                                                      (muxlogic         ) [ 00000000000]
muxLogicI0_to_d3_real                                                                      (muxlogic         ) [ 00000000000]
muxLogicI1_to_d3_real                                                                      (muxlogic         ) [ 00000000000]
muxLogicI0_to_d3_imag                                                                      (muxlogic         ) [ 00000000000]
muxLogicI1_to_d3_imag                                                                      (muxlogic         ) [ 00000000000]
muxLogicI0_to_d2_real_11_i                                                                 (muxlogic         ) [ 00000000000]
muxLogicI1_to_d2_real_11_i                                                                 (muxlogic         ) [ 00000000000]
muxLogicI0_to_d2_imag_11_i                                                                 (muxlogic         ) [ 00000000000]
muxLogicI1_to_d2_imag_11_i                                                                 (muxlogic         ) [ 00000000000]
muxLogicI0_to_d3_real_11_i                                                                 (muxlogic         ) [ 00000000000]
muxLogicI1_to_d3_real_11_i                                                                 (muxlogic         ) [ 00000000000]
muxLogicI0_to_d3_imag_11_i                                                                 (muxlogic         ) [ 00000000000]
muxLogicI1_to_d3_imag_11_i                                                                 (muxlogic         ) [ 00000000000]
muxLogicI0_to_d2_real_1_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI1_to_d2_real_1_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI0_to_d2_imag_1_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI1_to_d2_imag_1_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI0_to_d3_real_1_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI1_to_d3_real_1_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI0_to_d3_imag_1_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI1_to_d3_imag_1_i                                                                  (muxlogic         ) [ 00000000000]
muxLogicI0_to_d2_real_4                                                                    (muxlogic         ) [ 00000000000]
muxLogicI1_to_d2_real_4                                                                    (muxlogic         ) [ 00000000000]
muxLogicI0_to_d2_imag_4                                                                    (muxlogic         ) [ 00000000000]
muxLogicI1_to_d2_imag_4                                                                    (muxlogic         ) [ 00000000000]
muxLogicI0_to_d3_real_4                                                                    (muxlogic         ) [ 00000000000]
muxLogicI1_to_d3_real_4                                                                    (muxlogic         ) [ 00000000000]
muxLogicI0_to_d3_imag_4                                                                    (muxlogic         ) [ 00000000000]
muxLogicI1_to_d3_imag_4                                                                    (muxlogic         ) [ 00000000000]
d2_real                                                                                    (fadd             ) [ 00000000000]
specfucore_ln35                                                                            (specfucore       ) [ 00000000000]
d2_imag                                                                                    (fadd             ) [ 00000000000]
specfucore_ln36                                                                            (specfucore       ) [ 00000000000]
d3_real                                                                                    (fsub             ) [ 01000000001]
specfucore_ln37                                                                            (specfucore       ) [ 00000000000]
d3_imag                                                                                    (fsub             ) [ 01000000001]
specfucore_ln38                                                                            (specfucore       ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr                      (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr                      (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr                      (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr                      (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr                      (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr                      (getelementptr    ) [ 00000000000]
d2_real_11_i                                                                               (fadd             ) [ 00000000000]
specfucore_ln35                                                                            (specfucore       ) [ 00000000000]
d2_imag_11_i                                                                               (fadd             ) [ 00000000000]
specfucore_ln36                                                                            (specfucore       ) [ 00000000000]
d3_real_11_i                                                                               (fsub             ) [ 01000000001]
specfucore_ln37                                                                            (specfucore       ) [ 00000000000]
d3_imag_11_i                                                                               (fsub             ) [ 01000000001]
specfucore_ln38                                                                            (specfucore       ) [ 00000000000]
d2_real_1_i                                                                                (fadd             ) [ 00000000000]
specfucore_ln35                                                                            (specfucore       ) [ 00000000000]
d2_imag_1_i                                                                                (fadd             ) [ 00000000000]
specfucore_ln36                                                                            (specfucore       ) [ 00000000000]
d3_real_1_i                                                                                (fsub             ) [ 01000000001]
specfucore_ln37                                                                            (specfucore       ) [ 00000000000]
d3_imag_1_i                                                                                (fsub             ) [ 01000000001]
specfucore_ln38                                                                            (specfucore       ) [ 00000000000]
d2_real_4                                                                                  (fadd             ) [ 00000000000]
specfucore_ln35                                                                            (specfucore       ) [ 00000000000]
d2_imag_4                                                                                  (fadd             ) [ 00000000000]
specfucore_ln36                                                                            (specfucore       ) [ 00000000000]
d3_real_4                                                                                  (fsub             ) [ 01000000001]
specfucore_ln37                                                                            (specfucore       ) [ 00000000000]
d3_imag_4                                                                                  (fsub             ) [ 01000000001]
specfucore_ln38                                                                            (specfucore       ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr                      (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr                      (getelementptr    ) [ 00000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
store_ln46                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
store_ln46                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
store_ln46                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
store_ln46                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
store_ln46                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
store_ln46                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
store_ln46                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln46                                                              (muxlogic         ) [ 00000000000]
store_ln46                                                                                 (store            ) [ 00000000000]
rbegin17_i                                                                                 (specregionbegin  ) [ 00000000000]
rend18_i                                                                                   (specregionend    ) [ 00000000000]
rbegin15_i                                                                                 (specregionbegin  ) [ 00000000000]
rend16_i                                                                                   (specregionend    ) [ 00000000000]
rbegin13_i                                                                                 (specregionbegin  ) [ 00000000000]
rend14_i                                                                                   (specregionend    ) [ 00000000000]
rbegin11_i                                                                                 (specregionbegin  ) [ 00000000000]
rend12_i                                                                                   (specregionend    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_2                    (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_2                    (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_2                    (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_2                    (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_2                    (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_2                    (getelementptr    ) [ 00000000000]
rbegin9_i                                                                                  (specregionbegin  ) [ 00000000000]
rend10_i                                                                                   (specregionend    ) [ 00000000000]
rbegin7_i                                                                                  (specregionbegin  ) [ 00000000000]
rend8_i                                                                                    (specregionend    ) [ 00000000000]
rbegin5_i                                                                                  (specregionbegin  ) [ 00000000000]
rend6_i                                                                                    (specregionend    ) [ 00000000000]
rbegin3_i                                                                                  (specregionbegin  ) [ 00000000000]
rend4_i                                                                                    (specregionend    ) [ 00000000000]
rbegin1_i                                                                                  (specregionbegin  ) [ 00000000000]
rend2_i                                                                                    (specregionend    ) [ 00000000000]
rbegin_i                                                                                   (specregionbegin  ) [ 00000000000]
rend_i                                                                                     (specregionend    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_2                    (getelementptr    ) [ 00000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_2                    (getelementptr    ) [ 00000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
store_ln47                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
store_ln47                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
store_ln47                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
store_ln47                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
store_ln47                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
store_ln47                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
store_ln47                                                                                 (store            ) [ 00000000000]
muxLogicRAMData_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
muxLogicRAMAddr_to_store_ln47                                                              (muxlogic         ) [ 00000000000]
store_ln47                                                                                 (store            ) [ 00000000000]
ret_ln368                                                                                  (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4float.float.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_Pair_loop_R_Group_loop_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPerformance"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_73"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FMSUB"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FMADD"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_77"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_87"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_86"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_85"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_83"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_82"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_81"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_60"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_108"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="184" class="1004" name="indvar_flatten190_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten190/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="m191_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m191/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="k192_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k192/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln368194_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln368194/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="6" slack="0"/>
<pin id="204" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="6" slack="0"/>
<pin id="211" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="0"/>
<pin id="219" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="220" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="1"/>
<pin id="222" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d0_real/1 a/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="0" slack="0"/>
<pin id="229" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="230" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="0"/>
<pin id="232" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d0_imag/1 d1_real_10/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="6" slack="0"/>
<pin id="238" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="6" slack="0"/>
<pin id="245" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="6" slack="0"/>
<pin id="261" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="6" slack="0"/>
<pin id="275" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="6" slack="0"/>
<pin id="282" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="0"/>
<pin id="289" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="6" slack="0"/>
<pin id="296" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="6" slack="0"/>
<pin id="303" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="6" slack="0"/>
<pin id="310" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="6" slack="0"/>
<pin id="317" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="6" slack="0"/>
<pin id="324" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="6" slack="0"/>
<pin id="331" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="0" slack="0"/>
<pin id="339" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="340" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="341" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="32" slack="1"/>
<pin id="342" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="0" slack="0"/>
<pin id="350" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="351" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="352" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="3" bw="32" slack="1"/>
<pin id="353" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="0" slack="0"/>
<pin id="361" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="362" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="3" bw="32" slack="1"/>
<pin id="364" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load/1 d1/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_access_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="0" slack="0"/>
<pin id="372" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="373" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="374" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="3" bw="32" slack="0"/>
<pin id="375" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="0" slack="0"/>
<pin id="383" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="384" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="385" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="32" slack="0"/>
<pin id="386" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_access_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="0" slack="0"/>
<pin id="394" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="395" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="396" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="3" bw="32" slack="0"/>
<pin id="397" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load/1 d1_18/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="6" slack="8"/>
<pin id="404" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr/9 "/>
</bind>
</comp>

<comp id="407" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="6" slack="8"/>
<pin id="411" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr/9 "/>
</bind>
</comp>

<comp id="414" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="6" slack="8"/>
<pin id="418" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr/9 "/>
</bind>
</comp>

<comp id="421" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_gep_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="6" slack="8"/>
<pin id="425" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr/9 "/>
</bind>
</comp>

<comp id="428" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_gep_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="6" slack="8"/>
<pin id="432" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr/9 "/>
</bind>
</comp>

<comp id="435" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="6" slack="8"/>
<pin id="439" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr/9 "/>
</bind>
</comp>

<comp id="442" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_gep_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="6" slack="8"/>
<pin id="446" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr/9 "/>
</bind>
</comp>

<comp id="449" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_gep_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="6" slack="8"/>
<pin id="453" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr/9 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_access_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="1"/>
<pin id="459" dir="0" index="2" bw="0" slack="0"/>
<pin id="461" dir="0" index="4" bw="6" slack="0"/>
<pin id="462" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="463" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="464" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/9 store_ln47/10 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_access_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="1"/>
<pin id="469" dir="0" index="2" bw="0" slack="0"/>
<pin id="471" dir="0" index="4" bw="6" slack="0"/>
<pin id="472" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="473" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="470" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="474" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/9 store_ln47/10 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_access_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="1"/>
<pin id="479" dir="0" index="2" bw="0" slack="0"/>
<pin id="481" dir="0" index="4" bw="6" slack="0"/>
<pin id="482" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="483" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="484" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/9 store_ln47/10 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_access_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="1"/>
<pin id="489" dir="0" index="2" bw="0" slack="0"/>
<pin id="491" dir="0" index="4" bw="6" slack="0"/>
<pin id="492" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="493" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="494" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/9 store_ln47/10 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_access_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="1"/>
<pin id="499" dir="0" index="2" bw="0" slack="0"/>
<pin id="501" dir="0" index="4" bw="6" slack="0"/>
<pin id="502" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="503" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="500" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="504" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/9 store_ln47/10 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_access_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="1"/>
<pin id="509" dir="0" index="2" bw="0" slack="0"/>
<pin id="511" dir="0" index="4" bw="6" slack="0"/>
<pin id="512" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="513" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="510" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="514" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/9 store_ln47/10 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_access_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="1"/>
<pin id="519" dir="0" index="2" bw="0" slack="0"/>
<pin id="521" dir="0" index="4" bw="6" slack="0"/>
<pin id="522" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="523" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="524" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/9 store_ln47/10 "/>
</bind>
</comp>

<comp id="526" class="1004" name="grp_access_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="1"/>
<pin id="529" dir="0" index="2" bw="0" slack="0"/>
<pin id="531" dir="0" index="4" bw="6" slack="0"/>
<pin id="532" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="533" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="530" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="534" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/9 store_ln47/10 "/>
</bind>
</comp>

<comp id="536" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_2_gep_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="6" slack="9"/>
<pin id="540" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_2/10 "/>
</bind>
</comp>

<comp id="543" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_2_gep_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="0" index="2" bw="6" slack="9"/>
<pin id="547" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_2/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_2_gep_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="0" index="2" bw="6" slack="9"/>
<pin id="554" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_2/10 "/>
</bind>
</comp>

<comp id="557" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_2_gep_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="0" index="2" bw="6" slack="9"/>
<pin id="561" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_2/10 "/>
</bind>
</comp>

<comp id="564" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_2_gep_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="0" index="2" bw="6" slack="9"/>
<pin id="568" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_2/10 "/>
</bind>
</comp>

<comp id="571" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_2_gep_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="0" index="2" bw="6" slack="9"/>
<pin id="575" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_2/10 "/>
</bind>
</comp>

<comp id="578" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_2_gep_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="0" index="2" bw="6" slack="9"/>
<pin id="582" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_2/10 "/>
</bind>
</comp>

<comp id="585" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_2_gep_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="0" index="2" bw="6" slack="9"/>
<pin id="589" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_2/10 "/>
</bind>
</comp>

<comp id="600" class="1005" name="icmp_ln371193_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="602" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln371193 (phireg) "/>
</bind>
</comp>

<comp id="603" class="1004" name="icmp_ln371193_phi_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="608" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln371193/1 "/>
</bind>
</comp>

<comp id="610" class="1005" name="d1_real_11_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_real_11 (phireg) "/>
</bind>
</comp>

<comp id="613" class="1004" name="d1_real_11_phi_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="3"/>
<pin id="615" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="616" dir="0" index="2" bw="32" slack="1"/>
<pin id="617" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="618" dir="0" index="4" bw="32" slack="3"/>
<pin id="619" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="620" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d1_real_11/5 "/>
</bind>
</comp>

<comp id="622" class="1005" name="d1_imag_11_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_imag_11 (phireg) "/>
</bind>
</comp>

<comp id="625" class="1004" name="d1_imag_11_phi_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="628" dir="0" index="2" bw="32" slack="1"/>
<pin id="629" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="630" dir="0" index="4" bw="32" slack="3"/>
<pin id="631" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="632" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d1_imag_11/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="grp_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="4"/>
<pin id="636" dir="0" index="1" bw="32" slack="1"/>
<pin id="637" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real/6 "/>
</bind>
</comp>

<comp id="640" class="1004" name="grp_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="4"/>
<pin id="642" dir="0" index="1" bw="32" slack="1"/>
<pin id="643" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_imag/6 "/>
</bind>
</comp>

<comp id="646" class="1004" name="grp_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="4"/>
<pin id="648" dir="0" index="1" bw="32" slack="1"/>
<pin id="649" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real/6 "/>
</bind>
</comp>

<comp id="651" class="1004" name="grp_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="4"/>
<pin id="653" dir="0" index="1" bw="32" slack="1"/>
<pin id="654" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_imag/6 "/>
</bind>
</comp>

<comp id="656" class="1004" name="grp_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="4"/>
<pin id="658" dir="0" index="1" bw="32" slack="2"/>
<pin id="659" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real_11_i/6 "/>
</bind>
</comp>

<comp id="661" class="1004" name="grp_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="4"/>
<pin id="663" dir="0" index="1" bw="32" slack="2"/>
<pin id="664" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_imag_11_i/6 "/>
</bind>
</comp>

<comp id="666" class="1004" name="grp_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="4"/>
<pin id="668" dir="0" index="1" bw="32" slack="2"/>
<pin id="669" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real_11_i/6 "/>
</bind>
</comp>

<comp id="670" class="1004" name="grp_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="4"/>
<pin id="672" dir="0" index="1" bw="32" slack="2"/>
<pin id="673" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_imag_11_i/6 "/>
</bind>
</comp>

<comp id="674" class="1004" name="grp_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="4"/>
<pin id="676" dir="0" index="1" bw="32" slack="2"/>
<pin id="677" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real_1_i/6 "/>
</bind>
</comp>

<comp id="679" class="1004" name="grp_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="4"/>
<pin id="681" dir="0" index="1" bw="32" slack="2"/>
<pin id="682" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_imag_1_i/6 "/>
</bind>
</comp>

<comp id="684" class="1004" name="grp_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="4"/>
<pin id="686" dir="0" index="1" bw="32" slack="2"/>
<pin id="687" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real_1_i/6 "/>
</bind>
</comp>

<comp id="688" class="1004" name="grp_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="4"/>
<pin id="690" dir="0" index="1" bw="32" slack="2"/>
<pin id="691" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_imag_1_i/6 "/>
</bind>
</comp>

<comp id="692" class="1004" name="grp_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="4"/>
<pin id="694" dir="0" index="1" bw="32" slack="2"/>
<pin id="695" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real_4/6 "/>
</bind>
</comp>

<comp id="697" class="1004" name="grp_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="4"/>
<pin id="699" dir="0" index="1" bw="32" slack="2"/>
<pin id="700" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_imag_4/6 "/>
</bind>
</comp>

<comp id="702" class="1004" name="grp_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="4"/>
<pin id="704" dir="0" index="1" bw="32" slack="2"/>
<pin id="705" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real_4/6 "/>
</bind>
</comp>

<comp id="706" class="1004" name="grp_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="4"/>
<pin id="708" dir="0" index="1" bw="32" slack="2"/>
<pin id="709" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_imag_4/6 "/>
</bind>
</comp>

<comp id="710" class="1004" name="bd_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="1"/>
<pin id="713" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bd/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="bc_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="0" index="1" bw="32" slack="1"/>
<pin id="718" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bc/2 "/>
</bind>
</comp>

<comp id="720" class="1004" name="bd_11_i_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="1"/>
<pin id="723" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bd_11_i/2 "/>
</bind>
</comp>

<comp id="725" class="1004" name="bc_11_i_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="1"/>
<pin id="728" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bc_11_i/2 "/>
</bind>
</comp>

<comp id="730" class="1004" name="bd_1_i_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="0" index="1" bw="32" slack="1"/>
<pin id="733" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bd_1_i/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="bc_1_i_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="0" index="1" bw="32" slack="1"/>
<pin id="738" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bc_1_i/2 "/>
</bind>
</comp>

<comp id="740" class="1004" name="bd_4_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="1"/>
<pin id="743" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bd_4/2 "/>
</bind>
</comp>

<comp id="745" class="1004" name="bc_4_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="1"/>
<pin id="748" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bc_4/2 "/>
</bind>
</comp>

<comp id="750" class="1004" name="grp_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="2"/>
<pin id="753" dir="0" index="2" bw="32" slack="3"/>
<pin id="754" dir="0" index="3" bw="32" slack="2"/>
<pin id="755" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmadd(585) " fcode="fmadd"/>
<opset="d1_imag/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="grp_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="0" index="1" bw="32" slack="2"/>
<pin id="760" dir="0" index="2" bw="32" slack="3"/>
<pin id="761" dir="0" index="3" bw="32" slack="2"/>
<pin id="762" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmadd(585) " fcode="fmadd"/>
<opset="d1_imag_18_i/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="grp_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="2"/>
<pin id="767" dir="0" index="2" bw="32" slack="3"/>
<pin id="768" dir="0" index="3" bw="32" slack="2"/>
<pin id="769" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmadd(585) " fcode="fmadd"/>
<opset="d1_imag_2_i/3 "/>
</bind>
</comp>

<comp id="771" class="1004" name="grp_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="0" index="1" bw="32" slack="2"/>
<pin id="774" dir="0" index="2" bw="32" slack="3"/>
<pin id="775" dir="0" index="3" bw="32" slack="2"/>
<pin id="776" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmadd(585) " fcode="fmadd"/>
<opset="d1_imag_12/3 "/>
</bind>
</comp>

<comp id="778" class="1004" name="grp_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="0"/>
<pin id="780" dir="0" index="1" bw="32" slack="2"/>
<pin id="781" dir="0" index="2" bw="32" slack="3"/>
<pin id="782" dir="0" index="3" bw="32" slack="2"/>
<pin id="783" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmsub(587) " fcode="fmsub"/>
<opset="d1_real/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="grp_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="0" index="1" bw="32" slack="2"/>
<pin id="788" dir="0" index="2" bw="32" slack="3"/>
<pin id="789" dir="0" index="3" bw="32" slack="2"/>
<pin id="790" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmsub(587) " fcode="fmsub"/>
<opset="d1_real_18_i/3 "/>
</bind>
</comp>

<comp id="792" class="1004" name="grp_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="2"/>
<pin id="795" dir="0" index="2" bw="32" slack="3"/>
<pin id="796" dir="0" index="3" bw="32" slack="2"/>
<pin id="797" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmsub(587) " fcode="fmsub"/>
<opset="d1_real_2_i/3 "/>
</bind>
</comp>

<comp id="799" class="1004" name="grp_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="2"/>
<pin id="802" dir="0" index="2" bw="32" slack="3"/>
<pin id="803" dir="0" index="3" bw="32" slack="2"/>
<pin id="804" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmsub(587) " fcode="fmsub"/>
<opset="d1_real_12/3 "/>
</bind>
</comp>

<comp id="806" class="1004" name="store_ln0_store_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="7" slack="0"/>
<pin id="808" dir="0" index="1" bw="9" slack="0"/>
<pin id="809" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="811" class="1004" name="store_ln0_store_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="5" slack="0"/>
<pin id="814" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="816" class="1004" name="store_ln0_store_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="9" slack="0"/>
<pin id="819" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="821" class="1004" name="store_ln0_store_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="5" slack="0"/>
<pin id="824" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="826" class="1004" name="indvar_flatten190_load_load_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="5" slack="0"/>
<pin id="828" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten190_load/1 "/>
</bind>
</comp>

<comp id="829" class="1004" name="m191_load_load_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="9" slack="0"/>
<pin id="831" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m191_load/1 "/>
</bind>
</comp>

<comp id="832" class="1004" name="k192_load_load_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="5" slack="0"/>
<pin id="834" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k192_load/1 "/>
</bind>
</comp>

<comp id="835" class="1004" name="add_ln368194_load_load_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="9" slack="0"/>
<pin id="837" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln368194_load/1 "/>
</bind>
</comp>

<comp id="838" class="1004" name="add_ln368_3_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="5" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln368_3/1 "/>
</bind>
</comp>

<comp id="844" class="1004" name="select_ln368_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="5" slack="0"/>
<pin id="847" dir="0" index="2" bw="1" slack="0"/>
<pin id="848" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln368/1 "/>
</bind>
</comp>

<comp id="852" class="1004" name="m_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="9" slack="0"/>
<pin id="855" dir="0" index="2" bw="9" slack="0"/>
<pin id="856" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="860" class="1004" name="trunc_ln371_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="5" slack="0"/>
<pin id="862" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln371/1 "/>
</bind>
</comp>

<comp id="864" class="1004" name="c_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="0" index="1" bw="4" slack="0"/>
<pin id="867" dir="0" index="2" bw="32" slack="0"/>
<pin id="868" dir="0" index="3" bw="4" slack="0"/>
<pin id="869" dir="0" index="4" bw="32" slack="0"/>
<pin id="870" dir="0" index="5" bw="4" slack="0"/>
<pin id="871" dir="0" index="6" bw="32" slack="0"/>
<pin id="872" dir="0" index="7" bw="4" slack="0"/>
<pin id="873" dir="0" index="8" bw="32" slack="0"/>
<pin id="874" dir="0" index="9" bw="32" slack="0"/>
<pin id="875" dir="0" index="10" bw="4" slack="0"/>
<pin id="876" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="888" class="1004" name="d_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="0"/>
<pin id="890" dir="0" index="1" bw="4" slack="0"/>
<pin id="891" dir="0" index="2" bw="32" slack="0"/>
<pin id="892" dir="0" index="3" bw="4" slack="0"/>
<pin id="893" dir="0" index="4" bw="32" slack="0"/>
<pin id="894" dir="0" index="5" bw="4" slack="0"/>
<pin id="895" dir="0" index="6" bw="32" slack="0"/>
<pin id="896" dir="0" index="7" bw="4" slack="0"/>
<pin id="897" dir="0" index="8" bw="32" slack="0"/>
<pin id="898" dir="0" index="9" bw="32" slack="0"/>
<pin id="899" dir="0" index="10" bw="4" slack="0"/>
<pin id="900" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="4" slack="0"/>
<pin id="914" dir="0" index="1" bw="9" slack="0"/>
<pin id="915" dir="0" index="2" bw="4" slack="0"/>
<pin id="916" dir="0" index="3" bw="4" slack="0"/>
<pin id="917" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_s_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="2" slack="0"/>
<pin id="924" dir="0" index="1" bw="5" slack="0"/>
<pin id="925" dir="0" index="2" bw="3" slack="0"/>
<pin id="926" dir="0" index="3" bw="3" slack="0"/>
<pin id="927" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="932" class="1004" name="lshr_ln_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="6" slack="0"/>
<pin id="934" dir="0" index="1" bw="4" slack="0"/>
<pin id="935" dir="0" index="2" bw="2" slack="0"/>
<pin id="936" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="940" class="1004" name="zext_ln381_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="6" slack="0"/>
<pin id="942" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln381/1 "/>
</bind>
</comp>

<comp id="952" class="1004" name="tmp_225_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="3" slack="0"/>
<pin id="954" dir="0" index="1" bw="9" slack="0"/>
<pin id="955" dir="0" index="2" bw="4" slack="0"/>
<pin id="956" dir="0" index="3" bw="4" slack="0"/>
<pin id="957" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_225/1 "/>
</bind>
</comp>

<comp id="962" class="1004" name="or_ln7_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="6" slack="0"/>
<pin id="964" dir="0" index="1" bw="3" slack="0"/>
<pin id="965" dir="0" index="2" bw="1" slack="0"/>
<pin id="966" dir="0" index="3" bw="2" slack="0"/>
<pin id="967" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln7/1 "/>
</bind>
</comp>

<comp id="972" class="1004" name="zext_ln7_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="6" slack="0"/>
<pin id="974" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/1 "/>
</bind>
</comp>

<comp id="984" class="1004" name="muxLogicRAMAddr_to_d0_real_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="6" slack="0"/>
<pin id="986" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_d0_real/1 "/>
</bind>
</comp>

<comp id="988" class="1004" name="muxLogicRAMAddr_to_d0_imag_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="6" slack="0"/>
<pin id="990" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_d0_imag/1 "/>
</bind>
</comp>

<comp id="992" class="1004" name="muxLogicRAMAddr_to_a_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="6" slack="0"/>
<pin id="994" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_a/1 "/>
</bind>
</comp>

<comp id="996" class="1004" name="muxLogicRAMAddr_to_d1_real_10_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="6" slack="0"/>
<pin id="998" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_d1_real_10/1 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="tw_36_i_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="0"/>
<pin id="1002" dir="0" index="1" bw="4" slack="0"/>
<pin id="1003" dir="0" index="2" bw="32" slack="0"/>
<pin id="1004" dir="0" index="3" bw="4" slack="0"/>
<pin id="1005" dir="0" index="4" bw="32" slack="0"/>
<pin id="1006" dir="0" index="5" bw="4" slack="0"/>
<pin id="1007" dir="0" index="6" bw="32" slack="0"/>
<pin id="1008" dir="0" index="7" bw="4" slack="0"/>
<pin id="1009" dir="0" index="8" bw="32" slack="0"/>
<pin id="1010" dir="0" index="9" bw="32" slack="0"/>
<pin id="1011" dir="0" index="10" bw="4" slack="0"/>
<pin id="1012" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tw_36_i/1 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tw_38_i_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="0"/>
<pin id="1026" dir="0" index="1" bw="4" slack="0"/>
<pin id="1027" dir="0" index="2" bw="32" slack="0"/>
<pin id="1028" dir="0" index="3" bw="4" slack="0"/>
<pin id="1029" dir="0" index="4" bw="32" slack="0"/>
<pin id="1030" dir="0" index="5" bw="4" slack="0"/>
<pin id="1031" dir="0" index="6" bw="32" slack="0"/>
<pin id="1032" dir="0" index="7" bw="4" slack="0"/>
<pin id="1033" dir="0" index="8" bw="32" slack="0"/>
<pin id="1034" dir="0" index="9" bw="32" slack="0"/>
<pin id="1035" dir="0" index="10" bw="4" slack="0"/>
<pin id="1036" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tw_38_i/1 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="tw_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="0"/>
<pin id="1050" dir="0" index="1" bw="4" slack="0"/>
<pin id="1051" dir="0" index="2" bw="32" slack="0"/>
<pin id="1052" dir="0" index="3" bw="4" slack="0"/>
<pin id="1053" dir="0" index="4" bw="32" slack="0"/>
<pin id="1054" dir="0" index="5" bw="4" slack="0"/>
<pin id="1055" dir="0" index="6" bw="32" slack="0"/>
<pin id="1056" dir="0" index="7" bw="4" slack="0"/>
<pin id="1057" dir="0" index="8" bw="32" slack="0"/>
<pin id="1058" dir="0" index="9" bw="32" slack="0"/>
<pin id="1059" dir="0" index="10" bw="4" slack="0"/>
<pin id="1060" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tw/1 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="tw_37_i_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="0"/>
<pin id="1074" dir="0" index="1" bw="4" slack="0"/>
<pin id="1075" dir="0" index="2" bw="32" slack="0"/>
<pin id="1076" dir="0" index="3" bw="4" slack="0"/>
<pin id="1077" dir="0" index="4" bw="32" slack="0"/>
<pin id="1078" dir="0" index="5" bw="4" slack="0"/>
<pin id="1079" dir="0" index="6" bw="32" slack="0"/>
<pin id="1080" dir="0" index="7" bw="4" slack="0"/>
<pin id="1081" dir="0" index="8" bw="32" slack="0"/>
<pin id="1082" dir="0" index="9" bw="32" slack="0"/>
<pin id="1083" dir="0" index="10" bw="4" slack="0"/>
<pin id="1084" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tw_37_i/1 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="tw_39_i_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="0"/>
<pin id="1098" dir="0" index="1" bw="4" slack="0"/>
<pin id="1099" dir="0" index="2" bw="32" slack="0"/>
<pin id="1100" dir="0" index="3" bw="4" slack="0"/>
<pin id="1101" dir="0" index="4" bw="32" slack="0"/>
<pin id="1102" dir="0" index="5" bw="4" slack="0"/>
<pin id="1103" dir="0" index="6" bw="32" slack="0"/>
<pin id="1104" dir="0" index="7" bw="4" slack="0"/>
<pin id="1105" dir="0" index="8" bw="32" slack="0"/>
<pin id="1106" dir="0" index="9" bw="32" slack="0"/>
<pin id="1107" dir="0" index="10" bw="4" slack="0"/>
<pin id="1108" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tw_39_i/1 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="tw_18_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="0"/>
<pin id="1122" dir="0" index="1" bw="4" slack="0"/>
<pin id="1123" dir="0" index="2" bw="32" slack="0"/>
<pin id="1124" dir="0" index="3" bw="4" slack="0"/>
<pin id="1125" dir="0" index="4" bw="32" slack="0"/>
<pin id="1126" dir="0" index="5" bw="4" slack="0"/>
<pin id="1127" dir="0" index="6" bw="32" slack="0"/>
<pin id="1128" dir="0" index="7" bw="4" slack="0"/>
<pin id="1129" dir="0" index="8" bw="32" slack="0"/>
<pin id="1130" dir="0" index="9" bw="32" slack="0"/>
<pin id="1131" dir="0" index="10" bw="4" slack="0"/>
<pin id="1132" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tw_18/1 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="6" slack="0"/>
<pin id="1146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load/1 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="6" slack="0"/>
<pin id="1150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1/1 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="6" slack="0"/>
<pin id="1154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load/1 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="6" slack="0"/>
<pin id="1158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1/1 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="6" slack="0"/>
<pin id="1162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load/1 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="muxLogicRAMAddr_to_d1_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="6" slack="0"/>
<pin id="1166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_d1/1 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="6" slack="0"/>
<pin id="1170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load/1 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="6" slack="0"/>
<pin id="1174" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1/1 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="6" slack="0"/>
<pin id="1178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load/1 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="6" slack="0"/>
<pin id="1182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1/1 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="6" slack="0"/>
<pin id="1186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load/1 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="muxLogicRAMAddr_to_d1_18_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="6" slack="0"/>
<pin id="1190" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_d1_18/1 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="k_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="5" slack="0"/>
<pin id="1194" dir="0" index="1" bw="4" slack="0"/>
<pin id="1195" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="tmp_4_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="0"/>
<pin id="1200" dir="0" index="1" bw="5" slack="0"/>
<pin id="1201" dir="0" index="2" bw="4" slack="0"/>
<pin id="1202" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="xor_ln371_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="0"/>
<pin id="1208" dir="0" index="1" bw="1" slack="0"/>
<pin id="1209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln371/1 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="add_ln368_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="9" slack="0"/>
<pin id="1214" dir="0" index="1" bw="7" slack="0"/>
<pin id="1215" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln368/1 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="icmp_ln368_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="5" slack="0"/>
<pin id="1220" dir="0" index="1" bw="1" slack="0"/>
<pin id="1221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln368/1 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="store_ln368_store_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="9" slack="0"/>
<pin id="1226" dir="0" index="1" bw="9" slack="0"/>
<pin id="1227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/1 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="store_ln371_store_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="5" slack="0"/>
<pin id="1231" dir="0" index="1" bw="5" slack="0"/>
<pin id="1232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln371/1 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="store_ln368_store_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="9" slack="0"/>
<pin id="1236" dir="0" index="1" bw="9" slack="0"/>
<pin id="1237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/1 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="store_ln368_store_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="5" slack="0"/>
<pin id="1241" dir="0" index="1" bw="5" slack="0"/>
<pin id="1242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/1 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="muxLogicI0_to_bd_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="0"/>
<pin id="1246" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bd/2 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="muxLogicI1_to_bd_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="32" slack="1"/>
<pin id="1250" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bd/2 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="muxLogicI0_to_bc_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="0"/>
<pin id="1253" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bc/2 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="muxLogicI1_to_bc_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="32" slack="1"/>
<pin id="1257" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bc/2 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="muxLogicI0_to_bd_11_i_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="32" slack="0"/>
<pin id="1260" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bd_11_i/2 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="muxLogicI1_to_bd_11_i_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="32" slack="1"/>
<pin id="1264" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bd_11_i/2 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="muxLogicI0_to_bc_11_i_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="32" slack="0"/>
<pin id="1267" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bc_11_i/2 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="muxLogicI1_to_bc_11_i_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="1"/>
<pin id="1271" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bc_11_i/2 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="muxLogicI0_to_bd_1_i_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="32" slack="0"/>
<pin id="1274" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bd_1_i/2 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="muxLogicI1_to_bd_1_i_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="1"/>
<pin id="1278" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bd_1_i/2 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="muxLogicI0_to_bc_1_i_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="0"/>
<pin id="1281" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bc_1_i/2 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="muxLogicI1_to_bc_1_i_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="32" slack="1"/>
<pin id="1285" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bc_1_i/2 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="muxLogicI0_to_bd_4_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="0"/>
<pin id="1288" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bd_4/2 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="muxLogicI1_to_bd_4_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="1"/>
<pin id="1292" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bd_4/2 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="muxLogicI0_to_bc_4_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="32" slack="0"/>
<pin id="1295" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bc_4/2 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="muxLogicI1_to_bc_4_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="1"/>
<pin id="1299" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bc_4/2 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="bitcast_ln16_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="32" slack="2"/>
<pin id="1302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/3 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="bit_sel_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="0"/>
<pin id="1305" dir="0" index="1" bw="32" slack="0"/>
<pin id="1306" dir="0" index="2" bw="6" slack="0"/>
<pin id="1307" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/3 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="xor_ln16_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="1" slack="0"/>
<pin id="1313" dir="0" index="1" bw="1" slack="0"/>
<pin id="1314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16/3 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="trunc_ln16_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="32" slack="0"/>
<pin id="1319" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/3 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="xor_ln_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="32" slack="0"/>
<pin id="1323" dir="0" index="1" bw="1" slack="0"/>
<pin id="1324" dir="0" index="2" bw="31" slack="0"/>
<pin id="1325" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln/3 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="d1_imag_10_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="0"/>
<pin id="1331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d1_imag_10/3 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="grp_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="32" slack="1"/>
<pin id="1335" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_real/4 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="grp_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="2"/>
<pin id="1338" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_real/4 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="grp_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="1"/>
<pin id="1341" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_real/4 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="grp_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="32" slack="1"/>
<pin id="1344" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_imag/4 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="grp_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="2"/>
<pin id="1347" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_imag/4 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="grp_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="32" slack="1"/>
<pin id="1350" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_imag/4 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="grp_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="32" slack="1"/>
<pin id="1353" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_real_18_i/4 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="grp_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="32" slack="2"/>
<pin id="1356" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_real_18_i/4 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="grp_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="32" slack="1"/>
<pin id="1359" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_real_18_i/4 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="grp_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="32" slack="1"/>
<pin id="1362" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_imag_18_i/4 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="grp_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="32" slack="2"/>
<pin id="1365" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_imag_18_i/4 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="grp_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="32" slack="1"/>
<pin id="1368" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_imag_18_i/4 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="grp_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="32" slack="1"/>
<pin id="1371" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_real_2_i/4 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="grp_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="32" slack="2"/>
<pin id="1374" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_real_2_i/4 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="grp_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="32" slack="1"/>
<pin id="1377" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_real_2_i/4 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="grp_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="32" slack="1"/>
<pin id="1380" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_imag_2_i/4 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="grp_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="32" slack="2"/>
<pin id="1383" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_imag_2_i/4 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="grp_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="32" slack="1"/>
<pin id="1386" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_imag_2_i/4 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="grp_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="32" slack="1"/>
<pin id="1389" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_real_12/4 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="grp_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="32" slack="2"/>
<pin id="1392" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_real_12/4 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="grp_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="32" slack="1"/>
<pin id="1395" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_real_12/4 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="grp_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="32" slack="1"/>
<pin id="1398" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_imag_12/4 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="grp_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="32" slack="2"/>
<pin id="1401" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_imag_12/4 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="grp_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="32" slack="1"/>
<pin id="1404" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_imag_12/4 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="grp_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="32" slack="3"/>
<pin id="1407" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_real/5 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="grp_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="32" slack="0"/>
<pin id="1410" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_real/5 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="grp_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="32" slack="3"/>
<pin id="1414" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_imag/5 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="grp_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="32" slack="0"/>
<pin id="1417" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_imag/5 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="grp_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="32" slack="3"/>
<pin id="1421" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_real/5 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="grp_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="32" slack="0"/>
<pin id="1424" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_real/5 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="grp_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="32" slack="3"/>
<pin id="1428" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_imag/5 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="grp_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="32" slack="0"/>
<pin id="1431" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_imag/5 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="grp_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="32" slack="3"/>
<pin id="1435" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_real_11_i/5 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="grp_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="32" slack="1"/>
<pin id="1438" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_real_11_i/5 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="grp_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="32" slack="3"/>
<pin id="1441" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_imag_11_i/5 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="grp_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="32" slack="1"/>
<pin id="1444" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_imag_11_i/5 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="grp_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="32" slack="3"/>
<pin id="1447" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_real_11_i/5 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="grp_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="32" slack="1"/>
<pin id="1450" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_real_11_i/5 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="grp_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="32" slack="3"/>
<pin id="1453" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_imag_11_i/5 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="grp_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="32" slack="1"/>
<pin id="1456" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_imag_11_i/5 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="grp_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="32" slack="3"/>
<pin id="1459" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_real_1_i/5 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="grp_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="32" slack="1"/>
<pin id="1462" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_real_1_i/5 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="grp_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="32" slack="3"/>
<pin id="1465" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_imag_1_i/5 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="grp_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="32" slack="1"/>
<pin id="1468" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_imag_1_i/5 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="grp_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="32" slack="3"/>
<pin id="1471" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_real_1_i/5 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="grp_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="32" slack="1"/>
<pin id="1474" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_real_1_i/5 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="grp_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="32" slack="3"/>
<pin id="1477" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_imag_1_i/5 "/>
</bind>
</comp>

<comp id="1478" class="1004" name="grp_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="32" slack="1"/>
<pin id="1480" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_imag_1_i/5 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="grp_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="32" slack="3"/>
<pin id="1483" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_real_4/5 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="grp_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="32" slack="1"/>
<pin id="1486" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_real_4/5 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="grp_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="32" slack="3"/>
<pin id="1489" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_imag_4/5 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="grp_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="32" slack="1"/>
<pin id="1492" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_imag_4/5 "/>
</bind>
</comp>

<comp id="1493" class="1004" name="grp_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="32" slack="3"/>
<pin id="1495" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_real_4/5 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="grp_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="32" slack="1"/>
<pin id="1498" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_real_4/5 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="grp_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="32" slack="3"/>
<pin id="1501" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_imag_4/5 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="grp_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="32" slack="1"/>
<pin id="1504" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_imag_4/5 "/>
</bind>
</comp>

<comp id="1505" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="32" slack="0"/>
<pin id="1507" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="6" slack="0"/>
<pin id="1511" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1513" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="32" slack="0"/>
<pin id="1515" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="6" slack="0"/>
<pin id="1519" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="0"/>
<pin id="1523" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="6" slack="0"/>
<pin id="1527" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="32" slack="0"/>
<pin id="1531" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1533" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="6" slack="0"/>
<pin id="1535" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="32" slack="0"/>
<pin id="1539" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1541" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="6" slack="0"/>
<pin id="1543" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1545" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="32" slack="0"/>
<pin id="1547" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="6" slack="0"/>
<pin id="1551" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="32" slack="0"/>
<pin id="1555" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="6" slack="0"/>
<pin id="1559" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1561" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="32" slack="0"/>
<pin id="1563" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1565" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="6" slack="0"/>
<pin id="1567" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/9 "/>
</bind>
</comp>

<comp id="1569" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="32" slack="1"/>
<pin id="1571" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="6" slack="0"/>
<pin id="1574" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="32" slack="1"/>
<pin id="1578" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1579" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="6" slack="0"/>
<pin id="1581" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="32" slack="1"/>
<pin id="1585" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1586" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="6" slack="0"/>
<pin id="1588" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1590" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="32" slack="1"/>
<pin id="1592" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1593" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="6" slack="0"/>
<pin id="1595" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="32" slack="1"/>
<pin id="1599" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1600" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="6" slack="0"/>
<pin id="1602" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1604" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="32" slack="1"/>
<pin id="1606" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1607" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="6" slack="0"/>
<pin id="1609" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1611" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="32" slack="1"/>
<pin id="1613" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1614" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="6" slack="0"/>
<pin id="1616" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1618" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="32" slack="1"/>
<pin id="1620" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="6" slack="0"/>
<pin id="1623" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/10 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="indvar_flatten190_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="5" slack="0"/>
<pin id="1627" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten190 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="m191_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="9" slack="0"/>
<pin id="1634" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="m191 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="k192_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="5" slack="0"/>
<pin id="1641" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k192 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="add_ln368194_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="9" slack="0"/>
<pin id="1648" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln368194 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="trunc_ln371_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="4" slack="1"/>
<pin id="1655" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln371 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="c_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="32" slack="1"/>
<pin id="1659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1665" class="1005" name="d_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="32" slack="1"/>
<pin id="1667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="1673" class="1005" name="zext_ln381_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="64" slack="8"/>
<pin id="1675" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln381 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="zext_ln7_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="64" slack="9"/>
<pin id="1687" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln7 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="6" slack="1"/>
<pin id="1699" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr "/>
</bind>
</comp>

<comp id="1702" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="6" slack="1"/>
<pin id="1704" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr "/>
</bind>
</comp>

<comp id="1707" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="6" slack="1"/>
<pin id="1709" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="6" slack="1"/>
<pin id="1714" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="6" slack="1"/>
<pin id="1719" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr "/>
</bind>
</comp>

<comp id="1722" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="6" slack="1"/>
<pin id="1724" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr "/>
</bind>
</comp>

<comp id="1727" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="6" slack="1"/>
<pin id="1729" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="6" slack="1"/>
<pin id="1734" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="6" slack="1"/>
<pin id="1739" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr "/>
</bind>
</comp>

<comp id="1742" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="6" slack="1"/>
<pin id="1744" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr "/>
</bind>
</comp>

<comp id="1747" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1_reg_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="6" slack="1"/>
<pin id="1749" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1 "/>
</bind>
</comp>

<comp id="1752" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1_reg_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="6" slack="1"/>
<pin id="1754" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="tw_36_i_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="32" slack="1"/>
<pin id="1759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tw_36_i "/>
</bind>
</comp>

<comp id="1765" class="1005" name="tw_38_i_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="32" slack="1"/>
<pin id="1767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tw_38_i "/>
</bind>
</comp>

<comp id="1773" class="1005" name="tw_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="32" slack="1"/>
<pin id="1775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tw "/>
</bind>
</comp>

<comp id="1781" class="1005" name="tw_37_i_reg_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="32" slack="1"/>
<pin id="1783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tw_37_i "/>
</bind>
</comp>

<comp id="1789" class="1005" name="tw_39_i_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="32" slack="1"/>
<pin id="1791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tw_39_i "/>
</bind>
</comp>

<comp id="1797" class="1005" name="tw_18_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="32" slack="1"/>
<pin id="1799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tw_18 "/>
</bind>
</comp>

<comp id="1805" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="6" slack="1"/>
<pin id="1807" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr "/>
</bind>
</comp>

<comp id="1810" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="6" slack="1"/>
<pin id="1812" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr "/>
</bind>
</comp>

<comp id="1815" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1_reg_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="6" slack="1"/>
<pin id="1817" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1 "/>
</bind>
</comp>

<comp id="1820" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="6" slack="1"/>
<pin id="1822" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1 "/>
</bind>
</comp>

<comp id="1825" class="1005" name="xor_ln371_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="1" slack="0"/>
<pin id="1827" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="xor_ln371 "/>
</bind>
</comp>

<comp id="1830" class="1005" name="icmp_ln368_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="1" slack="1"/>
<pin id="1832" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln368 "/>
</bind>
</comp>

<comp id="1834" class="1005" name="d0_real_reg_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="32" slack="3"/>
<pin id="1836" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="d0_real "/>
</bind>
</comp>

<comp id="1842" class="1005" name="d0_imag_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="32" slack="3"/>
<pin id="1844" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="d0_imag "/>
</bind>
</comp>

<comp id="1850" class="1005" name="a_reg_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="32" slack="1"/>
<pin id="1852" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="1860" class="1005" name="d1_real_10_reg_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="32" slack="3"/>
<pin id="1862" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="d1_real_10 "/>
</bind>
</comp>

<comp id="1866" class="1005" name="bd_reg_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="32" slack="1"/>
<pin id="1868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bd "/>
</bind>
</comp>

<comp id="1872" class="1005" name="bc_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="32" slack="1"/>
<pin id="1874" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bc "/>
</bind>
</comp>

<comp id="1878" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1878">
<pin_list>
<pin id="1879" dir="0" index="0" bw="32" slack="3"/>
<pin id="1880" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load "/>
</bind>
</comp>

<comp id="1886" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1_reg_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="32" slack="1"/>
<pin id="1888" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1 "/>
</bind>
</comp>

<comp id="1894" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="32" slack="3"/>
<pin id="1896" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load "/>
</bind>
</comp>

<comp id="1902" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1_reg_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="32" slack="1"/>
<pin id="1904" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1 "/>
</bind>
</comp>

<comp id="1910" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load_reg_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="32" slack="3"/>
<pin id="1912" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load "/>
</bind>
</comp>

<comp id="1918" class="1005" name="d1_reg_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="32" slack="1"/>
<pin id="1920" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1 "/>
</bind>
</comp>

<comp id="1926" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="32" slack="3"/>
<pin id="1928" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load "/>
</bind>
</comp>

<comp id="1934" class="1005" name="bd_11_i_reg_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="32" slack="1"/>
<pin id="1936" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bd_11_i "/>
</bind>
</comp>

<comp id="1940" class="1005" name="bc_11_i_reg_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="32" slack="1"/>
<pin id="1942" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bc_11_i "/>
</bind>
</comp>

<comp id="1946" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_reg_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="32" slack="3"/>
<pin id="1948" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load "/>
</bind>
</comp>

<comp id="1954" class="1005" name="bd_1_i_reg_1954">
<pin_list>
<pin id="1955" dir="0" index="0" bw="32" slack="1"/>
<pin id="1956" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bd_1_i "/>
</bind>
</comp>

<comp id="1960" class="1005" name="bc_1_i_reg_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="32" slack="1"/>
<pin id="1962" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bc_1_i "/>
</bind>
</comp>

<comp id="1966" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load_reg_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="32" slack="3"/>
<pin id="1968" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load "/>
</bind>
</comp>

<comp id="1974" class="1005" name="bd_4_reg_1974">
<pin_list>
<pin id="1975" dir="0" index="0" bw="32" slack="1"/>
<pin id="1976" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bd_4 "/>
</bind>
</comp>

<comp id="1980" class="1005" name="bc_4_reg_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="32" slack="1"/>
<pin id="1982" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bc_4 "/>
</bind>
</comp>

<comp id="1986" class="1005" name="d1_imag_10_reg_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="32" slack="1"/>
<pin id="1988" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_imag_10 "/>
</bind>
</comp>

<comp id="1991" class="1005" name="d1_real_reg_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="32" slack="1"/>
<pin id="1993" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_real "/>
</bind>
</comp>

<comp id="1996" class="1005" name="d1_imag_reg_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="32" slack="1"/>
<pin id="1998" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_imag "/>
</bind>
</comp>

<comp id="2001" class="1005" name="d1_real_18_i_reg_2001">
<pin_list>
<pin id="2002" dir="0" index="0" bw="32" slack="1"/>
<pin id="2003" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_real_18_i "/>
</bind>
</comp>

<comp id="2009" class="1005" name="d1_imag_18_i_reg_2009">
<pin_list>
<pin id="2010" dir="0" index="0" bw="32" slack="1"/>
<pin id="2011" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_imag_18_i "/>
</bind>
</comp>

<comp id="2017" class="1005" name="d1_real_2_i_reg_2017">
<pin_list>
<pin id="2018" dir="0" index="0" bw="32" slack="1"/>
<pin id="2019" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_real_2_i "/>
</bind>
</comp>

<comp id="2025" class="1005" name="d1_imag_2_i_reg_2025">
<pin_list>
<pin id="2026" dir="0" index="0" bw="32" slack="1"/>
<pin id="2027" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_imag_2_i "/>
</bind>
</comp>

<comp id="2033" class="1005" name="d1_real_12_reg_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="32" slack="1"/>
<pin id="2035" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_real_12 "/>
</bind>
</comp>

<comp id="2041" class="1005" name="d1_imag_12_reg_2041">
<pin_list>
<pin id="2042" dir="0" index="0" bw="32" slack="1"/>
<pin id="2043" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_imag_12 "/>
</bind>
</comp>

<comp id="2049" class="1005" name="d3_real_reg_2049">
<pin_list>
<pin id="2050" dir="0" index="0" bw="32" slack="1"/>
<pin id="2051" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_real "/>
</bind>
</comp>

<comp id="2055" class="1005" name="d3_imag_reg_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="32" slack="1"/>
<pin id="2057" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_imag "/>
</bind>
</comp>

<comp id="2061" class="1005" name="d3_real_11_i_reg_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="32" slack="1"/>
<pin id="2063" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_real_11_i "/>
</bind>
</comp>

<comp id="2067" class="1005" name="d3_imag_11_i_reg_2067">
<pin_list>
<pin id="2068" dir="0" index="0" bw="32" slack="1"/>
<pin id="2069" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_imag_11_i "/>
</bind>
</comp>

<comp id="2073" class="1005" name="d3_real_1_i_reg_2073">
<pin_list>
<pin id="2074" dir="0" index="0" bw="32" slack="1"/>
<pin id="2075" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_real_1_i "/>
</bind>
</comp>

<comp id="2079" class="1005" name="d3_imag_1_i_reg_2079">
<pin_list>
<pin id="2080" dir="0" index="0" bw="32" slack="1"/>
<pin id="2081" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_imag_1_i "/>
</bind>
</comp>

<comp id="2085" class="1005" name="d3_real_4_reg_2085">
<pin_list>
<pin id="2086" dir="0" index="0" bw="32" slack="1"/>
<pin id="2087" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_real_4 "/>
</bind>
</comp>

<comp id="2091" class="1005" name="d3_imag_4_reg_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="32" slack="1"/>
<pin id="2093" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_imag_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="187"><net_src comp="32" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="88" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="88" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="223"><net_src comp="200" pin="3"/><net_sink comp="214" pin=2"/></net>

<net id="233"><net_src comp="207" pin="3"/><net_sink comp="224" pin=2"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="88" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="30" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="88" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="234" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="249"><net_src comp="241" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="255"><net_src comp="16" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="88" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="22" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="88" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="88" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="22" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="88" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="88" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="24" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="88" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="18" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="88" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="24" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="88" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="20" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="88" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="26" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="88" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="20" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="88" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="26" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="88" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="343"><net_src comp="250" pin="3"/><net_sink comp="334" pin=2"/></net>

<net id="344"><net_src comp="264" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="354"><net_src comp="278" pin="3"/><net_sink comp="345" pin=2"/></net>

<net id="355"><net_src comp="292" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="365"><net_src comp="306" pin="3"/><net_sink comp="356" pin=2"/></net>

<net id="366"><net_src comp="320" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="376"><net_src comp="257" pin="3"/><net_sink comp="367" pin=2"/></net>

<net id="377"><net_src comp="271" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="387"><net_src comp="285" pin="3"/><net_sink comp="378" pin=2"/></net>

<net id="388"><net_src comp="299" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="398"><net_src comp="313" pin="3"/><net_sink comp="389" pin=2"/></net>

<net id="399"><net_src comp="327" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="405"><net_src comp="0" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="88" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="412"><net_src comp="8" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="88" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="419"><net_src comp="2" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="88" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="426"><net_src comp="10" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="88" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="433"><net_src comp="4" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="88" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="440"><net_src comp="12" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="88" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="447"><net_src comp="6" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="88" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="454"><net_src comp="14" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="88" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="465"><net_src comp="400" pin="3"/><net_sink comp="456" pin=2"/></net>

<net id="475"><net_src comp="414" pin="3"/><net_sink comp="466" pin=2"/></net>

<net id="485"><net_src comp="428" pin="3"/><net_sink comp="476" pin=2"/></net>

<net id="495"><net_src comp="442" pin="3"/><net_sink comp="486" pin=2"/></net>

<net id="505"><net_src comp="407" pin="3"/><net_sink comp="496" pin=2"/></net>

<net id="515"><net_src comp="421" pin="3"/><net_sink comp="506" pin=2"/></net>

<net id="525"><net_src comp="435" pin="3"/><net_sink comp="516" pin=2"/></net>

<net id="535"><net_src comp="449" pin="3"/><net_sink comp="526" pin=2"/></net>

<net id="541"><net_src comp="0" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="88" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="548"><net_src comp="8" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="88" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="555"><net_src comp="2" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="88" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="562"><net_src comp="10" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="88" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="569"><net_src comp="4" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="88" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="576"><net_src comp="12" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="88" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="583"><net_src comp="6" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="88" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="590"><net_src comp="14" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="88" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="536" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="593"><net_src comp="550" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="594"><net_src comp="564" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="595"><net_src comp="578" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="596"><net_src comp="543" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="597"><net_src comp="557" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="598"><net_src comp="571" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="599"><net_src comp="585" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="609"><net_src comp="40" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="621"><net_src comp="613" pin="6"/><net_sink comp="610" pin=0"/></net>

<net id="633"><net_src comp="625" pin="6"/><net_sink comp="622" pin=0"/></net>

<net id="638"><net_src comp="634" pin="2"/><net_sink comp="456" pin=4"/></net>

<net id="639"><net_src comp="610" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="640" pin="2"/><net_sink comp="496" pin=4"/></net>

<net id="645"><net_src comp="622" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="610" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="622" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="656" pin="2"/><net_sink comp="466" pin=4"/></net>

<net id="665"><net_src comp="661" pin="2"/><net_sink comp="506" pin=4"/></net>

<net id="678"><net_src comp="674" pin="2"/><net_sink comp="476" pin=4"/></net>

<net id="683"><net_src comp="679" pin="2"/><net_sink comp="516" pin=4"/></net>

<net id="696"><net_src comp="692" pin="2"/><net_sink comp="486" pin=4"/></net>

<net id="701"><net_src comp="697" pin="2"/><net_sink comp="526" pin=4"/></net>

<net id="714"><net_src comp="224" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="719"><net_src comp="224" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="724"><net_src comp="367" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="729"><net_src comp="367" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="734"><net_src comp="378" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="739"><net_src comp="378" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="389" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="749"><net_src comp="389" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="756"><net_src comp="152" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="763"><net_src comp="152" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="770"><net_src comp="152" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="777"><net_src comp="152" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="784"><net_src comp="142" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="791"><net_src comp="142" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="798"><net_src comp="142" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="805"><net_src comp="142" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="810"><net_src comp="34" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="815"><net_src comp="36" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="820"><net_src comp="38" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="825"><net_src comp="36" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="842"><net_src comp="826" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="42" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="849"><net_src comp="603" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="850"><net_src comp="832" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="851"><net_src comp="36" pin="0"/><net_sink comp="844" pin=2"/></net>

<net id="857"><net_src comp="603" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="858"><net_src comp="829" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="859"><net_src comp="835" pin="1"/><net_sink comp="852" pin=2"/></net>

<net id="863"><net_src comp="844" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="877"><net_src comp="44" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="878"><net_src comp="46" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="879"><net_src comp="48" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="880"><net_src comp="50" pin="0"/><net_sink comp="864" pin=3"/></net>

<net id="881"><net_src comp="52" pin="0"/><net_sink comp="864" pin=4"/></net>

<net id="882"><net_src comp="54" pin="0"/><net_sink comp="864" pin=5"/></net>

<net id="883"><net_src comp="56" pin="0"/><net_sink comp="864" pin=6"/></net>

<net id="884"><net_src comp="58" pin="0"/><net_sink comp="864" pin=7"/></net>

<net id="885"><net_src comp="60" pin="0"/><net_sink comp="864" pin=8"/></net>

<net id="886"><net_src comp="62" pin="0"/><net_sink comp="864" pin=9"/></net>

<net id="887"><net_src comp="860" pin="1"/><net_sink comp="864" pin=10"/></net>

<net id="901"><net_src comp="44" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="902"><net_src comp="46" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="903"><net_src comp="64" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="904"><net_src comp="50" pin="0"/><net_sink comp="888" pin=3"/></net>

<net id="905"><net_src comp="60" pin="0"/><net_sink comp="888" pin=4"/></net>

<net id="906"><net_src comp="54" pin="0"/><net_sink comp="888" pin=5"/></net>

<net id="907"><net_src comp="66" pin="0"/><net_sink comp="888" pin=6"/></net>

<net id="908"><net_src comp="58" pin="0"/><net_sink comp="888" pin=7"/></net>

<net id="909"><net_src comp="60" pin="0"/><net_sink comp="888" pin=8"/></net>

<net id="910"><net_src comp="62" pin="0"/><net_sink comp="888" pin=9"/></net>

<net id="911"><net_src comp="860" pin="1"/><net_sink comp="888" pin=10"/></net>

<net id="918"><net_src comp="68" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="852" pin="3"/><net_sink comp="912" pin=1"/></net>

<net id="920"><net_src comp="70" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="921"><net_src comp="72" pin="0"/><net_sink comp="912" pin=3"/></net>

<net id="928"><net_src comp="74" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="844" pin="3"/><net_sink comp="922" pin=1"/></net>

<net id="930"><net_src comp="76" pin="0"/><net_sink comp="922" pin=2"/></net>

<net id="931"><net_src comp="78" pin="0"/><net_sink comp="922" pin=3"/></net>

<net id="937"><net_src comp="80" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="938"><net_src comp="912" pin="4"/><net_sink comp="932" pin=1"/></net>

<net id="939"><net_src comp="922" pin="4"/><net_sink comp="932" pin=2"/></net>

<net id="943"><net_src comp="932" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="946"><net_src comp="940" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="947"><net_src comp="940" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="948"><net_src comp="940" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="949"><net_src comp="940" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="950"><net_src comp="940" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="951"><net_src comp="940" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="958"><net_src comp="82" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="852" pin="3"/><net_sink comp="952" pin=1"/></net>

<net id="960"><net_src comp="84" pin="0"/><net_sink comp="952" pin=2"/></net>

<net id="961"><net_src comp="72" pin="0"/><net_sink comp="952" pin=3"/></net>

<net id="968"><net_src comp="86" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="969"><net_src comp="952" pin="4"/><net_sink comp="962" pin=1"/></net>

<net id="970"><net_src comp="40" pin="0"/><net_sink comp="962" pin=2"/></net>

<net id="971"><net_src comp="922" pin="4"/><net_sink comp="962" pin=3"/></net>

<net id="975"><net_src comp="962" pin="4"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="978"><net_src comp="972" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="979"><net_src comp="972" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="980"><net_src comp="972" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="981"><net_src comp="972" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="982"><net_src comp="972" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="983"><net_src comp="972" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="987"><net_src comp="200" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="991"><net_src comp="207" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="995"><net_src comp="234" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="999"><net_src comp="241" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1013"><net_src comp="44" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1014"><net_src comp="46" pin="0"/><net_sink comp="1000" pin=1"/></net>

<net id="1015"><net_src comp="90" pin="0"/><net_sink comp="1000" pin=2"/></net>

<net id="1016"><net_src comp="50" pin="0"/><net_sink comp="1000" pin=3"/></net>

<net id="1017"><net_src comp="92" pin="0"/><net_sink comp="1000" pin=4"/></net>

<net id="1018"><net_src comp="54" pin="0"/><net_sink comp="1000" pin=5"/></net>

<net id="1019"><net_src comp="94" pin="0"/><net_sink comp="1000" pin=6"/></net>

<net id="1020"><net_src comp="58" pin="0"/><net_sink comp="1000" pin=7"/></net>

<net id="1021"><net_src comp="96" pin="0"/><net_sink comp="1000" pin=8"/></net>

<net id="1022"><net_src comp="62" pin="0"/><net_sink comp="1000" pin=9"/></net>

<net id="1023"><net_src comp="860" pin="1"/><net_sink comp="1000" pin=10"/></net>

<net id="1037"><net_src comp="44" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1038"><net_src comp="46" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1039"><net_src comp="98" pin="0"/><net_sink comp="1024" pin=2"/></net>

<net id="1040"><net_src comp="50" pin="0"/><net_sink comp="1024" pin=3"/></net>

<net id="1041"><net_src comp="100" pin="0"/><net_sink comp="1024" pin=4"/></net>

<net id="1042"><net_src comp="54" pin="0"/><net_sink comp="1024" pin=5"/></net>

<net id="1043"><net_src comp="102" pin="0"/><net_sink comp="1024" pin=6"/></net>

<net id="1044"><net_src comp="58" pin="0"/><net_sink comp="1024" pin=7"/></net>

<net id="1045"><net_src comp="104" pin="0"/><net_sink comp="1024" pin=8"/></net>

<net id="1046"><net_src comp="62" pin="0"/><net_sink comp="1024" pin=9"/></net>

<net id="1047"><net_src comp="860" pin="1"/><net_sink comp="1024" pin=10"/></net>

<net id="1061"><net_src comp="44" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1062"><net_src comp="46" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1063"><net_src comp="106" pin="0"/><net_sink comp="1048" pin=2"/></net>

<net id="1064"><net_src comp="50" pin="0"/><net_sink comp="1048" pin=3"/></net>

<net id="1065"><net_src comp="108" pin="0"/><net_sink comp="1048" pin=4"/></net>

<net id="1066"><net_src comp="54" pin="0"/><net_sink comp="1048" pin=5"/></net>

<net id="1067"><net_src comp="110" pin="0"/><net_sink comp="1048" pin=6"/></net>

<net id="1068"><net_src comp="58" pin="0"/><net_sink comp="1048" pin=7"/></net>

<net id="1069"><net_src comp="112" pin="0"/><net_sink comp="1048" pin=8"/></net>

<net id="1070"><net_src comp="62" pin="0"/><net_sink comp="1048" pin=9"/></net>

<net id="1071"><net_src comp="860" pin="1"/><net_sink comp="1048" pin=10"/></net>

<net id="1085"><net_src comp="44" pin="0"/><net_sink comp="1072" pin=0"/></net>

<net id="1086"><net_src comp="46" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1087"><net_src comp="94" pin="0"/><net_sink comp="1072" pin=2"/></net>

<net id="1088"><net_src comp="50" pin="0"/><net_sink comp="1072" pin=3"/></net>

<net id="1089"><net_src comp="96" pin="0"/><net_sink comp="1072" pin=4"/></net>

<net id="1090"><net_src comp="54" pin="0"/><net_sink comp="1072" pin=5"/></net>

<net id="1091"><net_src comp="112" pin="0"/><net_sink comp="1072" pin=6"/></net>

<net id="1092"><net_src comp="58" pin="0"/><net_sink comp="1072" pin=7"/></net>

<net id="1093"><net_src comp="110" pin="0"/><net_sink comp="1072" pin=8"/></net>

<net id="1094"><net_src comp="62" pin="0"/><net_sink comp="1072" pin=9"/></net>

<net id="1095"><net_src comp="860" pin="1"/><net_sink comp="1072" pin=10"/></net>

<net id="1109"><net_src comp="44" pin="0"/><net_sink comp="1096" pin=0"/></net>

<net id="1110"><net_src comp="46" pin="0"/><net_sink comp="1096" pin=1"/></net>

<net id="1111"><net_src comp="102" pin="0"/><net_sink comp="1096" pin=2"/></net>

<net id="1112"><net_src comp="50" pin="0"/><net_sink comp="1096" pin=3"/></net>

<net id="1113"><net_src comp="104" pin="0"/><net_sink comp="1096" pin=4"/></net>

<net id="1114"><net_src comp="54" pin="0"/><net_sink comp="1096" pin=5"/></net>

<net id="1115"><net_src comp="104" pin="0"/><net_sink comp="1096" pin=6"/></net>

<net id="1116"><net_src comp="58" pin="0"/><net_sink comp="1096" pin=7"/></net>

<net id="1117"><net_src comp="102" pin="0"/><net_sink comp="1096" pin=8"/></net>

<net id="1118"><net_src comp="62" pin="0"/><net_sink comp="1096" pin=9"/></net>

<net id="1119"><net_src comp="860" pin="1"/><net_sink comp="1096" pin=10"/></net>

<net id="1133"><net_src comp="44" pin="0"/><net_sink comp="1120" pin=0"/></net>

<net id="1134"><net_src comp="46" pin="0"/><net_sink comp="1120" pin=1"/></net>

<net id="1135"><net_src comp="110" pin="0"/><net_sink comp="1120" pin=2"/></net>

<net id="1136"><net_src comp="50" pin="0"/><net_sink comp="1120" pin=3"/></net>

<net id="1137"><net_src comp="112" pin="0"/><net_sink comp="1120" pin=4"/></net>

<net id="1138"><net_src comp="54" pin="0"/><net_sink comp="1120" pin=5"/></net>

<net id="1139"><net_src comp="96" pin="0"/><net_sink comp="1120" pin=6"/></net>

<net id="1140"><net_src comp="58" pin="0"/><net_sink comp="1120" pin=7"/></net>

<net id="1141"><net_src comp="94" pin="0"/><net_sink comp="1120" pin=8"/></net>

<net id="1142"><net_src comp="62" pin="0"/><net_sink comp="1120" pin=9"/></net>

<net id="1143"><net_src comp="860" pin="1"/><net_sink comp="1120" pin=10"/></net>

<net id="1147"><net_src comp="250" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1151"><net_src comp="264" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1155"><net_src comp="278" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1159"><net_src comp="292" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1163"><net_src comp="306" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1167"><net_src comp="320" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1171"><net_src comp="257" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1175"><net_src comp="271" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1179"><net_src comp="285" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1183"><net_src comp="299" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1187"><net_src comp="313" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1191"><net_src comp="327" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1196"><net_src comp="844" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1197"><net_src comp="114" pin="0"/><net_sink comp="1192" pin=1"/></net>

<net id="1203"><net_src comp="116" pin="0"/><net_sink comp="1198" pin=0"/></net>

<net id="1204"><net_src comp="1192" pin="2"/><net_sink comp="1198" pin=1"/></net>

<net id="1205"><net_src comp="70" pin="0"/><net_sink comp="1198" pin=2"/></net>

<net id="1210"><net_src comp="1198" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1211"><net_src comp="40" pin="0"/><net_sink comp="1206" pin=1"/></net>

<net id="1216"><net_src comp="852" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1217"><net_src comp="34" pin="0"/><net_sink comp="1212" pin=1"/></net>

<net id="1222"><net_src comp="826" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="118" pin="0"/><net_sink comp="1218" pin=1"/></net>

<net id="1228"><net_src comp="1212" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1233"><net_src comp="1192" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1238"><net_src comp="852" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1243"><net_src comp="838" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1247"><net_src comp="224" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1254"><net_src comp="224" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1261"><net_src comp="367" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1268"><net_src comp="367" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1275"><net_src comp="378" pin="3"/><net_sink comp="1272" pin=0"/></net>

<net id="1282"><net_src comp="378" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1289"><net_src comp="389" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1296"><net_src comp="389" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1308"><net_src comp="136" pin="0"/><net_sink comp="1303" pin=0"/></net>

<net id="1309"><net_src comp="1300" pin="1"/><net_sink comp="1303" pin=1"/></net>

<net id="1310"><net_src comp="138" pin="0"/><net_sink comp="1303" pin=2"/></net>

<net id="1315"><net_src comp="1303" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1316"><net_src comp="40" pin="0"/><net_sink comp="1311" pin=1"/></net>

<net id="1320"><net_src comp="1300" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1326"><net_src comp="140" pin="0"/><net_sink comp="1321" pin=0"/></net>

<net id="1327"><net_src comp="1311" pin="2"/><net_sink comp="1321" pin=1"/></net>

<net id="1328"><net_src comp="1317" pin="1"/><net_sink comp="1321" pin=2"/></net>

<net id="1332"><net_src comp="1321" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1411"><net_src comp="613" pin="6"/><net_sink comp="1408" pin=0"/></net>

<net id="1418"><net_src comp="625" pin="6"/><net_sink comp="1415" pin=0"/></net>

<net id="1425"><net_src comp="613" pin="6"/><net_sink comp="1422" pin=0"/></net>

<net id="1432"><net_src comp="625" pin="6"/><net_sink comp="1429" pin=0"/></net>

<net id="1508"><net_src comp="634" pin="2"/><net_sink comp="1505" pin=0"/></net>

<net id="1512"><net_src comp="400" pin="3"/><net_sink comp="1509" pin=0"/></net>

<net id="1516"><net_src comp="656" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1520"><net_src comp="414" pin="3"/><net_sink comp="1517" pin=0"/></net>

<net id="1524"><net_src comp="674" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1528"><net_src comp="428" pin="3"/><net_sink comp="1525" pin=0"/></net>

<net id="1532"><net_src comp="692" pin="2"/><net_sink comp="1529" pin=0"/></net>

<net id="1536"><net_src comp="442" pin="3"/><net_sink comp="1533" pin=0"/></net>

<net id="1540"><net_src comp="640" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1544"><net_src comp="407" pin="3"/><net_sink comp="1541" pin=0"/></net>

<net id="1548"><net_src comp="661" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1552"><net_src comp="421" pin="3"/><net_sink comp="1549" pin=0"/></net>

<net id="1556"><net_src comp="679" pin="2"/><net_sink comp="1553" pin=0"/></net>

<net id="1560"><net_src comp="435" pin="3"/><net_sink comp="1557" pin=0"/></net>

<net id="1564"><net_src comp="697" pin="2"/><net_sink comp="1561" pin=0"/></net>

<net id="1568"><net_src comp="449" pin="3"/><net_sink comp="1565" pin=0"/></net>

<net id="1575"><net_src comp="536" pin="3"/><net_sink comp="1572" pin=0"/></net>

<net id="1582"><net_src comp="550" pin="3"/><net_sink comp="1579" pin=0"/></net>

<net id="1589"><net_src comp="564" pin="3"/><net_sink comp="1586" pin=0"/></net>

<net id="1596"><net_src comp="578" pin="3"/><net_sink comp="1593" pin=0"/></net>

<net id="1603"><net_src comp="543" pin="3"/><net_sink comp="1600" pin=0"/></net>

<net id="1610"><net_src comp="557" pin="3"/><net_sink comp="1607" pin=0"/></net>

<net id="1617"><net_src comp="571" pin="3"/><net_sink comp="1614" pin=0"/></net>

<net id="1624"><net_src comp="585" pin="3"/><net_sink comp="1621" pin=0"/></net>

<net id="1628"><net_src comp="184" pin="1"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1630"><net_src comp="1625" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1631"><net_src comp="1625" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1635"><net_src comp="188" pin="1"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="1637"><net_src comp="1632" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1638"><net_src comp="1632" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1642"><net_src comp="192" pin="1"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1644"><net_src comp="1639" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1645"><net_src comp="1639" pin="1"/><net_sink comp="1229" pin=1"/></net>

<net id="1649"><net_src comp="196" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="1651"><net_src comp="1646" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1652"><net_src comp="1646" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1656"><net_src comp="860" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="1660"><net_src comp="864" pin="11"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1662"><net_src comp="1657" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="1663"><net_src comp="1657" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1664"><net_src comp="1657" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="1668"><net_src comp="888" pin="11"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1670"><net_src comp="1665" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="1671"><net_src comp="1665" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1672"><net_src comp="1665" pin="1"/><net_sink comp="750" pin=2"/></net>

<net id="1676"><net_src comp="940" pin="1"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1678"><net_src comp="1673" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="1679"><net_src comp="1673" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="1680"><net_src comp="1673" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="1681"><net_src comp="1673" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="1682"><net_src comp="1673" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="1683"><net_src comp="1673" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="1684"><net_src comp="1673" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="1688"><net_src comp="972" pin="1"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="1690"><net_src comp="1685" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="1691"><net_src comp="1685" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="1692"><net_src comp="1685" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="1693"><net_src comp="1685" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="1694"><net_src comp="1685" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="1695"><net_src comp="1685" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="1696"><net_src comp="1685" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="1700"><net_src comp="200" pin="3"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="1705"><net_src comp="207" pin="3"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1710"><net_src comp="234" pin="3"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="1715"><net_src comp="241" pin="3"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1720"><net_src comp="250" pin="3"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1725"><net_src comp="257" pin="3"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1730"><net_src comp="264" pin="3"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1735"><net_src comp="271" pin="3"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="1740"><net_src comp="278" pin="3"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="1745"><net_src comp="285" pin="3"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1750"><net_src comp="292" pin="3"/><net_sink comp="1747" pin=0"/></net>

<net id="1751"><net_src comp="1747" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1755"><net_src comp="299" pin="3"/><net_sink comp="1752" pin=0"/></net>

<net id="1756"><net_src comp="1752" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1760"><net_src comp="1000" pin="11"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1762"><net_src comp="1757" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="1763"><net_src comp="1757" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1764"><net_src comp="1757" pin="1"/><net_sink comp="785" pin=2"/></net>

<net id="1768"><net_src comp="1024" pin="11"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1770"><net_src comp="1765" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="1771"><net_src comp="1765" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1772"><net_src comp="1765" pin="1"/><net_sink comp="792" pin=2"/></net>

<net id="1776"><net_src comp="1048" pin="11"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1778"><net_src comp="1773" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="1779"><net_src comp="1773" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1780"><net_src comp="1773" pin="1"/><net_sink comp="799" pin=2"/></net>

<net id="1784"><net_src comp="1072" pin="11"/><net_sink comp="1781" pin=0"/></net>

<net id="1785"><net_src comp="1781" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1786"><net_src comp="1781" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="1787"><net_src comp="1781" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1788"><net_src comp="1781" pin="1"/><net_sink comp="757" pin=2"/></net>

<net id="1792"><net_src comp="1096" pin="11"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1794"><net_src comp="1789" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1795"><net_src comp="1789" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1796"><net_src comp="1789" pin="1"/><net_sink comp="764" pin=2"/></net>

<net id="1800"><net_src comp="1120" pin="11"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1802"><net_src comp="1797" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1803"><net_src comp="1797" pin="1"/><net_sink comp="1399" pin=0"/></net>

<net id="1804"><net_src comp="1797" pin="1"/><net_sink comp="771" pin=2"/></net>

<net id="1808"><net_src comp="306" pin="3"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="1813"><net_src comp="313" pin="3"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="1818"><net_src comp="320" pin="3"/><net_sink comp="1815" pin=0"/></net>

<net id="1819"><net_src comp="1815" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1823"><net_src comp="327" pin="3"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1828"><net_src comp="1206" pin="2"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="1833"><net_src comp="1218" pin="2"/><net_sink comp="1830" pin=0"/></net>

<net id="1837"><net_src comp="214" pin="7"/><net_sink comp="1834" pin=0"/></net>

<net id="1838"><net_src comp="1834" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="1839"><net_src comp="1834" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1840"><net_src comp="1834" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1841"><net_src comp="1834" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1845"><net_src comp="224" pin="7"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1847"><net_src comp="1842" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1848"><net_src comp="1842" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1849"><net_src comp="1842" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="1853"><net_src comp="214" pin="3"/><net_sink comp="1850" pin=0"/></net>

<net id="1854"><net_src comp="1850" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1855"><net_src comp="1850" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1856"><net_src comp="1850" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1857"><net_src comp="1850" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1858"><net_src comp="1850" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1859"><net_src comp="1850" pin="1"/><net_sink comp="613" pin=4"/></net>

<net id="1863"><net_src comp="224" pin="3"/><net_sink comp="1860" pin=0"/></net>

<net id="1864"><net_src comp="1860" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1865"><net_src comp="1860" pin="1"/><net_sink comp="625" pin=4"/></net>

<net id="1869"><net_src comp="710" pin="2"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1871"><net_src comp="1866" pin="1"/><net_sink comp="778" pin=3"/></net>

<net id="1875"><net_src comp="715" pin="2"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1877"><net_src comp="1872" pin="1"/><net_sink comp="750" pin=3"/></net>

<net id="1881"><net_src comp="334" pin="7"/><net_sink comp="1878" pin=0"/></net>

<net id="1882"><net_src comp="1878" pin="1"/><net_sink comp="1433" pin=0"/></net>

<net id="1883"><net_src comp="1878" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="1884"><net_src comp="1878" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1885"><net_src comp="1878" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1889"><net_src comp="334" pin="3"/><net_sink comp="1886" pin=0"/></net>

<net id="1890"><net_src comp="1886" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1891"><net_src comp="1886" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="1892"><net_src comp="1886" pin="1"/><net_sink comp="1360" pin=0"/></net>

<net id="1893"><net_src comp="1886" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1897"><net_src comp="345" pin="7"/><net_sink comp="1894" pin=0"/></net>

<net id="1898"><net_src comp="1894" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1899"><net_src comp="1894" pin="1"/><net_sink comp="1469" pin=0"/></net>

<net id="1900"><net_src comp="1894" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1901"><net_src comp="1894" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="1905"><net_src comp="345" pin="3"/><net_sink comp="1902" pin=0"/></net>

<net id="1906"><net_src comp="1902" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="1907"><net_src comp="1902" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="1908"><net_src comp="1902" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1909"><net_src comp="1902" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1913"><net_src comp="356" pin="7"/><net_sink comp="1910" pin=0"/></net>

<net id="1914"><net_src comp="1910" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="1915"><net_src comp="1910" pin="1"/><net_sink comp="1493" pin=0"/></net>

<net id="1916"><net_src comp="1910" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1917"><net_src comp="1910" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="1921"><net_src comp="356" pin="3"/><net_sink comp="1918" pin=0"/></net>

<net id="1922"><net_src comp="1918" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1923"><net_src comp="1918" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="1924"><net_src comp="1918" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1925"><net_src comp="1918" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="1929"><net_src comp="367" pin="7"/><net_sink comp="1926" pin=0"/></net>

<net id="1930"><net_src comp="1926" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1931"><net_src comp="1926" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1932"><net_src comp="1926" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1933"><net_src comp="1926" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1937"><net_src comp="720" pin="2"/><net_sink comp="1934" pin=0"/></net>

<net id="1938"><net_src comp="1934" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1939"><net_src comp="1934" pin="1"/><net_sink comp="785" pin=3"/></net>

<net id="1943"><net_src comp="725" pin="2"/><net_sink comp="1940" pin=0"/></net>

<net id="1944"><net_src comp="1940" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1945"><net_src comp="1940" pin="1"/><net_sink comp="757" pin=3"/></net>

<net id="1949"><net_src comp="378" pin="7"/><net_sink comp="1946" pin=0"/></net>

<net id="1950"><net_src comp="1946" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1951"><net_src comp="1946" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="1952"><net_src comp="1946" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1953"><net_src comp="1946" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1957"><net_src comp="730" pin="2"/><net_sink comp="1954" pin=0"/></net>

<net id="1958"><net_src comp="1954" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1959"><net_src comp="1954" pin="1"/><net_sink comp="792" pin=3"/></net>

<net id="1963"><net_src comp="735" pin="2"/><net_sink comp="1960" pin=0"/></net>

<net id="1964"><net_src comp="1960" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1965"><net_src comp="1960" pin="1"/><net_sink comp="764" pin=3"/></net>

<net id="1969"><net_src comp="389" pin="7"/><net_sink comp="1966" pin=0"/></net>

<net id="1970"><net_src comp="1966" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="1971"><net_src comp="1966" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="1972"><net_src comp="1966" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1973"><net_src comp="1966" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1977"><net_src comp="740" pin="2"/><net_sink comp="1974" pin=0"/></net>

<net id="1978"><net_src comp="1974" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1979"><net_src comp="1974" pin="1"/><net_sink comp="799" pin=3"/></net>

<net id="1983"><net_src comp="745" pin="2"/><net_sink comp="1980" pin=0"/></net>

<net id="1984"><net_src comp="1980" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1985"><net_src comp="1980" pin="1"/><net_sink comp="771" pin=3"/></net>

<net id="1989"><net_src comp="1329" pin="1"/><net_sink comp="1986" pin=0"/></net>

<net id="1990"><net_src comp="1986" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1994"><net_src comp="778" pin="4"/><net_sink comp="1991" pin=0"/></net>

<net id="1995"><net_src comp="1991" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="1999"><net_src comp="750" pin="4"/><net_sink comp="1996" pin=0"/></net>

<net id="2000"><net_src comp="1996" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="2004"><net_src comp="785" pin="4"/><net_sink comp="2001" pin=0"/></net>

<net id="2005"><net_src comp="2001" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="2006"><net_src comp="2001" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="2007"><net_src comp="2001" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="2008"><net_src comp="2001" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="2012"><net_src comp="757" pin="4"/><net_sink comp="2009" pin=0"/></net>

<net id="2013"><net_src comp="2009" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="2014"><net_src comp="2009" pin="1"/><net_sink comp="1454" pin=0"/></net>

<net id="2015"><net_src comp="2009" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="2016"><net_src comp="2009" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="2020"><net_src comp="792" pin="4"/><net_sink comp="2017" pin=0"/></net>

<net id="2021"><net_src comp="2017" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="2022"><net_src comp="2017" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="2023"><net_src comp="2017" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="2024"><net_src comp="2017" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="2028"><net_src comp="764" pin="4"/><net_sink comp="2025" pin=0"/></net>

<net id="2029"><net_src comp="2025" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="2030"><net_src comp="2025" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="2031"><net_src comp="2025" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="2032"><net_src comp="2025" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="2036"><net_src comp="799" pin="4"/><net_sink comp="2033" pin=0"/></net>

<net id="2037"><net_src comp="2033" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="2038"><net_src comp="2033" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="2039"><net_src comp="2033" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="2040"><net_src comp="2033" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="2044"><net_src comp="771" pin="4"/><net_sink comp="2041" pin=0"/></net>

<net id="2045"><net_src comp="2041" pin="1"/><net_sink comp="1490" pin=0"/></net>

<net id="2046"><net_src comp="2041" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="2047"><net_src comp="2041" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="2048"><net_src comp="2041" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="2052"><net_src comp="646" pin="2"/><net_sink comp="2049" pin=0"/></net>

<net id="2053"><net_src comp="2049" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="2054"><net_src comp="2049" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="2058"><net_src comp="651" pin="2"/><net_sink comp="2055" pin=0"/></net>

<net id="2059"><net_src comp="2055" pin="1"/><net_sink comp="1597" pin=0"/></net>

<net id="2060"><net_src comp="2055" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="2064"><net_src comp="666" pin="2"/><net_sink comp="2061" pin=0"/></net>

<net id="2065"><net_src comp="2061" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="2066"><net_src comp="2061" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="2070"><net_src comp="670" pin="2"/><net_sink comp="2067" pin=0"/></net>

<net id="2071"><net_src comp="2067" pin="1"/><net_sink comp="1604" pin=0"/></net>

<net id="2072"><net_src comp="2067" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="2076"><net_src comp="684" pin="2"/><net_sink comp="2073" pin=0"/></net>

<net id="2077"><net_src comp="2073" pin="1"/><net_sink comp="1583" pin=0"/></net>

<net id="2078"><net_src comp="2073" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="2082"><net_src comp="688" pin="2"/><net_sink comp="2079" pin=0"/></net>

<net id="2083"><net_src comp="2079" pin="1"/><net_sink comp="1611" pin=0"/></net>

<net id="2084"><net_src comp="2079" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="2088"><net_src comp="702" pin="2"/><net_sink comp="2085" pin=0"/></net>

<net id="2089"><net_src comp="2085" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="2090"><net_src comp="2085" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="2094"><net_src comp="706" pin="2"/><net_sink comp="2091" pin=0"/></net>

<net id="2095"><net_src comp="2091" pin="1"/><net_sink comp="1618" pin=0"/></net>

<net id="2096"><net_src comp="2091" pin="1"/><net_sink comp="526" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0 | {9 10 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1 | {9 10 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2 | {9 10 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3 | {9 10 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0 | {9 10 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1 | {9 10 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2 | {9 10 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3 | {9 10 }
 - Input state : 
	Port: FFT_stage_spatial_unroll<5> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1 | {1 2 }
	Port: FFT_stage_spatial_unroll<5> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2 | {1 2 }
	Port: FFT_stage_spatial_unroll<5> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3 | {1 2 }
	Port: FFT_stage_spatial_unroll<5> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1 | {1 2 }
	Port: FFT_stage_spatial_unroll<5> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2 | {1 2 }
	Port: FFT_stage_spatial_unroll<5> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3 | {1 2 }
	Port: FFT_stage_spatial_unroll<5> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0 | {1 2 }
	Port: FFT_stage_spatial_unroll<5> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		icmp_ln371193 : 1
		indvar_flatten190_load : 1
		m191_load : 1
		k192_load : 1
		add_ln368194_load : 1
		add_ln368_3 : 2
		select_ln368 : 2
		m : 2
		trunc_ln371 : 3
		c : 4
		d : 4
		tmp : 3
		tmp_s : 3
		lshr_ln : 4
		zext_ln381 : 5
		tmp_225 : 3
		or_ln7 : 4
		zext_ln7 : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr : 6
		muxLogicRAMAddr_to_d0_real : 7
		d0_real : 7
		muxLogicRAMAddr_to_d0_imag : 7
		d0_imag : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1 : 6
		muxLogicRAMAddr_to_a : 7
		a : 7
		muxLogicRAMAddr_to_d1_real_10 : 7
		d1_real_10 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1 : 6
		tw_36_i : 4
		tw_38_i : 4
		tw : 4
		tw_37_i : 4
		tw_39_i : 4
		tw_18 : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1 : 6
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1 : 6
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load : 7
		muxLogicRAMAddr_to_d1 : 7
		d1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1 : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1 : 7
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load : 7
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load : 7
		muxLogicRAMAddr_to_d1_18 : 7
		d1_18 : 7
		k : 3
		tmp_4 : 4
		xor_ln371 : 5
		add_ln368 : 3
		icmp_ln368 : 2
		store_ln368 : 4
		store_ln371 : 4
		store_ln368 : 3
		store_ln368 : 3
		br_ln368 : 3
	State 2
		muxLogicI0_to_bd : 1
		bd : 1
		muxLogicI0_to_bc : 1
		bc : 1
		muxLogicI0_to_bd_11_i : 1
		bd_11_i : 1
		muxLogicI0_to_bc_11_i : 1
		bc_11_i : 1
		muxLogicI0_to_bd_1_i : 1
		bd_1_i : 1
		muxLogicI0_to_bc_1_i : 1
		bc_1_i : 1
		muxLogicI0_to_bd_4 : 1
		bd_4 : 1
		muxLogicI0_to_bc_4 : 1
		bc_4 : 1
	State 3
		bit_sel : 1
		xor_ln16 : 2
		trunc_ln16 : 1
		xor_ln : 2
		d1_imag_10 : 3
		specfucore_ln19 : 1
		specfucore_ln20 : 1
		specfucore_ln19 : 1
		specfucore_ln20 : 1
		specfucore_ln19 : 1
		specfucore_ln20 : 1
		specfucore_ln19 : 1
		specfucore_ln20 : 1
	State 4
	State 5
		rend22_i : 1
		rend20_i : 1
		d1_real_11 : 1
		d1_imag_11 : 1
		muxLogicI1_to_d2_real : 2
		muxLogicI1_to_d2_imag : 2
		muxLogicI1_to_d3_real : 2
		muxLogicI1_to_d3_imag : 2
	State 6
	State 7
	State 8
	State 9
		specfucore_ln35 : 1
		specfucore_ln36 : 1
		specfucore_ln37 : 1
		specfucore_ln38 : 1
		specfucore_ln35 : 1
		specfucore_ln36 : 1
		specfucore_ln37 : 1
		specfucore_ln38 : 1
		specfucore_ln35 : 1
		specfucore_ln36 : 1
		specfucore_ln37 : 1
		specfucore_ln38 : 1
		specfucore_ln35 : 1
		specfucore_ln36 : 1
		specfucore_ln37 : 1
		specfucore_ln38 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
	State 10
		rend18_i : 1
		rend16_i : 1
		rend14_i : 1
		rend12_i : 1
		rend10_i : 1
		rend8_i : 1
		rend6_i : 1
		rend4_i : 1
		rend2_i : 1
		rend_i : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                           Functional Unit                                          |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                             grp_fu_634                                             |    0    |   147   |   356   |
|          |                                             grp_fu_640                                             |    0    |   147   |   356   |
|          |                                             grp_fu_646                                             |    0    |   147   |   356   |
|          |                                             grp_fu_651                                             |    0    |   147   |   356   |
|          |                                             grp_fu_656                                             |    0    |   147   |   356   |
|          |                                             grp_fu_661                                             |    0    |   147   |   356   |
|          |                                             grp_fu_666                                             |    0    |   147   |   356   |
|   fadd   |                                             grp_fu_670                                             |    0    |   147   |   356   |
|          |                                             grp_fu_674                                             |    0    |   147   |   356   |
|          |                                             grp_fu_679                                             |    0    |   147   |   356   |
|          |                                             grp_fu_684                                             |    0    |   147   |   356   |
|          |                                             grp_fu_688                                             |    0    |   147   |   356   |
|          |                                             grp_fu_692                                             |    0    |   147   |   356   |
|          |                                             grp_fu_697                                             |    0    |   147   |   356   |
|          |                                             grp_fu_702                                             |    0    |   147   |   356   |
|          |                                             grp_fu_706                                             |    0    |   147   |   356   |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                              c_fu_864                                              |    0    |    0    |   160   |
|          |                                              d_fu_888                                              |    0    |    0    |   160   |
|          |                                           tw_36_i_fu_1000                                          |    0    |    0    |   160   |
| sparsemux|                                           tw_38_i_fu_1024                                          |    0    |    0    |   160   |
|          |                                             tw_fu_1048                                             |    0    |    0    |   160   |
|          |                                           tw_37_i_fu_1072                                          |    0    |    0    |   160   |
|          |                                           tw_39_i_fu_1096                                          |    0    |    0    |   160   |
|          |                                            tw_18_fu_1120                                           |    0    |    0    |   160   |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                         add_ln368_3_fu_838                                         |    0    |    0    |    6    |
|    add   |                                              k_fu_1192                                             |    0    |    0    |    6    |
|          |                                          add_ln368_fu_1212                                         |    0    |    0    |    9    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|  select  |                                         select_ln368_fu_844                                        |    0    |    0    |    4    |
|          |                                              m_fu_852                                              |    0    |    0    |    7    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                              bd_fu_710                                             |    1    |    0    |    0    |
|          |                                              bc_fu_715                                             |    1    |    0    |    0    |
|          |                                           bd_11_i_fu_720                                           |    1    |    0    |    0    |
|   fmul   |                                           bc_11_i_fu_725                                           |    1    |    0    |    0    |
|          |                                            bd_1_i_fu_730                                           |    1    |    0    |    0    |
|          |                                            bc_1_i_fu_735                                           |    1    |    0    |    0    |
|          |                                             bd_4_fu_740                                            |    1    |    0    |    0    |
|          |                                             bc_4_fu_745                                            |    1    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                             grp_fu_750                                             |    1    |    0    |    1    |
|   fmadd  |                                             grp_fu_757                                             |    1    |    0    |    1    |
|          |                                             grp_fu_764                                             |    1    |    0    |    1    |
|          |                                             grp_fu_771                                             |    1    |    0    |    1    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                             grp_fu_778                                             |    1    |    0    |    1    |
|   fmsub  |                                             grp_fu_785                                             |    1    |    0    |    1    |
|          |                                             grp_fu_792                                             |    1    |    0    |    1    |
|          |                                             grp_fu_799                                             |    1    |    0    |    1    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|    xor   |                                          xor_ln371_fu_1206                                         |    0    |    0    |    2    |
|          |                                          xor_ln16_fu_1311                                          |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                                         icmp_ln368_fu_1218                                         |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                                         trunc_ln371_fu_860                                         |    0    |    0    |    0    |
|          |                                         trunc_ln16_fu_1317                                         |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                             tmp_fu_912                                             |    0    |    0    |    0    |
|partselect|                                            tmp_s_fu_922                                            |    0    |    0    |    0    |
|          |                                           tmp_225_fu_952                                           |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                           lshr_ln_fu_932                                           |    0    |    0    |    0    |
|bitconcatenate|                                            or_ln7_fu_962                                           |    0    |    0    |    0    |
|          |                                           xor_ln_fu_1321                                           |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|   zext   |                                          zext_ln381_fu_940                                         |    0    |    0    |    0    |
|          |                                           zext_ln7_fu_972                                          |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                  muxLogicRAMAddr_to_d0_real_fu_984                                 |    0    |    0    |    0    |
|          |                                  muxLogicRAMAddr_to_d0_imag_fu_988                                 |    0    |    0    |    0    |
|          |                                     muxLogicRAMAddr_to_a_fu_992                                    |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_d1_real_10_fu_996                                |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_fu_1144  |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1_fu_1148 |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_fu_1152  |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1_fu_1156 |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load_fu_1160  |    0    |    0    |    0    |
|          |                                    muxLogicRAMAddr_to_d1_fu_1164                                   |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_fu_1168  |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1_fu_1172 |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_fu_1176  |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1_fu_1180 |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load_fu_1184  |    0    |    0    |    0    |
|          |                                  muxLogicRAMAddr_to_d1_18_fu_1188                                  |    0    |    0    |    0    |
|          |                                      muxLogicI0_to_bd_fu_1244                                      |    0    |    0    |    0    |
|          |                                      muxLogicI1_to_bd_fu_1248                                      |    0    |    0    |    0    |
|          |                                      muxLogicI0_to_bc_fu_1251                                      |    0    |    0    |    0    |
|          |                                      muxLogicI1_to_bc_fu_1255                                      |    0    |    0    |    0    |
|          |                                    muxLogicI0_to_bd_11_i_fu_1258                                   |    0    |    0    |    0    |
|          |                                    muxLogicI1_to_bd_11_i_fu_1262                                   |    0    |    0    |    0    |
|          |                                    muxLogicI0_to_bc_11_i_fu_1265                                   |    0    |    0    |    0    |
|          |                                    muxLogicI1_to_bc_11_i_fu_1269                                   |    0    |    0    |    0    |
|          |                                    muxLogicI0_to_bd_1_i_fu_1272                                    |    0    |    0    |    0    |
|          |                                    muxLogicI1_to_bd_1_i_fu_1276                                    |    0    |    0    |    0    |
|          |                                    muxLogicI0_to_bc_1_i_fu_1279                                    |    0    |    0    |    0    |
|          |                                    muxLogicI1_to_bc_1_i_fu_1283                                    |    0    |    0    |    0    |
|          |                                     muxLogicI0_to_bd_4_fu_1286                                     |    0    |    0    |    0    |
|          |                                     muxLogicI1_to_bd_4_fu_1290                                     |    0    |    0    |    0    |
|          |                                     muxLogicI0_to_bc_4_fu_1293                                     |    0    |    0    |    0    |
|          |                                     muxLogicI1_to_bc_4_fu_1297                                     |    0    |    0    |    0    |
|          |                                             grp_fu_1333                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1336                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1339                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1342                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1345                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1348                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1351                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1354                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1357                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1360                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1363                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1366                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1369                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1372                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1375                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1378                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1381                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1384                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1387                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1390                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1393                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1396                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1399                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1402                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1405                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1408                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1412                                            |    0    |    0    |    0    |
| muxlogic |                                             grp_fu_1415                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1419                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1422                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1426                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1429                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1433                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1436                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1439                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1442                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1445                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1448                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1451                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1454                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1457                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1460                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1463                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1466                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1469                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1472                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1475                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1478                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1481                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1484                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1487                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1490                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1493                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1496                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1499                                            |    0    |    0    |    0    |
|          |                                             grp_fu_1502                                            |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1505                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1509                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1513                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1517                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1521                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1525                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1529                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1533                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1537                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1541                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1545                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1549                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1553                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1557                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln46_fu_1561                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln46_fu_1565                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1569                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1572                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1576                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1579                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1583                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1586                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1590                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1593                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1597                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1600                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1604                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1607                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1611                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1614                               |    0    |    0    |    0    |
|          |                                muxLogicRAMData_to_store_ln47_fu_1618                               |    0    |    0    |    0    |
|          |                                muxLogicRAMAddr_to_store_ln47_fu_1621                               |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
| bitselect|                                            tmp_4_fu_1198                                           |    0    |    0    |    0    |
|          |                                           bit_sel_fu_1303                                          |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                                    |    16   |   2352  |   7022  |
|----------|----------------------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------------------------------------------+--------+
|                                                                                |   FF   |
+--------------------------------------------------------------------------------+--------+
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1_reg_1707|    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_reg_1697 |    6   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1_reg_1727|    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_reg_1717 |    6   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1_reg_1886|   32   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1878 |   32   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1_reg_1747|    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_reg_1737 |    6   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1_reg_1902|   32   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_reg_1894 |   32   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1_reg_1815|    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_reg_1805 |    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load_reg_1910 |   32   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1_reg_1712|    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_reg_1702 |    6   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1_reg_1732|    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_reg_1722 |    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1926 |   32   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1_reg_1752|    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_reg_1742 |    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_reg_1946 |   32   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1_reg_1820|    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_reg_1810 |    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load_reg_1966 |   32   |
|                                   a_reg_1850                                   |   32   |
|                              add_ln368194_reg_1646                             |    9   |
|                                bc_11_i_reg_1940                                |   32   |
|                                 bc_1_i_reg_1960                                |   32   |
|                                  bc_4_reg_1980                                 |   32   |
|                                   bc_reg_1872                                  |   32   |
|                                bd_11_i_reg_1934                                |   32   |
|                                 bd_1_i_reg_1954                                |   32   |
|                                  bd_4_reg_1974                                 |   32   |
|                                   bd_reg_1866                                  |   32   |
|                                   c_reg_1657                                   |   32   |
|                                d0_imag_reg_1842                                |   32   |
|                                d0_real_reg_1834                                |   32   |
|                               d1_imag_10_reg_1986                              |   32   |
|                               d1_imag_11_reg_622                               |   32   |
|                               d1_imag_12_reg_2041                              |   32   |
|                              d1_imag_18_i_reg_2009                             |   32   |
|                              d1_imag_2_i_reg_2025                              |   32   |
|                                d1_imag_reg_1996                                |   32   |
|                               d1_real_10_reg_1860                              |   32   |
|                               d1_real_11_reg_610                               |   32   |
|                               d1_real_12_reg_2033                              |   32   |
|                              d1_real_18_i_reg_2001                             |   32   |
|                              d1_real_2_i_reg_2017                              |   32   |
|                                d1_real_reg_1991                                |   32   |
|                                   d1_reg_1918                                  |   32   |
|                              d3_imag_11_i_reg_2067                             |   32   |
|                              d3_imag_1_i_reg_2079                              |   32   |
|                               d3_imag_4_reg_2091                               |   32   |
|                                d3_imag_reg_2055                                |   32   |
|                              d3_real_11_i_reg_2061                             |   32   |
|                              d3_real_1_i_reg_2073                              |   32   |
|                               d3_real_4_reg_2085                               |   32   |
|                                d3_real_reg_2049                                |   32   |
|                                   d_reg_1665                                   |   32   |
|                               icmp_ln368_reg_1830                              |    1   |
|                              icmp_ln371193_reg_600                             |    1   |
|                           indvar_flatten190_reg_1625                           |    5   |
|                                  k192_reg_1639                                 |    5   |
|                                  m191_reg_1632                                 |    9   |
|                              trunc_ln371_reg_1653                              |    4   |
|                                 tw_18_reg_1797                                 |   32   |
|                                tw_36_i_reg_1757                                |   32   |
|                                tw_37_i_reg_1781                                |   32   |
|                                tw_38_i_reg_1765                                |   32   |
|                                tw_39_i_reg_1789                                |   32   |
|                                   tw_reg_1773                                  |   32   |
|                               xor_ln371_reg_1825                               |    1   |
|                               zext_ln381_reg_1673                              |   64   |
|                                zext_ln7_reg_1685                               |   64   |
+--------------------------------------------------------------------------------+--------+
|                                      Total                                     |  1795  |
+--------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_214 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_214 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_224 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_224 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_334 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_334 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_345 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_345 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_356 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_356 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_367 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_367 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_378 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_378 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
| grp_access_fu_389 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_389 |  p2  |   2  |   0  |    0   ||    0    ||    8    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   96   ||  6.112  ||    0    ||   128   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  2352  |  7022  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   128  |
|  Register |    -   |    -   |  1795  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    6   |  4147  |  7150  |
+-----------+--------+--------+--------+--------+
