Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/shift_25.v" into library work
Parsing module <shift_25>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/cmp_23.v" into library work
Parsing module <cmp_23>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/boole_24.v" into library work
Parsing module <boole_24>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/add_22.v" into library work
Parsing module <add_22>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_16.v" into library work
Parsing module <rom_16>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/register_19.v" into library work
Parsing module <register_19>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_5_12.v" into library work
Parsing module <mux_5_12>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_3_11.v" into library work
Parsing module <mux_3_11>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_2_13.v" into library work
Parsing module <mux_2_13>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/board_17.v" into library work
Parsing module <board_17>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/alu_18.v" into library work
Parsing module <alu_18>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_10.v" into library work
Parsing module <emulator_10>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/edge_detector_2.v" into library work
Parsing module <edge_detector_2>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <edge_detector_2>.

Elaborating module <emulator_10>.

Elaborating module <mux_3_11>.

Elaborating module <mux_5_12>.

Elaborating module <mux_2_13>.

Elaborating module <rom_16>.
WARNING:HDLCompiler:295 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_16.v" Line 53: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_16.v" Line 86: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_16.v" Line 89: case condition never applies

Elaborating module <board_17>.

Elaborating module <alu_18>.

Elaborating module <add_22>.
WARNING:HDLCompiler:1127 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/alu_18.v" Line 31: Assignment to M_myAdd_led ignored, since the identifier is never used

Elaborating module <cmp_23>.

Elaborating module <boole_24>.

Elaborating module <shift_25>.
WARNING:HDLCompiler:1127 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_10.v" Line 168: Assignment to M_myalu_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_10.v" Line 169: Assignment to M_myalu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_10.v" Line 170: Assignment to M_myalu_n ignored, since the identifier is never used

Elaborating module <register_19>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v".
    Found 6-bit register for signal <M_state_q>.
    Found 28-bit register for signal <M_counter_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 58                                             |
    | Transitions        | 223                                            |
    | Inputs             | 17                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <M_counter_q[27]_GND_1_o_add_0_OUT> created at line 255.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 237
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 237
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 237
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 237
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 237
    Found 1-bit tristate buffer for signal <avr_rx> created at line 237
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  39 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <edge_detector_2>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/edge_detector_2.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_2> synthesized.

Synthesizing Unit <emulator_10>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_10.v".
INFO:Xst:3210 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_10.v" line 163: Output port <z> of the instance <myalu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_10.v" line 163: Output port <v> of the instance <myalu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_10.v" line 163: Output port <n> of the instance <myalu> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <emulator_10> synthesized.

Synthesizing Unit <mux_3_11>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_3_11.v".
    Summary:
	no macro.
Unit <mux_3_11> synthesized.

Synthesizing Unit <mux_5_12>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_5_12.v".
    Found 16-bit 7-to-1 multiplexer for signal <out> created at line 22.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_5_12> synthesized.

Synthesizing Unit <mux_2_13>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_2_13.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2_13> synthesized.

Synthesizing Unit <rom_16>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_16.v".
    Found 64x16-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
Unit <rom_16> synthesized.

Synthesizing Unit <board_17>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/board_17.v".
    Summary:
	inferred  24 Multiplexer(s).
Unit <board_17> synthesized.

Synthesizing Unit <alu_18>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/alu_18.v".
INFO:Xst:3210 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/alu_18.v" line 27: Output port <led> of the instance <myAdd> is unconnected or connected to loadless signal.
    Found 16-bit 4-to-1 multiplexer for signal <c> created at line 92.
    Summary:
	inferred   4 Multiplexer(s).
Unit <alu_18> synthesized.

Synthesizing Unit <add_22>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/add_22.v".
WARNING:Xst:647 - Input <alufn<5:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <led<5:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_2_OUT> created at line 36.
    Found 16-bit adder for signal <a[15]_b[15]_add_0_OUT> created at line 32.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <add_22> synthesized.

Synthesizing Unit <cmp_23>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/cmp_23.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 4-to-1 multiplexer for signal <c> created at line 20.
    Summary:
	inferred   1 Multiplexer(s).
Unit <cmp_23> synthesized.

Synthesizing Unit <boole_24>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/boole_24.v".
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 4-to-1 multiplexer for signal <c<0>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<1>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<2>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<3>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<4>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<5>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<6>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<7>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<8>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<9>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<10>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<11>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<12>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<13>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<14>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<15>> created at line 11.
    Summary:
	inferred  16 Multiplexer(s).
Unit <boole_24> synthesized.

Synthesizing Unit <shift_25>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/shift_25.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <b[15]_a[3]_shift_left_0_OUT> created at line 21
    Found 16-bit shifter logical right for signal <b[15]_a[3]_shift_right_1_OUT> created at line 24
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_2_OUT> created at line 27
    Found 16-bit 4-to-1 multiplexer for signal <c> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shift_25> synthesized.

Synthesizing Unit <register_19>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/register_19.v".
    Found 16-bit register for signal <M_reg_q>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <register_19> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x16-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 28-bit adder                                          : 1
# Registers                                            : 13
 1-bit register                                        : 8
 16-bit register                                       : 3
 28-bit register                                       : 1
 4-bit register                                        : 1
# Multiplexers                                         : 94
 1-bit 2-to-1 multiplexer                              : 41
 1-bit 4-to-1 multiplexer                              : 16
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 7-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 28-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 10
 6-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <rom_16>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <rom_16> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x16-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 28-bit adder                                          : 1
# Registers                                            : 88
 Flip-Flops                                            : 88
# Multiplexers                                         : 94
 1-bit 2-to-1 multiplexer                              : 41
 1-bit 4-to-1 multiplexer                              : 16
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 7-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 28-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 10
 6-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:58]> with one-hot encoding.
----------------------------------------------------------------------
 State  | Encoding
----------------------------------------------------------------------
 000000 | 0000000000000000000000000000000000000000000000000000000001
 001101 | 0000000000000000000000000000000000000000000000000000000010
 011000 | 0000000000000000000000000000000000000000000000000000000100
 100111 | 0000000000000000000000000000000000000000000000000000001000
 010011 | 0000000000000000000000000000000000000000000000000000010000
 010100 | 0000000000000000000000000000000000000000000000000000100000
 010101 | 0000000000000000000000000000000000000000000000000001000000
 010110 | 0000000000000000000000000000000000000000000000000010000000
 010111 | 0000000000000000000000000000000000000000000000000100000000
 100000 | 0000000000000000000000000000000000000000000000001000000000
 100001 | 0000000000000000000000000000000000000000000000010000000000
 100010 | 0000000000000000000000000000000000000000000000100000000000
 100011 | 0000000000000000000000000000000000000000000001000000000000
 100100 | 0000000000000000000000000000000000000000000010000000000000
 100101 | 0000000000000000000000000000000000000000000100000000000000
 100110 | 0000000000000000000000000000000000000000001000000000000000
 110011 | 0000000000000000000000000000000000000000010000000000000000
 110100 | 0000000000000000000000000000000000000000100000000000000000
 110101 | 0000000000000000000000000000000000000001000000000000000000
 110110 | 0000000000000000000000000000000000000010000000000000000000
 110111 | 0000000000000000000000000000000000000100000000000000000000
 111000 | 0000000000000000000000000000000000001000000000000000000000
 111001 | 0000000000000000000000000000000000010000000000000000000000
 111010 | 0000000000000000000000000000000000100000000000000000000000
 111011 | 0000000000000000000000000000000001000000000000000000000000
 111100 | 0000000000000000000000000000000010000000000000000000000000
 111101 | 0000000000000000000000000000000100000000000000000000000000
 111110 | 0000000000000000000000000000001000000000000000000000000000
 000011 | 0000000000000000000000000000010000000000000000000000000000
 000001 | 0000000000000000000000000000100000000000000000000000000000
 001110 | 0000000000000000000000000001000000000000000000000000000000
 001111 | 0000000000000000000000000010000000000000000000000000000000
 010000 | 0000000000000000000000000100000000000000000000000000000000
 010001 | 0000000000000000000000001000000000000000000000000000000000
 010010 | 0000000000000000000000010000000000000000000000000000000000
 000010 | 0000000000000000000000100000000000000000000000000000000000
 001010 | 0000000000000000000001000000000000000000000000000000000000
 001011 | 0000000000000000000010000000000000000000000000000000000000
 001000 | 0000000000000000000100000000000000000000000000000000000000
 001001 | 0000000000000000001000000000000000000000000000000000000000
 011001 | 0000000000000000010000000000000000000000000000000000000000
 011010 | 0000000000000000100000000000000000000000000000000000000000
 011011 | 0000000000000001000000000000000000000000000000000000000000
 011100 | 0000000000000010000000000000000000000000000000000000000000
 011101 | 0000000000000100000000000000000000000000000000000000000000
 011110 | 0000000000001000000000000000000000000000000000000000000000
 011111 | 0000000000010000000000000000000000000000000000000000000000
 101000 | 0000000000100000000000000000000000000000000000000000000000
 101001 | 0000000001000000000000000000000000000000000000000000000000
 101010 | 0000000010000000000000000000000000000000000000000000000000
 101011 | 0000000100000000000000000000000000000000000000000000000000
 101100 | 0000001000000000000000000000000000000000000000000000000000
 101101 | 0000010000000000000000000000000000000000000000000000000000
 101110 | 0000100000000000000000000000000000000000000000000000000000
 101111 | 0001000000000000000000000000000000000000000000000000000000
 110000 | 0010000000000000000000000000000000000000000000000000000000
 110001 | 0100000000000000000000000000000000000000000000000000000000
 110010 | 1000000000000000000000000000000000000000000000000000000000
----------------------------------------------------------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <emulator_10> ...

Optimizing unit <alu_18> ...

Optimizing unit <add_22> ...

Optimizing unit <register_19> ...
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_15> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_14> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_13> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_12> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_11> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_10> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_2> of sequential type is unconnected in block <mojo_top_0>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 9.
FlipFlop myGame/sequence/M_reg_q_1 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 133
 Flip-Flops                                            : 133

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 618
#      GND                         : 4
#      INV                         : 2
#      LUT1                        : 27
#      LUT2                        : 44
#      LUT3                        : 49
#      LUT4                        : 40
#      LUT5                        : 98
#      LUT6                        : 229
#      MUXCY                       : 57
#      MUXF7                       : 6
#      VCC                         : 2
#      XORCY                       : 60
# FlipFlops/Latches                : 133
#      FD                          : 8
#      FDR                         : 85
#      FDRE                        : 35
#      FDS                         : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 39
#      IBUF                        : 9
#      OBUF                        : 24
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             133  out of  11440     1%  
 Number of Slice LUTs:                  489  out of   5720     8%  
    Number used as Logic:               489  out of   5720     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    538
   Number with an unused Flip Flop:     405  out of    538    75%  
   Number with an unused LUT:            49  out of    538     9%  
   Number of fully used LUT-FF pairs:    84  out of    538    15%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          40
 Number of bonded IOBs:                  40  out of    102    39%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 133   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 12.106ns (Maximum Frequency: 82.602MHz)
   Minimum input arrival time before clock: 6.481ns
   Maximum output required time after clock: 14.689ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.106ns (frequency: 82.602MHz)
  Total number of paths / destination ports: 435074 / 280
-------------------------------------------------------------------------
Delay:               12.106ns (Levels of Logic = 15)
  Source:            M_state_q_FSM_FFd22 (FF)
  Destination:       M_state_q_FSM_FFd31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: M_state_q_FSM_FFd22 to M_state_q_FSM_FFd31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.525   1.220  M_state_q_FSM_FFd22 (M_state_q_FSM_FFd22)
     LUT4:I0->O            2   0.254   1.156  M_state_q__n04755_SW1 (N30)
     LUT6:I1->O            4   0.254   0.912  Mmux_M_myGame_asel3111_1 (Mmux_M_myGame_asel3111)
     begin scope: 'myGame:Mmux_M_myGame_asel3111'
     begin scope: 'myGame/muxA:Mmux_M_myGame_asel3111'
     LUT6:I4->O            6   0.250   0.876  Mmux_out1011_1 (Mmux_out1011)
     LUT2:I1->O           18   0.254   1.234  Mmux_out102 (out<3>)
     end scope: 'myGame/muxA:out<3>'
     begin scope: 'myGame/myalu:a<3>'
     begin scope: 'myGame/myalu/myAdd:a<3>'
     MUXCY:DI->O           1   0.181   0.000  Madd_a[15]_b[15]_add_0_OUT_cy<3> (Madd_a[15]_b[15]_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_b[15]_add_0_OUT_cy<4> (Madd_a[15]_b[15]_add_0_OUT_cy<4>)
     XORCY:CI->O           2   0.206   1.181  Madd_a[15]_b[15]_add_0_OUT_xor<5> (a[15]_b[15]_add_0_OUT<5>)
     LUT6:I0->O            1   0.254   0.958  z2 (z1)
     LUT6:I2->O            3   0.254   0.766  z7 (M_myAdd_z)
     end scope: 'myGame/myalu/myAdd:z'
     LUT6:I5->O            3   0.254   0.766  alufn<5> (c<0>)
     end scope: 'myGame/myalu:c<0>'
     end scope: 'myGame:eq<0>'
     LUT6:I5->O            1   0.254   0.000  M_state_q_FSM_FFd30-In1 (M_state_q_FSM_FFd30-In)
     FDR:D                     0.074          M_state_q_FSM_FFd30
    ----------------------------------------
    Total                     12.106ns (3.037ns logic, 9.069ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 254 / 94
-------------------------------------------------------------------------
Offset:              6.481ns (Levels of Logic = 5)
  Source:            o (PAD)
  Destination:       M_state_q_FSM_FFd49 (FF)
  Destination Clock: clk rising

  Data Path: o to M_state_q_FSM_FFd49
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   1.052  o_IBUF (o_IBUF)
     begin scope: 'od:in'
     LUT2:I0->O           13   0.250   1.528  out1 (out)
     end scope: 'od:out'
     LUT6:I1->O           20   0.254   1.741  M_state_q_FSM_FFd49-In1 (M_state_q_FSM_FFd49-In1)
     LUT6:I0->O            1   0.254   0.000  M_state_q_FSM_FFd49-In (M_state_q_FSM_FFd49-In)
     FDR:D                     0.074          M_state_q_FSM_FFd49
    ----------------------------------------
    Total                      6.481ns (2.160ns logic, 4.321ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 65613 / 24
-------------------------------------------------------------------------
Offset:              14.689ns (Levels of Logic = 15)
  Source:            M_state_q_FSM_FFd22 (FF)
  Destination:       led<0> (PAD)
  Source Clock:      clk rising

  Data Path: M_state_q_FSM_FFd22 to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.525   1.220  M_state_q_FSM_FFd22 (M_state_q_FSM_FFd22)
     LUT4:I0->O            2   0.254   1.156  M_state_q__n04755_SW1 (N30)
     LUT6:I1->O            4   0.254   0.912  Mmux_M_myGame_asel3111_1 (Mmux_M_myGame_asel3111)
     begin scope: 'myGame:Mmux_M_myGame_asel3111'
     begin scope: 'myGame/muxA:Mmux_M_myGame_asel3111'
     LUT6:I4->O            6   0.250   0.876  Mmux_out1011_1 (Mmux_out1011)
     LUT2:I1->O           18   0.254   1.234  Mmux_out102 (out<3>)
     end scope: 'myGame/muxA:out<3>'
     begin scope: 'myGame/myalu:a<3>'
     begin scope: 'myGame/myalu/myAdd:a<3>'
     MUXCY:DI->O           1   0.181   0.000  Madd_a[15]_b[15]_add_0_OUT_cy<3> (Madd_a[15]_b[15]_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_b[15]_add_0_OUT_cy<4> (Madd_a[15]_b[15]_add_0_OUT_cy<4>)
     XORCY:CI->O           2   0.206   1.181  Madd_a[15]_b[15]_add_0_OUT_xor<5> (a[15]_b[15]_add_0_OUT<5>)
     LUT6:I0->O            1   0.254   0.958  z2 (z1)
     LUT6:I2->O            3   0.254   0.766  z7 (M_myAdd_z)
     end scope: 'myGame/myalu/myAdd:z'
     LUT6:I5->O            3   0.254   0.765  alufn<5> (c<0>)
     end scope: 'myGame/myalu:c<0>'
     end scope: 'myGame:eq<0>'
     OBUF:I->O                 2.912          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                     14.689ns (5.621ns logic, 9.068ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.106|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.92 secs
 
--> 

Total memory usage is 251296 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :    6 (   0 filtered)

