// Seed: 2089521784
module module_0;
  wire id_1;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    input  tri0  id_2,
    output logic id_3,
    input  logic id_4
);
  always @(*) begin
    id_1 <= id_4;
    $display(1 & 1);
    id_3 <= id_0;
    id_1 <= 1'b0;
    id_3 <= 1;
    id_1 <= id_4;
  end
  module_0();
endmodule
module module_2 (
    inout supply0 id_0,
    input tri0 id_1,
    input tri id_2,
    output supply1 id_3
    , id_19,
    output tri1 id_4,
    input supply0 id_5,
    output wor id_6,
    input wor id_7,
    input tri1 id_8,
    input tri1 id_9,
    output supply1 id_10,
    output uwire id_11,
    input tri1 id_12,
    output supply1 id_13,
    input tri1 id_14,
    input wor id_15,
    input tri id_16,
    output tri1 id_17
);
  assign id_3 = 1;
  wire id_20;
  module_0();
endmodule
