[libraries]
work.files = ["adder.vhdl", "alu.vhdl"]
test.files = ["adder_tb.vhdl", "alu_tb.vhdl"]

