{"Source Block": ["oh/elink/hdl/emaxi.v@492:502@HdlStmAssign", "   reg [31:0] \t txrr_dstaddr;\n   \n   assign  txrr_datamode_fifo[1:0] = readinfo_out[1:0];\n   assign  txrr_ctrlmode_fifo[3:0] = readinfo_out[5:2];\n   assign  txrr_srcaddr_fifo[2:0]  = readinfo_out[8:6];\n   assign  txrr_dstaddr_fifo[31:0] = readinfo_out[40:9];\n\n   //Pipeline axi transaction to account for FIFO read latency   \n   reg [63:0] \t m_axi_rdata_fifo;\n   reg \t\t txrr_access_fifo;   \n   always @( posedge m_axi_aclk)\n"], "Clone Blocks": [["oh/elink/hdl/emaxi.v@489:499", "   wire [2:0] \t txrr_srcaddr_fifo;\n   reg [1:0] \t txrr_datamode;\n   reg [3:0] \t txrr_ctrlmode;\n   reg [31:0] \t txrr_dstaddr;\n   \n   assign  txrr_datamode_fifo[1:0] = readinfo_out[1:0];\n   assign  txrr_ctrlmode_fifo[3:0] = readinfo_out[5:2];\n   assign  txrr_srcaddr_fifo[2:0]  = readinfo_out[8:6];\n   assign  txrr_dstaddr_fifo[31:0] = readinfo_out[40:9];\n\n   //Pipeline axi transaction to account for FIFO read latency   \n"], ["oh/elink/hdl/emaxi.v@490:500", "   reg [1:0] \t txrr_datamode;\n   reg [3:0] \t txrr_ctrlmode;\n   reg [31:0] \t txrr_dstaddr;\n   \n   assign  txrr_datamode_fifo[1:0] = readinfo_out[1:0];\n   assign  txrr_ctrlmode_fifo[3:0] = readinfo_out[5:2];\n   assign  txrr_srcaddr_fifo[2:0]  = readinfo_out[8:6];\n   assign  txrr_dstaddr_fifo[31:0] = readinfo_out[40:9];\n\n   //Pipeline axi transaction to account for FIFO read latency   \n   reg [63:0] \t m_axi_rdata_fifo;\n"], ["oh/elink/hdl/emaxi.v@495:505", "   assign  txrr_ctrlmode_fifo[3:0] = readinfo_out[5:2];\n   assign  txrr_srcaddr_fifo[2:0]  = readinfo_out[8:6];\n   assign  txrr_dstaddr_fifo[31:0] = readinfo_out[40:9];\n\n   //Pipeline axi transaction to account for FIFO read latency   \n   reg [63:0] \t m_axi_rdata_fifo;\n   reg \t\t txrr_access_fifo;   \n   always @( posedge m_axi_aclk)\n     if(!m_axi_aresetn) \n       begin\n\t  txrr_access_fifo      <= 1'b0;\t  \n"], ["oh/elink/hdl/emaxi.v@491:501", "   reg [3:0] \t txrr_ctrlmode;\n   reg [31:0] \t txrr_dstaddr;\n   \n   assign  txrr_datamode_fifo[1:0] = readinfo_out[1:0];\n   assign  txrr_ctrlmode_fifo[3:0] = readinfo_out[5:2];\n   assign  txrr_srcaddr_fifo[2:0]  = readinfo_out[8:6];\n   assign  txrr_dstaddr_fifo[31:0] = readinfo_out[40:9];\n\n   //Pipeline axi transaction to account for FIFO read latency   \n   reg [63:0] \t m_axi_rdata_fifo;\n   reg \t\t txrr_access_fifo;   \n"]], "Diff Content": {"Delete": [[497, "   assign  txrr_dstaddr_fifo[31:0] = readinfo_out[40:9];\n"]], "Add": []}}