
---------- Begin Simulation Statistics ----------
simSeconds                                   0.077218                       # Number of seconds simulated (Second)
simTicks                                  77218085750                       # Number of ticks simulated (Tick)
finalTick                                 77218085750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1902.24                       # Real time elapsed on the host (Second)
hostTickRate                                 40593151                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    7792052                       # Number of bytes of host memory used (Byte)
simInsts                                    104405394                       # Number of instructions simulated (Count)
simOps                                      187898533                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    54885                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      98777                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       308872344                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      117197510                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1225                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     117233208                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  2079                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined            48360484                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           745249                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                429                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          308463169                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.380056                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.337175                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                275318828     89.26%     89.26% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  8661814      2.81%     92.06% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  6583747      2.13%     94.20% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  2878717      0.93%     95.13% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  4208195      1.36%     96.49% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  3256660      1.06%     97.55% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  2381220      0.77%     98.32% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  2027555      0.66%     98.98% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  3146433      1.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            308463169                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  66973      0.86%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    7      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     2      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   109      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    88      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   49      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  15      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           744668      9.53%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     10.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                751579      9.61%     20.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite              1750922     22.40%     42.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead          3878039     49.61%     92.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite          625291      8.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass      5515200      4.70%      4.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     47197311     40.26%     44.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          281      0.00%     44.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         3081      0.00%     44.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      4255840      3.63%     48.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     48.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          502      0.00%     48.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     48.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     48.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     48.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     48.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     48.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         2684      0.00%     48.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        32758      0.03%     48.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           68      0.00%     48.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         6176      0.01%     48.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         4083      0.00%     48.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     48.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     48.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1512      0.00%     48.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     48.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     48.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     48.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      8259204      7.05%     55.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     55.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           25      0.00%     55.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3018114      2.57%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           18      0.00%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult      2006685      1.71%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      2919778      2.49%     62.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      6308631      5.38%     67.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     22447101     19.15%     86.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite     15254156     13.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     117233208                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.379552                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            7817742                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.066685                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               426846718                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               85815492                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       52388111                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                123902688                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                79744068                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        59136509                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   54934627                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    64601123                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                        117206843                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     25360843                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    26365                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          46922607                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       6621185                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                    21561764                       # Number of stores executed (Count)
system.cpu0.numRate                          0.379467                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1745                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         409175                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   37750525                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     68838245                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              8.181935                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         8.181935                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.122220                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.122220                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  90668916                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 33138398                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   60202434                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  40874796                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   39049354                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  29008247                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 60184553                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      25217542                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     21568357                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       254100                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       253221                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                7422923                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          7371417                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             8900                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             4305777                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                4302038                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999132                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  19505                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           9428                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5673                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            3755                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          817                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts       42757397                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            796                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             8653                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    302764424                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.227366                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.176761                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      286826002     94.74%     94.74% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        4378978      1.45%     96.18% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        1658150      0.55%     96.73% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1744026      0.58%     97.31% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        2068943      0.68%     97.99% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         240698      0.08%     98.07% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          36832      0.01%     98.08% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         275725      0.09%     98.17% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        5535070      1.83%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    302764424                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            37750525                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              68838245                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   18170174                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     12623956                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        372                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   5331412                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  38569052                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   47279558                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 8087                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         6780      0.01%      0.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     33117372     48.11%     48.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          256      0.00%     48.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2825      0.00%     48.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      4252943      6.18%     54.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     54.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     54.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     54.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     54.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     54.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     54.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     54.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         2098      0.00%     54.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     54.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        12756      0.02%     54.32% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           66      0.00%     54.32% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         4504      0.01%     54.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3427      0.00%     54.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     54.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     54.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          727      0.00%     54.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     54.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     54.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     54.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      8254606     11.99%     66.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           24      0.00%     66.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3006922      4.37%     70.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           15      0.00%     70.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult      2002334      2.91%     73.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       355605      0.52%     74.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       791890      1.15%     75.27% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead     12268351     17.82%     93.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      4754328      6.91%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     68838245                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      5535070                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     20011670                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         20011670                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     22567643                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        22567643                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      7465400                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        7465400                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      7659247                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       7659247                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 307961554233                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 307961554233                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 307961554233                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 307961554233                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     27477070                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     27477070                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     30226890                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     30226890                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.271696                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.271696                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.253392                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.253392                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 41251.849095                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 41251.849095                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 40207.810798                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 40207.810798                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     13731959                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         2889                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       380044                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           25                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     36.132550                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   115.560000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       627271                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           627271                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      5834498                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      5834498                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      5834498                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      5834498                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1630902                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1630902                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1755897                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1755897                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data 153663949985                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 153663949985                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data 165272655985                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 165272655985                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.059355                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.059355                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.058091                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.058091                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 94220.222910                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 94220.222910                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 94124.345554                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 94124.345554                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1754712                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          143                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          143                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       170750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       170750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          186                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          186                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.231183                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.231183                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data  3970.930233                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total  3970.930233                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data       735500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total       735500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.231183                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.231183                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 17104.651163                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 17104.651163                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          186                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          186                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          186                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          186                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     15560938                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       15560938                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      6870063                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      6870063                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 252953082500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 252953082500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     22431001                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     22431001                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.306275                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.306275                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 36819.616137                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 36819.616137                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      5834489                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      5834489                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data      1035574                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total      1035574                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  98953483250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  98953483250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.046167                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.046167                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 95554.236829                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 95554.236829                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu0.data      2555973                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total      2555973                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data       193847                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total       193847                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data      2749820                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total      2749820                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.070494                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.070494                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu0.data       124995                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total       124995                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu0.data  11608706000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total  11608706000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu0.data     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu0.data 92873.362935                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 92873.362935                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      4450732                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       4450732                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       595337                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       595337                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  55008471733                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  55008471733                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      5046069                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      5046069                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.117980                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.117980                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 92398.879514                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 92398.879514                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data            9                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total            9                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       595328                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       595328                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  54710466735                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  54710466735                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.117979                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.117979                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 91899.703584                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 91899.703584                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1023.199956                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            24323916                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1755860                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             13.852993                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             169250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1023.199956                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999219                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999219                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          129                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          894                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          62210384                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         62210384                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 3814742                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            288028624                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 12329128                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              3779116                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                511559                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             3798781                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1353                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             122556505                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 6518                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           8731035                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      67412084                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    7422923                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           4327216                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    299210425                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                1025782                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1151                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         7587                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  8489721                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3351                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         308463169                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.461649                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.764567                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               286634768     92.92%     92.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  498213      0.16%     93.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 1397057      0.45%     93.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1433016      0.46%     94.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  979061      0.32%     94.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  640999      0.21%     94.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 2736675      0.89%     95.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 1878010      0.61%     96.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                12265370      3.98%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           308463169                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.024032                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.218252                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      8486276                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          8486276                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      8486276                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         8486276                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3445                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3445                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3445                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3445                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    231177999                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    231177999                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    231177999                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    231177999                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      8489721                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      8489721                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      8489721                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      8489721                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000406                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000406                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000406                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000406                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 67105.369811                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 67105.369811                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 67105.369811                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 67105.369811                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs          906                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           19                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     47.684211                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2198                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2198                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          728                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          728                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          728                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          728                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2717                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2717                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2717                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2717                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    183023250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    183023250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    183023250                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    183023250                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000320                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000320                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000320                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000320                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 67362.256165                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 67362.256165                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 67362.256165                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 67362.256165                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2198                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      8486276                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        8486276                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3445                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3445                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    231177999                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    231177999                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      8489721                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      8489721                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000406                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000406                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 67105.369811                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 67105.369811                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          728                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          728                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2717                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2717                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    183023250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    183023250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000320                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000320                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 67362.256165                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 67362.256165                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          509.367544                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             8488992                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2716                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           3125.549337                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              85250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   509.367544                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.994858                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.994858                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          106                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           71                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          335                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          16982158                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         16982158                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   511559                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  40966496                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                23265676                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             117198735                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1088                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                25217542                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               21568357                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  544                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     3155                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                23237082                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           351                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2722                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         7420                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10142                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               117038743                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              111524620                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 65695847                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 95284031                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.361070                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.689474                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      19769                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads               12593586                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  74                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                351                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores              16022139                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  45                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                139784                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          12373964                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            84.525378                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          152.336407                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               5680708     45.91%     45.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19             1632007     13.19%     59.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              536683      4.34%     63.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              888613      7.18%     70.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              255063      2.06%     72.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59              244232      1.97%     74.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69              116831      0.94%     75.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79              177784      1.44%     77.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               64733      0.52%     77.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               84328      0.68%     78.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             59408      0.48%     78.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             67521      0.55%     79.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             52708      0.43%     79.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             52416      0.42%     80.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             34123      0.28%     80.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             24286      0.20%     80.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             14049      0.11%     80.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179              9852      0.08%     80.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189              6926      0.06%     80.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199              4945      0.04%     80.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              3121      0.03%     80.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219              2376      0.02%     80.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229              2206      0.02%     80.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239              2171      0.02%     80.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249              2074      0.02%     80.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259              3582      0.03%     81.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269              4541      0.04%     81.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            126806      1.02%     82.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289              5328      0.04%     82.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            248217      2.01%     84.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows         1966326     15.89%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1918                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            12373964                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               25201625                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               21561792                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    19110                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     9594                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                8490929                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1472                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                511559                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 5552333                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               78824924                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          6926                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 13742154                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            209825273                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             117518842                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              1990674                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               3590531                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents               1396793                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents             204483244                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          144303549                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  354464406                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                90949083                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 60380830                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             93253329                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                51050211                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    257                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                245                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 27794382                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       402290897                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      228890271                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                37750525                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  68838245                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2443                       # Number of system calls (Count)
system.cpu1.numCycles                       259548434                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       86588844                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     343                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      86716489                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   198                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined            47765528                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            33436                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                186                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          259538089                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.334119                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.275868                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                235437258     90.71%     90.71% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  6419764      2.47%     93.19% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  4819064      1.86%     95.04% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1967107      0.76%     95.80% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  2410924      0.93%     96.73% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  2289695      0.88%     97.61% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  2072935      0.80%     98.41% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  1743241      0.67%     99.08% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                  2378101      0.92%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            259538089                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  52744      0.74%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     1      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd           117722      1.64%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                750032     10.46%     12.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite              1749869     24.40%     37.24% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead          3875540     54.05%     91.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite          625035      8.72%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass      5500225      6.34%      6.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     34589051     39.89%     46.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           26      0.00%     46.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          310      0.00%     46.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      1250090      1.44%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           32      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           42      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu          125      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          103      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           36      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           24      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      2250013      2.59%     50.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     50.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     50.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     50.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     50.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     50.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      2000000      2.31%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      3243115      3.74%     56.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      6250550      7.21%     63.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead     16383312     18.89%     82.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite     15249435     17.59%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      86716489                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.334105                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            7170944                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.082694                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               353206726                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               72852962                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       40082168                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 86935479                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                61501762                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        40999243                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   42585000                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    45802208                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         86715652                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     19626284                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      833                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          41126145                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       3458248                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                    21499861                       # Number of stores executed (Count)
system.cpu1.numRate                          0.334102                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                             60                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          10345                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1186204                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   21714523                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     38823632                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                             11.952758                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                        11.952758                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.083663                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.083663                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  70601280                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 23675088                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   36000274                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                  25749875                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   17290930                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  21548921                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 48043763                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      19493625                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores     21501173                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       250684                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       250798                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                4210486                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          4209348                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              345                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             3717254                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                3717067                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999950                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    321                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 2                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            291                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                42                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             249                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           43                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts       42263284                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            157                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              290                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    253911024                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.152903                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     0.877569                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      242510142     95.51%     95.51% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        4001965      1.58%     97.09% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2        1263614      0.50%     97.58% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        1121712      0.44%     98.03% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        2078645      0.82%     98.84% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         691537      0.27%     99.12% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          28301      0.01%     99.13% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         733632      0.29%     99.42% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1481476      0.58%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    253911024                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            21714523                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              38823632                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                   12492838                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      6992162                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         90                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   2207430                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  20500444                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   28832512                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  128                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          117      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     20830149     53.65%     53.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           26      0.00%     53.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          296      0.00%     53.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      1250029      3.22%     56.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     56.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           26      0.00%     56.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           34      0.00%     56.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           52      0.00%     56.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           26      0.00%     56.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     56.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      2250000      5.80%     62.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      2000000      5.15%     67.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       742014      1.91%     69.73% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       750588      1.93%     71.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      6250148     16.10%     87.76% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      4750088     12.24%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     38823632                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1481476                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data     16466299                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         16466299                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data     19014895                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        19014895                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      5277066                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        5277066                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      5478320                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       5478320                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 160264427992                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 160264427992                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 160264427992                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 160264427992                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     21743365                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     21743365                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     24493215                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     24493215                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.242698                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.242698                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.223667                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.223667                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 30369.987412                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 30369.987412                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 29254.302047                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 29254.302047                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs     10435794                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets          904                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       363602                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            5                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     28.701146                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets   180.800000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       624957                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           624957                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      4026518                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      4026518                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      4026518                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      4026518                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data      1250548                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total      1250548                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data      1375543                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total      1375543                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data 120198606742                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total 120198606742                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data 131947388742                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total 131947388742                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.057514                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.057514                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.056160                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.056160                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 96116.747811                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 96116.747811                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 95923.856064                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 95923.856064                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements               1374376                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      1759500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      1759500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 41892.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 41892.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      3616000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      3616000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 86095.238095                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 86095.238095                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data     12059501                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       12059501                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      4683217                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      4683217                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data 105388483750                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 105388483750                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     16742718                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     16742718                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.279717                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.279717                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 22503.438075                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 22503.438075                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      4026518                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      4026518                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       656699                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       656699                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  65619587000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  65619587000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.039223                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.039223                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 99923.384991                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 99923.384991                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::cpu1.data      2548596                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total      2548596                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data       201254                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total       201254                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data      2749850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total      2749850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.073187                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.073187                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::cpu1.data       124995                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total       124995                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::cpu1.data  11748782000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total  11748782000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::cpu1.data     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::cpu1.data 93994.015761                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 93994.015761                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      4406798                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       4406798                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       593849                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       593849                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  54875944242                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  54875944242                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      5000647                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      5000647                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.118754                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.118754                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 92407.235243                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 92407.235243                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       593849                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       593849                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  54579019742                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  54579019742                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 91907.235243                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 91907.235243                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1019.095698                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            20390534                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           1375550                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             14.823550                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          296561750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1019.095698                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.995211                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.995211                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          50362160                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         50362160                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 2522416                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            244275789                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  9629137                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              2610435                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                500312                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             3216941                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   58                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              91843220                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  320                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           6539251                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      50976951                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    4210486                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           3717430                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    252498440                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                1000738                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles           26                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  6409440                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  131                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         259538089                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.429982                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.694582                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               242240641     93.34%     93.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  251682      0.10%     93.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 1251944      0.48%     93.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  810675      0.31%     94.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 1289396      0.50%     94.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  497543      0.19%     94.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 2590774      1.00%     95.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                 1624243      0.63%     96.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 8981191      3.46%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           259538089                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.016222                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.196406                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      6409271                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          6409271                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      6409271                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         6409271                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          169                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            169                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          169                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           169                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst      6595250                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total      6595250                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst      6595250                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total      6595250                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      6409440                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      6409440                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      6409440                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      6409440                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000026                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000026                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000026                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000026                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 39025.147929                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 39025.147929                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 39025.147929                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 39025.147929                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                5                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           27                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           27                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          142                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          142                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          142                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          142                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst      5219000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total      5219000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst      5219000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total      5219000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000022                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000022                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000022                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000022                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 36753.521127                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 36753.521127                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 36753.521127                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 36753.521127                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     5                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      6409271                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        6409271                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          169                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          169                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst      6595250                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total      6595250                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      6409440                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      6409440                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000026                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000026                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 39025.147929                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 39025.147929                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           27                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           27                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          142                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          142                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst      5219000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total      5219000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000022                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000022                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 36753.521127                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 36753.521127                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          127.990917                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             6409413                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               142                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          45136.711268                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          296557750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   127.990917                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.249982                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.249982                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          135                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          135                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.263672                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          12819022                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         12819022                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                   500312                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   5215220                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                23413396                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              86589187                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  17                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                19493625                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts               21501173                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  112                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     2293                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                23510367                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             9                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           159                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          236                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 395                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                86581426                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               81081411                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 42941593                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 53889759                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.312394                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.796841                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        196                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads               12501459                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  9                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores              16000497                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                130296                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           6742170                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            65.348864                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          132.687945                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               2229267     33.06%     33.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19             1308214     19.40%     52.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              573274      8.50%     60.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              838453     12.44%     73.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              318841      4.73%     78.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59              188208      2.79%     80.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               89108      1.32%     82.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79              134913      2.00%     84.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               51177      0.76%     85.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               54087      0.80%     85.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             42192      0.63%     86.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             53817      0.80%     87.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             46023      0.68%     87.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             43876      0.65%     88.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             27826      0.41%     88.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             18678      0.28%     89.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             10476      0.16%     89.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              7963      0.12%     89.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189              4909      0.07%     89.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199              3300      0.05%     89.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209              2021      0.03%     89.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219              1602      0.02%     89.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229              1226      0.02%     89.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239              1185      0.02%     89.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249              1251      0.02%     89.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259              2616      0.04%     89.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269              2480      0.04%     89.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279              2364      0.04%     89.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289              2359      0.03%     89.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299              2148      0.03%     89.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          678316     10.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1831                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             6742170                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               19492834                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses               21499861                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                    12379                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     9296                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                6409446                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  12034426250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  12034426250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  12034426250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  65183659500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  12034426250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                500312                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 3871488                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               39819178                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           631                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 10512597                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            204833883                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              86841917                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               468861                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               1105378                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  2947                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents             204066498                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands          109522399                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  269074187                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                70606413                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 36127340                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             59492509                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                50029816                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     21                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 20                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 20368163                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       327016282                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      167800983                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                21714523                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  38823632                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                       259539566                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       87457672                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     285                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      87591496                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   151                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined            47760016                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            20748                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                152                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          259531032                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.337499                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.280079                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                235107967     90.59%     90.59% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  6514255      2.51%     93.10% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  4914778      1.89%     94.99% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                  2029434      0.78%     95.78% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                  2420831      0.93%     96.71% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  2277256      0.88%     97.59% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                  2152695      0.83%     98.41% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                  1736919      0.67%     99.08% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                  2376897      0.92%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            259531032                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                  52806      0.74%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd           121090      1.69%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                750095     10.46%     12.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite              1749890     24.39%     37.27% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead          3875223     54.02%     91.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite          625028      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass      5500159      6.28%      6.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     35388846     40.40%     46.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           26      0.00%     46.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          282      0.00%     46.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd      1250051      1.43%     48.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     48.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     48.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     48.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     48.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     48.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     48.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     48.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     48.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            0      0.00%     48.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     48.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     48.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0      0.00%     48.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     48.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     48.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     48.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     48.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     48.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     48.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd      2250017      2.57%     50.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     50.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     50.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     50.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     50.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     50.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult      2000000      2.28%     52.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     52.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     52.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     52.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     52.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     52.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     52.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     52.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     52.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     52.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     52.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     52.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     52.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     52.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     52.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     52.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     52.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead      3315610      3.79%     56.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite      6250193      7.14%     63.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead     16386958     18.71%     82.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite     15249354     17.41%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      87591496                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.337488                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                            7174132                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.081904                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               354943485                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               73718024                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       40954053                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 86944816                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                61499954                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        40998579                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   43457083                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    45808386                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         87590721                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                     19702443                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      769                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                          41201882                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       3604183                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                    21499439                       # Number of stores executed (Count)
system.cpu2.numRate                          0.337485                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                             49                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                           8534                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1195076                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   22224914                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     39697890                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                             11.677866                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                        11.677866                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.085632                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.085632                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  71403035                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 24182150                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                   35999403                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                  25749342                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   18020068                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                  21986526                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 48410929                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads      19565486                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores     21500554                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       250566                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       250723                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                4355667                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          4354652                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              261                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             3790029                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                3789926                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999973                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    290                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            309                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                42                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             267                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           37                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts       42257822                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              224                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    253904763                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.156350                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     0.883504                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      242170633     95.38%     95.38% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        4114025      1.62%     97.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2        1264361      0.50%     97.50% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3        1266355      0.50%     98.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4        2149824      0.85%     98.84% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         690450      0.27%     99.11% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          27441      0.01%     99.12% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         733506      0.29%     99.41% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        1488168      0.59%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    253904763                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            22224914                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              39697890                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                   12565042                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      7064692                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   2353446                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                  20500052                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   29633794                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          102      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     21632440     54.49%     54.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           26      0.00%     54.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          270      0.00%     54.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd      1250010      3.15%     57.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     57.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     57.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     57.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     57.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     57.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     57.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     57.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            0      0.00%     57.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     57.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     57.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0      0.00%     57.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     57.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     57.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     57.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     57.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd      2250000      5.67%     63.31% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.31% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.31% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.31% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.31% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.31% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult      2000000      5.04%     68.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     68.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     68.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       814666      2.05%     70.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       750334      1.89%     72.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      6250026     15.74%     88.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      4750016     11.97%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     39697890                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      1488168                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data     16444168                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total         16444168                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data     18996095                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total        18996095                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data      5371256                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        5371256                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data      5569177                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       5569177                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data 163798287742                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 163798287742                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data 163798287742                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 163798287742                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data     21815424                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     21815424                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data     24565272                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     24565272                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.246214                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.246214                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.226709                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.226709                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 30495.341824                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 30495.341824                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 29411.578720                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 29411.578720                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs     11801338                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets          945                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       374863                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            7                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     31.481736                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          135                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       624924                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           624924                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data      4120846                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      4120846                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data      4120846                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      4120846                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data      1250410                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total      1250410                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data      1375405                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total      1375405                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data 120619295742                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total 120619295742                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data 132275521742                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total 132275521742                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.057318                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.057318                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.055990                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.055990                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 96463.796468                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 96463.796468                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 96172.052408                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 96172.052408                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements               1374254                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data      1543750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      1543750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 36755.952381                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 36755.952381                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data      3131000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      3131000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 74547.619048                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 74547.619048                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data     12037659                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total       12037659                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data      4777442                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      4777442                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data 109009271750                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 109009271750                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data     16815101                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total     16815101                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.284116                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.284116                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 22817.497680                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 22817.497680                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data      4120846                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      4120846                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       656596                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       656596                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data  66127186750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  66127186750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.039048                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.039048                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 100712.137677                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 100712.137677                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.hits::cpu2.data      2551927                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total      2551927                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu2.data       197921                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total       197921                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu2.data      2749848                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total      2749848                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu2.data     0.071975                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.071975                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMisses::cpu2.data       124995                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMisses::total       124995                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::cpu2.data  11656226000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::total  11656226000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissRate::cpu2.data     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMissRate::total     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::cpu2.data 93253.538142                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::total 93253.538142                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data      4406509                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       4406509                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       593814                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       593814                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data  54789015992                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  54789015992                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      5000323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      5000323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 92266.292125                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 92266.292125                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data       593814                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       593814                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data  54492108992                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  54492108992                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 91766.292125                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 91766.292125                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1019.166145                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            20371589                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs           1375420                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             14.811177                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          298779750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1019.166145                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.995279                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.995279                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          50506136                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         50506136                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                 2666550                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles            243906925                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  9848687                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              2608635                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                500235                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             3289849                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   40                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              92711071                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  205                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           6683098                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      51482662                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    4355667                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           3790258                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    252347591                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                1000548                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles           66                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  6555064                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                  101                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         259531032                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.433329                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.699829                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               242017987     93.25%     93.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  324035      0.12%     93.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                 1250240      0.48%     93.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  883460      0.34%     94.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                 1289242      0.50%     94.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  496941      0.19%     94.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                 2591229      1.00%     95.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                 1624691      0.63%     96.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 9053207      3.49%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           259531032                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.016782                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.198362                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      6554966                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          6554966                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      6554966                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         6554966                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst           98                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total             98                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst           98                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total            98                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst      5309000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total      5309000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst      5309000                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total      5309000                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      6555064                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      6555064                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      6555064                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      6555064                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000015                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000015                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000015                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000015                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 54173.469388                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 54173.469388                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 54173.469388                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 54173.469388                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           21                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst           77                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total           77                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst           77                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total           77                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst      4051750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total      4051750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst      4051750                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total      4051750                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000012                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000012                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000012                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000012                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 52620.129870                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 52620.129870                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 52620.129870                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 52620.129870                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     2                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      6554966                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        6554966                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst           98                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total           98                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst      5309000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total      5309000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      6555064                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      6555064                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000015                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000015                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 54173.469388                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 54173.469388                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst           77                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total           77                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst      4051750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total      4051750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000012                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000012                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 52620.129870                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 52620.129870                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse           63.590224                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             6555043                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                77                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          85130.428571                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          298775750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst    63.590224                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.124200                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.124200                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024           70                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::4           70                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.136719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses          13110205                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses         13110205                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                   500235                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   5211871                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                23337675                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              87457957                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   6                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                19565486                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts               21500554                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   80                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     2159                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                23434426                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           155                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          191                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 346                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                87452617                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               81952632                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 43596369                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 54690553                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.315762                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.797146                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         69                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads               12500788                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores              16000204                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                134840                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           6814700                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            66.808654                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          133.561102                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               2215160     32.51%     32.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19             1296794     19.03%     51.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              555708      8.15%     59.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39              820782     12.04%     71.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49              302190      4.43%     76.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59              203960      2.99%     79.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69              102219      1.50%     80.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79              158912      2.33%     82.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               68092      1.00%     83.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               84295      1.24%     85.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             62930      0.92%     86.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             70630      1.04%     87.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             57231      0.84%     88.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             48338      0.71%     88.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             26917      0.39%     89.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159             17806      0.26%     89.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169              8102      0.12%     89.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179              5450      0.08%     89.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189              3272      0.05%     89.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199              2724      0.04%     89.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209              1887      0.03%     89.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219              1615      0.02%     89.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229              1386      0.02%     89.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239              1557      0.02%     89.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249              1629      0.02%     89.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259              3250      0.05%     89.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269              3885      0.06%     89.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279              3929      0.06%     89.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289              3315      0.05%     90.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299              2965      0.04%     90.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          677770      9.95%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            1882                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             6814700                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses               19565094                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses               21499439                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                    12373                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     9306                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                6555078                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       29                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  12034425250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  12034425250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  12034425250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  65183660500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  12034425250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                500235                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 4015609                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               39718451                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles           321                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                 10730078                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles            204566338                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              87710269                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               468783                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents               1239789                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                  1641                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents             203797892                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands          111262358                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                  272115711                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                71400011                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 36125570                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             61242378                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                50019881                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                 20297180                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       327872229                       # The number of ROB reads (Count)
system.cpu2.rob.writes                      169537791                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                22224914                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  39697890                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       259531505                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       88299213                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     287                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      88426332                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                   149                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined            47760691                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            23144                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                154                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          259523438                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.340726                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.284240                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                234806826     90.48%     90.48% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  6593964      2.54%     93.02% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  4990912      1.92%     94.94% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  2103045      0.81%     95.75% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  2423185      0.93%     96.68% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  2271041      0.88%     97.56% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                  2224863      0.86%     98.42% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                  1732530      0.67%     99.08% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                  2377072      0.92%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            259523438                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                  52872      0.74%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      0.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd           120925      1.69%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                750063     10.46%     12.88% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite              1749883     24.39%     37.27% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead          3875158     54.02%     91.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite          625026      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass      5500162      6.22%      6.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     36159935     40.89%     47.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           26      0.00%     47.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          270      0.00%     47.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd      1250037      1.41%     48.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     48.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     48.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     48.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     48.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     48.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     48.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     48.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     48.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            0      0.00%     48.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     48.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     48.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0      0.00%     48.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     48.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     48.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     48.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     48.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     48.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     48.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd      2250008      2.54%     51.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     51.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     51.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     51.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     51.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     51.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult      2000000      2.26%     53.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     53.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     53.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     53.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     53.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     53.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     53.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     53.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     53.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     53.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     53.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     53.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     53.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     53.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     53.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     53.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     53.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead      3385709      3.83%     57.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite      6250212      7.07%     64.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead     16380642     18.52%     82.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite     15249331     17.25%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      88426332                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.340715                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                            7173927                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.081129                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               356618160                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               74560293                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       41795191                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 86932013                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                61499902                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        40998511                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   44298166                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    45801931                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         88425524                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                     19766220                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      803                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                          41265644                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       3744300                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                    21499424                       # Number of stores executed (Count)
system.cpu3.numRate                          0.340712                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                             41                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                           8067                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1203136                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   22715432                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     40538766                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                             11.425339                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                        11.425339                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.087525                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.087525                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  72167401                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 24672939                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                   35999349                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                  25749308                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   18720644                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                  22406848                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 48755066                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads      19635698                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores     21500643                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       250579                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       250752                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                4495910                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          4494815                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              271                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             3860025                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                3859911                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999970                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    303                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            338                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                43                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             295                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           38                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts       42258488                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              231                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    253897073                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.159666                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     0.888223                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0      241799600     95.24%     95.24% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        4267300      1.68%     96.92% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2        1259797      0.50%     97.41% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3        1413188      0.56%     97.97% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4        2224419      0.88%     98.84% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         687777      0.27%     99.12% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          27575      0.01%     99.13% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         729039      0.29%     99.41% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        1488378      0.59%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    253897073                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            22715432                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              40538766                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                   12635122                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      7134766                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   2493588                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                  20500052                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   30404597                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass          100      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     22403238     55.26%     55.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           26      0.00%     55.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          270      0.00%     55.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd      1250010      3.08%     58.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     58.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     58.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     58.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     58.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     58.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     58.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     58.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            0      0.00%     58.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     58.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     58.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0      0.00%     58.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     58.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     58.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     58.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     58.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd      2250000      5.55%     63.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult      2000000      4.93%     68.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     68.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     68.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       884740      2.18%     71.01% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       750340      1.85%     72.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      6250026     15.42%     88.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      4750016     11.72%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     40538766                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      1488378                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data     16520401                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total         16520401                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data     19079818                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total        19079818                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data      5365113                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        5365113                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data      5555546                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       5555546                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data 162639427992                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 162639427992                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data 162639427992                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 162639427992                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data     21885514                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total     21885514                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data     24635364                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total     24635364                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.245144                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.245144                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.225511                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.225511                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 30314.259549                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 30314.259549                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 29275.147392                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 29275.147392                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs     11485462                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets          219                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       368730                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     31.148705                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets    54.750000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       624928                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           624928                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data      4114704                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      4114704                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data      4114704                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      4114704                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data      1250409                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total      1250409                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data      1375404                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total      1375404                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data 120425810492                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total 120425810492                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data 131962058742                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total 131962058742                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.057134                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.057134                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.055830                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.055830                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 96309.136044                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 96309.136044                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 95944.216203                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 95944.216203                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements               1374260                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           41                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           41                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data      2260000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      2260000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 55121.951220                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 55121.951220                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data      4586500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      4586500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 111865.853659                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 111865.853659                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data     12113884                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total       12113884                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data      4771301                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      4771301                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data 107942742250                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total 107942742250                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data     16885185                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total     16885185                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.282573                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.282573                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 22623.335281                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 22623.335281                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data      4114704                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      4114704                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       656597                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       656597                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data  66026030750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  66026030750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.038886                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.038886                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 100557.923277                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 100557.923277                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.hits::cpu3.data      2559417                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total      2559417                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::cpu3.data       190433                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total       190433                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::cpu3.data      2749850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total      2749850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::cpu3.data     0.069252                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.069252                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMisses::cpu3.data       124995                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMisses::total       124995                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::cpu3.data  11536248250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::total  11536248250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissRate::cpu3.data     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMissRate::total     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::cpu3.data 92293.677747                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::total 92293.677747                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data      4406517                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       4406517                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data       593812                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       593812                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data  54696685742                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  54696685742                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      5000329                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      5000329                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 92111.115542                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 92111.115542                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data       593812                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       593812                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data  54399779742                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  54399779742                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 91611.115542                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 91611.115542                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1019.003802                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs            20455308                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs           1375421                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             14.872034                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          300794750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1019.003802                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.995121                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.995121                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          50646321                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         50646321                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 2812341                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles            243539845                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                 10062316                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              2608693                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                500243                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             3359846                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   42                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              93552706                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  210                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           6829114                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      51973899                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    4495910                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           3860257                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    252194014                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                1000570                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles           22                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                  6701951                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   99                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         259523438                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.436586                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.704898                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               241797407     93.17%     93.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  396962      0.15%     93.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                 1250888      0.48%     93.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  955847      0.37%     94.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                 1285268      0.50%     94.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  498439      0.19%     94.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                 2590039      1.00%     95.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                 1624086      0.63%     96.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 9124502      3.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           259523438                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.017323                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.200260                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      6701854                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          6701854                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      6701854                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         6701854                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst           97                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total             97                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst           97                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total            97                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst      4341250                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total      4341250                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst      4341250                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total      4341250                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      6701951                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      6701951                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      6701951                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      6701951                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000014                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000014                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000014                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000014                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 44755.154639                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 44755.154639                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 44755.154639                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 44755.154639                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu3.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           21                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst           76                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total           76                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst           76                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total           76                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst      3138750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      3138750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst      3138750                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      3138750                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000011                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000011                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 41299.342105                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 41299.342105                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 41299.342105                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 41299.342105                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     2                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      6701854                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        6701854                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst           97                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total           97                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst      4341250                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total      4341250                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      6701951                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      6701951                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000014                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000014                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 44755.154639                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 44755.154639                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst           76                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total           76                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst      3138750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      3138750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 41299.342105                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 41299.342105                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse           68.414079                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             6701930                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                76                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          88183.289474                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          300790750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst    68.414079                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.133621                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.133621                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024           74                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4           74                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.144531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses          13403978                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses         13403978                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                   500243                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   5228505                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                23313086                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              88299500                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                19635698                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts               21500643                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   81                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     2638                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                23409369                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           145                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          204                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 349                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                88293712                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               82793702                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 44228032                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 55460242                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.319012                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.797473                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         64                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads               12500926                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores              16000287                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                128905                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           6884774                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            65.483837                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          132.973642                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               2303511     33.46%     33.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19             1319118     19.16%     52.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              548372      7.96%     60.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39              826023     12.00%     72.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49              284412      4.13%     76.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59              207078      3.01%     79.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69              104377      1.52%     81.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79              160572      2.33%     83.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               68059      0.99%     84.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               78506      1.14%     85.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             59589      0.87%     86.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             69561      1.01%     87.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             58135      0.84%     88.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             44527      0.65%     89.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             23497      0.34%     89.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             15795      0.23%     89.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169              6737      0.10%     89.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179              5007      0.07%     89.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189              3257      0.05%     89.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199              2362      0.03%     89.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209              1707      0.02%     89.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219              1498      0.02%     89.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229              1379      0.02%     89.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239              1309      0.02%     89.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249              1503      0.02%     89.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259              2792      0.04%     90.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269              3012      0.04%     90.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279              2709      0.04%     90.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289              2037      0.03%     90.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299              1956      0.03%     90.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          676377      9.82%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1922                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             6884774                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses               19635181                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses               21499424                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                    12364                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     9305                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                6701956                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       19                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  12034425500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  12034425500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  12034425500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  65183660250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  12034425500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                500243                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 4161504                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               39704082                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles           321                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                 10943476                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles            204213812                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              88551847                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               468800                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents               1071608                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                   856                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents             203444363                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands          112944782                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                  275060203                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                72170993                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 36125531                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             62924123                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                50020569                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                 20302524                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       328705858                       # The number of ROB reads (Count)
system.cpu3.rob.writes                      171220971                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                22715432                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  40538766                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   566                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                  1176                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                    92                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                   158                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                    34                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                   116                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                    45                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                    85                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      2272                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  566                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                 1176                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                   92                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                  158                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                   34                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                  116                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                   45                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                   85                       # number of overall hits (Count)
system.l2.overallHits::total                     2272                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                2146                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data             1754169                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                  48                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data             1375158                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                  38                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data             1375103                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                  31                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data             1375147                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 5881840                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               2146                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data            1754169                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                 48                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data            1375158                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst                 38                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data            1375103                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst                 31                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data            1375147                       # number of overall misses (Count)
system.l2.overallMisses::total                5881840                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      177930250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data   163873586750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst        4489250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data   130839198750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.inst        3678000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.data   131167027500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.inst        2805500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.data   130852592250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       556921308250                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     177930250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data  163873586750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst       4489250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data  130839198750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.inst       3678000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.data  131167027500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.inst       2805500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.data  130852592250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      556921308250                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              2712                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data           1755345                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               140                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data           1375316                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst                72                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data           1375219                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst                76                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data           1375232                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               5884112                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             2712                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data          1755345                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              140                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data          1375316                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst               72                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data          1375219                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst               76                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data          1375232                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              5884112                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.791298                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.999330                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.342857                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.999885                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.527778                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.999916                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.407895                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.999938                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999614                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.791298                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.999330                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.342857                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.999885                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.527778                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.999916                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.407895                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.999938                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999614                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 82912.511650                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 93419.497637                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.inst 93526.041667                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.data 95144.847901                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.inst 96789.473684                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.data 95387.056460                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.inst        90500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.data 95155.348665                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    94684.878924                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 82912.511650                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 93419.497637                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.inst 93526.041667                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.data 95144.847901                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.inst 96789.473684                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.data 95387.056460                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.inst        90500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.data 95155.348665                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   94684.878924                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              2501523                       # number of writebacks (Count)
system.l2.writebacks::total                   2501523                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu0.inst                 8                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu0.data                 5                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.inst                21                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.data                 6                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.inst                38                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.data                10                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.inst                18                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.data                12                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   118                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu0.inst                8                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu0.data                5                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.inst               21                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.data                6                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.inst               38                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.data               10                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.inst               18                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.data               12                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  118                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu0.inst            2138                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data         1754164                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst              27                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data         1375152                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.data         1375093                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.inst              13                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.data         1375135                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             5881722                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           2138                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data        1754164                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst             27                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data        1375152                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.data        1375093                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.inst             13                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.data        1375135                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            5881722                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    166620500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data 155102530500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst      2330000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data 123963012750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.data 124290848000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.inst      1317750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.data 123976230750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   527502890250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    166620500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data 155102530500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst      2330000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data 123963012750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.data 124290848000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.inst      1317750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.data 123976230750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  527502890250                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.788348                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.999327                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.192857                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.999881                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.data      0.999908                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.inst      0.171053                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.data      0.999929                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999594                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.788348                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.999327                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.192857                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.999881                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.data     0.999908                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.inst     0.171053                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.data     0.999929                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999594                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 77932.881197                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 88419.629236                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 86296.296296                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 90144.953249                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.data 90387.230536                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.inst 101365.384615                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.data 90155.679806                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 89685.110968                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 77932.881197                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 88419.629236                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 86296.296296                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 90144.953249                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.data 90387.230536                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.inst 101365.384615                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.data 90155.679806                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 89685.110968                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        5849275                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst            566                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst             92                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst             34                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst             45                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                737                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         2146                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst           48                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst           38                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst           31                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2263                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    177930250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst      4489250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu2.inst      3678000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu3.inst      2805500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    188903000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         2712                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          140                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst           72                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst           76                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3000                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.791298                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.342857                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.527778                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.407895                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.754333                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 82912.511650                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 93526.041667                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu2.inst 96789.473684                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu3.inst        90500                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 83474.591251                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu0.inst            8                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu1.inst           21                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu2.inst           38                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu3.inst           18                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total             85                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         2138                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst           27                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu3.inst           13                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2178                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    166620500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst      2330000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu3.inst      1317750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    170268250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.788348                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.192857                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu3.inst     0.171053                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.726000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 77932.881197                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 86296.296296                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu3.inst 101365.384615                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 78176.423324                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data               175                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data                13                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data                12                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data                11                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   211                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          595060                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data          593801                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data          593772                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data          593786                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             2376419                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data  54247039000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data  54119145000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu2.data  54031689000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu3.data  53940095750                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   216337968750                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data        595235                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data        593814                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data        593784                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data        593797                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           2376630                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.999706                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.999978                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.999980                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.999981                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999911                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 91162.301281                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 91140.205220                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu2.data 90997.367676                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu3.data 90840.969221                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 91035.279869                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data       595060                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data       593801                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu2.data       593772                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu3.data       593786                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         2376419                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data  51271739000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data  51150140000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu2.data  51062829000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu3.data  50971165750                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 204455873750                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.999706                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.999978                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu2.data     0.999980                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu3.data     0.999981                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999911                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 86162.301281                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 86140.205220                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu2.data 85997.367676                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu3.data 85840.969221                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 86035.279869                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data          1001                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data           145                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data           104                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data            74                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1324                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data      1159109                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data       781357                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data       781331                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data       781361                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         3503158                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data 109626547750                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data  76720053750                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu2.data  77135338500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu3.data  76912496500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 340394436500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data      1160110                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data       781502                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data       781435                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data       781435                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       3504482                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.999137                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.999814                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.999867                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.999905                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999622                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 94578.290523                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 98188.220941                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu2.data 98722.997680                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu3.data 98434.010016                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 97167.880096                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu0.data            5                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu1.data            6                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu2.data           10                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu3.data           12                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            33                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu0.data      1159104                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data       781351                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu2.data       781321                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu3.data       781349                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      3503125                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data 103830791500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data  72812872750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu2.data  73228019000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu3.data  73005065000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 322876748250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.999133                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.999807                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu2.data     0.999854                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu3.data     0.999890                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999613                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 89578.494682                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 93188.429720                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu2.data 93723.346742                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu3.data 93434.643162                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 92168.206459                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data               58                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data               11                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data                5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   74                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data              1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu0.data           59                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data           11                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               75                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.016949                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.013333                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMisses::cpu0.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu0.data        14750                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        14750                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu0.data     0.016949                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.013333                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu0.data        14750                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        14750                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         2108                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2108                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2108                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2108                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      2502080                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          2502080                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      2502080                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      2502080                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32541.077869                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     11760908                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    5882043                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.999460                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       80000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       1.747621                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       19.647920                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data    11727.476958                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst        0.189519                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data     6884.085722                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data     6923.361799                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst        0.096765                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data     6984.471564                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000053                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.000600                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.357894                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.000006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.210086                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.211284                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.213149                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.993075                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  327                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2688                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                27498                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2255                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   99970267                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  99970267                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.avgPriority_writebacks::samples   2501812.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.inst::samples      2142.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.data::samples   1754420.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.data::samples   1375198.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.data::samples   1375086.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.data::samples   1375114.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000154890000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds       137281                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds       137281                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            9223943                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState           2371352                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                    2941009                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                   1250906                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                  5882018                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                 2501812                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                    18                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      7.77                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     24.94                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5              5882018                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5             2501812                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                 539981                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                 573184                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                 625194                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                 637048                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                 511715                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                 517362                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                 361898                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                 365814                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                 300179                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                 301912                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                276794                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                264642                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                142013                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                130758                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                101384                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                 83891                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                 53521                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                 42960                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                 16382                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                 13754                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                  8242                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                  6667                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                  3697                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                  3008                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                 82417                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                 89096                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                126370                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                138084                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                147208                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                147988                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                149264                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                144575                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                146186                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                145350                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                145687                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                145557                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                144554                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                145076                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                144209                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                142433                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                141842                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                147036                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                 20454                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                  4190                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                  2071                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                  1240                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                   578                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                   234                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                    38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                    22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                    14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples       137281                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     40.375391                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean    35.954198                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev    74.785273                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-511       137239     99.97%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::512-1023            9      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1024-1535           20      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1536-2047            7      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::2048-2559            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::2560-3071            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::25088-25599            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total       137281                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples       137281                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     18.223869                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    18.091657                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     2.277981                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16           47927     34.91%     34.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17            3241      2.36%     37.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18           43781     31.89%     69.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19            3595      2.62%     71.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20           20968     15.27%     87.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21            1300      0.95%     88.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22           10201      7.43%     95.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::23             528      0.38%     95.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24            4959      3.61%     99.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::25             190      0.14%     99.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::26             253      0.18%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::27              19      0.01%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::28             149      0.11%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::29               9      0.01%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::30              83      0.06%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::31               6      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::32              70      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::33               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::34               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total       137281                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                    576                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys              188224576                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            80057984                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             2437571123.03188658                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             1036777630.81558907                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  77218006000                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     18420.70                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu0.inst        68544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu0.data     56141440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.data     44006336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.data     44002752                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.data     44003648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     80057312                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu0.inst 887667.692539244308                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu0.data 727050398.293511152267                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.inst 11603.499248879010                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.data 569896748.573568463326                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.data 569850334.576573014259                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.inst 4972.928249519576                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.data 569861938.075821876526                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 1036768928.191152453423                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu0.inst         2142                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu0.data      1754438                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.data      1375198                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.data      1375086                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.data      1375114                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks      2501812                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu0.inst     86611002                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu0.data  86945525926                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.inst      1378000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.data  70764394952                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.data  70906856733                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.inst       860500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.data  70654571463                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 1614903297409                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu0.inst     40434.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu0.data     49557.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.inst     49214.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.data     51457.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.data     51565.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.inst     71708.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.data     51380.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks    645493.47                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu0.inst        68544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu0.data     56142016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.data     44006336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.data     44002752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.data     44003648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total     188224576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu0.inst        68544                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu1.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu3.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        69824                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     80057984                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     80057984                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu0.inst         1071                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu0.data       877219                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.data       687599                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.data       687543                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.data       687557                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total        2941009                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks      1250906                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total       1250906                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu0.inst       887668                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu0.data    727057858                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.inst        11603                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.data    569896749                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.data    569850335                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.inst         4973                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.data    569861938                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total       2437571123                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu0.inst       887668                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu1.inst        11603                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu3.inst         4973                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total       904244                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks   1036777631                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total      1036777631                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks   1036777631                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.inst       887668                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.data    727057858                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.inst        11603                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.data    569896749                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.data    569850335                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.inst         4973                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.data    569861938                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      3474348754                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts             5882000                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts            2501791                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0       367674                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1       367306                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2       367396                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3       367588                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4       367394                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5       367234                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6       367468                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7       367448                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8       367392                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9       367400                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10       368002                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11       368126                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12       367680                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13       367658                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14       368118                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15       368116                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0       156302                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1       156170                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2       156224                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3       156345                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4       156246                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5       156224                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6       156290                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7       156278                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8       156252                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9       156290                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10       156530                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11       156618                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12       156338                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13       156244                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14       156702                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15       156738                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat           181720198576                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat          11764000000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat      299360198576                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               30894.29                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          50894.29                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits            2938907                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits           2033071                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           49.96                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          81.26                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples      3411813                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean    78.633065                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    71.293996                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev    51.004401                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-63        41962      1.23%      1.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::64-127      3034399     88.94%     90.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-191       130123      3.81%     93.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::192-255        73525      2.16%     96.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-319        82401      2.42%     98.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::320-383        40050      1.17%     99.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-447         6174      0.18%     99.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::448-511         2147      0.06%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-575         1032      0.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total      3411813                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead            188224000                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten          80057312                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW            2437.563664                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW            1036.768928                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                  21.71                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead              15.23                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              6.48                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              59.30                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  16040753538                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   4371400000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  56805932212                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples   2501234.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.inst::samples      2132.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.data::samples   1753874.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.data::samples   1375106.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.data::samples   1375100.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.data::samples   1375156.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000185129000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds       137155                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds       137155                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            9260672                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState           2370713                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                    2940712                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                   1250617                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                  5881424                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                 2501234                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                    16                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      7.71                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     24.37                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5              5881424                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5             2501234                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                 543002                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                 576292                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                 628058                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                 640454                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                 515292                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                 521624                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                 363125                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                 367438                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                 301260                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                 302558                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                275520                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                262264                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                139156                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                126626                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                 96967                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                 80395                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                 50857                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                 40508                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                 15883                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                 13307                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                  7976                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                  6329                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                  3608                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                  2909                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                 82956                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                 89911                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                126759                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                138463                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                147072                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                147506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                148957                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                144355                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                146297                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                145430                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                145815                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                145609                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                144525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                145089                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                144112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                142207                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                141715                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                146988                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                 20063                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                  3755                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                  1806                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                  1022                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                   483                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                   242                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                    36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                    21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples       137155                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     40.408633                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean    35.981648                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev    74.862732                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-511       137113     99.97%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::512-1023           14      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::1024-1535           15      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::1536-2047            4      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::2048-2559            6      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::2560-3071            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::25088-25599            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total       137155                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples       137155                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     18.236426                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    18.104064                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     2.280772                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16           47394     34.56%     34.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::17            3168      2.31%     36.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18           44036     32.11%     68.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19            3643      2.66%     71.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20           21163     15.43%     87.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::21            1349      0.98%     88.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22           10129      7.39%     95.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::23             464      0.34%     95.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24            5010      3.65%     99.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::25             164      0.12%     99.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::26             276      0.20%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::27              13      0.01%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::28             161      0.12%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::29              13      0.01%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::30              84      0.06%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::31               5      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::32              74      0.05%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::33               8      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::34               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total       137155                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                    512                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys              188205568                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            80039488                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             2437324963.08353519                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             1036538101.43823719                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  77217667000                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     18423.19                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu0.inst        68224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu0.data     56123968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.data     44003392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.data     44003200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.data     44004992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     80038944                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu0.inst 883523.585664644605                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu0.data 726824130.058158040047                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.inst 10774.677873959081                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.data 569858622.790322184563                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.data 569856136.326197385788                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.inst 5801.749624439505                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.data 569879343.324695110321                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 1036531056.456550478935                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu0.inst         2132                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu0.data      1753890                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.inst           26                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.data      1375106                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.data      1375100                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.data      1375156                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks      2501234                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu0.inst     85624000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu0.data  86731560586                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.inst      1239500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.data  70126528311                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.data  70261349178                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.inst       768498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.data  69646570485                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 1615211020913                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu0.inst     40161.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu0.data     49450.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.inst     47673.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.data     50997.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.data     51095.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.inst     54892.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.data     50646.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks    645765.66                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu0.inst        68224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu0.data     56124480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.inst          832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.data     44003392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.data     44003200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.data     44004992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total     188205568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu0.inst        68224                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu1.inst          832                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu3.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        69504                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     80039488                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     80039488                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu0.inst         1066                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu0.data       876945                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.inst           13                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.data       687553                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.data       687550                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.data       687578                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total        2940712                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks      1250617                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total       1250617                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu0.inst       883524                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu0.data    726830761                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.inst        10775                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.data    569858623                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.data    569856136                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.inst         5802                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.data    569879343                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total       2437324963                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu0.inst       883524                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu1.inst        10775                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu3.inst         5802                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total       900100                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks   1036538101                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total      1036538101                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks   1036538101                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.inst       883524                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.data    726830761                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.inst        10775                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.data    569858623                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.data    569856136                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.inst         5802                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.data    569879343                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      3473863065                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts             5881408                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts            2501217                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0       367652                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1       367312                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2       367396                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3       367542                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4       367356                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5       367214                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6       367512                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7       367404                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8       367388                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9       367400                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10       367992                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11       368036                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12       367666                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13       367650                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14       367874                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15       368014                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0       156284                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1       156168                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2       156218                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3       156321                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4       156246                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5       156222                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6       156302                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7       156278                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8       156250                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9       156272                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10       156502                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11       156520                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12       156316                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13       156238                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14       156464                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15       156616                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat           179225480558                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat          11762816000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat      296853640558                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               30473.23                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          50473.23                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits            2938811                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits           2032780                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           49.97                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          81.27                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples      3411034                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean    78.640084                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    71.303486                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev    51.000127                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-63        41494      1.22%      1.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::64-127      3033867     88.94%     90.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-191       130450      3.82%     93.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::192-255        73599      2.16%     96.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-319        81961      2.40%     98.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::320-383        40330      1.18%     99.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-447         6206      0.18%     99.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::448-511         2097      0.06%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-575         1030      0.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total      3411034                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead            188205056                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten          80038944                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW            2437.318333                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW            1036.531056                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                  21.71                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead              15.23                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              6.48                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              59.31                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  16105691284                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   4371400000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  56740994466                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3505302                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2501523                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3342177                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                92                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2376419                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2376419                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3505302                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls0.port      8804088                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls1.port      8803146                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     17607234                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17607234                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls0.port    268282560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls1.port    268245056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    536527616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                536527616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               91                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5881813                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5881813    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5881813                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer8.occupancy         11676124145                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.2                       # Layer utilization (Ratio)
system.membus.reqLayer9.occupancy         11674152797                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer9.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        29825524962                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11725513                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5846465                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            3508457                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      5003603                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2207                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          6723274                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              166                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             166                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           2376805                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          2376805                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3012                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       3505446                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         7626                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      5266056                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          287                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port      4125288                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port          151                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port      4124925                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port          154                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port      4124937                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               17649424                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       314176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port    152487424                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port         9280                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port    128017472                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port         4736                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port    128009152                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port         4992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port    128010240                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               536857472                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         5850517                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 160171136                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          11734704                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001062                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.038307                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                11723888     99.91%     99.91% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    9837      0.08%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     374      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                     540      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                      65      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               4                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            11734704                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  77218085750                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         4193453000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2039481                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1316917979                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy            61469                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy       1031583926                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy            111958                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy        1031680197                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy             67438                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy        1031584435                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      11765238                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      5880608                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         4249                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            5852                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         5649                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops          203                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
