<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 754.055 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_4__ok_a9cj/top_MVAU_hls_4.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 10.87 seconds. CPU system time: 0.78 seconds. Elapsed time: 11.69 seconds; current allocated memory: 761.250 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;3&gt;, 3u&gt;::Container&lt;ap_uint&lt;27&gt; &gt;::Container(ap_uint&lt;27&gt; const&amp;)&apos; into &apos;Slice&lt;ap_uint&lt;3&gt;, 3u&gt;::Container&lt;ap_uint&lt;27&gt; &gt; Slice&lt;ap_uint&lt;3&gt;, 3u&gt;::operator()&lt;ap_uint&lt;27&gt; &gt;(ap_uint&lt;27&gt; const&amp;, unsigned int) const&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:243:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;3&gt;, 3u&gt;::Container&lt;ap_uint&lt;27&gt; &gt;::operator()(unsigned int, unsigned int) const&apos; into &apos;ap_int&lt;18&gt; mac&lt;9u, ap_int&lt;18&gt;, std::array&lt;ap_int&lt;8&gt;, 9ul&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;::Container&lt;ap_uint&lt;27&gt; &gt;, ap_resource_dflt&gt;(ap_int&lt;18&gt; const&amp;, std::array&lt;ap_int&lt;8&gt;, 9ul&gt; const&amp;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;::Container&lt;ap_uint&lt;27&gt; &gt; const&amp;, ap_resource_dflt const&amp;, unsigned int)&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:169:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decltype((fp) * (fp0)) mul&lt;ap_int&lt;8&gt;, ap_uint&lt;3&gt; &gt;(ap_int&lt;8&gt; const&amp;, ap_uint&lt;3&gt; const&amp;, ap_resource_dflt const&amp;)&apos; into &apos;ap_int&lt;18&gt; mac&lt;9u, ap_int&lt;18&gt;, std::array&lt;ap_int&lt;8&gt;, 9ul&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;::Container&lt;ap_uint&lt;27&gt; &gt;, ap_resource_dflt&gt;(ap_int&lt;18&gt; const&amp;, std::array&lt;ap_int&lt;8&gt;, 9ul&gt; const&amp;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;::Container&lt;ap_uint&lt;27&gt; &gt; const&amp;, ap_resource_dflt const&amp;, unsigned int)&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:169:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;3&gt;, 3u&gt;::Container&lt;ap_uint&lt;12&gt; &gt;::operator ap_uint&lt;12&gt; const&amp;() const&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;504u, 104u, 9u, 4u, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Identity, ap_int&lt;8&gt;, ap_uint&lt;27&gt;, ap_uint&lt;12&gt;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;27&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;12&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((4u) * (9u)) * (ap_int&lt;8&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:298:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;3&gt;, 3u&gt;::Container&lt;ap_uint&lt;12&gt; &gt;::operator()(unsigned int, unsigned int, bool) const&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;504u, 104u, 9u, 4u, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Identity, ap_int&lt;8&gt;, ap_uint&lt;27&gt;, ap_uint&lt;12&gt;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;27&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;12&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((4u) * (9u)) * (ap_int&lt;8&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:295:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;::activate(unsigned int, unsigned int, ap_int&lt;18&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;504u, 104u, 9u, 4u, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Identity, ap_int&lt;8&gt;, ap_uint&lt;27&gt;, ap_uint&lt;12&gt;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;27&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;12&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((4u) * (9u)) * (ap_int&lt;8&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:295:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int&lt;18&gt; mac&lt;9u, ap_int&lt;18&gt;, std::array&lt;ap_int&lt;8&gt;, 9ul&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;::Container&lt;ap_uint&lt;27&gt; &gt;, ap_resource_dflt&gt;(ap_int&lt;18&gt; const&amp;, std::array&lt;ap_int&lt;8&gt;, 9ul&gt; const&amp;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;::Container&lt;ap_uint&lt;27&gt; &gt; const&amp;, ap_resource_dflt const&amp;, unsigned int)&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;504u, 104u, 9u, 4u, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Identity, ap_int&lt;8&gt;, ap_uint&lt;27&gt;, ap_uint&lt;12&gt;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;27&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;12&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((4u) * (9u)) * (ap_int&lt;8&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:285:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;std::array&lt;ap_int&lt;8&gt;, 9ul&gt; const&amp; Identity::operator()&lt;std::array&lt;ap_int&lt;8&gt;, 9ul&gt; &gt;(std::array&lt;ap_int&lt;8&gt;, 9ul&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;504u, 104u, 9u, 4u, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Identity, ap_int&lt;8&gt;, ap_uint&lt;27&gt;, ap_uint&lt;12&gt;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;27&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;12&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((4u) * (9u)) * (ap_int&lt;8&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:283:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Weights_Tile&lt;9u, ap_int&lt;8&gt;, 4u&gt;::operator[](unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;504u, 104u, 9u, 4u, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Identity, ap_int&lt;8&gt;, ap_uint&lt;27&gt;, ap_uint&lt;12&gt;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;27&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;12&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((4u) * (9u)) * (ap_int&lt;8&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:283:35)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;::init(unsigned int, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;504u, 104u, 9u, 4u, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Identity, ap_int&lt;8&gt;, ap_uint&lt;27&gt;, ap_uint&lt;12&gt;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;27&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;12&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((4u) * (9u)) * (ap_int&lt;8&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:275:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;3&gt;, 3u&gt;::Container&lt;ap_uint&lt;27&gt; &gt; Slice&lt;ap_uint&lt;3&gt;, 3u&gt;::operator()&lt;ap_uint&lt;27&gt; &gt;(ap_uint&lt;27&gt; const&amp;, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;504u, 104u, 9u, 4u, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Identity, ap_int&lt;8&gt;, ap_uint&lt;27&gt;, ap_uint&lt;12&gt;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;27&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;12&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((4u) * (9u)) * (ap_int&lt;8&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:282:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;w&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:238:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;threshs&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_4__ok_a9cj/top_MVAU_hls_4.cpp:36:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;threshs&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_4__ok_a9cj/top_MVAU_hls_4.cpp:35:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;w&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:237:30)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;threshs&apos; (/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_4__ok_a9cj/thresh.h:1:0)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_266_2&apos; is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:266:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_273_3&apos; is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:273:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_280_4&apos; is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:280:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_159_1&apos; is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:159:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_167_1&apos; is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:167:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_293_5&apos; is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:293:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_216_1&apos; is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:216:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_266_2&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:266:23) in function &apos;Matrix_Vector_Activate_Stream_Batch&lt;504u, 104u, 9u, 4u, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Identity, ap_int&lt;8&gt;, ap_uint&lt;27&gt;, ap_uint&lt;12&gt;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;, ap_resource_dflt&gt;&apos; completely with a factor of 4 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_273_3&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:273:25) in function &apos;Matrix_Vector_Activate_Stream_Batch&lt;504u, 104u, 9u, 4u, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Identity, ap_int&lt;8&gt;, ap_uint&lt;27&gt;, ap_uint&lt;12&gt;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;, ap_resource_dflt&gt;&apos; completely with a factor of 4 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_280_4&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:280:23) in function &apos;Matrix_Vector_Activate_Stream_Batch&lt;504u, 104u, 9u, 4u, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Identity, ap_int&lt;8&gt;, ap_uint&lt;27&gt;, ap_uint&lt;12&gt;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;, ap_resource_dflt&gt;&apos; completely with a factor of 4 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_1&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:167:21) in function &apos;Matrix_Vector_Activate_Stream_Batch&lt;504u, 104u, 9u, 4u, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Identity, ap_int&lt;8&gt;, ap_uint&lt;27&gt;, ap_uint&lt;12&gt;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;, ap_resource_dflt&gt;&apos; completely with a factor of 9 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_159_1&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:159:23) in function &apos;Matrix_Vector_Activate_Stream_Batch&lt;504u, 104u, 9u, 4u, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Identity, ap_int&lt;8&gt;, ap_uint&lt;27&gt;, ap_uint&lt;12&gt;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;, ap_resource_dflt&gt;&apos; completely with a factor of 9 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_293_5&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:293:25) in function &apos;Matrix_Vector_Activate_Stream_Batch&lt;504u, 104u, 9u, 4u, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Identity, ap_int&lt;8&gt;, ap_uint&lt;27&gt;, ap_uint&lt;12&gt;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;, ap_resource_dflt&gt;&apos; completely with a factor of 4 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_216_1&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:216:20) in function &apos;Matrix_Vector_Activate_Stream_Batch&lt;504u, 104u, 9u, 4u, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Identity, ap_int&lt;8&gt;, ap_uint&lt;27&gt;, ap_uint&lt;12&gt;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;, ap_resource_dflt&gt;&apos; completely with a factor of 7 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_int&lt;8&gt;, 9ul&gt;::_S_ref(ap_int&lt;8&gt; const (&amp;) [9], unsigned long)&apos; into &apos;std::array&lt;ap_int&lt;8&gt;, 9ul&gt;::operator[](unsigned long)&apos; (/media/clr/XIlinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_int&lt;8&gt;, 9ul&gt;::_S_ref(ap_int&lt;8&gt; const (&amp;) [9], unsigned long)&apos; into &apos;std::array&lt;ap_int&lt;8&gt;, 9ul&gt;::operator[](unsigned long) const&apos; (/media/clr/XIlinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_int&lt;8&gt;, 9ul&gt;::operator[](unsigned long)&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;504u, 104u, 9u, 4u, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Identity, ap_int&lt;8&gt;, ap_uint&lt;27&gt;, ap_uint&lt;12&gt;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;27&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;12&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((4u) * (9u)) * (ap_int&lt;8&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_int&lt;8&gt;, 9ul&gt;::operator[](unsigned long) const&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;504u, 104u, 9u, 4u, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Identity, ap_int&lt;8&gt;, ap_uint&lt;27&gt;, ap_uint&lt;12&gt;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;27&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;12&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((4u) * (9u)) * (ap_int&lt;8&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL7threshs&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 3. (/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_4__ok_a9cj/thresh.h:1:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;inputBuf&apos;: Complete partitioning on dimension 1. (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:231:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;accu&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:234:33)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-364]" key="HLS 214-364" tag="" content="Automatically inlining function &apos;ap_uint&lt;3&gt; Caster&lt;ap_uint&lt;3&gt; &gt;::cast&lt;3&gt;(ap_int&lt;3&gt; const&amp;)&apos; to improve effectiveness of pipeline pragma in function &apos;void Matrix_Vector_Activate_Stream_Batch&lt;504u, 104u, 9u, 4u, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Identity, ap_int&lt;8&gt;, ap_uint&lt;27&gt;, ap_uint&lt;12&gt;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;27&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;12&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((4u) * (9u)) * (ap_int&lt;8&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:217:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-364]" key="HLS 214-364" tag="" content="Automatically inlining function &apos;comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt;::operator()(ap_int&lt;18&gt; const&amp;, ap_int&lt;18&gt; const&amp;) const&apos; to improve effectiveness of pipeline pragma in function &apos;void Matrix_Vector_Activate_Stream_Batch&lt;504u, 104u, 9u, 4u, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Identity, ap_int&lt;8&gt;, ap_uint&lt;27&gt;, ap_uint&lt;12&gt;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;27&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;12&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((4u) * (9u)) * (ap_int&lt;8&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 6.63 seconds. CPU system time: 0.68 seconds. Elapsed time: 7.36 seconds; current allocated memory: 762.188 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 762.188 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 772.246 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 780.445 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;Matrix_Vector_Activate_Stream_Batch&lt;504u, 104u, 9u, 4u, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Slice&lt;ap_uint&lt;3&gt;, 3u&gt;, Identity, ap_int&lt;8&gt;, ap_uint&lt;27&gt;, ap_uint&lt;12&gt;, ThresholdsActivation&lt;26u, 4u, 7u, ap_int&lt;18&gt;, ap_uint&lt;3&gt;, 0, comp::less_equal&lt;ap_int&lt;18&gt;, ap_int&lt;18&gt; &gt; &gt;, ap_resource_dflt&gt;&apos; (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:218:21)...92 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 815.938 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 822.984 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;MVAU_hls_4&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Matrix_Vector_Activate_Stream_Batch&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_29) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_35) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_27) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_34) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_31) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_33) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_20) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_26) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_18) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_25) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_22) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_24) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_11) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_17) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_9) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_16) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_13) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_15) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_8) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_7) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_4) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_249_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop &apos;VITIS_LOOP_249_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (8.1755ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;Matrix_Vector_Activate_Stream_Batch&apos; consists of the following:	&apos;icmp&apos; operation (&apos;icmp_ln1039&apos;) [593]  (2.43 ns)
	&apos;xor&apos; operation (&apos;result.V&apos;) [594]  (0.978 ns)
	&apos;add&apos; operation (&apos;add_ln840_36&apos;) [632]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln840_37&apos;) [633]  (2.07 ns)
	&apos;add&apos; operation (&apos;result.V&apos;) [640]  (2.69 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.04 seconds; current allocated memory: 833.305 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 833.305 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;MVAU_hls_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (8.1755ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;MVAU_hls_4&apos; consists of the following:	&apos;call&apos; operation (&apos;_ln37&apos;, /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_4__ok_a9cj/top_MVAU_hls_4.cpp:37) to &apos;Matrix_Vector_Activate_Stream_Batch&apos; [40]  (8.18 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 833.305 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 833.305 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Matrix_Vector_Activate_Stream_Batch&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_8s_3ns_11s_12_4_1&apos;: 12 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_8s_3ns_12s_13_4_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_8s_3ns_18s_18_4_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_8s_3ns_11_1_1&apos;: 12 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_566_27_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Matrix_Vector_Activate_Stream_Batch&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_1_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_2_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_3_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_4_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_5_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_6_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_1_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_2_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_3_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_4_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_5_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_6_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 834.867 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;MVAU_hls_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;MVAU_hls_4/in0_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;MVAU_hls_4/weights_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;MVAU_hls_4/out_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;MVAU_hls_4&apos; to &apos;ap_ctrl_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;MVAU_hls_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.98 seconds; current allocated memory: 849.574 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 1.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.47 seconds; current allocated memory: 849.574 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 854.910 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for MVAU_hls_4." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for MVAU_hls_4." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 122.32 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 25.66 seconds. CPU system time: 1.67 seconds. Elapsed time: 27.46 seconds; current allocated memory: 101.047 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1510]" key="HLS 200-1510" tag="" content="Running: export_design -format ip_catalog" resolution=""/>
</Messages>
