---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R1, #4
	Entry 1:	ADDI	R2, R2, #5
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0

data:
---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADD	R3, R5, R4
	Entry 1:	SUB	R4, R12, R7
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R1, #4
	Entry 1:	ADDI	R2, R2, #5
Post_ALU Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0

data:
---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	AND	R5, R1, R2
	Entry 1:	SUB	R4, R12, R7
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R2, R2, #5
	Entry 1:	ADD	R3, R5, R4
Post_ALU Queue:
	Entry 0:	ADDI	R1, R1, #4
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0

data:
---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	AND	R5, R1, R2
	Entry 1:	ORR	R6, R2, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R5, R4
	Entry 1:	SUB	R4, R12, R7
Post_ALU Queue:
	Entry 0:	ADDI	R2, R2, #5
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0

data:
---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	EOR	R7, R1, R2
	Entry 1:	ORR	R6, R2, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R4, R12, R7
	Entry 1:	AND	R5, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R5, R4
registers:
r00:	0	4	5	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0

data:
---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	EOR	R7, R1, R2
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R5, R1, R2
	Entry 1:	ORR	R6, R2, R2
Post_ALU Queue:
	Entry 0:	SUB	R4, R12, R7
registers:
r00:	0	4	5	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0

data:
---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R6, R2, R2
	Entry 1:	EOR	R7, R1, R2
Post_ALU Queue:
	Entry 0:	AND	R5, R1, R2
registers:
r00:	0	4	5	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0

data:
---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	EOR	R7, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R6, R2, R2
registers:
r00:	0	4	5	0	0	4	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0

data:
---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	EOR	R7, R1, R2
registers:
r00:	0	4	5	0	0	4	5	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0

data:
---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
registers:
r00:	0	4	5	0	0	4	5	1
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0

data:
---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
registers:
r00:	0	4	5	0	0	4	5	1
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0

data:
---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
registers:
r00:	0	4	5	0	0	4	5	1
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0

data:
