$comment
	File created using the following command:
		vcd file atv52.msim.vcd -direction
$end
$date
	Tue Sep 17 16:29:45 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module atv52_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " EntradaB_ULA [7] $end
$var wire 1 # EntradaB_ULA [6] $end
$var wire 1 $ EntradaB_ULA [5] $end
$var wire 1 % EntradaB_ULA [4] $end
$var wire 1 & EntradaB_ULA [3] $end
$var wire 1 ' EntradaB_ULA [2] $end
$var wire 1 ( EntradaB_ULA [1] $end
$var wire 1 ) EntradaB_ULA [0] $end
$var wire 1 * KEY [3] $end
$var wire 1 + KEY [2] $end
$var wire 1 , KEY [1] $end
$var wire 1 - KEY [0] $end
$var wire 1 . OpULA [1] $end
$var wire 1 / OpULA [0] $end
$var wire 1 0 Palavra_Controle [8] $end
$var wire 1 1 Palavra_Controle [7] $end
$var wire 1 2 Palavra_Controle [6] $end
$var wire 1 3 Palavra_Controle [5] $end
$var wire 1 4 Palavra_Controle [4] $end
$var wire 1 5 Palavra_Controle [3] $end
$var wire 1 6 Palavra_Controle [2] $end
$var wire 1 7 Palavra_Controle [1] $end
$var wire 1 8 Palavra_Controle [0] $end
$var wire 1 9 PC_OUT [8] $end
$var wire 1 : PC_OUT [7] $end
$var wire 1 ; PC_OUT [6] $end
$var wire 1 < PC_OUT [5] $end
$var wire 1 = PC_OUT [4] $end
$var wire 1 > PC_OUT [3] $end
$var wire 1 ? PC_OUT [2] $end
$var wire 1 @ PC_OUT [1] $end
$var wire 1 A PC_OUT [0] $end
$var wire 1 B RegistradorA [7] $end
$var wire 1 C RegistradorA [6] $end
$var wire 1 D RegistradorA [5] $end
$var wire 1 E RegistradorA [4] $end
$var wire 1 F RegistradorA [3] $end
$var wire 1 G RegistradorA [2] $end
$var wire 1 H RegistradorA [1] $end
$var wire 1 I RegistradorA [0] $end

$scope module i1 $end
$var wire 1 J gnd $end
$var wire 1 K vcc $end
$var wire 1 L unknown $end
$var wire 1 M devoe $end
$var wire 1 N devclrn $end
$var wire 1 O devpor $end
$var wire 1 P ww_devoe $end
$var wire 1 Q ww_devclrn $end
$var wire 1 R ww_devpor $end
$var wire 1 S ww_CLOCK_50 $end
$var wire 1 T ww_KEY [3] $end
$var wire 1 U ww_KEY [2] $end
$var wire 1 V ww_KEY [1] $end
$var wire 1 W ww_KEY [0] $end
$var wire 1 X ww_PC_OUT [8] $end
$var wire 1 Y ww_PC_OUT [7] $end
$var wire 1 Z ww_PC_OUT [6] $end
$var wire 1 [ ww_PC_OUT [5] $end
$var wire 1 \ ww_PC_OUT [4] $end
$var wire 1 ] ww_PC_OUT [3] $end
$var wire 1 ^ ww_PC_OUT [2] $end
$var wire 1 _ ww_PC_OUT [1] $end
$var wire 1 ` ww_PC_OUT [0] $end
$var wire 1 a ww_Palavra_Controle [8] $end
$var wire 1 b ww_Palavra_Controle [7] $end
$var wire 1 c ww_Palavra_Controle [6] $end
$var wire 1 d ww_Palavra_Controle [5] $end
$var wire 1 e ww_Palavra_Controle [4] $end
$var wire 1 f ww_Palavra_Controle [3] $end
$var wire 1 g ww_Palavra_Controle [2] $end
$var wire 1 h ww_Palavra_Controle [1] $end
$var wire 1 i ww_Palavra_Controle [0] $end
$var wire 1 j ww_OpULA [1] $end
$var wire 1 k ww_OpULA [0] $end
$var wire 1 l ww_EntradaB_ULA [7] $end
$var wire 1 m ww_EntradaB_ULA [6] $end
$var wire 1 n ww_EntradaB_ULA [5] $end
$var wire 1 o ww_EntradaB_ULA [4] $end
$var wire 1 p ww_EntradaB_ULA [3] $end
$var wire 1 q ww_EntradaB_ULA [2] $end
$var wire 1 r ww_EntradaB_ULA [1] $end
$var wire 1 s ww_EntradaB_ULA [0] $end
$var wire 1 t ww_RegistradorA [7] $end
$var wire 1 u ww_RegistradorA [6] $end
$var wire 1 v ww_RegistradorA [5] $end
$var wire 1 w ww_RegistradorA [4] $end
$var wire 1 x ww_RegistradorA [3] $end
$var wire 1 y ww_RegistradorA [2] $end
$var wire 1 z ww_RegistradorA [1] $end
$var wire 1 { ww_RegistradorA [0] $end
$var wire 1 | \CLOCK_50~input_o\ $end
$var wire 1 } \KEY[1]~input_o\ $end
$var wire 1 ~ \KEY[2]~input_o\ $end
$var wire 1 !! \KEY[3]~input_o\ $end
$var wire 1 "! \KEY[0]~input_o\ $end
$var wire 1 #! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 $! \incrementaPC|Add0~2\ $end
$var wire 1 %! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 &! \incrementaPC|Add0~18\ $end
$var wire 1 '! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 (! \~GND~combout\ $end
$var wire 1 )! \ROM1|memROM~0_combout\ $end
$var wire 1 *! \ROM1|memROM~2_combout\ $end
$var wire 1 +! \ROM1|memROM~3_combout\ $end
$var wire 1 ,! \ROM1|memROM~4_combout\ $end
$var wire 1 -! \ULA1|saida[0]~0_combout\ $end
$var wire 1 .! \DEC_Instrucao|saida[4]~2_combout\ $end
$var wire 1 /! \DEC_Instrucao|saida[5]~3_combout\ $end
$var wire 1 0! \DEC_Instrucao|saida[5]~5_combout\ $end
$var wire 1 1! \DEC_Instrucao|Equal3~0_combout\ $end
$var wire 1 2! \ROM1|memROM~7_combout\ $end
$var wire 1 3! \ROM1|memROM~8_combout\ $end
$var wire 1 4! \ROM1|memROM~9_combout\ $end
$var wire 1 5! \RAM1|ram~165_combout\ $end
$var wire 1 6! \RAM1|ram~23_q\ $end
$var wire 1 7! \RAM1|ram~166_combout\ $end
$var wire 1 8! \RAM1|ram~31_q\ $end
$var wire 1 9! \RAM1|ram~160_combout\ $end
$var wire 1 :! \RAM1|ram~161_combout\ $end
$var wire 1 ;! \ULA1|Add0~34_cout\ $end
$var wire 1 <! \ULA1|Add0~1_sumout\ $end
$var wire 1 =! \ULA1|saida[0]~1_combout\ $end
$var wire 1 >! \RAM1|ram~17_q\ $end
$var wire 1 ?! \RAM1|ram~25_q\ $end
$var wire 1 @! \RAM1|ram~145_combout\ $end
$var wire 1 A! \RAM1|ram~146_combout\ $end
$var wire 1 B! \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 C! \ULA1|Add0~2\ $end
$var wire 1 D! \ULA1|Add0~5_sumout\ $end
$var wire 1 E! \ULA1|saida[1]~2_combout\ $end
$var wire 1 F! \RAM1|ram~18_q\ $end
$var wire 1 G! \RAM1|ram~147_combout\ $end
$var wire 1 H! \RAM1|ram~26_q\ $end
$var wire 1 I! \RAM1|ram~148_combout\ $end
$var wire 1 J! \RAM1|ram~149_combout\ $end
$var wire 1 K! \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 L! \ULA1|Add0~6\ $end
$var wire 1 M! \ULA1|Add0~9_sumout\ $end
$var wire 1 N! \ULA1|saida[2]~3_combout\ $end
$var wire 1 O! \RAM1|ram~19_q\ $end
$var wire 1 P! \RAM1|ram~27_q\ $end
$var wire 1 Q! \RAM1|ram~150_combout\ $end
$var wire 1 R! \RAM1|ram~151_combout\ $end
$var wire 1 S! \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 T! \ULA1|Add0~10\ $end
$var wire 1 U! \ULA1|Add0~13_sumout\ $end
$var wire 1 V! \ULA1|saida[3]~4_combout\ $end
$var wire 1 W! \RAM1|ram~20_q\ $end
$var wire 1 X! \RAM1|ram~152_combout\ $end
$var wire 1 Y! \RAM1|ram~28_q\ $end
$var wire 1 Z! \RAM1|ram~153_combout\ $end
$var wire 1 [! \RAM1|ram~154_combout\ $end
$var wire 1 \! \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 ]! \ULA1|Add0~14\ $end
$var wire 1 ^! \ULA1|Add0~17_sumout\ $end
$var wire 1 _! \ULA1|saida[4]~5_combout\ $end
$var wire 1 `! \RAM1|ram~21_q\ $end
$var wire 1 a! \RAM1|ram~29_q\ $end
$var wire 1 b! \RAM1|ram~155_combout\ $end
$var wire 1 c! \RAM1|ram~156_combout\ $end
$var wire 1 d! \ULA1|Add0~18\ $end
$var wire 1 e! \ULA1|Add0~21_sumout\ $end
$var wire 1 f! \ULA1|saida[5]~6_combout\ $end
$var wire 1 g! \RAM1|ram~22_q\ $end
$var wire 1 h! \RAM1|ram~157_combout\ $end
$var wire 1 i! \RAM1|ram~30_q\ $end
$var wire 1 j! \RAM1|ram~158_combout\ $end
$var wire 1 k! \RAM1|ram~159_combout\ $end
$var wire 1 l! \ULA1|Add0~22\ $end
$var wire 1 m! \ULA1|Add0~25_sumout\ $end
$var wire 1 n! \ULA1|saida[6]~7_combout\ $end
$var wire 1 o! \RAM1|ram~24_q\ $end
$var wire 1 p! \RAM1|ram~162_combout\ $end
$var wire 1 q! \RAM1|ram~32_q\ $end
$var wire 1 r! \RAM1|ram~163_combout\ $end
$var wire 1 s! \RAM1|ram~164_combout\ $end
$var wire 1 t! \ULA1|Add0~26\ $end
$var wire 1 u! \ULA1|Add0~29_sumout\ $end
$var wire 1 v! \ULA1|saida[7]~8_combout\ $end
$var wire 1 w! \DEC_Instrucao|saida~1_combout\ $end
$var wire 1 x! \FlagZero|DOUT~0_combout\ $end
$var wire 1 y! \FlagZero|DOUT~1_combout\ $end
$var wire 1 z! \FlagZero|DOUT~2_combout\ $end
$var wire 1 {! \FlagZero|DOUT~3_combout\ $end
$var wire 1 |! \FlagZero|DOUT~4_combout\ $end
$var wire 1 }! \FlagZero|DOUT~q\ $end
$var wire 1 ~! \LogicaDesvio1|saida~0_combout\ $end
$var wire 1 !" \incrementaPC|Add0~22\ $end
$var wire 1 "" \incrementaPC|Add0~25_sumout\ $end
$var wire 1 #" \incrementaPC|Add0~26\ $end
$var wire 1 $" \incrementaPC|Add0~29_sumout\ $end
$var wire 1 %" \incrementaPC|Add0~30\ $end
$var wire 1 &" \incrementaPC|Add0~33_sumout\ $end
$var wire 1 '" \ROM1|memROM~1_combout\ $end
$var wire 1 (" \ROM1|memROM~6_combout\ $end
$var wire 1 )" \incrementaPC|Add0~6\ $end
$var wire 1 *" \incrementaPC|Add0~9_sumout\ $end
$var wire 1 +" \incrementaPC|Add0~10\ $end
$var wire 1 ," \incrementaPC|Add0~13_sumout\ $end
$var wire 1 -" \incrementaPC|Add0~14\ $end
$var wire 1 ." \incrementaPC|Add0~17_sumout\ $end
$var wire 1 /" \ROM1|memROM~10_combout\ $end
$var wire 1 0" \ROM1|memROM~5_combout\ $end
$var wire 1 1" \DEC_Instrucao|saida[1]~0_combout\ $end
$var wire 1 2" \DEC_Instrucao|Equal8~0_combout\ $end
$var wire 1 3" \DEC_Instrucao|saida[4]~4_combout\ $end
$var wire 1 4" \DEC_Instrucao|saida[6]~6_combout\ $end
$var wire 1 5" \DEC_Instrucao|saida~7_combout\ $end
$var wire 1 6" \DEC_Instrucao|Equal2~0_combout\ $end
$var wire 1 7" \MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 8" \MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 9" \MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 :" \MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 ;" \REGA|DOUT\ [7] $end
$var wire 1 <" \REGA|DOUT\ [6] $end
$var wire 1 =" \REGA|DOUT\ [5] $end
$var wire 1 >" \REGA|DOUT\ [4] $end
$var wire 1 ?" \REGA|DOUT\ [3] $end
$var wire 1 @" \REGA|DOUT\ [2] $end
$var wire 1 A" \REGA|DOUT\ [1] $end
$var wire 1 B" \REGA|DOUT\ [0] $end
$var wire 1 C" \PC|DOUT\ [8] $end
$var wire 1 D" \PC|DOUT\ [7] $end
$var wire 1 E" \PC|DOUT\ [6] $end
$var wire 1 F" \PC|DOUT\ [5] $end
$var wire 1 G" \PC|DOUT\ [4] $end
$var wire 1 H" \PC|DOUT\ [3] $end
$var wire 1 I" \PC|DOUT\ [2] $end
$var wire 1 J" \PC|DOUT\ [1] $end
$var wire 1 K" \PC|DOUT\ [0] $end
$var wire 1 L" \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 M" \FlagZero|ALT_INV_DOUT~3_combout\ $end
$var wire 1 N" \FlagZero|ALT_INV_DOUT~2_combout\ $end
$var wire 1 O" \FlagZero|ALT_INV_DOUT~1_combout\ $end
$var wire 1 P" \FlagZero|ALT_INV_DOUT~0_combout\ $end
$var wire 1 Q" \ULA1|ALT_INV_saida[7]~8_combout\ $end
$var wire 1 R" \ULA1|ALT_INV_saida[6]~7_combout\ $end
$var wire 1 S" \ULA1|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 T" \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 U" \FlagZero|ALT_INV_DOUT~q\ $end
$var wire 1 V" \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 W" \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 X" \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 Y" \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 Z" \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 [" \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 \" \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 ]" \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 ^" \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 _" \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 `" \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 a" \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 b" \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 c" \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 d" \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 e" \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 f" \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 g" \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 h" \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 i" \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 j" \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 k" \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 l" \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 m" \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 n" \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 o" \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 p" \MUX1|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 q" \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 r" \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 s" \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 t" \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 u" \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 v" \MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 w" \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 x" \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 y" \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 z" \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 {" \MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 |" \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 }" \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 ~" \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 !# \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 "# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 ## \MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 $# \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 %# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 &# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 '# \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 (# \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 )# \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 *# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 +# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 ,# \DEC_Instrucao|ALT_INV_saida[6]~6_combout\ $end
$var wire 1 -# \DEC_Instrucao|ALT_INV_saida[5]~3_combout\ $end
$var wire 1 .# \DEC_Instrucao|ALT_INV_Equal8~0_combout\ $end
$var wire 1 /# \DEC_Instrucao|ALT_INV_saida[4]~2_combout\ $end
$var wire 1 0# \DEC_Instrucao|ALT_INV_saida~1_combout\ $end
$var wire 1 1# \DEC_Instrucao|ALT_INV_Equal3~0_combout\ $end
$var wire 1 2# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 3# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 4# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 5# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 6# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 7# \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 8# \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 9# \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 :# \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 ;# \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 <# \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 =# \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 ># \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 ?# \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 @# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 A# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 B# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 C# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 D# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 E# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 F# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 G# \PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0J
1K
xL
1M
1N
1O
1P
1Q
1R
xS
x|
x}
x~
x!!
1"!
1#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
1+!
0,!
0-!
0.!
0/!
00!
01!
12!
03!
04!
05!
06!
07!
08!
09!
0:!
1;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
1L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
1T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
1]!
0^!
0_!
0`!
0a!
0b!
0c!
1d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
1l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
1t!
0u!
0v!
0w!
0x!
0y!
0z!
1{!
0|!
0}!
1~!
0!"
0""
0#"
0$"
0%"
0&"
1'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
12"
03"
14"
05"
16"
07"
08"
09"
0:"
1L"
0M"
1N"
1O"
1P"
1Q"
1R"
1S"
1T"
1U"
1^"
1_"
1`"
1a"
1b"
1c"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
0&#
1'#
1(#
1)#
1*#
1+#
0,#
1-#
0.#
1/#
10#
11#
12#
03#
14#
05#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
x*
x+
x,
1-
09
0:
0;
0<
0=
0>
0?
0@
0A
10
01
02
03
04
05
06
07
08
0.
0/
0"
0#
0$
0%
0&
0'
0(
0)
0B
0C
0D
0E
0F
0G
0H
0I
xT
xU
xV
1W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
1a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
1V"
1W"
1X"
1Y"
1Z"
1["
1\"
1]"
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
$end
#40000
0-
0W
0"!
#80000
1-
1W
1"!
1I"
0E#
0+!
1*"
1/"
0L"
13#
1^
1-!
1/!
10!
0~!
04"
06"
10"
1?
0+#
1,#
0-#
0S"
1S!
13"
1B!
0##
0v"
0a
1d
1c
1M!
0T!
1N!
0{!
1<!
0C!
1=!
13
00
0>#
1M"
0<#
12
1s
1e
1j
1q
1D!
0L!
1U!
0]!
0;#
0=#
1)
1'
14
1.
1^!
0d!
0M!
1<#
0:#
1e!
0l!
09#
1m!
0t!
08#
1u!
07#
#120000
0-
0W
0"!
#160000
1-
1W
1"!
1B"
1@"
1K"
0G#
0["
0]"
0<!
1C!
1M!
0#!
1$!
1*!
02!
14!
0/"
1L"
0T"
1&#
04#
0<#
1>#
1`
1y
1{
1%!
0D!
1L!
0-!
0/!
00!
11!
14"
0S!
00"
1=#
1A
1I
1G
0M!
1T!
1+#
1v"
0,#
01#
1-#
1S"
1<#
0=!
1V!
1_!
1f!
1n!
1v!
1y!
03"
1M!
15!
0B!
0U!
1]!
0N!
1;#
1##
0<#
0O"
0Q"
0R"
0q
1i
0d
0^!
1d!
0c
1N!
1<!
0V!
1:#
0'
18
03
0e!
1l!
0>#
02
0s
0e
0j
0_!
19#
1=!
0m!
1t!
0)
04
0.
0f!
0y!
18#
0u!
1O"
0n!
17#
1R"
0v!
1Q"
#200000
0-
0W
0"!
#240000
1-
1W
1"!
1>!
1O!
1J"
0K"
1G#
0F#
0z"
0)#
1@!
1Q!
0%!
1)"
1#!
0$!
1)!
0*!
1,!
02#
14#
06#
0x"
0'#
0`
1_
1%!
0)"
0*"
1+"
1A!
1R!
01!
1w!
11"
0A
1@
1,"
1*"
0+"
00#
11#
0w"
0$#
1B!
1S!
05!
0,"
0v"
0##
1h
1g
0i
0<!
0M!
08
17
16
1<#
1>#
1q
1s
0=!
1z!
0N!
1{!
1)
1'
0M"
0N"
1|!
#280000
0-
0W
0"!
#320000
1-
1W
1"!
1}!
1K"
0G#
0U"
0#!
1$!
0)!
1+!
0,!
04!
1/"
0L"
1T"
12#
03#
16#
1`
0%!
1)"
0w!
1~!
01"
16"
10"
1A
0*"
1+"
0+#
10#
1x!
0z!
0@!
0Q!
1,"
1x"
1'#
1N"
0P"
1a
0h
0g
0A!
0R!
07
06
10
1w"
1$#
0B!
0S!
1v"
1##
1<!
1M!
0<#
0>#
0q
0s
1=!
1N!
0{!
0)
0'
1M"
#360000
0-
0W
0"!
#400000
1-
1W
1"!
0J"
0I"
1E#
1F#
1%!
0)"
1*!
13!
1*"
0+"
0%#
04#
0^
0_
0,"
0*"
15"
06"
0@
0?
0a
1b
11
00
#440000
0-
0W
0"!
#480000
1-
1W
1"!
1H"
0D#
0*!
0+!
12!
03!
1,"
0/"
1L"
1%#
0&#
13#
14#
1]
1-!
1/!
10!
0~!
04"
05"
00"
1>
1+#
1,#
0-#
0S"
0=!
0N!
1{!
1S!
13"
1@!
1Q!
0x"
0'#
0v"
0M"
0b
1d
1c
0M!
1N!
0{!
13
01
1M"
1<#
12
1e
1j
1q
14
1.
1'
#520000
0-
0W
0"!
#560000
1-
1W
1"!
0B"
1J"
0K"
1G#
0F#
1]"
0<!
0%!
1)"
1#!
0$!
1)!
1,!
02!
14!
0T"
1&#
02#
06#
1>#
0`
1_
0{
1%!
0)"
1*"
0-!
0/!
00!
1w!
11"
14"
1A!
1R!
0S!
0A
1@
0I
0*"
1v"
0w"
0$#
0,#
00#
1-#
1S"
03"
0x!
1z!
1B!
1S!
1M!
0N!
1{!
0M"
0<#
0v"
0##
0N"
1P"
0q
1h
1g
0d
0c
1<!
0C!
0M!
1N!
0{!
0'
17
16
03
1M"
1<#
0>#
02
1q
1s
0e
0j
1D!
0L!
1=!
0z!
0N!
1{!
0|!
0=#
1)
1'
04
0.
1M!
0T!
0M"
1N"
1E!
0<#
1U!
0]!
1N!
0{!
0;#
1^!
0d!
1M"
1V!
0:#
1e!
0l!
1_!
1y!
09#
1m!
0t!
0O"
1f!
08#
1u!
1n!
07#
0R"
1v!
0Q"
#600000
0-
0W
0"!
#640000
1-
1W
1"!
0}!
1K"
0G#
1U"
0#!
1$!
0)!
1*!
1+!
0,!
04!
1("
1/"
0L"
0*#
1T"
12#
03#
04#
16#
1`
0%!
1)"
0w!
01"
15"
0@!
0Q!
10"
1A
1*"
0+#
1x"
1'#
10#
0A!
0R!
1w"
1$#
1b
0h
0g
0B!
0S!
07
06
11
1v"
1##
0<!
1C!
0M!
1T!
1<#
1>#
0q
0s
0U!
1]!
0D!
1L!
0=!
0N!
1=#
1;#
0)
0'
1M!
0^!
1d!
0V!
1{!
0E!
1:#
0<#
0e!
1l!
0M"
1N!
0{!
0_!
19#
0m!
1t!
1M"
0f!
0y!
18#
0u!
1O"
0n!
17#
1R"
0v!
1Q"
#680000
0-
0W
0"!
#720000
1-
1W
1"!
0J"
1I"
0K"
1G#
0E#
1F#
1%!
0)"
0*"
1+"
1#!
0$!
0*!
12!
13!
0("
0/"
1L"
1*#
0%#
0&#
14#
0`
1^
0_
0%!
0,"
1-"
1*"
0+"
1~!
05"
16"
00"
0A
0@
1?
1,"
0-"
1."
1+#
1@!
1Q!
0."
0x"
0'#
1a
0b
01
10
#760000
0-
0W
0"!
#800000
1-
1W
1"!
#840000
0-
0W
0"!
#880000
1-
1W
1"!
#920000
0-
0W
0"!
#960000
1-
1W
1"!
#1000000
