

================================================================
== Vitis HLS Report for 'sign'
================================================================
* Date:           Sun Nov 10 15:49:25 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.794 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_174_1  |      256|      256|         2|          1|          1|   256|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       40|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      277|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      277|       85|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln174_fu_67_p2    |         +|   0|  0|  16|           9|           1|
    |icmp_ln1081_fu_86_p2  |      icmp|   0|  0|  11|          11|           1|
    |icmp_ln174_fu_61_p2   |      icmp|   0|  0|  11|           9|          10|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  40|          30|          14|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_m_1                         |   9|          2|    9|         18|
    |ap_sig_allocacmp_output_write_assign_load_1  |   9|          2|  256|        512|
    |m_fu_32                                      |   9|          2|    9|         18|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        |  45|         10|  276|        552|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                  |    1|   0|    1|          0|
    |ap_done_reg                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |    1|   0|    1|          0|
    |m_cast_reg_126             |    9|   0|   64|         55|
    |m_fu_32                    |    9|   0|    9|          0|
    |output_write_assign_fu_36  |  256|   0|  256|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      |  277|   0|  332|         55|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|          sign|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|          sign|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|          sign|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|          sign|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|          sign|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|          sign|  return value|
|ap_return         |  out|  256|  ap_ctrl_hs|          sign|  return value|
|input_r_address0  |  out|    8|   ap_memory|       input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0        |   in|   11|   ap_memory|       input_r|         array|
+------------------+-----+-----+------------+--------------+--------------+

