$date
	Mon Jan 23 10:55:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and_gate_tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module and1 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1#
1%
#20
0#
0%
1"
1$
#30
1!
1#
1%
