{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655899608486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655899608522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 21:06:48 2022 " "Processing started: Wed Jun 22 21:06:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655899608522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899608522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_clock -c top_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_clock -c top_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899608522 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655899613384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655899613384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file top_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_clock " "Found entity 1: top_clock" {  } { { "top_clock.v" "" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655899641027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899641027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655899641048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899641048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter9.v 1 1 " "Found 1 design units, including 1 entities, in source file counter9.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter9 " "Found entity 1: counter9" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655899641067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899641067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter6.v 1 1 " "Found 1 design units, including 1 entities, in source file counter6.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter6 " "Found entity 1: counter6" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655899641086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899641086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.v 1 1 " "Found 1 design units, including 1 entities, in source file counter4.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Found entity 1: counter4" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655899641101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899641101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.v 1 1 " "Found 1 design units, including 1 entities, in source file counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "counter2.v" "" { Text "D:/main/digital_design/final_digital_clock/counter2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655899641113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899641113 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll36000.v(9) " "Verilog HDL information at clk_dll36000.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll36000.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll36000.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655899641127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll36000.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll36000.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll36000 " "Found entity 1: clk_dll36000" {  } { { "clk_dll36000.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll36000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655899641128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899641128 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll3600.v(9) " "Verilog HDL information at clk_dll3600.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll3600.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll3600.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655899641140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll3600.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll3600.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll3600 " "Found entity 1: clk_dll3600" {  } { { "clk_dll3600.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll3600.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655899641142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899641142 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll600.v(9) " "Verilog HDL information at clk_dll600.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll600.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll600.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655899641152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll600.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll600.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll600 " "Found entity 1: clk_dll600" {  } { { "clk_dll600.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll600.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655899641153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899641153 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll60.v(9) " "Verilog HDL information at clk_dll60.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll60.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll60.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655899641165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll60.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll60.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll60 " "Found entity 1: clk_dll60" {  } { { "clk_dll60.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll60.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655899641166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899641166 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll10.v(9) " "Verilog HDL information at clk_dll10.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll10.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll10.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655899641176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll10.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll10.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll10 " "Found entity 1: clk_dll10" {  } { { "clk_dll10.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655899641178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899641178 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll.v(9) " "Verilog HDL information at clk_dll.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655899641191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll " "Found entity 1: clk_dll" {  } { { "clk_dll.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655899641192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899641192 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_clock " "Elaborating entity \"top_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655899641340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll clk_dll:u0 " "Elaborating entity \"clk_dll\" for hierarchy \"clk_dll:u0\"" {  } { { "top_clock.v" "u0" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655899641359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_dll.v(19) " "Verilog HDL assignment warning at clk_dll.v(19): truncated value with size 32 to match size of target (25)" {  } { { "clk_dll.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655899641375 "|top_clock|clk_dll:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll10 clk_dll10:u1 " "Elaborating entity \"clk_dll10\" for hierarchy \"clk_dll10:u1\"" {  } { { "top_clock.v" "u1" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655899641445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_dll10.v(19) " "Verilog HDL assignment warning at clk_dll10.v(19): truncated value with size 32 to match size of target (3)" {  } { { "clk_dll10.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll10.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655899641450 "|top_clock|clk_dll10:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll60 clk_dll60:u2 " "Elaborating entity \"clk_dll60\" for hierarchy \"clk_dll60:u2\"" {  } { { "top_clock.v" "u2" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655899641461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clk_dll60.v(19) " "Verilog HDL assignment warning at clk_dll60.v(19): truncated value with size 32 to match size of target (2)" {  } { { "clk_dll60.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll60.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655899641466 "|top_clock|clk_dll60:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll600 clk_dll600:u3 " "Elaborating entity \"clk_dll600\" for hierarchy \"clk_dll600:u3\"" {  } { { "top_clock.v" "u3" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655899641473 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_dll600.v(19) " "Verilog HDL assignment warning at clk_dll600.v(19): truncated value with size 32 to match size of target (3)" {  } { { "clk_dll600.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll600.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655899641478 "|top_clock|clk_dll600:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll3600 clk_dll3600:u4 " "Elaborating entity \"clk_dll3600\" for hierarchy \"clk_dll3600:u4\"" {  } { { "top_clock.v" "u4" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655899641486 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clk_dll3600.v(19) " "Verilog HDL assignment warning at clk_dll3600.v(19): truncated value with size 32 to match size of target (2)" {  } { { "clk_dll3600.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll3600.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655899641490 "|top_clock|clk_dll3600:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll36000 clk_dll36000:u5 " "Elaborating entity \"clk_dll36000\" for hierarchy \"clk_dll36000:u5\"" {  } { { "top_clock.v" "u5" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655899641495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_dll36000.v(19) " "Verilog HDL assignment warning at clk_dll36000.v(19): truncated value with size 32 to match size of target (3)" {  } { { "clk_dll36000.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll36000.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655899641501 "|top_clock|clk_dll36000:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter9 counter9:u6 " "Elaborating entity \"counter9\" for hierarchy \"counter9:u6\"" {  } { { "top_clock.v" "u6" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655899641506 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter9.v(21) " "Verilog HDL assignment warning at counter9.v(21): truncated value with size 32 to match size of target (4)" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655899641510 "|top_clock|counter9:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter6 counter6:u7 " "Elaborating entity \"counter6\" for hierarchy \"counter6:u7\"" {  } { { "top_clock.v" "u7" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655899641515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter6.v(21) " "Verilog HDL assignment warning at counter6.v(21): truncated value with size 32 to match size of target (4)" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655899641518 "|top_clock|counter6:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4 counter4:u10 " "Elaborating entity \"counter4\" for hierarchy \"counter4:u10\"" {  } { { "top_clock.v" "u10" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655899641526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter4.v(24) " "Verilog HDL assignment warning at counter4.v(24): truncated value with size 32 to match size of target (3)" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655899641530 "|top_clock|counter4:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter4.v(25) " "Verilog HDL assignment warning at counter4.v(25): truncated value with size 32 to match size of target (4)" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655899641530 "|top_clock|counter4:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter4.v(26) " "Verilog HDL assignment warning at counter4.v(26): truncated value with size 32 to match size of target (4)" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655899641530 "|top_clock|counter4:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter4.v(29) " "Verilog HDL assignment warning at counter4.v(29): truncated value with size 32 to match size of target (4)" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655899641530 "|top_clock|counter4:u10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:u11 " "Elaborating entity \"seg7\" for hierarchy \"seg7:u11\"" {  } { { "top_clock.v" "u11" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655899641534 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7.v(10) " "Verilog HDL Case Statement warning at seg7.v(10): incomplete case statement has no default case item" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1655899641541 "|top_clock|seg7:u11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg seg7.v(8) " "Verilog HDL Always Construct warning at seg7.v(8): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655899641541 "|top_clock|seg7:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] seg7.v(8) " "Inferred latch for \"seg\[0\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899641541 "|top_clock|seg7:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] seg7.v(8) " "Inferred latch for \"seg\[1\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899641541 "|top_clock|seg7:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] seg7.v(8) " "Inferred latch for \"seg\[2\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899641541 "|top_clock|seg7:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] seg7.v(8) " "Inferred latch for \"seg\[3\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899641541 "|top_clock|seg7:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] seg7.v(8) " "Inferred latch for \"seg\[4\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899641541 "|top_clock|seg7:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] seg7.v(8) " "Inferred latch for \"seg\[5\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899641541 "|top_clock|seg7:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] seg7.v(8) " "Inferred latch for \"seg\[6\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899641541 "|top_clock|seg7:u11"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u11\|seg\[0\] " "Latch seg7:u11\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u6\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u6\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643399 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u11\|seg\[1\] " "Latch seg7:u11\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u6\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter9:u6\|q\[2\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643400 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u11\|seg\[2\] " "Latch seg7:u11\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u6\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter9:u6\|q\[2\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643401 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u11\|seg\[3\] " "Latch seg7:u11\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u6\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u6\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643409 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u11\|seg\[4\] " "Latch seg7:u11\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u6\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter9:u6\|q\[2\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643411 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u11\|seg\[5\] " "Latch seg7:u11\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u6\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u6\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643411 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u11\|seg\[6\] " "Latch seg7:u11\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u6\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u6\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643411 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u12\|seg\[0\] " "Latch seg7:u12\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u7\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u7\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643413 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u12\|seg\[1\] " "Latch seg7:u12\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u7\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter6:u7\|q\[2\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643414 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u12\|seg\[2\] " "Latch seg7:u12\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u7\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter6:u7\|q\[2\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643415 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u12\|seg\[3\] " "Latch seg7:u12\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u7\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u7\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643417 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u12\|seg\[4\] " "Latch seg7:u12\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u7\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter6:u7\|q\[2\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643417 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u12\|seg\[5\] " "Latch seg7:u12\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u7\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u7\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643418 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u12\|seg\[6\] " "Latch seg7:u12\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u7\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u7\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643419 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u13\|seg\[0\] " "Latch seg7:u13\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u8\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u8\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643420 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u13\|seg\[1\] " "Latch seg7:u13\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u8\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter9:u8\|q\[2\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643421 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u13\|seg\[2\] " "Latch seg7:u13\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u8\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter9:u8\|q\[2\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643421 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u13\|seg\[3\] " "Latch seg7:u13\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u8\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u8\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643422 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u13\|seg\[4\] " "Latch seg7:u13\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u8\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter9:u8\|q\[2\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643423 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u13\|seg\[5\] " "Latch seg7:u13\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u8\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u8\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643423 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u13\|seg\[6\] " "Latch seg7:u13\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u8\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u8\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643424 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u14\|seg\[0\] " "Latch seg7:u14\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u9\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u9\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643424 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u14\|seg\[1\] " "Latch seg7:u14\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u9\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter6:u9\|q\[2\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643424 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u14\|seg\[2\] " "Latch seg7:u14\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u9\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter6:u9\|q\[2\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643425 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u14\|seg\[3\] " "Latch seg7:u14\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u9\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u9\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643426 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u14\|seg\[4\] " "Latch seg7:u14\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u9\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter6:u9\|q\[2\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643426 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u14\|seg\[5\] " "Latch seg7:u14\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u9\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u9\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643427 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u14\|seg\[6\] " "Latch seg7:u14\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u9\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u9\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643427 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u15\|seg\[0\] " "Latch seg7:u15\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643428 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u15\|seg\[1\] " "Latch seg7:u15\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q\[2\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643428 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u15\|seg\[2\] " "Latch seg7:u15\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q\[2\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643429 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u15\|seg\[3\] " "Latch seg7:u15\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643430 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u15\|seg\[4\] " "Latch seg7:u15\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q\[2\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643430 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u15\|seg\[5\] " "Latch seg7:u15\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643431 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u15\|seg\[6\] " "Latch seg7:u15\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643431 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u16\|seg\[0\] " "Latch seg7:u16\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q2\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q2\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643432 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u16\|seg\[1\] " "Latch seg7:u16\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q2\[2\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q2\[2\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643432 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u16\|seg\[2\] " "Latch seg7:u16\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q2\[2\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q2\[2\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643432 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u16\|seg\[3\] " "Latch seg7:u16\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q2\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q2\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643433 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u16\|seg\[4\] " "Latch seg7:u16\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q2\[2\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q2\[2\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643433 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u16\|seg\[5\] " "Latch seg7:u16\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q2\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q2\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643433 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u16\|seg\[6\] " "Latch seg7:u16\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q2\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q2\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655899643434 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655899643434 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655899643722 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/main/digital_design/final_digital_clock/output_files/top_clock.map.smsg " "Generated suppressed messages file D:/main/digital_design/final_digital_clock/output_files/top_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899644411 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655899644708 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655899644708 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "237 " "Implemented 237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655899644898 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655899644898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "193 " "Implemented 193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655899644898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655899644898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655899644952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 21:07:24 2022 " "Processing ended: Wed Jun 22 21:07:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655899644952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655899644952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655899644952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655899644952 ""}
