%Warning-EOFNEWLINE: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/defines.v:66:28: Missing newline at end of file (POSIX 3.206).
                                                                                                                             : ... Suggest add newline.
   66 | `endif // __GLOBAL_DEFINE_H
      |                            ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.009
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Error: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:36:12: Mixing positional and .*/named instantiation connection (IEEE 1800-2017 23.3.2)
   36 |            );  
      |            ^
%Warning-PINNOCONNECT: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:36:12: Cell pin is not connected: '__pinNumber10'
   36 |            );  
      |            ^
%Warning-PINMISSING: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:20:11: Cell has missing pin: 'AIN1'
   20 | core_flat core_flat(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:20:11: Cell has missing pin: 'AIN2'
   20 | core_flat core_flat(
      |           ^~~~~~~~~
%Warning-PINMISSING: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:20:11: Cell has missing pin: 'AIN3'
   20 | core_flat core_flat(
      |           ^~~~~~~~~
%Error: Exiting due to 1 error(s)
