
CNTRL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a8f8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b50  0801aa88  0801aa88  0001ba88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b5d8  0801b5d8  0001d3f8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801b5d8  0801b5d8  0001c5d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b5e0  0801b5e0  0001d3f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801b5e0  0801b5e0  0001c5e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801b5e4  0801b5e4  0001c5e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003f8  20000000  0801b5e8  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001d3f8  2**0
                  CONTENTS
 10 .bss          00007ce8  200003f8  200003f8  0001d3f8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200080e0  200080e0  0001d3f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001d3f8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00029cb7  00000000  00000000  0001d428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000069d5  00000000  00000000  000470df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002240  00000000  00000000  0004dab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001a47  00000000  00000000  0004fcf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a9ec  00000000  00000000  0005173f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00033f40  00000000  00000000  0007c12b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dc1ca  00000000  00000000  000b006b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0018c235  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a440  00000000  00000000  0018c278  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  001966b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200003f8 	.word	0x200003f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801aa70 	.word	0x0801aa70

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200003fc 	.word	0x200003fc
 80001cc:	0801aa70 	.word	0x0801aa70

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_frsub>:
 8000ca8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000cac:	e002      	b.n	8000cb4 <__addsf3>
 8000cae:	bf00      	nop

08000cb0 <__aeabi_fsub>:
 8000cb0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000cb4 <__addsf3>:
 8000cb4:	0042      	lsls	r2, r0, #1
 8000cb6:	bf1f      	itttt	ne
 8000cb8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cbc:	ea92 0f03 	teqne	r2, r3
 8000cc0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cc4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cc8:	d06a      	beq.n	8000da0 <__addsf3+0xec>
 8000cca:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cce:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cd2:	bfc1      	itttt	gt
 8000cd4:	18d2      	addgt	r2, r2, r3
 8000cd6:	4041      	eorgt	r1, r0
 8000cd8:	4048      	eorgt	r0, r1
 8000cda:	4041      	eorgt	r1, r0
 8000cdc:	bfb8      	it	lt
 8000cde:	425b      	neglt	r3, r3
 8000ce0:	2b19      	cmp	r3, #25
 8000ce2:	bf88      	it	hi
 8000ce4:	4770      	bxhi	lr
 8000ce6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000cea:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cee:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000cf2:	bf18      	it	ne
 8000cf4:	4240      	negne	r0, r0
 8000cf6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000cfa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000cfe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d02:	bf18      	it	ne
 8000d04:	4249      	negne	r1, r1
 8000d06:	ea92 0f03 	teq	r2, r3
 8000d0a:	d03f      	beq.n	8000d8c <__addsf3+0xd8>
 8000d0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d10:	fa41 fc03 	asr.w	ip, r1, r3
 8000d14:	eb10 000c 	adds.w	r0, r0, ip
 8000d18:	f1c3 0320 	rsb	r3, r3, #32
 8000d1c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d20:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d24:	d502      	bpl.n	8000d2c <__addsf3+0x78>
 8000d26:	4249      	negs	r1, r1
 8000d28:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d2c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d30:	d313      	bcc.n	8000d5a <__addsf3+0xa6>
 8000d32:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d36:	d306      	bcc.n	8000d46 <__addsf3+0x92>
 8000d38:	0840      	lsrs	r0, r0, #1
 8000d3a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d3e:	f102 0201 	add.w	r2, r2, #1
 8000d42:	2afe      	cmp	r2, #254	@ 0xfe
 8000d44:	d251      	bcs.n	8000dea <__addsf3+0x136>
 8000d46:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d4a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d4e:	bf08      	it	eq
 8000d50:	f020 0001 	biceq.w	r0, r0, #1
 8000d54:	ea40 0003 	orr.w	r0, r0, r3
 8000d58:	4770      	bx	lr
 8000d5a:	0049      	lsls	r1, r1, #1
 8000d5c:	eb40 0000 	adc.w	r0, r0, r0
 8000d60:	3a01      	subs	r2, #1
 8000d62:	bf28      	it	cs
 8000d64:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d68:	d2ed      	bcs.n	8000d46 <__addsf3+0x92>
 8000d6a:	fab0 fc80 	clz	ip, r0
 8000d6e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d72:	ebb2 020c 	subs.w	r2, r2, ip
 8000d76:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d7a:	bfaa      	itet	ge
 8000d7c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d80:	4252      	neglt	r2, r2
 8000d82:	4318      	orrge	r0, r3
 8000d84:	bfbc      	itt	lt
 8000d86:	40d0      	lsrlt	r0, r2
 8000d88:	4318      	orrlt	r0, r3
 8000d8a:	4770      	bx	lr
 8000d8c:	f092 0f00 	teq	r2, #0
 8000d90:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d94:	bf06      	itte	eq
 8000d96:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d9a:	3201      	addeq	r2, #1
 8000d9c:	3b01      	subne	r3, #1
 8000d9e:	e7b5      	b.n	8000d0c <__addsf3+0x58>
 8000da0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000da4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000da8:	bf18      	it	ne
 8000daa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dae:	d021      	beq.n	8000df4 <__addsf3+0x140>
 8000db0:	ea92 0f03 	teq	r2, r3
 8000db4:	d004      	beq.n	8000dc0 <__addsf3+0x10c>
 8000db6:	f092 0f00 	teq	r2, #0
 8000dba:	bf08      	it	eq
 8000dbc:	4608      	moveq	r0, r1
 8000dbe:	4770      	bx	lr
 8000dc0:	ea90 0f01 	teq	r0, r1
 8000dc4:	bf1c      	itt	ne
 8000dc6:	2000      	movne	r0, #0
 8000dc8:	4770      	bxne	lr
 8000dca:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000dce:	d104      	bne.n	8000dda <__addsf3+0x126>
 8000dd0:	0040      	lsls	r0, r0, #1
 8000dd2:	bf28      	it	cs
 8000dd4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000dd8:	4770      	bx	lr
 8000dda:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000dde:	bf3c      	itt	cc
 8000de0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000de4:	4770      	bxcc	lr
 8000de6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000dea:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000dee:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000df2:	4770      	bx	lr
 8000df4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000df8:	bf16      	itet	ne
 8000dfa:	4608      	movne	r0, r1
 8000dfc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e00:	4601      	movne	r1, r0
 8000e02:	0242      	lsls	r2, r0, #9
 8000e04:	bf06      	itte	eq
 8000e06:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e0a:	ea90 0f01 	teqeq	r0, r1
 8000e0e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e12:	4770      	bx	lr

08000e14 <__aeabi_ui2f>:
 8000e14:	f04f 0300 	mov.w	r3, #0
 8000e18:	e004      	b.n	8000e24 <__aeabi_i2f+0x8>
 8000e1a:	bf00      	nop

08000e1c <__aeabi_i2f>:
 8000e1c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e20:	bf48      	it	mi
 8000e22:	4240      	negmi	r0, r0
 8000e24:	ea5f 0c00 	movs.w	ip, r0
 8000e28:	bf08      	it	eq
 8000e2a:	4770      	bxeq	lr
 8000e2c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e30:	4601      	mov	r1, r0
 8000e32:	f04f 0000 	mov.w	r0, #0
 8000e36:	e01c      	b.n	8000e72 <__aeabi_l2f+0x2a>

08000e38 <__aeabi_ul2f>:
 8000e38:	ea50 0201 	orrs.w	r2, r0, r1
 8000e3c:	bf08      	it	eq
 8000e3e:	4770      	bxeq	lr
 8000e40:	f04f 0300 	mov.w	r3, #0
 8000e44:	e00a      	b.n	8000e5c <__aeabi_l2f+0x14>
 8000e46:	bf00      	nop

08000e48 <__aeabi_l2f>:
 8000e48:	ea50 0201 	orrs.w	r2, r0, r1
 8000e4c:	bf08      	it	eq
 8000e4e:	4770      	bxeq	lr
 8000e50:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e54:	d502      	bpl.n	8000e5c <__aeabi_l2f+0x14>
 8000e56:	4240      	negs	r0, r0
 8000e58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e5c:	ea5f 0c01 	movs.w	ip, r1
 8000e60:	bf02      	ittt	eq
 8000e62:	4684      	moveq	ip, r0
 8000e64:	4601      	moveq	r1, r0
 8000e66:	2000      	moveq	r0, #0
 8000e68:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e6c:	bf08      	it	eq
 8000e6e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e72:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e76:	fabc f28c 	clz	r2, ip
 8000e7a:	3a08      	subs	r2, #8
 8000e7c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e80:	db10      	blt.n	8000ea4 <__aeabi_l2f+0x5c>
 8000e82:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e86:	4463      	add	r3, ip
 8000e88:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e8c:	f1c2 0220 	rsb	r2, r2, #32
 8000e90:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e94:	fa20 f202 	lsr.w	r2, r0, r2
 8000e98:	eb43 0002 	adc.w	r0, r3, r2
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f102 0220 	add.w	r2, r2, #32
 8000ea8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eac:	f1c2 0220 	rsb	r2, r2, #32
 8000eb0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000eb4:	fa21 f202 	lsr.w	r2, r1, r2
 8000eb8:	eb43 0002 	adc.w	r0, r3, r2
 8000ebc:	bf08      	it	eq
 8000ebe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ec2:	4770      	bx	lr

08000ec4 <__aeabi_uldivmod>:
 8000ec4:	b953      	cbnz	r3, 8000edc <__aeabi_uldivmod+0x18>
 8000ec6:	b94a      	cbnz	r2, 8000edc <__aeabi_uldivmod+0x18>
 8000ec8:	2900      	cmp	r1, #0
 8000eca:	bf08      	it	eq
 8000ecc:	2800      	cmpeq	r0, #0
 8000ece:	bf1c      	itt	ne
 8000ed0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ed4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ed8:	f000 b9be 	b.w	8001258 <__aeabi_idiv0>
 8000edc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ee0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ee4:	f000 f83c 	bl	8000f60 <__udivmoddi4>
 8000ee8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000eec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ef0:	b004      	add	sp, #16
 8000ef2:	4770      	bx	lr

08000ef4 <__aeabi_d2lz>:
 8000ef4:	b538      	push	{r3, r4, r5, lr}
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2300      	movs	r3, #0
 8000efa:	4604      	mov	r4, r0
 8000efc:	460d      	mov	r5, r1
 8000efe:	f7ff fdfd 	bl	8000afc <__aeabi_dcmplt>
 8000f02:	b928      	cbnz	r0, 8000f10 <__aeabi_d2lz+0x1c>
 8000f04:	4620      	mov	r0, r4
 8000f06:	4629      	mov	r1, r5
 8000f08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f0c:	f000 b80a 	b.w	8000f24 <__aeabi_d2ulz>
 8000f10:	4620      	mov	r0, r4
 8000f12:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000f16:	f000 f805 	bl	8000f24 <__aeabi_d2ulz>
 8000f1a:	4240      	negs	r0, r0
 8000f1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f20:	bd38      	pop	{r3, r4, r5, pc}
 8000f22:	bf00      	nop

08000f24 <__aeabi_d2ulz>:
 8000f24:	b5d0      	push	{r4, r6, r7, lr}
 8000f26:	4b0c      	ldr	r3, [pc, #48]	@ (8000f58 <__aeabi_d2ulz+0x34>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	4606      	mov	r6, r0
 8000f2c:	460f      	mov	r7, r1
 8000f2e:	f7ff fb73 	bl	8000618 <__aeabi_dmul>
 8000f32:	f7ff fe49 	bl	8000bc8 <__aeabi_d2uiz>
 8000f36:	4604      	mov	r4, r0
 8000f38:	f7ff faf4 	bl	8000524 <__aeabi_ui2d>
 8000f3c:	4b07      	ldr	r3, [pc, #28]	@ (8000f5c <__aeabi_d2ulz+0x38>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f7ff fb6a 	bl	8000618 <__aeabi_dmul>
 8000f44:	4602      	mov	r2, r0
 8000f46:	460b      	mov	r3, r1
 8000f48:	4630      	mov	r0, r6
 8000f4a:	4639      	mov	r1, r7
 8000f4c:	f7ff f9ac 	bl	80002a8 <__aeabi_dsub>
 8000f50:	f7ff fe3a 	bl	8000bc8 <__aeabi_d2uiz>
 8000f54:	4621      	mov	r1, r4
 8000f56:	bdd0      	pop	{r4, r6, r7, pc}
 8000f58:	3df00000 	.word	0x3df00000
 8000f5c:	41f00000 	.word	0x41f00000

08000f60 <__udivmoddi4>:
 8000f60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f64:	9d08      	ldr	r5, [sp, #32]
 8000f66:	468e      	mov	lr, r1
 8000f68:	4604      	mov	r4, r0
 8000f6a:	4688      	mov	r8, r1
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d14a      	bne.n	8001006 <__udivmoddi4+0xa6>
 8000f70:	428a      	cmp	r2, r1
 8000f72:	4617      	mov	r7, r2
 8000f74:	d962      	bls.n	800103c <__udivmoddi4+0xdc>
 8000f76:	fab2 f682 	clz	r6, r2
 8000f7a:	b14e      	cbz	r6, 8000f90 <__udivmoddi4+0x30>
 8000f7c:	f1c6 0320 	rsb	r3, r6, #32
 8000f80:	fa01 f806 	lsl.w	r8, r1, r6
 8000f84:	fa20 f303 	lsr.w	r3, r0, r3
 8000f88:	40b7      	lsls	r7, r6
 8000f8a:	ea43 0808 	orr.w	r8, r3, r8
 8000f8e:	40b4      	lsls	r4, r6
 8000f90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f94:	fa1f fc87 	uxth.w	ip, r7
 8000f98:	fbb8 f1fe 	udiv	r1, r8, lr
 8000f9c:	0c23      	lsrs	r3, r4, #16
 8000f9e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000fa2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000fa6:	fb01 f20c 	mul.w	r2, r1, ip
 8000faa:	429a      	cmp	r2, r3
 8000fac:	d909      	bls.n	8000fc2 <__udivmoddi4+0x62>
 8000fae:	18fb      	adds	r3, r7, r3
 8000fb0:	f101 30ff 	add.w	r0, r1, #4294967295
 8000fb4:	f080 80ea 	bcs.w	800118c <__udivmoddi4+0x22c>
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	f240 80e7 	bls.w	800118c <__udivmoddi4+0x22c>
 8000fbe:	3902      	subs	r1, #2
 8000fc0:	443b      	add	r3, r7
 8000fc2:	1a9a      	subs	r2, r3, r2
 8000fc4:	b2a3      	uxth	r3, r4
 8000fc6:	fbb2 f0fe 	udiv	r0, r2, lr
 8000fca:	fb0e 2210 	mls	r2, lr, r0, r2
 8000fce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000fd2:	fb00 fc0c 	mul.w	ip, r0, ip
 8000fd6:	459c      	cmp	ip, r3
 8000fd8:	d909      	bls.n	8000fee <__udivmoddi4+0x8e>
 8000fda:	18fb      	adds	r3, r7, r3
 8000fdc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000fe0:	f080 80d6 	bcs.w	8001190 <__udivmoddi4+0x230>
 8000fe4:	459c      	cmp	ip, r3
 8000fe6:	f240 80d3 	bls.w	8001190 <__udivmoddi4+0x230>
 8000fea:	443b      	add	r3, r7
 8000fec:	3802      	subs	r0, #2
 8000fee:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ff2:	eba3 030c 	sub.w	r3, r3, ip
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	b11d      	cbz	r5, 8001002 <__udivmoddi4+0xa2>
 8000ffa:	40f3      	lsrs	r3, r6
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	e9c5 3200 	strd	r3, r2, [r5]
 8001002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001006:	428b      	cmp	r3, r1
 8001008:	d905      	bls.n	8001016 <__udivmoddi4+0xb6>
 800100a:	b10d      	cbz	r5, 8001010 <__udivmoddi4+0xb0>
 800100c:	e9c5 0100 	strd	r0, r1, [r5]
 8001010:	2100      	movs	r1, #0
 8001012:	4608      	mov	r0, r1
 8001014:	e7f5      	b.n	8001002 <__udivmoddi4+0xa2>
 8001016:	fab3 f183 	clz	r1, r3
 800101a:	2900      	cmp	r1, #0
 800101c:	d146      	bne.n	80010ac <__udivmoddi4+0x14c>
 800101e:	4573      	cmp	r3, lr
 8001020:	d302      	bcc.n	8001028 <__udivmoddi4+0xc8>
 8001022:	4282      	cmp	r2, r0
 8001024:	f200 8105 	bhi.w	8001232 <__udivmoddi4+0x2d2>
 8001028:	1a84      	subs	r4, r0, r2
 800102a:	eb6e 0203 	sbc.w	r2, lr, r3
 800102e:	2001      	movs	r0, #1
 8001030:	4690      	mov	r8, r2
 8001032:	2d00      	cmp	r5, #0
 8001034:	d0e5      	beq.n	8001002 <__udivmoddi4+0xa2>
 8001036:	e9c5 4800 	strd	r4, r8, [r5]
 800103a:	e7e2      	b.n	8001002 <__udivmoddi4+0xa2>
 800103c:	2a00      	cmp	r2, #0
 800103e:	f000 8090 	beq.w	8001162 <__udivmoddi4+0x202>
 8001042:	fab2 f682 	clz	r6, r2
 8001046:	2e00      	cmp	r6, #0
 8001048:	f040 80a4 	bne.w	8001194 <__udivmoddi4+0x234>
 800104c:	1a8a      	subs	r2, r1, r2
 800104e:	0c03      	lsrs	r3, r0, #16
 8001050:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001054:	b280      	uxth	r0, r0
 8001056:	b2bc      	uxth	r4, r7
 8001058:	2101      	movs	r1, #1
 800105a:	fbb2 fcfe 	udiv	ip, r2, lr
 800105e:	fb0e 221c 	mls	r2, lr, ip, r2
 8001062:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001066:	fb04 f20c 	mul.w	r2, r4, ip
 800106a:	429a      	cmp	r2, r3
 800106c:	d907      	bls.n	800107e <__udivmoddi4+0x11e>
 800106e:	18fb      	adds	r3, r7, r3
 8001070:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001074:	d202      	bcs.n	800107c <__udivmoddi4+0x11c>
 8001076:	429a      	cmp	r2, r3
 8001078:	f200 80e0 	bhi.w	800123c <__udivmoddi4+0x2dc>
 800107c:	46c4      	mov	ip, r8
 800107e:	1a9b      	subs	r3, r3, r2
 8001080:	fbb3 f2fe 	udiv	r2, r3, lr
 8001084:	fb0e 3312 	mls	r3, lr, r2, r3
 8001088:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800108c:	fb02 f404 	mul.w	r4, r2, r4
 8001090:	429c      	cmp	r4, r3
 8001092:	d907      	bls.n	80010a4 <__udivmoddi4+0x144>
 8001094:	18fb      	adds	r3, r7, r3
 8001096:	f102 30ff 	add.w	r0, r2, #4294967295
 800109a:	d202      	bcs.n	80010a2 <__udivmoddi4+0x142>
 800109c:	429c      	cmp	r4, r3
 800109e:	f200 80ca 	bhi.w	8001236 <__udivmoddi4+0x2d6>
 80010a2:	4602      	mov	r2, r0
 80010a4:	1b1b      	subs	r3, r3, r4
 80010a6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80010aa:	e7a5      	b.n	8000ff8 <__udivmoddi4+0x98>
 80010ac:	f1c1 0620 	rsb	r6, r1, #32
 80010b0:	408b      	lsls	r3, r1
 80010b2:	fa22 f706 	lsr.w	r7, r2, r6
 80010b6:	431f      	orrs	r7, r3
 80010b8:	fa0e f401 	lsl.w	r4, lr, r1
 80010bc:	fa20 f306 	lsr.w	r3, r0, r6
 80010c0:	fa2e fe06 	lsr.w	lr, lr, r6
 80010c4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80010c8:	4323      	orrs	r3, r4
 80010ca:	fa00 f801 	lsl.w	r8, r0, r1
 80010ce:	fa1f fc87 	uxth.w	ip, r7
 80010d2:	fbbe f0f9 	udiv	r0, lr, r9
 80010d6:	0c1c      	lsrs	r4, r3, #16
 80010d8:	fb09 ee10 	mls	lr, r9, r0, lr
 80010dc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80010e0:	fb00 fe0c 	mul.w	lr, r0, ip
 80010e4:	45a6      	cmp	lr, r4
 80010e6:	fa02 f201 	lsl.w	r2, r2, r1
 80010ea:	d909      	bls.n	8001100 <__udivmoddi4+0x1a0>
 80010ec:	193c      	adds	r4, r7, r4
 80010ee:	f100 3aff 	add.w	sl, r0, #4294967295
 80010f2:	f080 809c 	bcs.w	800122e <__udivmoddi4+0x2ce>
 80010f6:	45a6      	cmp	lr, r4
 80010f8:	f240 8099 	bls.w	800122e <__udivmoddi4+0x2ce>
 80010fc:	3802      	subs	r0, #2
 80010fe:	443c      	add	r4, r7
 8001100:	eba4 040e 	sub.w	r4, r4, lr
 8001104:	fa1f fe83 	uxth.w	lr, r3
 8001108:	fbb4 f3f9 	udiv	r3, r4, r9
 800110c:	fb09 4413 	mls	r4, r9, r3, r4
 8001110:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001114:	fb03 fc0c 	mul.w	ip, r3, ip
 8001118:	45a4      	cmp	ip, r4
 800111a:	d908      	bls.n	800112e <__udivmoddi4+0x1ce>
 800111c:	193c      	adds	r4, r7, r4
 800111e:	f103 3eff 	add.w	lr, r3, #4294967295
 8001122:	f080 8082 	bcs.w	800122a <__udivmoddi4+0x2ca>
 8001126:	45a4      	cmp	ip, r4
 8001128:	d97f      	bls.n	800122a <__udivmoddi4+0x2ca>
 800112a:	3b02      	subs	r3, #2
 800112c:	443c      	add	r4, r7
 800112e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001132:	eba4 040c 	sub.w	r4, r4, ip
 8001136:	fba0 ec02 	umull	lr, ip, r0, r2
 800113a:	4564      	cmp	r4, ip
 800113c:	4673      	mov	r3, lr
 800113e:	46e1      	mov	r9, ip
 8001140:	d362      	bcc.n	8001208 <__udivmoddi4+0x2a8>
 8001142:	d05f      	beq.n	8001204 <__udivmoddi4+0x2a4>
 8001144:	b15d      	cbz	r5, 800115e <__udivmoddi4+0x1fe>
 8001146:	ebb8 0203 	subs.w	r2, r8, r3
 800114a:	eb64 0409 	sbc.w	r4, r4, r9
 800114e:	fa04 f606 	lsl.w	r6, r4, r6
 8001152:	fa22 f301 	lsr.w	r3, r2, r1
 8001156:	431e      	orrs	r6, r3
 8001158:	40cc      	lsrs	r4, r1
 800115a:	e9c5 6400 	strd	r6, r4, [r5]
 800115e:	2100      	movs	r1, #0
 8001160:	e74f      	b.n	8001002 <__udivmoddi4+0xa2>
 8001162:	fbb1 fcf2 	udiv	ip, r1, r2
 8001166:	0c01      	lsrs	r1, r0, #16
 8001168:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800116c:	b280      	uxth	r0, r0
 800116e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001172:	463b      	mov	r3, r7
 8001174:	4638      	mov	r0, r7
 8001176:	463c      	mov	r4, r7
 8001178:	46b8      	mov	r8, r7
 800117a:	46be      	mov	lr, r7
 800117c:	2620      	movs	r6, #32
 800117e:	fbb1 f1f7 	udiv	r1, r1, r7
 8001182:	eba2 0208 	sub.w	r2, r2, r8
 8001186:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800118a:	e766      	b.n	800105a <__udivmoddi4+0xfa>
 800118c:	4601      	mov	r1, r0
 800118e:	e718      	b.n	8000fc2 <__udivmoddi4+0x62>
 8001190:	4610      	mov	r0, r2
 8001192:	e72c      	b.n	8000fee <__udivmoddi4+0x8e>
 8001194:	f1c6 0220 	rsb	r2, r6, #32
 8001198:	fa2e f302 	lsr.w	r3, lr, r2
 800119c:	40b7      	lsls	r7, r6
 800119e:	40b1      	lsls	r1, r6
 80011a0:	fa20 f202 	lsr.w	r2, r0, r2
 80011a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80011a8:	430a      	orrs	r2, r1
 80011aa:	fbb3 f8fe 	udiv	r8, r3, lr
 80011ae:	b2bc      	uxth	r4, r7
 80011b0:	fb0e 3318 	mls	r3, lr, r8, r3
 80011b4:	0c11      	lsrs	r1, r2, #16
 80011b6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80011ba:	fb08 f904 	mul.w	r9, r8, r4
 80011be:	40b0      	lsls	r0, r6
 80011c0:	4589      	cmp	r9, r1
 80011c2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80011c6:	b280      	uxth	r0, r0
 80011c8:	d93e      	bls.n	8001248 <__udivmoddi4+0x2e8>
 80011ca:	1879      	adds	r1, r7, r1
 80011cc:	f108 3cff 	add.w	ip, r8, #4294967295
 80011d0:	d201      	bcs.n	80011d6 <__udivmoddi4+0x276>
 80011d2:	4589      	cmp	r9, r1
 80011d4:	d81f      	bhi.n	8001216 <__udivmoddi4+0x2b6>
 80011d6:	eba1 0109 	sub.w	r1, r1, r9
 80011da:	fbb1 f9fe 	udiv	r9, r1, lr
 80011de:	fb09 f804 	mul.w	r8, r9, r4
 80011e2:	fb0e 1119 	mls	r1, lr, r9, r1
 80011e6:	b292      	uxth	r2, r2
 80011e8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80011ec:	4542      	cmp	r2, r8
 80011ee:	d229      	bcs.n	8001244 <__udivmoddi4+0x2e4>
 80011f0:	18ba      	adds	r2, r7, r2
 80011f2:	f109 31ff 	add.w	r1, r9, #4294967295
 80011f6:	d2c4      	bcs.n	8001182 <__udivmoddi4+0x222>
 80011f8:	4542      	cmp	r2, r8
 80011fa:	d2c2      	bcs.n	8001182 <__udivmoddi4+0x222>
 80011fc:	f1a9 0102 	sub.w	r1, r9, #2
 8001200:	443a      	add	r2, r7
 8001202:	e7be      	b.n	8001182 <__udivmoddi4+0x222>
 8001204:	45f0      	cmp	r8, lr
 8001206:	d29d      	bcs.n	8001144 <__udivmoddi4+0x1e4>
 8001208:	ebbe 0302 	subs.w	r3, lr, r2
 800120c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001210:	3801      	subs	r0, #1
 8001212:	46e1      	mov	r9, ip
 8001214:	e796      	b.n	8001144 <__udivmoddi4+0x1e4>
 8001216:	eba7 0909 	sub.w	r9, r7, r9
 800121a:	4449      	add	r1, r9
 800121c:	f1a8 0c02 	sub.w	ip, r8, #2
 8001220:	fbb1 f9fe 	udiv	r9, r1, lr
 8001224:	fb09 f804 	mul.w	r8, r9, r4
 8001228:	e7db      	b.n	80011e2 <__udivmoddi4+0x282>
 800122a:	4673      	mov	r3, lr
 800122c:	e77f      	b.n	800112e <__udivmoddi4+0x1ce>
 800122e:	4650      	mov	r0, sl
 8001230:	e766      	b.n	8001100 <__udivmoddi4+0x1a0>
 8001232:	4608      	mov	r0, r1
 8001234:	e6fd      	b.n	8001032 <__udivmoddi4+0xd2>
 8001236:	443b      	add	r3, r7
 8001238:	3a02      	subs	r2, #2
 800123a:	e733      	b.n	80010a4 <__udivmoddi4+0x144>
 800123c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001240:	443b      	add	r3, r7
 8001242:	e71c      	b.n	800107e <__udivmoddi4+0x11e>
 8001244:	4649      	mov	r1, r9
 8001246:	e79c      	b.n	8001182 <__udivmoddi4+0x222>
 8001248:	eba1 0109 	sub.w	r1, r1, r9
 800124c:	46c4      	mov	ip, r8
 800124e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001252:	fb09 f804 	mul.w	r8, r9, r4
 8001256:	e7c4      	b.n	80011e2 <__udivmoddi4+0x282>

08001258 <__aeabi_idiv0>:
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop

0800125c <SELECT>:

//-----[ SPI Functions ]-----

/* slave select */
static void SELECT(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8001260:	2200      	movs	r2, #0
 8001262:	2110      	movs	r1, #16
 8001264:	4802      	ldr	r0, [pc, #8]	@ (8001270 <SELECT+0x14>)
 8001266:	f006 ffbf 	bl	80081e8 <HAL_GPIO_WritePin>
}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40020000 	.word	0x40020000

08001274 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8001278:	2201      	movs	r2, #1
 800127a:	2110      	movs	r1, #16
 800127c:	4802      	ldr	r0, [pc, #8]	@ (8001288 <DESELECT+0x14>)
 800127e:	f006 ffb3 	bl	80081e8 <HAL_GPIO_WritePin>
}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40020000 	.word	0x40020000

0800128c <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001296:	bf00      	nop
 8001298:	4b08      	ldr	r3, [pc, #32]	@ (80012bc <SPI_TxByte+0x30>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	f003 0302 	and.w	r3, r3, #2
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d1f8      	bne.n	8001298 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80012a6:	1df9      	adds	r1, r7, #7
 80012a8:	2364      	movs	r3, #100	@ 0x64
 80012aa:	2201      	movs	r2, #1
 80012ac:	4803      	ldr	r0, [pc, #12]	@ (80012bc <SPI_TxByte+0x30>)
 80012ae:	f00a fe6c 	bl	800bf8a <HAL_SPI_Transmit>
}
 80012b2:	bf00      	nop
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	2000270c 	.word	0x2000270c

080012c0 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
 80012c8:	460b      	mov	r3, r1
 80012ca:	807b      	strh	r3, [r7, #2]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80012cc:	bf00      	nop
 80012ce:	4b08      	ldr	r3, [pc, #32]	@ (80012f0 <SPI_TxBuffer+0x30>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	f003 0302 	and.w	r3, r3, #2
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d1f8      	bne.n	80012ce <SPI_TxBuffer+0xe>
  HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 80012dc:	887a      	ldrh	r2, [r7, #2]
 80012de:	2364      	movs	r3, #100	@ 0x64
 80012e0:	6879      	ldr	r1, [r7, #4]
 80012e2:	4803      	ldr	r0, [pc, #12]	@ (80012f0 <SPI_TxBuffer+0x30>)
 80012e4:	f00a fe51 	bl	800bf8a <HAL_SPI_Transmit>
}
 80012e8:	bf00      	nop
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	2000270c 	.word	0x2000270c

080012f4 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 80012fa:	23ff      	movs	r3, #255	@ 0xff
 80012fc:	71fb      	strb	r3, [r7, #7]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80012fe:	bf00      	nop
 8001300:	4b09      	ldr	r3, [pc, #36]	@ (8001328 <SPI_RxByte+0x34>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	f003 0302 	and.w	r3, r3, #2
 800130a:	2b02      	cmp	r3, #2
 800130c:	d1f8      	bne.n	8001300 <SPI_RxByte+0xc>
  HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800130e:	1dba      	adds	r2, r7, #6
 8001310:	1df9      	adds	r1, r7, #7
 8001312:	2364      	movs	r3, #100	@ 0x64
 8001314:	9300      	str	r3, [sp, #0]
 8001316:	2301      	movs	r3, #1
 8001318:	4803      	ldr	r0, [pc, #12]	@ (8001328 <SPI_RxByte+0x34>)
 800131a:	f00b f893 	bl	800c444 <HAL_SPI_TransmitReceive>
  return data;
 800131e:	79bb      	ldrb	r3, [r7, #6]
}
 8001320:	4618      	mov	r0, r3
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	2000270c 	.word	0x2000270c

0800132c <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8001334:	f7ff ffde 	bl	80012f4 <SPI_RxByte>
 8001338:	4603      	mov	r3, r0
 800133a:	461a      	mov	r2, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	701a      	strb	r2, [r3, #0]
}
 8001340:	bf00      	nop
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <SD_ReadyWait>:

//-----[ SD Card Functions ]-----

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
  uint8_t res;
  /* timeout 500ms */
  Timer2 = 500;
 800134e:	4b0a      	ldr	r3, [pc, #40]	@ (8001378 <SD_ReadyWait+0x30>)
 8001350:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001354:	801a      	strh	r2, [r3, #0]
  /* if SD goes ready, receives 0xFF */
  do {
    res = SPI_RxByte();
 8001356:	f7ff ffcd 	bl	80012f4 <SPI_RxByte>
 800135a:	4603      	mov	r3, r0
 800135c:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	2bff      	cmp	r3, #255	@ 0xff
 8001362:	d003      	beq.n	800136c <SD_ReadyWait+0x24>
 8001364:	4b04      	ldr	r3, [pc, #16]	@ (8001378 <SD_ReadyWait+0x30>)
 8001366:	881b      	ldrh	r3, [r3, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d1f4      	bne.n	8001356 <SD_ReadyWait+0xe>
  return res;
 800136c:	79fb      	ldrb	r3, [r7, #7]
}
 800136e:	4618      	mov	r0, r3
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	20000416 	.word	0x20000416

0800137c <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
  uint8_t args[6];
  uint32_t cnt = 0x1FFF;
 8001382:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8001386:	60fb      	str	r3, [r7, #12]
  /* transmit bytes to wake up */
  DESELECT();
 8001388:	f7ff ff74 	bl	8001274 <DESELECT>
  for(int i = 0; i < 10; i++)
 800138c:	2300      	movs	r3, #0
 800138e:	60bb      	str	r3, [r7, #8]
 8001390:	e005      	b.n	800139e <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8001392:	20ff      	movs	r0, #255	@ 0xff
 8001394:	f7ff ff7a 	bl	800128c <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	3301      	adds	r3, #1
 800139c:	60bb      	str	r3, [r7, #8]
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	2b09      	cmp	r3, #9
 80013a2:	ddf6      	ble.n	8001392 <SD_PowerOn+0x16>
  }
  /* slave select */
  SELECT();
 80013a4:	f7ff ff5a 	bl	800125c <SELECT>
  /* make idle state */
  args[0] = CMD0;   /* CMD0:GO_IDLE_STATE */
 80013a8:	2340      	movs	r3, #64	@ 0x40
 80013aa:	703b      	strb	r3, [r7, #0]
  args[1] = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	707b      	strb	r3, [r7, #1]
  args[2] = 0;
 80013b0:	2300      	movs	r3, #0
 80013b2:	70bb      	strb	r3, [r7, #2]
  args[3] = 0;
 80013b4:	2300      	movs	r3, #0
 80013b6:	70fb      	strb	r3, [r7, #3]
  args[4] = 0;
 80013b8:	2300      	movs	r3, #0
 80013ba:	713b      	strb	r3, [r7, #4]
  args[5] = 0x95;
 80013bc:	2395      	movs	r3, #149	@ 0x95
 80013be:	717b      	strb	r3, [r7, #5]
  SPI_TxBuffer(args, sizeof(args));
 80013c0:	463b      	mov	r3, r7
 80013c2:	2106      	movs	r1, #6
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff ff7b 	bl	80012c0 <SPI_TxBuffer>
  /* wait response */
  while ((SPI_RxByte() != 0x01) && cnt)
 80013ca:	e002      	b.n	80013d2 <SD_PowerOn+0x56>
  {
    cnt--;
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	3b01      	subs	r3, #1
 80013d0:	60fb      	str	r3, [r7, #12]
  while ((SPI_RxByte() != 0x01) && cnt)
 80013d2:	f7ff ff8f 	bl	80012f4 <SPI_RxByte>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d002      	beq.n	80013e2 <SD_PowerOn+0x66>
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d1f4      	bne.n	80013cc <SD_PowerOn+0x50>
  }
  DESELECT();
 80013e2:	f7ff ff47 	bl	8001274 <DESELECT>
  SPI_TxByte(0XFF);
 80013e6:	20ff      	movs	r0, #255	@ 0xff
 80013e8:	f7ff ff50 	bl	800128c <SPI_TxByte>
  PowerFlag = 1;
 80013ec:	4b03      	ldr	r3, [pc, #12]	@ (80013fc <SD_PowerOn+0x80>)
 80013ee:	2201      	movs	r2, #1
 80013f0:	701a      	strb	r2, [r3, #0]
}
 80013f2:	bf00      	nop
 80013f4:	3710      	adds	r7, #16
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	20000419 	.word	0x20000419

08001400 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8001404:	4b03      	ldr	r3, [pc, #12]	@ (8001414 <SD_PowerOff+0x14>)
 8001406:	2200      	movs	r2, #0
 8001408:	701a      	strb	r2, [r3, #0]
}
 800140a:	bf00      	nop
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr
 8001414:	20000419 	.word	0x20000419

08001418 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  return PowerFlag;
 800141c:	4b03      	ldr	r3, [pc, #12]	@ (800142c <SD_CheckPower+0x14>)
 800141e:	781b      	ldrb	r3, [r3, #0]
}
 8001420:	4618      	mov	r0, r3
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	20000419 	.word	0x20000419

08001430 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
  uint8_t token;
  /* timeout 200ms */
  Timer1 = 200;
 800143a:	4b13      	ldr	r3, [pc, #76]	@ (8001488 <SD_RxDataBlock+0x58>)
 800143c:	22c8      	movs	r2, #200	@ 0xc8
 800143e:	801a      	strh	r2, [r3, #0]
  /* loop until receive a response or timeout */
  do {
    token = SPI_RxByte();
 8001440:	f7ff ff58 	bl	80012f4 <SPI_RxByte>
 8001444:	4603      	mov	r3, r0
 8001446:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8001448:	7bfb      	ldrb	r3, [r7, #15]
 800144a:	2bff      	cmp	r3, #255	@ 0xff
 800144c:	d103      	bne.n	8001456 <SD_RxDataBlock+0x26>
 800144e:	4b0e      	ldr	r3, [pc, #56]	@ (8001488 <SD_RxDataBlock+0x58>)
 8001450:	881b      	ldrh	r3, [r3, #0]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d1f4      	bne.n	8001440 <SD_RxDataBlock+0x10>
  /* invalid response */
  if(token != 0xFE) return FALSE;
 8001456:	7bfb      	ldrb	r3, [r7, #15]
 8001458:	2bfe      	cmp	r3, #254	@ 0xfe
 800145a:	d001      	beq.n	8001460 <SD_RxDataBlock+0x30>
 800145c:	2300      	movs	r3, #0
 800145e:	e00f      	b.n	8001480 <SD_RxDataBlock+0x50>
  /* receive data */
  do {
    SPI_RxBytePtr(buff++);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	1c5a      	adds	r2, r3, #1
 8001464:	607a      	str	r2, [r7, #4]
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff ff60 	bl	800132c <SPI_RxBytePtr>
  } while(len--);
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	1e5a      	subs	r2, r3, #1
 8001470:	603a      	str	r2, [r7, #0]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d1f4      	bne.n	8001460 <SD_RxDataBlock+0x30>
  /* discard CRC */
  SPI_RxByte();
 8001476:	f7ff ff3d 	bl	80012f4 <SPI_RxByte>
  SPI_RxByte();
 800147a:	f7ff ff3b 	bl	80012f4 <SPI_RxByte>
  return TRUE;
 800147e:	2301      	movs	r3, #1
}
 8001480:	4618      	mov	r0, r3
 8001482:	3710      	adds	r7, #16
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	20000414 	.word	0x20000414

0800148c <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	460b      	mov	r3, r1
 8001496:	70fb      	strb	r3, [r7, #3]
  uint8_t resp;
  uint8_t i = 0;
 8001498:	2300      	movs	r3, #0
 800149a:	73bb      	strb	r3, [r7, #14]
  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return FALSE;
 800149c:	f7ff ff54 	bl	8001348 <SD_ReadyWait>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2bff      	cmp	r3, #255	@ 0xff
 80014a4:	d001      	beq.n	80014aa <SD_TxDataBlock+0x1e>
 80014a6:	2300      	movs	r3, #0
 80014a8:	e02f      	b.n	800150a <SD_TxDataBlock+0x7e>
  /* transmit token */
  SPI_TxByte(token);
 80014aa:	78fb      	ldrb	r3, [r7, #3]
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff feed 	bl	800128c <SPI_TxByte>
  /* if it's not STOP token, transmit data */
  if (token != 0xFD)
 80014b2:	78fb      	ldrb	r3, [r7, #3]
 80014b4:	2bfd      	cmp	r3, #253	@ 0xfd
 80014b6:	d020      	beq.n	80014fa <SD_TxDataBlock+0x6e>
  {
    SPI_TxBuffer((uint8_t*)buff, 512);
 80014b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7ff feff 	bl	80012c0 <SPI_TxBuffer>
    /* discard CRC */
    SPI_RxByte();
 80014c2:	f7ff ff17 	bl	80012f4 <SPI_RxByte>
    SPI_RxByte();
 80014c6:	f7ff ff15 	bl	80012f4 <SPI_RxByte>
    /* receive response */
    while (i <= 64)
 80014ca:	e00b      	b.n	80014e4 <SD_TxDataBlock+0x58>
    {
      resp = SPI_RxByte();
 80014cc:	f7ff ff12 	bl	80012f4 <SPI_RxByte>
 80014d0:	4603      	mov	r3, r0
 80014d2:	73fb      	strb	r3, [r7, #15]
      /* transmit 0x05 accepted */
      if ((resp & 0x1F) == 0x05) break;
 80014d4:	7bfb      	ldrb	r3, [r7, #15]
 80014d6:	f003 031f 	and.w	r3, r3, #31
 80014da:	2b05      	cmp	r3, #5
 80014dc:	d006      	beq.n	80014ec <SD_TxDataBlock+0x60>
      i++;
 80014de:	7bbb      	ldrb	r3, [r7, #14]
 80014e0:	3301      	adds	r3, #1
 80014e2:	73bb      	strb	r3, [r7, #14]
    while (i <= 64)
 80014e4:	7bbb      	ldrb	r3, [r7, #14]
 80014e6:	2b40      	cmp	r3, #64	@ 0x40
 80014e8:	d9f0      	bls.n	80014cc <SD_TxDataBlock+0x40>
 80014ea:	e000      	b.n	80014ee <SD_TxDataBlock+0x62>
      if ((resp & 0x1F) == 0x05) break;
 80014ec:	bf00      	nop
    }
    /* recv buffer clear */
    while (SPI_RxByte() == 0);
 80014ee:	bf00      	nop
 80014f0:	f7ff ff00 	bl	80012f4 <SPI_RxByte>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d0fa      	beq.n	80014f0 <SD_TxDataBlock+0x64>
  }
  /* transmit 0x05 accepted */
  if ((resp & 0x1F) == 0x05) return TRUE;
 80014fa:	7bfb      	ldrb	r3, [r7, #15]
 80014fc:	f003 031f 	and.w	r3, r3, #31
 8001500:	2b05      	cmp	r3, #5
 8001502:	d101      	bne.n	8001508 <SD_TxDataBlock+0x7c>
 8001504:	2301      	movs	r3, #1
 8001506:	e000      	b.n	800150a <SD_TxDataBlock+0x7e>

  return FALSE;
 8001508:	2300      	movs	r3, #0
}
 800150a:	4618      	mov	r0, r3
 800150c:	3710      	adds	r7, #16
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b084      	sub	sp, #16
 8001516:	af00      	add	r7, sp, #0
 8001518:	4603      	mov	r3, r0
 800151a:	6039      	str	r1, [r7, #0]
 800151c:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;
  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return 0xFF;
 800151e:	f7ff ff13 	bl	8001348 <SD_ReadyWait>
 8001522:	4603      	mov	r3, r0
 8001524:	2bff      	cmp	r3, #255	@ 0xff
 8001526:	d001      	beq.n	800152c <SD_SendCmd+0x1a>
 8001528:	23ff      	movs	r3, #255	@ 0xff
 800152a:	e042      	b.n	80015b2 <SD_SendCmd+0xa0>
  /* transmit command */
  SPI_TxByte(cmd);          /* Command */
 800152c:	79fb      	ldrb	r3, [r7, #7]
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff feac 	bl	800128c <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 24));   /* Argument[31..24] */
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	0e1b      	lsrs	r3, r3, #24
 8001538:	b2db      	uxtb	r3, r3
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff fea6 	bl	800128c <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 16));   /* Argument[23..16] */
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	0c1b      	lsrs	r3, r3, #16
 8001544:	b2db      	uxtb	r3, r3
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff fea0 	bl	800128c <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 8));  /* Argument[15..8] */
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	0a1b      	lsrs	r3, r3, #8
 8001550:	b2db      	uxtb	r3, r3
 8001552:	4618      	mov	r0, r3
 8001554:	f7ff fe9a 	bl	800128c <SPI_TxByte>
  SPI_TxByte((uint8_t)arg);       /* Argument[7..0] */
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	b2db      	uxtb	r3, r3
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fe95 	bl	800128c <SPI_TxByte>
  /* prepare CRC */
  if(cmd == CMD0) crc = 0x95; /* CRC for CMD0(0) */
 8001562:	79fb      	ldrb	r3, [r7, #7]
 8001564:	2b40      	cmp	r3, #64	@ 0x40
 8001566:	d102      	bne.n	800156e <SD_SendCmd+0x5c>
 8001568:	2395      	movs	r3, #149	@ 0x95
 800156a:	73fb      	strb	r3, [r7, #15]
 800156c:	e007      	b.n	800157e <SD_SendCmd+0x6c>
  else if(cmd == CMD8) crc = 0x87;  /* CRC for CMD8(0x1AA) */
 800156e:	79fb      	ldrb	r3, [r7, #7]
 8001570:	2b48      	cmp	r3, #72	@ 0x48
 8001572:	d102      	bne.n	800157a <SD_SendCmd+0x68>
 8001574:	2387      	movs	r3, #135	@ 0x87
 8001576:	73fb      	strb	r3, [r7, #15]
 8001578:	e001      	b.n	800157e <SD_SendCmd+0x6c>
  else crc = 1;
 800157a:	2301      	movs	r3, #1
 800157c:	73fb      	strb	r3, [r7, #15]
  /* transmit CRC */
  SPI_TxByte(crc);
 800157e:	7bfb      	ldrb	r3, [r7, #15]
 8001580:	4618      	mov	r0, r3
 8001582:	f7ff fe83 	bl	800128c <SPI_TxByte>
  /* Skip a stuff byte when STOP_TRANSMISSION */
  if (cmd == CMD12) SPI_RxByte();
 8001586:	79fb      	ldrb	r3, [r7, #7]
 8001588:	2b4c      	cmp	r3, #76	@ 0x4c
 800158a:	d101      	bne.n	8001590 <SD_SendCmd+0x7e>
 800158c:	f7ff feb2 	bl	80012f4 <SPI_RxByte>
  /* receive response */
  uint8_t n = 10;
 8001590:	230a      	movs	r3, #10
 8001592:	73bb      	strb	r3, [r7, #14]
  do {
    res = SPI_RxByte();
 8001594:	f7ff feae 	bl	80012f4 <SPI_RxByte>
 8001598:	4603      	mov	r3, r0
 800159a:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 800159c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	da05      	bge.n	80015b0 <SD_SendCmd+0x9e>
 80015a4:	7bbb      	ldrb	r3, [r7, #14]
 80015a6:	3b01      	subs	r3, #1
 80015a8:	73bb      	strb	r3, [r7, #14]
 80015aa:	7bbb      	ldrb	r3, [r7, #14]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d1f1      	bne.n	8001594 <SD_SendCmd+0x82>

  return res;
 80015b0:	7b7b      	ldrb	r3, [r7, #13]
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3710      	adds	r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
	...

080015bc <SD_disk_initialize>:

//-----[ user_diskio.c Functions ]-----

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 80015bc:	b590      	push	{r4, r7, lr}
 80015be:	b085      	sub	sp, #20
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];
  /* single drive, drv should be 0 */
  if(drv) return STA_NOINIT;
 80015c6:	79fb      	ldrb	r3, [r7, #7]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <SD_disk_initialize+0x14>
 80015cc:	2301      	movs	r3, #1
 80015ce:	e0d1      	b.n	8001774 <SD_disk_initialize+0x1b8>
  /* no disk */
  if(Stat & STA_NODISK) return Stat;
 80015d0:	4b6a      	ldr	r3, [pc, #424]	@ (800177c <SD_disk_initialize+0x1c0>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	f003 0302 	and.w	r3, r3, #2
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d003      	beq.n	80015e6 <SD_disk_initialize+0x2a>
 80015de:	4b67      	ldr	r3, [pc, #412]	@ (800177c <SD_disk_initialize+0x1c0>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	e0c6      	b.n	8001774 <SD_disk_initialize+0x1b8>
  /* power on */
  SD_PowerOn();
 80015e6:	f7ff fec9 	bl	800137c <SD_PowerOn>
  /* slave select */
  SELECT();
 80015ea:	f7ff fe37 	bl	800125c <SELECT>
  /* check disk type */
  type = 0;
 80015ee:	2300      	movs	r3, #0
 80015f0:	73bb      	strb	r3, [r7, #14]
  /* send GO_IDLE_STATE command */
  if (SD_SendCmd(CMD0, 0) == 1)
 80015f2:	2100      	movs	r1, #0
 80015f4:	2040      	movs	r0, #64	@ 0x40
 80015f6:	f7ff ff8c 	bl	8001512 <SD_SendCmd>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	f040 80a1 	bne.w	8001744 <SD_disk_initialize+0x188>
  {
    /* timeout 1 sec */
    Timer1 = 1000;
 8001602:	4b5f      	ldr	r3, [pc, #380]	@ (8001780 <SD_disk_initialize+0x1c4>)
 8001604:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001608:	801a      	strh	r2, [r3, #0]
    /* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800160a:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800160e:	2048      	movs	r0, #72	@ 0x48
 8001610:	f7ff ff7f 	bl	8001512 <SD_SendCmd>
 8001614:	4603      	mov	r3, r0
 8001616:	2b01      	cmp	r3, #1
 8001618:	d155      	bne.n	80016c6 <SD_disk_initialize+0x10a>
    {
      /* operation condition register */
      for (n = 0; n < 4; n++)
 800161a:	2300      	movs	r3, #0
 800161c:	73fb      	strb	r3, [r7, #15]
 800161e:	e00c      	b.n	800163a <SD_disk_initialize+0x7e>
      {
        ocr[n] = SPI_RxByte();
 8001620:	7bfc      	ldrb	r4, [r7, #15]
 8001622:	f7ff fe67 	bl	80012f4 <SPI_RxByte>
 8001626:	4603      	mov	r3, r0
 8001628:	461a      	mov	r2, r3
 800162a:	f104 0310 	add.w	r3, r4, #16
 800162e:	443b      	add	r3, r7
 8001630:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8001634:	7bfb      	ldrb	r3, [r7, #15]
 8001636:	3301      	adds	r3, #1
 8001638:	73fb      	strb	r3, [r7, #15]
 800163a:	7bfb      	ldrb	r3, [r7, #15]
 800163c:	2b03      	cmp	r3, #3
 800163e:	d9ef      	bls.n	8001620 <SD_disk_initialize+0x64>
      }
      /* voltage range 2.7-3.6V */
      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8001640:	7abb      	ldrb	r3, [r7, #10]
 8001642:	2b01      	cmp	r3, #1
 8001644:	d17e      	bne.n	8001744 <SD_disk_initialize+0x188>
 8001646:	7afb      	ldrb	r3, [r7, #11]
 8001648:	2baa      	cmp	r3, #170	@ 0xaa
 800164a:	d17b      	bne.n	8001744 <SD_disk_initialize+0x188>
      {
        /* ACMD41 with HCS bit */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800164c:	2100      	movs	r1, #0
 800164e:	2077      	movs	r0, #119	@ 0x77
 8001650:	f7ff ff5f 	bl	8001512 <SD_SendCmd>
 8001654:	4603      	mov	r3, r0
 8001656:	2b01      	cmp	r3, #1
 8001658:	d807      	bhi.n	800166a <SD_disk_initialize+0xae>
 800165a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800165e:	2069      	movs	r0, #105	@ 0x69
 8001660:	f7ff ff57 	bl	8001512 <SD_SendCmd>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d004      	beq.n	8001674 <SD_disk_initialize+0xb8>
        } while (Timer1);
 800166a:	4b45      	ldr	r3, [pc, #276]	@ (8001780 <SD_disk_initialize+0x1c4>)
 800166c:	881b      	ldrh	r3, [r3, #0]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d1ec      	bne.n	800164c <SD_disk_initialize+0x90>
 8001672:	e000      	b.n	8001676 <SD_disk_initialize+0xba>
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8001674:	bf00      	nop

        /* READ_OCR */
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8001676:	4b42      	ldr	r3, [pc, #264]	@ (8001780 <SD_disk_initialize+0x1c4>)
 8001678:	881b      	ldrh	r3, [r3, #0]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d062      	beq.n	8001744 <SD_disk_initialize+0x188>
 800167e:	2100      	movs	r1, #0
 8001680:	207a      	movs	r0, #122	@ 0x7a
 8001682:	f7ff ff46 	bl	8001512 <SD_SendCmd>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d15b      	bne.n	8001744 <SD_disk_initialize+0x188>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 800168c:	2300      	movs	r3, #0
 800168e:	73fb      	strb	r3, [r7, #15]
 8001690:	e00c      	b.n	80016ac <SD_disk_initialize+0xf0>
          {
            ocr[n] = SPI_RxByte();
 8001692:	7bfc      	ldrb	r4, [r7, #15]
 8001694:	f7ff fe2e 	bl	80012f4 <SPI_RxByte>
 8001698:	4603      	mov	r3, r0
 800169a:	461a      	mov	r2, r3
 800169c:	f104 0310 	add.w	r3, r4, #16
 80016a0:	443b      	add	r3, r7
 80016a2:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 80016a6:	7bfb      	ldrb	r3, [r7, #15]
 80016a8:	3301      	adds	r3, #1
 80016aa:	73fb      	strb	r3, [r7, #15]
 80016ac:	7bfb      	ldrb	r3, [r7, #15]
 80016ae:	2b03      	cmp	r3, #3
 80016b0:	d9ef      	bls.n	8001692 <SD_disk_initialize+0xd6>
          }

          /* SDv2 (HC or SC) */
          type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80016b2:	7a3b      	ldrb	r3, [r7, #8]
 80016b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <SD_disk_initialize+0x104>
 80016bc:	230c      	movs	r3, #12
 80016be:	e000      	b.n	80016c2 <SD_disk_initialize+0x106>
 80016c0:	2304      	movs	r3, #4
 80016c2:	73bb      	strb	r3, [r7, #14]
 80016c4:	e03e      	b.n	8001744 <SD_disk_initialize+0x188>
      }
    }
    else
    {
      /* SDC V1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80016c6:	2100      	movs	r1, #0
 80016c8:	2077      	movs	r0, #119	@ 0x77
 80016ca:	f7ff ff22 	bl	8001512 <SD_SendCmd>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d808      	bhi.n	80016e6 <SD_disk_initialize+0x12a>
 80016d4:	2100      	movs	r1, #0
 80016d6:	2069      	movs	r0, #105	@ 0x69
 80016d8:	f7ff ff1b 	bl	8001512 <SD_SendCmd>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d801      	bhi.n	80016e6 <SD_disk_initialize+0x12a>
 80016e2:	2302      	movs	r3, #2
 80016e4:	e000      	b.n	80016e8 <SD_disk_initialize+0x12c>
 80016e6:	2301      	movs	r3, #1
 80016e8:	73bb      	strb	r3, [r7, #14]
      do
      {
        if (type == CT_SD1)
 80016ea:	7bbb      	ldrb	r3, [r7, #14]
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d10e      	bne.n	800170e <SD_disk_initialize+0x152>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 80016f0:	2100      	movs	r1, #0
 80016f2:	2077      	movs	r0, #119	@ 0x77
 80016f4:	f7ff ff0d 	bl	8001512 <SD_SendCmd>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d80e      	bhi.n	800171c <SD_disk_initialize+0x160>
 80016fe:	2100      	movs	r1, #0
 8001700:	2069      	movs	r0, #105	@ 0x69
 8001702:	f7ff ff06 	bl	8001512 <SD_SendCmd>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d107      	bne.n	800171c <SD_disk_initialize+0x160>
 800170c:	e00c      	b.n	8001728 <SD_disk_initialize+0x16c>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800170e:	2100      	movs	r1, #0
 8001710:	2041      	movs	r0, #65	@ 0x41
 8001712:	f7ff fefe 	bl	8001512 <SD_SendCmd>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d004      	beq.n	8001726 <SD_disk_initialize+0x16a>
        }
      } while (Timer1);
 800171c:	4b18      	ldr	r3, [pc, #96]	@ (8001780 <SD_disk_initialize+0x1c4>)
 800171e:	881b      	ldrh	r3, [r3, #0]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d1e2      	bne.n	80016ea <SD_disk_initialize+0x12e>
 8001724:	e000      	b.n	8001728 <SD_disk_initialize+0x16c>
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8001726:	bf00      	nop
      /* SET_BLOCKLEN */
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8001728:	4b15      	ldr	r3, [pc, #84]	@ (8001780 <SD_disk_initialize+0x1c4>)
 800172a:	881b      	ldrh	r3, [r3, #0]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d007      	beq.n	8001740 <SD_disk_initialize+0x184>
 8001730:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001734:	2050      	movs	r0, #80	@ 0x50
 8001736:	f7ff feec 	bl	8001512 <SD_SendCmd>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <SD_disk_initialize+0x188>
 8001740:	2300      	movs	r3, #0
 8001742:	73bb      	strb	r3, [r7, #14]
    }
  }
  CardType = type;
 8001744:	4a0f      	ldr	r2, [pc, #60]	@ (8001784 <SD_disk_initialize+0x1c8>)
 8001746:	7bbb      	ldrb	r3, [r7, #14]
 8001748:	7013      	strb	r3, [r2, #0]
  /* Idle */
  DESELECT();
 800174a:	f7ff fd93 	bl	8001274 <DESELECT>
  SPI_RxByte();
 800174e:	f7ff fdd1 	bl	80012f4 <SPI_RxByte>
  /* Clear STA_NOINIT */
  if (type)
 8001752:	7bbb      	ldrb	r3, [r7, #14]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d008      	beq.n	800176a <SD_disk_initialize+0x1ae>
  {
    Stat &= ~STA_NOINIT;
 8001758:	4b08      	ldr	r3, [pc, #32]	@ (800177c <SD_disk_initialize+0x1c0>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	b2db      	uxtb	r3, r3
 800175e:	f023 0301 	bic.w	r3, r3, #1
 8001762:	b2da      	uxtb	r2, r3
 8001764:	4b05      	ldr	r3, [pc, #20]	@ (800177c <SD_disk_initialize+0x1c0>)
 8001766:	701a      	strb	r2, [r3, #0]
 8001768:	e001      	b.n	800176e <SD_disk_initialize+0x1b2>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 800176a:	f7ff fe49 	bl	8001400 <SD_PowerOff>
  }
  return Stat;
 800176e:	4b03      	ldr	r3, [pc, #12]	@ (800177c <SD_disk_initialize+0x1c0>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	b2db      	uxtb	r3, r3
}
 8001774:	4618      	mov	r0, r3
 8001776:	3714      	adds	r7, #20
 8001778:	46bd      	mov	sp, r7
 800177a:	bd90      	pop	{r4, r7, pc}
 800177c:	20000000 	.word	0x20000000
 8001780:	20000414 	.word	0x20000414
 8001784:	20000418 	.word	0x20000418

08001788 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	71fb      	strb	r3, [r7, #7]
  if (drv) return STA_NOINIT;
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <SD_disk_status+0x14>
 8001798:	2301      	movs	r3, #1
 800179a:	e002      	b.n	80017a2 <SD_disk_status+0x1a>
  return Stat;
 800179c:	4b04      	ldr	r3, [pc, #16]	@ (80017b0 <SD_disk_status+0x28>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	b2db      	uxtb	r3, r3
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	370c      	adds	r7, #12
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	20000000 	.word	0x20000000

080017b4 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	60b9      	str	r1, [r7, #8]
 80017bc:	607a      	str	r2, [r7, #4]
 80017be:	603b      	str	r3, [r7, #0]
 80017c0:	4603      	mov	r3, r0
 80017c2:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 80017c4:	7bfb      	ldrb	r3, [r7, #15]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d102      	bne.n	80017d0 <SD_disk_read+0x1c>
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d101      	bne.n	80017d4 <SD_disk_read+0x20>
 80017d0:	2304      	movs	r3, #4
 80017d2:	e051      	b.n	8001878 <SD_disk_read+0xc4>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80017d4:	4b2a      	ldr	r3, [pc, #168]	@ (8001880 <SD_disk_read+0xcc>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <SD_disk_read+0x32>
 80017e2:	2303      	movs	r3, #3
 80017e4:	e048      	b.n	8001878 <SD_disk_read+0xc4>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 80017e6:	4b27      	ldr	r3, [pc, #156]	@ (8001884 <SD_disk_read+0xd0>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	f003 0304 	and.w	r3, r3, #4
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d102      	bne.n	80017f8 <SD_disk_read+0x44>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	025b      	lsls	r3, r3, #9
 80017f6:	607b      	str	r3, [r7, #4]

  SELECT();
 80017f8:	f7ff fd30 	bl	800125c <SELECT>

  if (count == 1)
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d111      	bne.n	8001826 <SD_disk_read+0x72>
  {
    /* READ_SINGLE_BLOCK */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8001802:	6879      	ldr	r1, [r7, #4]
 8001804:	2051      	movs	r0, #81	@ 0x51
 8001806:	f7ff fe84 	bl	8001512 <SD_SendCmd>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d129      	bne.n	8001864 <SD_disk_read+0xb0>
 8001810:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001814:	68b8      	ldr	r0, [r7, #8]
 8001816:	f7ff fe0b 	bl	8001430 <SD_RxDataBlock>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d021      	beq.n	8001864 <SD_disk_read+0xb0>
 8001820:	2300      	movs	r3, #0
 8001822:	603b      	str	r3, [r7, #0]
 8001824:	e01e      	b.n	8001864 <SD_disk_read+0xb0>
  }
  else
  {
    /* READ_MULTIPLE_BLOCK */
    if (SD_SendCmd(CMD18, sector) == 0)
 8001826:	6879      	ldr	r1, [r7, #4]
 8001828:	2052      	movs	r0, #82	@ 0x52
 800182a:	f7ff fe72 	bl	8001512 <SD_SendCmd>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d117      	bne.n	8001864 <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512)) break;
 8001834:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001838:	68b8      	ldr	r0, [r7, #8]
 800183a:	f7ff fdf9 	bl	8001430 <SD_RxDataBlock>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d00a      	beq.n	800185a <SD_disk_read+0xa6>
        buff += 512;
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800184a:	60bb      	str	r3, [r7, #8]
      } while (--count);
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	3b01      	subs	r3, #1
 8001850:	603b      	str	r3, [r7, #0]
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d1ed      	bne.n	8001834 <SD_disk_read+0x80>
 8001858:	e000      	b.n	800185c <SD_disk_read+0xa8>
        if (!SD_RxDataBlock(buff, 512)) break;
 800185a:	bf00      	nop

      /* STOP_TRANSMISSION */
      SD_SendCmd(CMD12, 0);
 800185c:	2100      	movs	r1, #0
 800185e:	204c      	movs	r0, #76	@ 0x4c
 8001860:	f7ff fe57 	bl	8001512 <SD_SendCmd>
    }
  }

  /* Idle */
  DESELECT();
 8001864:	f7ff fd06 	bl	8001274 <DESELECT>
  SPI_RxByte();
 8001868:	f7ff fd44 	bl	80012f4 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	2b00      	cmp	r3, #0
 8001870:	bf14      	ite	ne
 8001872:	2301      	movne	r3, #1
 8001874:	2300      	moveq	r3, #0
 8001876:	b2db      	uxtb	r3, r3
}
 8001878:	4618      	mov	r0, r3
 800187a:	3710      	adds	r7, #16
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	20000000 	.word	0x20000000
 8001884:	20000418 	.word	0x20000418

08001888 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	60b9      	str	r1, [r7, #8]
 8001890:	607a      	str	r2, [r7, #4]
 8001892:	603b      	str	r3, [r7, #0]
 8001894:	4603      	mov	r3, r0
 8001896:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 8001898:	7bfb      	ldrb	r3, [r7, #15]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d102      	bne.n	80018a4 <SD_disk_write+0x1c>
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d101      	bne.n	80018a8 <SD_disk_write+0x20>
 80018a4:	2304      	movs	r3, #4
 80018a6:	e06b      	b.n	8001980 <SD_disk_write+0xf8>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80018a8:	4b37      	ldr	r3, [pc, #220]	@ (8001988 <SD_disk_write+0x100>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	f003 0301 	and.w	r3, r3, #1
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <SD_disk_write+0x32>
 80018b6:	2303      	movs	r3, #3
 80018b8:	e062      	b.n	8001980 <SD_disk_write+0xf8>

  /* write protection */
  if (Stat & STA_PROTECT) return RES_WRPRT;
 80018ba:	4b33      	ldr	r3, [pc, #204]	@ (8001988 <SD_disk_write+0x100>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	f003 0304 	and.w	r3, r3, #4
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <SD_disk_write+0x44>
 80018c8:	2302      	movs	r3, #2
 80018ca:	e059      	b.n	8001980 <SD_disk_write+0xf8>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 80018cc:	4b2f      	ldr	r3, [pc, #188]	@ (800198c <SD_disk_write+0x104>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	f003 0304 	and.w	r3, r3, #4
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d102      	bne.n	80018de <SD_disk_write+0x56>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	025b      	lsls	r3, r3, #9
 80018dc:	607b      	str	r3, [r7, #4]

  SELECT();
 80018de:	f7ff fcbd 	bl	800125c <SELECT>

  if (count == 1)
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d110      	bne.n	800190a <SD_disk_write+0x82>
  {
    /* WRITE_BLOCK */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 80018e8:	6879      	ldr	r1, [r7, #4]
 80018ea:	2058      	movs	r0, #88	@ 0x58
 80018ec:	f7ff fe11 	bl	8001512 <SD_SendCmd>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d13a      	bne.n	800196c <SD_disk_write+0xe4>
 80018f6:	21fe      	movs	r1, #254	@ 0xfe
 80018f8:	68b8      	ldr	r0, [r7, #8]
 80018fa:	f7ff fdc7 	bl	800148c <SD_TxDataBlock>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d033      	beq.n	800196c <SD_disk_write+0xe4>
      count = 0;
 8001904:	2300      	movs	r3, #0
 8001906:	603b      	str	r3, [r7, #0]
 8001908:	e030      	b.n	800196c <SD_disk_write+0xe4>
  }
  else
  {
    /* WRITE_MULTIPLE_BLOCK */
    if (CardType & CT_SD1)
 800190a:	4b20      	ldr	r3, [pc, #128]	@ (800198c <SD_disk_write+0x104>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	2b00      	cmp	r3, #0
 8001914:	d007      	beq.n	8001926 <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 8001916:	2100      	movs	r1, #0
 8001918:	2077      	movs	r0, #119	@ 0x77
 800191a:	f7ff fdfa 	bl	8001512 <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 800191e:	6839      	ldr	r1, [r7, #0]
 8001920:	2057      	movs	r0, #87	@ 0x57
 8001922:	f7ff fdf6 	bl	8001512 <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 8001926:	6879      	ldr	r1, [r7, #4]
 8001928:	2059      	movs	r0, #89	@ 0x59
 800192a:	f7ff fdf2 	bl	8001512 <SD_SendCmd>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d11b      	bne.n	800196c <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001934:	21fc      	movs	r1, #252	@ 0xfc
 8001936:	68b8      	ldr	r0, [r7, #8]
 8001938:	f7ff fda8 	bl	800148c <SD_TxDataBlock>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d00a      	beq.n	8001958 <SD_disk_write+0xd0>
        buff += 512;
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001948:	60bb      	str	r3, [r7, #8]
      } while (--count);
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	3b01      	subs	r3, #1
 800194e:	603b      	str	r3, [r7, #0]
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d1ee      	bne.n	8001934 <SD_disk_write+0xac>
 8001956:	e000      	b.n	800195a <SD_disk_write+0xd2>
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001958:	bf00      	nop

      /* STOP_TRAN token */
      if(!SD_TxDataBlock(0, 0xFD))
 800195a:	21fd      	movs	r1, #253	@ 0xfd
 800195c:	2000      	movs	r0, #0
 800195e:	f7ff fd95 	bl	800148c <SD_TxDataBlock>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d101      	bne.n	800196c <SD_disk_write+0xe4>
      {
        count = 1;
 8001968:	2301      	movs	r3, #1
 800196a:	603b      	str	r3, [r7, #0]
      }
    }
  }

  /* Idle */
  DESELECT();
 800196c:	f7ff fc82 	bl	8001274 <DESELECT>
  SPI_RxByte();
 8001970:	f7ff fcc0 	bl	80012f4 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	2b00      	cmp	r3, #0
 8001978:	bf14      	ite	ne
 800197a:	2301      	movne	r3, #1
 800197c:	2300      	moveq	r3, #0
 800197e:	b2db      	uxtb	r3, r3
}
 8001980:	4618      	mov	r0, r3
 8001982:	3710      	adds	r7, #16
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20000000 	.word	0x20000000
 800198c:	20000418 	.word	0x20000418

08001990 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8001990:	b590      	push	{r4, r7, lr}
 8001992:	b08b      	sub	sp, #44	@ 0x2c
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	603a      	str	r2, [r7, #0]
 800199a:	71fb      	strb	r3, [r7, #7]
 800199c:	460b      	mov	r3, r1
 800199e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  uint8_t n, csd[16], *ptr = buff;
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	623b      	str	r3, [r7, #32]
  WORD csize;

  /* pdrv should be 0 */
  if (drv) return RES_PARERR;
 80019a4:	79fb      	ldrb	r3, [r7, #7]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <SD_disk_ioctl+0x1e>
 80019aa:	2304      	movs	r3, #4
 80019ac:	e113      	b.n	8001bd6 <SD_disk_ioctl+0x246>
  res = RES_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (ctrl == CTRL_POWER)
 80019b4:	79bb      	ldrb	r3, [r7, #6]
 80019b6:	2b05      	cmp	r3, #5
 80019b8:	d124      	bne.n	8001a04 <SD_disk_ioctl+0x74>
  {
    switch (*ptr)
 80019ba:	6a3b      	ldr	r3, [r7, #32]
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	2b02      	cmp	r3, #2
 80019c0:	d012      	beq.n	80019e8 <SD_disk_ioctl+0x58>
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	dc1a      	bgt.n	80019fc <SD_disk_ioctl+0x6c>
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d002      	beq.n	80019d0 <SD_disk_ioctl+0x40>
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d006      	beq.n	80019dc <SD_disk_ioctl+0x4c>
 80019ce:	e015      	b.n	80019fc <SD_disk_ioctl+0x6c>
    {
    case 0:
      SD_PowerOff();    /* Power Off */
 80019d0:	f7ff fd16 	bl	8001400 <SD_PowerOff>
      res = RES_OK;
 80019d4:	2300      	movs	r3, #0
 80019d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80019da:	e0fa      	b.n	8001bd2 <SD_disk_ioctl+0x242>
    case 1:
      SD_PowerOn();   /* Power On */
 80019dc:	f7ff fcce 	bl	800137c <SD_PowerOn>
      res = RES_OK;
 80019e0:	2300      	movs	r3, #0
 80019e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80019e6:	e0f4      	b.n	8001bd2 <SD_disk_ioctl+0x242>
    case 2:
      *(ptr + 1) = SD_CheckPower();
 80019e8:	6a3b      	ldr	r3, [r7, #32]
 80019ea:	1c5c      	adds	r4, r3, #1
 80019ec:	f7ff fd14 	bl	8001418 <SD_CheckPower>
 80019f0:	4603      	mov	r3, r0
 80019f2:	7023      	strb	r3, [r4, #0]
      res = RES_OK;   /* Power Check */
 80019f4:	2300      	movs	r3, #0
 80019f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80019fa:	e0ea      	b.n	8001bd2 <SD_disk_ioctl+0x242>
    default:
      res = RES_PARERR;
 80019fc:	2304      	movs	r3, #4
 80019fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001a02:	e0e6      	b.n	8001bd2 <SD_disk_ioctl+0x242>
    }
  }
  else
  {
    /* no disk */
    if (Stat & STA_NOINIT){
 8001a04:	4b76      	ldr	r3, [pc, #472]	@ (8001be0 <SD_disk_ioctl+0x250>)
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <SD_disk_ioctl+0x86>
    	return RES_NOTRDY;
 8001a12:	2303      	movs	r3, #3
 8001a14:	e0df      	b.n	8001bd6 <SD_disk_ioctl+0x246>
    }
    SELECT();
 8001a16:	f7ff fc21 	bl	800125c <SELECT>
    switch (ctrl)
 8001a1a:	79bb      	ldrb	r3, [r7, #6]
 8001a1c:	2b0d      	cmp	r3, #13
 8001a1e:	f200 80c9 	bhi.w	8001bb4 <SD_disk_ioctl+0x224>
 8001a22:	a201      	add	r2, pc, #4	@ (adr r2, 8001a28 <SD_disk_ioctl+0x98>)
 8001a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a28:	08001b1f 	.word	0x08001b1f
 8001a2c:	08001a61 	.word	0x08001a61
 8001a30:	08001b0f 	.word	0x08001b0f
 8001a34:	08001bb5 	.word	0x08001bb5
 8001a38:	08001bb5 	.word	0x08001bb5
 8001a3c:	08001bb5 	.word	0x08001bb5
 8001a40:	08001bb5 	.word	0x08001bb5
 8001a44:	08001bb5 	.word	0x08001bb5
 8001a48:	08001bb5 	.word	0x08001bb5
 8001a4c:	08001bb5 	.word	0x08001bb5
 8001a50:	08001bb5 	.word	0x08001bb5
 8001a54:	08001b31 	.word	0x08001b31
 8001a58:	08001b55 	.word	0x08001b55
 8001a5c:	08001b79 	.word	0x08001b79
    {
    case GET_SECTOR_COUNT:
      /* SEND_CSD */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8001a60:	2100      	movs	r1, #0
 8001a62:	2049      	movs	r0, #73	@ 0x49
 8001a64:	f7ff fd55 	bl	8001512 <SD_SendCmd>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	f040 80a6 	bne.w	8001bbc <SD_disk_ioctl+0x22c>
 8001a70:	f107 030c 	add.w	r3, r7, #12
 8001a74:	2110      	movs	r1, #16
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff fcda 	bl	8001430 <SD_RxDataBlock>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	f000 809c 	beq.w	8001bbc <SD_disk_ioctl+0x22c>
      {
        if ((csd[0] >> 6) == 1)
 8001a84:	7b3b      	ldrb	r3, [r7, #12]
 8001a86:	099b      	lsrs	r3, r3, #6
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d10d      	bne.n	8001aaa <SD_disk_ioctl+0x11a>
        {
          /* SDC V2 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8001a8e:	7d7b      	ldrb	r3, [r7, #21]
 8001a90:	461a      	mov	r2, r3
 8001a92:	7d3b      	ldrb	r3, [r7, #20]
 8001a94:	021b      	lsls	r3, r3, #8
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	4413      	add	r3, r2
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8001aa0:	8bfb      	ldrh	r3, [r7, #30]
 8001aa2:	029a      	lsls	r2, r3, #10
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	e02d      	b.n	8001b06 <SD_disk_ioctl+0x176>
        }
        else
        {
          /* MMC or SDC V1 */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001aaa:	7c7b      	ldrb	r3, [r7, #17]
 8001aac:	f003 030f 	and.w	r3, r3, #15
 8001ab0:	b2da      	uxtb	r2, r3
 8001ab2:	7dbb      	ldrb	r3, [r7, #22]
 8001ab4:	09db      	lsrs	r3, r3, #7
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	4413      	add	r3, r2
 8001aba:	b2da      	uxtb	r2, r3
 8001abc:	7d7b      	ldrb	r3, [r7, #21]
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	f003 0306 	and.w	r3, r3, #6
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	4413      	add	r3, r2
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	3302      	adds	r3, #2
 8001ace:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001ad2:	7d3b      	ldrb	r3, [r7, #20]
 8001ad4:	099b      	lsrs	r3, r3, #6
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	461a      	mov	r2, r3
 8001ada:	7cfb      	ldrb	r3, [r7, #19]
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	b29b      	uxth	r3, r3
 8001ae0:	4413      	add	r3, r2
 8001ae2:	b29a      	uxth	r2, r3
 8001ae4:	7cbb      	ldrb	r3, [r7, #18]
 8001ae6:	029b      	lsls	r3, r3, #10
 8001ae8:	b29b      	uxth	r3, r3
 8001aea:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001aee:	b29b      	uxth	r3, r3
 8001af0:	4413      	add	r3, r2
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	3301      	adds	r3, #1
 8001af6:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8001af8:	8bfa      	ldrh	r2, [r7, #30]
 8001afa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001afe:	3b09      	subs	r3, #9
 8001b00:	409a      	lsls	r2, r3
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	601a      	str	r2, [r3, #0]
        }
        res = RES_OK;
 8001b06:	2300      	movs	r3, #0
 8001b08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
      break;
 8001b0c:	e056      	b.n	8001bbc <SD_disk_ioctl+0x22c>
    case GET_SECTOR_SIZE:
      *(WORD*) buff = 512;
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b14:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 8001b16:	2300      	movs	r3, #0
 8001b18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001b1c:	e055      	b.n	8001bca <SD_disk_ioctl+0x23a>
    case CTRL_SYNC:
      if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8001b1e:	f7ff fc13 	bl	8001348 <SD_ReadyWait>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2bff      	cmp	r3, #255	@ 0xff
 8001b26:	d14b      	bne.n	8001bc0 <SD_disk_ioctl+0x230>
 8001b28:	2300      	movs	r3, #0
 8001b2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001b2e:	e047      	b.n	8001bc0 <SD_disk_ioctl+0x230>
    case MMC_GET_CSD:
      /* SEND_CSD */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001b30:	2100      	movs	r1, #0
 8001b32:	2049      	movs	r0, #73	@ 0x49
 8001b34:	f7ff fced 	bl	8001512 <SD_SendCmd>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d142      	bne.n	8001bc4 <SD_disk_ioctl+0x234>
 8001b3e:	2110      	movs	r1, #16
 8001b40:	6a38      	ldr	r0, [r7, #32]
 8001b42:	f7ff fc75 	bl	8001430 <SD_RxDataBlock>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d03b      	beq.n	8001bc4 <SD_disk_ioctl+0x234>
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001b52:	e037      	b.n	8001bc4 <SD_disk_ioctl+0x234>
    case MMC_GET_CID:
      /* SEND_CID */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001b54:	2100      	movs	r1, #0
 8001b56:	204a      	movs	r0, #74	@ 0x4a
 8001b58:	f7ff fcdb 	bl	8001512 <SD_SendCmd>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d132      	bne.n	8001bc8 <SD_disk_ioctl+0x238>
 8001b62:	2110      	movs	r1, #16
 8001b64:	6a38      	ldr	r0, [r7, #32]
 8001b66:	f7ff fc63 	bl	8001430 <SD_RxDataBlock>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d02b      	beq.n	8001bc8 <SD_disk_ioctl+0x238>
 8001b70:	2300      	movs	r3, #0
 8001b72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001b76:	e027      	b.n	8001bc8 <SD_disk_ioctl+0x238>
    case MMC_GET_OCR:
      /* READ_OCR */
      if (SD_SendCmd(CMD58, 0) == 0)
 8001b78:	2100      	movs	r1, #0
 8001b7a:	207a      	movs	r0, #122	@ 0x7a
 8001b7c:	f7ff fcc9 	bl	8001512 <SD_SendCmd>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d116      	bne.n	8001bb4 <SD_disk_ioctl+0x224>
      {
        for (n = 0; n < 4; n++)
 8001b86:	2300      	movs	r3, #0
 8001b88:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001b8c:	e00b      	b.n	8001ba6 <SD_disk_ioctl+0x216>
        {
          *ptr++ = SPI_RxByte();
 8001b8e:	6a3c      	ldr	r4, [r7, #32]
 8001b90:	1c63      	adds	r3, r4, #1
 8001b92:	623b      	str	r3, [r7, #32]
 8001b94:	f7ff fbae 	bl	80012f4 <SPI_RxByte>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8001b9c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001ba6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001baa:	2b03      	cmp	r3, #3
 8001bac:	d9ef      	bls.n	8001b8e <SD_disk_ioctl+0x1fe>
        }
        res = RES_OK;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
    default:
      res = RES_PARERR;
 8001bb4:	2304      	movs	r3, #4
 8001bb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001bba:	e006      	b.n	8001bca <SD_disk_ioctl+0x23a>
      break;
 8001bbc:	bf00      	nop
 8001bbe:	e004      	b.n	8001bca <SD_disk_ioctl+0x23a>
      break;
 8001bc0:	bf00      	nop
 8001bc2:	e002      	b.n	8001bca <SD_disk_ioctl+0x23a>
      break;
 8001bc4:	bf00      	nop
 8001bc6:	e000      	b.n	8001bca <SD_disk_ioctl+0x23a>
      break;
 8001bc8:	bf00      	nop
    }
    DESELECT();
 8001bca:	f7ff fb53 	bl	8001274 <DESELECT>
    SPI_RxByte();
 8001bce:	f7ff fb91 	bl	80012f4 <SPI_RxByte>
  }
  return res;
 8001bd2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	372c      	adds	r7, #44	@ 0x2c
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd90      	pop	{r4, r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000000 	.word	0x20000000

08001be4 <buzzer_init>:
 *      Author: aravs
 */

#include "Drivers/buzzer.h"

void buzzer_init(buzzer* bzr) {
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
    pwm_start(&bzr->pwm);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f000 f89a 	bl	8001d28 <pwm_start>
    buzzer_set_volume(bzr, 0.0f);
 8001bf4:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 8001c08 <buzzer_init+0x24>
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f000 f807 	bl	8001c0c <buzzer_set_volume>
}
 8001bfe:	bf00      	nop
 8001c00:	3708      	adds	r7, #8
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	00000000 	.word	0x00000000

08001c0c <buzzer_set_volume>:

void buzzer_set_volume(buzzer* bzr, float volume) {
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	ed87 0a00 	vstr	s0, [r7]
    if (volume < 0.0f) volume = 0.0f;
 8001c18:	edd7 7a00 	vldr	s15, [r7]
 8001c1c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c24:	d502      	bpl.n	8001c2c <buzzer_set_volume+0x20>
 8001c26:	f04f 0300 	mov.w	r3, #0
 8001c2a:	603b      	str	r3, [r7, #0]
    if (volume > 1.0f) volume = 1.0f;
 8001c2c:	edd7 7a00 	vldr	s15, [r7]
 8001c30:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001c34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c3c:	dd02      	ble.n	8001c44 <buzzer_set_volume+0x38>
 8001c3e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001c42:	603b      	str	r3, [r7, #0]

    uint32_t duty = (uint32_t)(volume * bzr->pwm.resolution);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	ee07 3a90 	vmov	s15, r3
 8001c4c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c50:	edd7 7a00 	vldr	s15, [r7]
 8001c54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c5c:	ee17 3a90 	vmov	r3, s15
 8001c60:	60fb      	str	r3, [r7, #12]
    pwm_set_duty(&bzr->pwm, duty);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	68f9      	ldr	r1, [r7, #12]
 8001c66:	4618      	mov	r0, r3
 8001c68:	f000 f86e 	bl	8001d48 <pwm_set_duty>
}
 8001c6c:	bf00      	nop
 8001c6e:	3710      	adds	r7, #16
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <rgb_led_start>:

#include "Drivers/led.h"

#include <math.h>

void rgb_led_start(rgb_led* led) {
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
    pwm_start(&led->r_pwm);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f000 f852 	bl	8001d28 <pwm_start>
    pwm_start(&led->g_pwm);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	330c      	adds	r3, #12
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f000 f84d 	bl	8001d28 <pwm_start>
    pwm_start(&led->b_pwm);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	3318      	adds	r3, #24
 8001c92:	4618      	mov	r0, r3
 8001c94:	f000 f848 	bl	8001d28 <pwm_start>

    rgb_led_set_color(led, COLOR_OFF);
 8001c98:	2300      	movs	r3, #0
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f000 f805 	bl	8001cac <rgb_led_set_color>
}
 8001ca2:	bf00      	nop
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
	...

08001cac <rgb_led_set_color>:
    color.g = (uint8_t)((g1 + m) * 255.0f);
    color.b = (uint8_t)((b1 + m) * 255.0f);
    return color;
}

void rgb_led_set_color(rgb_led* led, rgb_color color) {
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	6039      	str	r1, [r7, #0]
	uint32_t r_duty = (color.r * led->r_pwm.resolution) / 255;
 8001cb6:	78bb      	ldrb	r3, [r7, #2]
 8001cb8:	461a      	mov	r2, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	fb02 f303 	mul.w	r3, r2, r3
 8001cc2:	4a18      	ldr	r2, [pc, #96]	@ (8001d24 <rgb_led_set_color+0x78>)
 8001cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8001cc8:	09db      	lsrs	r3, r3, #7
 8001cca:	617b      	str	r3, [r7, #20]
    uint32_t g_duty = (color.g * led->g_pwm.resolution) / 255;
 8001ccc:	787b      	ldrb	r3, [r7, #1]
 8001cce:	461a      	mov	r2, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	695b      	ldr	r3, [r3, #20]
 8001cd4:	fb02 f303 	mul.w	r3, r2, r3
 8001cd8:	4a12      	ldr	r2, [pc, #72]	@ (8001d24 <rgb_led_set_color+0x78>)
 8001cda:	fba2 2303 	umull	r2, r3, r2, r3
 8001cde:	09db      	lsrs	r3, r3, #7
 8001ce0:	613b      	str	r3, [r7, #16]
    uint32_t b_duty = (color.b * led->b_pwm.resolution) / 255;
 8001ce2:	783b      	ldrb	r3, [r7, #0]
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6a1b      	ldr	r3, [r3, #32]
 8001cea:	fb02 f303 	mul.w	r3, r2, r3
 8001cee:	4a0d      	ldr	r2, [pc, #52]	@ (8001d24 <rgb_led_set_color+0x78>)
 8001cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8001cf4:	09db      	lsrs	r3, r3, #7
 8001cf6:	60fb      	str	r3, [r7, #12]

    pwm_set_duty(&led->r_pwm, r_duty);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6979      	ldr	r1, [r7, #20]
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f000 f823 	bl	8001d48 <pwm_set_duty>
    pwm_set_duty(&led->g_pwm, g_duty);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	330c      	adds	r3, #12
 8001d06:	6939      	ldr	r1, [r7, #16]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f000 f81d 	bl	8001d48 <pwm_set_duty>
    pwm_set_duty(&led->b_pwm, b_duty);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	3318      	adds	r3, #24
 8001d12:	68f9      	ldr	r1, [r7, #12]
 8001d14:	4618      	mov	r0, r3
 8001d16:	f000 f817 	bl	8001d48 <pwm_set_duty>
}
 8001d1a:	bf00      	nop
 8001d1c:	3718      	adds	r7, #24
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	80808081 	.word	0x80808081

08001d28 <pwm_start>:
 *      Author: aravs
 */

#include "Drivers/pwm.h"

void pwm_start(pwm_channel* pwm) {
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start(pwm->htim, pwm->channel);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4610      	mov	r0, r2
 8001d3c:	f00a ff88 	bl	800cc50 <HAL_TIM_PWM_Start>
}
 8001d40:	bf00      	nop
 8001d42:	3708      	adds	r7, #8
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <pwm_set_duty>:

void pwm_stop(pwm_channel* pwm) {
    HAL_TIM_PWM_Stop(pwm->htim, pwm->channel);
}

void pwm_set_duty(pwm_channel* pwm, uint32_t duty) {
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	6039      	str	r1, [r7, #0]
    if (duty > pwm->resolution) duty = pwm->resolution;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	683a      	ldr	r2, [r7, #0]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d902      	bls.n	8001d62 <pwm_set_duty+0x1a>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	603b      	str	r3, [r7, #0]
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d105      	bne.n	8001d76 <pwm_set_duty+0x2e>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	683a      	ldr	r2, [r7, #0]
 8001d72:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001d74:	e018      	b.n	8001da8 <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	2b04      	cmp	r3, #4
 8001d7c:	d105      	bne.n	8001d8a <pwm_set_duty+0x42>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001d88:	e00e      	b.n	8001da8 <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	2b08      	cmp	r3, #8
 8001d90:	d105      	bne.n	8001d9e <pwm_set_duty+0x56>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001d9c:	e004      	b.n	8001da8 <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001da8:	bf00      	nop
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <pyro_init>:
 *      Author: aravs
 */

#include "Drivers/pyro.h"

void pyro_init(pyro* p) {
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6818      	ldr	r0, [r3, #0]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	889b      	ldrh	r3, [r3, #4]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	f006 fa0e 	bl	80081e8 <HAL_GPIO_WritePin>
	p->state = PYRO_STANDBY;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	739a      	strb	r2, [r3, #14]
	p->fire_time = 0;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	615a      	str	r2, [r3, #20]
}
 8001dd8:	bf00      	nop
 8001dda:	3708      	adds	r7, #8
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <pyro_update>:
	} else if (p->state == PYRO_STANDBY) {
		p->state = PYRO_BROKEN;
	}
}

void pyro_update(pyro* p) {
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b086      	sub	sp, #24
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
	GPIO_PinState cont_state = HAL_GPIO_ReadPin(p->cont_port, p->cont_pin);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689a      	ldr	r2, [r3, #8]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	899b      	ldrh	r3, [r3, #12]
 8001df0:	4619      	mov	r1, r3
 8001df2:	4610      	mov	r0, r2
 8001df4:	f006 f9e0 	bl	80081b8 <HAL_GPIO_ReadPin>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	75fb      	strb	r3, [r7, #23]

	if (p->state == PYRO_STANDBY) {
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	7b9b      	ldrb	r3, [r3, #14]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d106      	bne.n	8001e12 <pyro_update+0x32>
		if (cont_state == GPIO_PIN_RESET) p->state = PYRO_BROKEN;
 8001e04:	7dfb      	ldrb	r3, [r7, #23]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d12f      	bne.n	8001e6a <pyro_update+0x8a>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2204      	movs	r2, #4
 8001e0e:	739a      	strb	r2, [r3, #14]
		return;
 8001e10:	e02b      	b.n	8001e6a <pyro_update+0x8a>
	}

	if (p->state == PYRO_FIRING) {
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	7b9b      	ldrb	r3, [r3, #14]
 8001e16:	2b01      	cmp	r3, #1
 8001e18:	d128      	bne.n	8001e6c <pyro_update+0x8c>
		uint32_t now = HAL_GetTick();
 8001e1a:	f004 fd4f 	bl	80068bc <HAL_GetTick>
 8001e1e:	6138      	str	r0, [r7, #16]
		uint32_t elapsed = now - p->fire_time;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	695b      	ldr	r3, [r3, #20]
 8001e24:	693a      	ldr	r2, [r7, #16]
 8001e26:	1ad3      	subs	r3, r2, r3
 8001e28:	60fb      	str	r3, [r7, #12]

		if (cont_state == GPIO_PIN_RESET) {
 8001e2a:	7dfb      	ldrb	r3, [r7, #23]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d10b      	bne.n	8001e48 <pyro_update+0x68>
			p->state = PYRO_CONFIRMED;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2202      	movs	r2, #2
 8001e34:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6818      	ldr	r0, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	889b      	ldrh	r3, [r3, #4]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	4619      	mov	r1, r3
 8001e42:	f006 f9d1 	bl	80081e8 <HAL_GPIO_WritePin>
 8001e46:	e011      	b.n	8001e6c <pyro_update+0x8c>
		} else if (elapsed >= p->fire_duration) {
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	691b      	ldr	r3, [r3, #16]
 8001e4c:	68fa      	ldr	r2, [r7, #12]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d30c      	bcc.n	8001e6c <pyro_update+0x8c>
			p->state = PYRO_TIMEOUT;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2203      	movs	r2, #3
 8001e56:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6818      	ldr	r0, [r3, #0]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	889b      	ldrh	r3, [r3, #4]
 8001e60:	2200      	movs	r2, #0
 8001e62:	4619      	mov	r1, r3
 8001e64:	f006 f9c0 	bl	80081e8 <HAL_GPIO_WritePin>
 8001e68:	e000      	b.n	8001e6c <pyro_update+0x8c>
		return;
 8001e6a:	bf00      	nop
		}
	}
}
 8001e6c:	3718      	adds	r7, #24
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}

08001e72 <servo_start>:
 *      Author: aravs
 */

#include "Drivers/servo.h"

void servo_start(servo* s) {
 8001e72:	b580      	push	{r7, lr}
 8001e74:	b082      	sub	sp, #8
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	6078      	str	r0, [r7, #4]
	s->angle = s->config.INIT_ANGLE;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	689a      	ldr	r2, [r3, #8]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	601a      	str	r2, [r3, #0]

	pwm_start(&s->pwm);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	331c      	adds	r3, #28
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7ff ff4e 	bl	8001d28 <pwm_start>
	servo_set_angle(s, s->config.INIT_ANGLE);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e92:	eeb0 0a67 	vmov.f32	s0, s15
 8001e96:	6878      	ldr	r0, [r7, #4]
 8001e98:	f000 f804 	bl	8001ea4 <servo_set_angle>
}
 8001e9c:	bf00      	nop
 8001e9e:	3708      	adds	r7, #8
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <servo_set_angle>:

void servo_stop(servo* s) {
	pwm_stop(&s->pwm);
}

void servo_set_angle(servo* s, float angle) {
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	ed87 0a00 	vstr	s0, [r7]
	if (angle > s->config.MAX_ANGLE) angle = s->config.MAX_ANGLE;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	edd3 7a01 	vldr	s15, [r3, #4]
 8001eb6:	ed97 7a00 	vldr	s14, [r7]
 8001eba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ec2:	dd02      	ble.n	8001eca <servo_set_angle+0x26>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	603b      	str	r3, [r7, #0]
	if (angle < 0.0f) angle = 0.0f;
 8001eca:	edd7 7a00 	vldr	s15, [r7]
 8001ece:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ed2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ed6:	d502      	bpl.n	8001ede <servo_set_angle+0x3a>
 8001ed8:	f04f 0300 	mov.w	r3, #0
 8001edc:	603b      	str	r3, [r7, #0]

	s->angle = angle;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	683a      	ldr	r2, [r7, #0]
 8001ee2:	601a      	str	r2, [r3, #0]

	const float angle_scaler = angle / s->config.MAX_ANGLE;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	ed93 7a01 	vldr	s14, [r3, #4]
 8001eea:	edd7 6a00 	vldr	s13, [r7]
 8001eee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ef2:	edc7 7a05 	vstr	s15, [r7, #20]
	const float delta_pw = s->config.MAX_PW - s->config.MIN_PW;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	ed93 7a04 	vldr	s14, [r3, #16]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f06:	edc7 7a04 	vstr	s15, [r7, #16]

	float pulse = s->config.MIN_PW + angle_scaler * delta_pw;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	ed93 7a03 	vldr	s14, [r3, #12]
 8001f10:	edd7 6a05 	vldr	s13, [r7, #20]
 8001f14:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f20:	edc7 7a03 	vstr	s15, [r7, #12]

	if (s->config.DIRECTION == SERVO_NEGATIVE) {
		pulse = s->config.MAX_PW - (pulse - s->config.MIN_PW);
	}

	uint32_t duty = (pulse / s->config.PERIOD) * s->pwm.resolution;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	edd3 7a05 	vldr	s15, [r3, #20]
 8001f2a:	edd7 6a03 	vldr	s13, [r7, #12]
 8001f2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f36:	ee07 3a90 	vmov	s15, r3
 8001f3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f46:	ee17 3a90 	vmov	r3, s15
 8001f4a:	60bb      	str	r3, [r7, #8]

	pwm_set_duty(&s->pwm, duty);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	331c      	adds	r3, #28
 8001f50:	68b9      	ldr	r1, [r7, #8]
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7ff fef8 	bl	8001d48 <pwm_set_duty>
}
 8001f58:	bf00      	nop
 8001f5a:	3718      	adds	r7, #24
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <cs_on>:
 * @brief  Enables CS (driving it low) of the W25Qxx
 *
 * @param  W25Qxx handle
 * @retval None
 */
static inline void cs_on(W25QXX_HandleTypeDef *w25qxx) {
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
#ifndef W25QXX_QSPI
    HAL_GPIO_WritePin(w25qxx->cs_port, w25qxx->cs_pin, GPIO_PIN_RESET);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6858      	ldr	r0, [r3, #4]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	891b      	ldrh	r3, [r3, #8]
 8001f70:	2200      	movs	r2, #0
 8001f72:	4619      	mov	r1, r3
 8001f74:	f006 f938 	bl	80081e8 <HAL_GPIO_WritePin>
#endif
}
 8001f78:	bf00      	nop
 8001f7a:	3708      	adds	r7, #8
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <cs_off>:
 * @brief  Disables CS (driving it high) of the W25Qxx
 *
 * @param  W25Qxx handle
 * @retval None
 */
static inline void cs_off(W25QXX_HandleTypeDef *w25qxx) {
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(w25qxx->cs_port, w25qxx->cs_pin, GPIO_PIN_SET);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6858      	ldr	r0, [r3, #4]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	891b      	ldrh	r3, [r3, #8]
 8001f90:	2201      	movs	r2, #1
 8001f92:	4619      	mov	r1, r3
 8001f94:	f006 f928 	bl	80081e8 <HAL_GPIO_WritePin>
}
 8001f98:	bf00      	nop
 8001f9a:	3708      	adds	r7, #8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}

08001fa0 <w25qxx_transmit>:
 * @param  W25Qxx handle
 * @param  Pointer to buffer with data to transmit
 * @param  Length (in bytes) of data to be transmitted
 * @retval None
 */
W25QXX_result_t w25qxx_transmit(W25QXX_HandleTypeDef *w25qxx, uint8_t *buf, uint32_t len) {
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	60f8      	str	r0, [r7, #12]
 8001fa8:	60b9      	str	r1, [r7, #8]
 8001faa:	607a      	str	r2, [r7, #4]
    W25QXX_result_t ret = W25QXX_Err;
 8001fac:	2301      	movs	r3, #1
 8001fae:	75fb      	strb	r3, [r7, #23]
    if (HAL_SPI_Transmit(w25qxx->spiHandle, buf, len, HAL_MAX_DELAY) == HAL_OK) {
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	6818      	ldr	r0, [r3, #0]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	b29a      	uxth	r2, r3
 8001fb8:	f04f 33ff 	mov.w	r3, #4294967295
 8001fbc:	68b9      	ldr	r1, [r7, #8]
 8001fbe:	f009 ffe4 	bl	800bf8a <HAL_SPI_Transmit>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d101      	bne.n	8001fcc <w25qxx_transmit+0x2c>
        ret = W25QXX_Ok;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 8001fcc:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3718      	adds	r7, #24
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <w25qxx_receive>:

/*
 * Receive data from w25qxx
 */
W25QXX_result_t w25qxx_receive(W25QXX_HandleTypeDef *w25qxx, uint8_t *buf, uint32_t len) {
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	b086      	sub	sp, #24
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	60f8      	str	r0, [r7, #12]
 8001fde:	60b9      	str	r1, [r7, #8]
 8001fe0:	607a      	str	r2, [r7, #4]
    W25QXX_result_t ret = W25QXX_Err;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	75fb      	strb	r3, [r7, #23]
    if (HAL_SPI_Receive(w25qxx->spiHandle, buf, len, HAL_MAX_DELAY) == HAL_OK) {
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	6818      	ldr	r0, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	b29a      	uxth	r2, r3
 8001fee:	f04f 33ff 	mov.w	r3, #4294967295
 8001ff2:	68b9      	ldr	r1, [r7, #8]
 8001ff4:	f00a f90d 	bl	800c212 <HAL_SPI_Receive>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d101      	bne.n	8002002 <w25qxx_receive+0x2c>
        ret = W25QXX_Ok;
 8001ffe:	2300      	movs	r3, #0
 8002000:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 8002002:	7dfb      	ldrb	r3, [r7, #23]
}
 8002004:	4618      	mov	r0, r3
 8002006:	3718      	adds	r7, #24
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}

0800200c <w25qxx_read_id>:

uint32_t w25qxx_read_id(W25QXX_HandleTypeDef *w25qxx) {
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
    uint32_t ret = 0;
 8002014:	2300      	movs	r3, #0
 8002016:	60fb      	str	r3, [r7, #12]
    uint8_t buf[3];
    cs_on(w25qxx);
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f7ff ffa1 	bl	8001f60 <cs_on>
    buf[0] = W25QXX_GET_ID;
 800201e:	239f      	movs	r3, #159	@ 0x9f
 8002020:	723b      	strb	r3, [r7, #8]
    if (w25qxx_transmit(w25qxx, buf, 1) == W25QXX_Ok) {
 8002022:	f107 0308 	add.w	r3, r7, #8
 8002026:	2201      	movs	r2, #1
 8002028:	4619      	mov	r1, r3
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f7ff ffb8 	bl	8001fa0 <w25qxx_transmit>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d111      	bne.n	800205a <w25qxx_read_id+0x4e>
        if (w25qxx_receive(w25qxx, buf, 3) == W25QXX_Ok) {
 8002036:	f107 0308 	add.w	r3, r7, #8
 800203a:	2203      	movs	r2, #3
 800203c:	4619      	mov	r1, r3
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f7ff ffc9 	bl	8001fd6 <w25qxx_receive>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d107      	bne.n	800205a <w25qxx_read_id+0x4e>
            ret = (uint32_t) ((buf[0] << 16) | (buf[1] << 8) | (buf[2]));
 800204a:	7a3b      	ldrb	r3, [r7, #8]
 800204c:	041a      	lsls	r2, r3, #16
 800204e:	7a7b      	ldrb	r3, [r7, #9]
 8002050:	021b      	lsls	r3, r3, #8
 8002052:	4313      	orrs	r3, r2
 8002054:	7aba      	ldrb	r2, [r7, #10]
 8002056:	4313      	orrs	r3, r2
 8002058:	60fb      	str	r3, [r7, #12]
        }
    }
    cs_off(w25qxx);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f7ff ff90 	bl	8001f80 <cs_off>
    return ret;
 8002060:	68fb      	ldr	r3, [r7, #12]
}
 8002062:	4618      	mov	r0, r3
 8002064:	3710      	adds	r7, #16
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}

0800206a <w25qxx_get_status>:

uint8_t w25qxx_get_status(W25QXX_HandleTypeDef *w25qxx) {
 800206a:	b580      	push	{r7, lr}
 800206c:	b084      	sub	sp, #16
 800206e:	af00      	add	r7, sp, #0
 8002070:	6078      	str	r0, [r7, #4]
    uint8_t ret = 0;
 8002072:	2300      	movs	r3, #0
 8002074:	73fb      	strb	r3, [r7, #15]
    uint8_t buf = W25QXX_READ_REGISTER_1;
 8002076:	2305      	movs	r3, #5
 8002078:	73bb      	strb	r3, [r7, #14]
    cs_on(w25qxx);
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f7ff ff70 	bl	8001f60 <cs_on>
    if (w25qxx_transmit(w25qxx, &buf, 1) == W25QXX_Ok) {
 8002080:	f107 030e 	add.w	r3, r7, #14
 8002084:	2201      	movs	r2, #1
 8002086:	4619      	mov	r1, r3
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	f7ff ff89 	bl	8001fa0 <w25qxx_transmit>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d10b      	bne.n	80020ac <w25qxx_get_status+0x42>
        if (w25qxx_receive(w25qxx, &buf, 1) == W25QXX_Ok) {
 8002094:	f107 030e 	add.w	r3, r7, #14
 8002098:	2201      	movs	r2, #1
 800209a:	4619      	mov	r1, r3
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f7ff ff9a 	bl	8001fd6 <w25qxx_receive>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d101      	bne.n	80020ac <w25qxx_get_status+0x42>
            ret = buf;
 80020a8:	7bbb      	ldrb	r3, [r7, #14]
 80020aa:	73fb      	strb	r3, [r7, #15]
        }
    }
    cs_off(w25qxx);
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f7ff ff67 	bl	8001f80 <cs_off>
    return ret;
 80020b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3710      	adds	r7, #16
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}

080020bc <w25qxx_write_enable>:

W25QXX_result_t w25qxx_write_enable(W25QXX_HandleTypeDef *w25qxx) {
 80020bc:	b580      	push	{r7, lr}
 80020be:	b084      	sub	sp, #16
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
    W25_DBG("w25qxx_write_enable");
    W25QXX_result_t ret = W25QXX_Err;
 80020c4:	2301      	movs	r3, #1
 80020c6:	73fb      	strb	r3, [r7, #15]
    uint8_t buf[1];
    cs_on(w25qxx);
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f7ff ff49 	bl	8001f60 <cs_on>
    buf[0] = W25QXX_WRITE_ENABLE;
 80020ce:	2306      	movs	r3, #6
 80020d0:	733b      	strb	r3, [r7, #12]
    if (w25qxx_transmit(w25qxx, buf, 1) == W25QXX_Ok) {
 80020d2:	f107 030c 	add.w	r3, r7, #12
 80020d6:	2201      	movs	r2, #1
 80020d8:	4619      	mov	r1, r3
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f7ff ff60 	bl	8001fa0 <w25qxx_transmit>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d101      	bne.n	80020ea <w25qxx_write_enable+0x2e>
        ret = W25QXX_Ok;
 80020e6:	2300      	movs	r3, #0
 80020e8:	73fb      	strb	r3, [r7, #15]
    }
    cs_off(w25qxx);
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f7ff ff48 	bl	8001f80 <cs_off>
    return ret;
 80020f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3710      	adds	r7, #16
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}

080020fa <w25qxx_wait_for_ready>:

W25QXX_result_t w25qxx_wait_for_ready(W25QXX_HandleTypeDef *w25qxx, uint32_t timeout) {
 80020fa:	b580      	push	{r7, lr}
 80020fc:	b086      	sub	sp, #24
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
 8002102:	6039      	str	r1, [r7, #0]
    W25QXX_result_t ret = W25QXX_Ok;
 8002104:	2300      	movs	r3, #0
 8002106:	75fb      	strb	r3, [r7, #23]
    uint32_t begin = HAL_GetTick();
 8002108:	f004 fbd8 	bl	80068bc <HAL_GetTick>
 800210c:	60f8      	str	r0, [r7, #12]
    uint32_t now = HAL_GetTick();
 800210e:	f004 fbd5 	bl	80068bc <HAL_GetTick>
 8002112:	6138      	str	r0, [r7, #16]
    // Wait until the busy flags disappear.
    while ((now - begin <= timeout) && (w25qxx_get_status(w25qxx) & 0x01)) {
 8002114:	e002      	b.n	800211c <w25qxx_wait_for_ready+0x22>
        now = HAL_GetTick();
 8002116:	f004 fbd1 	bl	80068bc <HAL_GetTick>
 800211a:	6138      	str	r0, [r7, #16]
    while ((now - begin <= timeout) && (w25qxx_get_status(w25qxx) & 0x01)) {
 800211c:	693a      	ldr	r2, [r7, #16]
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	683a      	ldr	r2, [r7, #0]
 8002124:	429a      	cmp	r2, r3
 8002126:	d307      	bcc.n	8002138 <w25qxx_wait_for_ready+0x3e>
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f7ff ff9e 	bl	800206a <w25qxx_get_status>
 800212e:	4603      	mov	r3, r0
 8002130:	f003 0301 	and.w	r3, r3, #1
 8002134:	2b00      	cmp	r3, #0
 8002136:	d1ee      	bne.n	8002116 <w25qxx_wait_for_ready+0x1c>
    }
    if (now - begin == timeout)
 8002138:	693a      	ldr	r2, [r7, #16]
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	683a      	ldr	r2, [r7, #0]
 8002140:	429a      	cmp	r2, r3
 8002142:	d101      	bne.n	8002148 <w25qxx_wait_for_ready+0x4e>
        ret = W25QXX_Timeout;
 8002144:	2302      	movs	r3, #2
 8002146:	75fb      	strb	r3, [r7, #23]
    return ret;
 8002148:	7dfb      	ldrb	r3, [r7, #23]
}
 800214a:	4618      	mov	r0, r3
 800214c:	3718      	adds	r7, #24
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
	...

08002154 <w25qxx_init>:

#ifdef W25QXX_QSPI
W25QXX_result_t w25qxx_init(W25QXX_HandleTypeDef *w25qxx, QSPI_HandleTypeDef *qhspi) {
#else
W25QXX_result_t w25qxx_init(W25QXX_HandleTypeDef *w25qxx, SPI_HandleTypeDef *hspi, GPIO_TypeDef *cs_port, uint16_t cs_pin) {
 8002154:	b580      	push	{r7, lr}
 8002156:	b088      	sub	sp, #32
 8002158:	af00      	add	r7, sp, #0
 800215a:	60f8      	str	r0, [r7, #12]
 800215c:	60b9      	str	r1, [r7, #8]
 800215e:	607a      	str	r2, [r7, #4]
 8002160:	807b      	strh	r3, [r7, #2]
#endif

    W25QXX_result_t result = W25QXX_Ok;
 8002162:	2300      	movs	r3, #0
 8002164:	77fb      	strb	r3, [r7, #31]

    W25_DBG("w25qxx_init");

    char *version_buffer = malloc(strlen(W25QXX_VERSION) + 1);
 8002166:	2014      	movs	r0, #20
 8002168:	f013 fee8 	bl	8015f3c <malloc>
 800216c:	4603      	mov	r3, r0
 800216e:	61bb      	str	r3, [r7, #24]
    if (version_buffer) {
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d007      	beq.n	8002186 <w25qxx_init+0x32>
        sprintf(version_buffer, "%s", W25QXX_VERSION);
 8002176:	4a4a      	ldr	r2, [pc, #296]	@ (80022a0 <w25qxx_init+0x14c>)
 8002178:	494a      	ldr	r1, [pc, #296]	@ (80022a4 <w25qxx_init+0x150>)
 800217a:	69b8      	ldr	r0, [r7, #24]
 800217c:	f015 fba0 	bl	80178c0 <siprintf>
        free(version_buffer);
 8002180:	69b8      	ldr	r0, [r7, #24]
 8002182:	f013 fee3 	bl	8015f4c <free>
    }

#ifdef W25QXX_QSPI
    w25qxx->qspiHandle = qhspi;
#else
    w25qxx->spiHandle = hspi;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	68ba      	ldr	r2, [r7, #8]
 800218a:	601a      	str	r2, [r3, #0]
    w25qxx->cs_port = cs_port;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	687a      	ldr	r2, [r7, #4]
 8002190:	605a      	str	r2, [r3, #4]
    w25qxx->cs_pin = cs_pin;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	887a      	ldrh	r2, [r7, #2]
 8002196:	811a      	strh	r2, [r3, #8]

    cs_off(w25qxx);
 8002198:	68f8      	ldr	r0, [r7, #12]
 800219a:	f7ff fef1 	bl	8001f80 <cs_off>
#endif

    uint32_t id = w25qxx_read_id(w25qxx);
 800219e:	68f8      	ldr	r0, [r7, #12]
 80021a0:	f7ff ff34 	bl	800200c <w25qxx_read_id>
 80021a4:	6178      	str	r0, [r7, #20]
    if (id) {
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d069      	beq.n	8002280 <w25qxx_init+0x12c>
        w25qxx->manufacturer_id = (uint8_t) (id >> 16);
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	0c1b      	lsrs	r3, r3, #16
 80021b0:	b2da      	uxtb	r2, r3
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	729a      	strb	r2, [r3, #10]
        w25qxx->device_id = (uint16_t) (id & 0xFFFF);
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	b29a      	uxth	r2, r3
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	819a      	strh	r2, [r3, #12]

        switch (w25qxx->manufacturer_id) {
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	7a9b      	ldrb	r3, [r3, #10]
 80021c2:	2bc8      	cmp	r3, #200	@ 0xc8
 80021c4:	d002      	beq.n	80021cc <w25qxx_init+0x78>
 80021c6:	2bef      	cmp	r3, #239	@ 0xef
 80021c8:	d021      	beq.n	800220e <w25qxx_init+0xba>
 80021ca:	e056      	b.n	800227a <w25qxx_init+0x126>
        case W25QXX_MANUFACTURER_GIGADEVICE:

            w25qxx->block_size = 0x10000;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80021d2:	611a      	str	r2, [r3, #16]
            w25qxx->sector_size = 0x1000;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80021da:	619a      	str	r2, [r3, #24]
            w25qxx->sectors_in_block = 0x10;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2210      	movs	r2, #16
 80021e0:	61da      	str	r2, [r3, #28]
            w25qxx->page_size = 0x100;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80021e8:	621a      	str	r2, [r3, #32]
            w25qxx->pages_in_sector = 0x10;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	2210      	movs	r2, #16
 80021ee:	625a      	str	r2, [r3, #36]	@ 0x24

            switch (w25qxx->device_id) {
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	899b      	ldrh	r3, [r3, #12]
 80021f4:	461a      	mov	r2, r3
 80021f6:	f246 0317 	movw	r3, #24599	@ 0x6017
 80021fa:	429a      	cmp	r2, r3
 80021fc:	d104      	bne.n	8002208 <w25qxx_init+0xb4>
            case 0x6017:
                w25qxx->block_count = 0x80;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2280      	movs	r2, #128	@ 0x80
 8002202:	615a      	str	r2, [r3, #20]
                break;
 8002204:	bf00      	nop
            default:
                W25_DBG("Unknown Giga Device device");
                result = W25QXX_Err;
            }

            break;
 8002206:	e03d      	b.n	8002284 <w25qxx_init+0x130>
                result = W25QXX_Err;
 8002208:	2301      	movs	r3, #1
 800220a:	77fb      	strb	r3, [r7, #31]
            break;
 800220c:	e03a      	b.n	8002284 <w25qxx_init+0x130>
        case W25QXX_MANUFACTURER_WINBOND:

            w25qxx->block_size = 0x10000;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002214:	611a      	str	r2, [r3, #16]
            w25qxx->sector_size = 0x1000;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800221c:	619a      	str	r2, [r3, #24]
            w25qxx->sectors_in_block = 0x10;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2210      	movs	r2, #16
 8002222:	61da      	str	r2, [r3, #28]
            w25qxx->page_size = 0x100;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800222a:	621a      	str	r2, [r3, #32]
            w25qxx->pages_in_sector = 0x10;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	2210      	movs	r2, #16
 8002230:	625a      	str	r2, [r3, #36]	@ 0x24

            switch (w25qxx->device_id) {
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	899b      	ldrh	r3, [r3, #12]
 8002236:	f244 0218 	movw	r2, #16408	@ 0x4018
 800223a:	4293      	cmp	r3, r2
 800223c:	d00c      	beq.n	8002258 <w25qxx_init+0x104>
 800223e:	f244 0218 	movw	r2, #16408	@ 0x4018
 8002242:	4293      	cmp	r3, r2
 8002244:	dc15      	bgt.n	8002272 <w25qxx_init+0x11e>
 8002246:	f244 0216 	movw	r2, #16406	@ 0x4016
 800224a:	4293      	cmp	r3, r2
 800224c:	d00d      	beq.n	800226a <w25qxx_init+0x116>
 800224e:	f244 0217 	movw	r2, #16407	@ 0x4017
 8002252:	4293      	cmp	r3, r2
 8002254:	d005      	beq.n	8002262 <w25qxx_init+0x10e>
 8002256:	e00c      	b.n	8002272 <w25qxx_init+0x11e>
            case 0x4018:
                w25qxx->block_count = 0x100;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800225e:	615a      	str	r2, [r3, #20]
                break;
 8002260:	e00a      	b.n	8002278 <w25qxx_init+0x124>
            case 0x4017:
                w25qxx->block_count = 0x80;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	2280      	movs	r2, #128	@ 0x80
 8002266:	615a      	str	r2, [r3, #20]
                break;
 8002268:	e006      	b.n	8002278 <w25qxx_init+0x124>
            case 0x4016:
                w25qxx->block_count = 0x40;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2240      	movs	r2, #64	@ 0x40
 800226e:	615a      	str	r2, [r3, #20]
                break;
 8002270:	e002      	b.n	8002278 <w25qxx_init+0x124>
            default:
                W25_DBG("Unknown Winbond device");
                result = W25QXX_Err;
 8002272:	2301      	movs	r3, #1
 8002274:	77fb      	strb	r3, [r7, #31]
            }

            break;
 8002276:	e005      	b.n	8002284 <w25qxx_init+0x130>
 8002278:	e004      	b.n	8002284 <w25qxx_init+0x130>
        default:
            W25_DBG("Unknown manufacturer");
            result = W25QXX_Err;
 800227a:	2301      	movs	r3, #1
 800227c:	77fb      	strb	r3, [r7, #31]
 800227e:	e001      	b.n	8002284 <w25qxx_init+0x130>
        }
    } else {
        result = W25QXX_Err;
 8002280:	2301      	movs	r3, #1
 8002282:	77fb      	strb	r3, [r7, #31]
    }

    if (result == W25QXX_Err) {
 8002284:	7ffb      	ldrb	r3, [r7, #31]
 8002286:	2b01      	cmp	r3, #1
 8002288:	d104      	bne.n	8002294 <w25qxx_init+0x140>
        // Zero the handle so it is clear initialization failed!
        memset(w25qxx, 0, sizeof(W25QXX_HandleTypeDef));
 800228a:	2228      	movs	r2, #40	@ 0x28
 800228c:	2100      	movs	r1, #0
 800228e:	68f8      	ldr	r0, [r7, #12]
 8002290:	f015 fb7b 	bl	801798a <memset>
    }

    return result;
 8002294:	7ffb      	ldrb	r3, [r7, #31]

}
 8002296:	4618      	mov	r0, r3
 8002298:	3720      	adds	r7, #32
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	0801aa88 	.word	0x0801aa88
 80022a4:	0801aa9c 	.word	0x0801aa9c

080022a8 <w25qxx_write>:
    cs_off(w25qxx);

    return W25QXX_Ok;
}

W25QXX_result_t w25qxx_write(W25QXX_HandleTypeDef *w25qxx, uint32_t address, uint8_t *buf, uint32_t len) {
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b08c      	sub	sp, #48	@ 0x30
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	60b9      	str	r1, [r7, #8]
 80022b2:	607a      	str	r2, [r7, #4]
 80022b4:	603b      	str	r3, [r7, #0]

    W25_DBG("w25qxx_write - address 0x%08lx len 0x%04lx", address, len);

    // Let's determine the pages
    uint32_t first_page = address / w25qxx->page_size;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	6a1b      	ldr	r3, [r3, #32]
 80022ba:	68ba      	ldr	r2, [r7, #8]
 80022bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80022c0:	623b      	str	r3, [r7, #32]
    uint32_t last_page = (address + len - 1) / w25qxx->page_size;
 80022c2:	68ba      	ldr	r2, [r7, #8]
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	4413      	add	r3, r2
 80022c8:	1e5a      	subs	r2, r3, #1
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	6a1b      	ldr	r3, [r3, #32]
 80022ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80022d2:	61fb      	str	r3, [r7, #28]

    W25_DBG("w25qxx_write %lu pages from %lu to %lu", 1 + last_page - first_page, first_page, last_page);

    uint32_t buffer_offset = 0;
 80022d4:	2300      	movs	r3, #0
 80022d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t start_address = address;
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	62bb      	str	r3, [r7, #40]	@ 0x28

    for (uint32_t page = first_page; page <= last_page; ++page) {
 80022dc:	6a3b      	ldr	r3, [r7, #32]
 80022de:	627b      	str	r3, [r7, #36]	@ 0x24
 80022e0:	e05a      	b.n	8002398 <w25qxx_write+0xf0>

        uint32_t write_len = w25qxx->page_size - (start_address & (w25qxx->page_size - 1));
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	6a1a      	ldr	r2, [r3, #32]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	6a1b      	ldr	r3, [r3, #32]
 80022ea:	1e59      	subs	r1, r3, #1
 80022ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022ee:	400b      	ands	r3, r1
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	61bb      	str	r3, [r7, #24]
        write_len = len > write_len ? write_len : len;
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	4293      	cmp	r3, r2
 80022fa:	bf28      	it	cs
 80022fc:	4613      	movcs	r3, r2
 80022fe:	61bb      	str	r3, [r7, #24]

        W25_DBG("w25qxx_write: handling page %lu start_address = 0x%08lx buffer_offset = 0x%08lx len = %04lx", page, start_address, buffer_offset, write_len);

        // First wait for device to get ready
        if (w25qxx_wait_for_ready(w25qxx, HAL_MAX_DELAY) != W25QXX_Ok) {
 8002300:	f04f 31ff 	mov.w	r1, #4294967295
 8002304:	68f8      	ldr	r0, [r7, #12]
 8002306:	f7ff fef8 	bl	80020fa <w25qxx_wait_for_ready>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <w25qxx_write+0x6c>
            return W25QXX_Err;
 8002310:	2301      	movs	r3, #1
 8002312:	e046      	b.n	80023a2 <w25qxx_write+0xfa>
        }

        if (w25qxx_write_enable(w25qxx) == W25QXX_Ok) {
 8002314:	68f8      	ldr	r0, [r7, #12]
 8002316:	f7ff fed1 	bl	80020bc <w25qxx_write_enable>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d12c      	bne.n	800237a <w25qxx_write+0xd2>

            uint8_t tx[4] = {
 8002320:	2302      	movs	r3, #2
 8002322:	753b      	strb	r3, [r7, #20]
            W25QXX_PAGE_PROGRAM, (uint8_t) (start_address >> 16), (uint8_t) (start_address >> 8), (uint8_t) (start_address), };
 8002324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002326:	0c1b      	lsrs	r3, r3, #16
 8002328:	b2db      	uxtb	r3, r3
            uint8_t tx[4] = {
 800232a:	757b      	strb	r3, [r7, #21]
            W25QXX_PAGE_PROGRAM, (uint8_t) (start_address >> 16), (uint8_t) (start_address >> 8), (uint8_t) (start_address), };
 800232c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800232e:	0a1b      	lsrs	r3, r3, #8
 8002330:	b2db      	uxtb	r3, r3
            uint8_t tx[4] = {
 8002332:	75bb      	strb	r3, [r7, #22]
            W25QXX_PAGE_PROGRAM, (uint8_t) (start_address >> 16), (uint8_t) (start_address >> 8), (uint8_t) (start_address), };
 8002334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002336:	b2db      	uxtb	r3, r3
            uint8_t tx[4] = {
 8002338:	75fb      	strb	r3, [r7, #23]

            cs_on(w25qxx);
 800233a:	68f8      	ldr	r0, [r7, #12]
 800233c:	f7ff fe10 	bl	8001f60 <cs_on>
            if (w25qxx_transmit(w25qxx, tx, 4) == W25QXX_Ok) { // size will always be fixed
 8002340:	f107 0314 	add.w	r3, r7, #20
 8002344:	2204      	movs	r2, #4
 8002346:	4619      	mov	r1, r3
 8002348:	68f8      	ldr	r0, [r7, #12]
 800234a:	f7ff fe29 	bl	8001fa0 <w25qxx_transmit>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d10f      	bne.n	8002374 <w25qxx_write+0xcc>
                // Now write the buffer
                if (w25qxx_transmit(w25qxx, buf + buffer_offset, write_len) != W25QXX_Ok) {
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002358:	4413      	add	r3, r2
 800235a:	69ba      	ldr	r2, [r7, #24]
 800235c:	4619      	mov	r1, r3
 800235e:	68f8      	ldr	r0, [r7, #12]
 8002360:	f7ff fe1e 	bl	8001fa0 <w25qxx_transmit>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d004      	beq.n	8002374 <w25qxx_write+0xcc>
                    cs_off(w25qxx);
 800236a:	68f8      	ldr	r0, [r7, #12]
 800236c:	f7ff fe08 	bl	8001f80 <cs_off>
                    return W25QXX_Err;
 8002370:	2301      	movs	r3, #1
 8002372:	e016      	b.n	80023a2 <w25qxx_write+0xfa>
                }
            }
            cs_off(w25qxx);
 8002374:	68f8      	ldr	r0, [r7, #12]
 8002376:	f7ff fe03 	bl	8001f80 <cs_off>
        }
        start_address += write_len;
 800237a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800237c:	69bb      	ldr	r3, [r7, #24]
 800237e:	4413      	add	r3, r2
 8002380:	62bb      	str	r3, [r7, #40]	@ 0x28
        buffer_offset += write_len;
 8002382:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002384:	69bb      	ldr	r3, [r7, #24]
 8002386:	4413      	add	r3, r2
 8002388:	62fb      	str	r3, [r7, #44]	@ 0x2c
        len -= write_len;
 800238a:	683a      	ldr	r2, [r7, #0]
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	603b      	str	r3, [r7, #0]
    for (uint32_t page = first_page; page <= last_page; ++page) {
 8002392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002394:	3301      	adds	r3, #1
 8002396:	627b      	str	r3, [r7, #36]	@ 0x24
 8002398:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	429a      	cmp	r2, r3
 800239e:	d9a0      	bls.n	80022e2 <w25qxx_write+0x3a>
    }

    return W25QXX_Ok;
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3730      	adds	r7, #48	@ 0x30
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}

080023aa <w25qxx_chip_erase>:
    }

    return ret;
}

W25QXX_result_t w25qxx_chip_erase(W25QXX_HandleTypeDef *w25qxx) {
 80023aa:	b580      	push	{r7, lr}
 80023ac:	b084      	sub	sp, #16
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	6078      	str	r0, [r7, #4]
    if (w25qxx_write_enable(w25qxx) == W25QXX_Ok) {
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f7ff fe82 	bl	80020bc <w25qxx_write_enable>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d11d      	bne.n	80023fa <w25qxx_chip_erase+0x50>
        uint8_t tx[1] = {
 80023be:	23c7      	movs	r3, #199	@ 0xc7
 80023c0:	733b      	strb	r3, [r7, #12]
        W25QXX_CHIP_ERASE };
        cs_on(w25qxx);
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f7ff fdcc 	bl	8001f60 <cs_on>
        if (w25qxx_transmit(w25qxx, tx, 1) != W25QXX_Ok) {
 80023c8:	f107 030c 	add.w	r3, r7, #12
 80023cc:	2201      	movs	r2, #1
 80023ce:	4619      	mov	r1, r3
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f7ff fde5 	bl	8001fa0 <w25qxx_transmit>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <w25qxx_chip_erase+0x36>
            return W25QXX_Err;
 80023dc:	2301      	movs	r3, #1
 80023de:	e00d      	b.n	80023fc <w25qxx_chip_erase+0x52>
        }
        cs_off(w25qxx);
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f7ff fdcd 	bl	8001f80 <cs_off>
        if (w25qxx_wait_for_ready(w25qxx, HAL_MAX_DELAY) != W25QXX_Ok) {
 80023e6:	f04f 31ff 	mov.w	r1, #4294967295
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f7ff fe85 	bl	80020fa <w25qxx_wait_for_ready>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <w25qxx_chip_erase+0x50>
            return W25QXX_Err;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e000      	b.n	80023fc <w25qxx_chip_erase+0x52>
        }
    }
    return W25QXX_Ok;
 80023fa:	2300      	movs	r3, #0
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3710      	adds	r7, #16
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <MadgwickAHRSupdate>:
// Functions

//---------------------------------------------------------------------------------------------------
// AHRS algorithm update

void MadgwickAHRSupdate(float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz) {
 8002404:	b580      	push	{r7, lr}
 8002406:	b0ae      	sub	sp, #184	@ 0xb8
 8002408:	af00      	add	r7, sp, #0
 800240a:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 800240e:	edc7 0a08 	vstr	s1, [r7, #32]
 8002412:	ed87 1a07 	vstr	s2, [r7, #28]
 8002416:	edc7 1a06 	vstr	s3, [r7, #24]
 800241a:	ed87 2a05 	vstr	s4, [r7, #20]
 800241e:	edc7 2a04 	vstr	s5, [r7, #16]
 8002422:	ed87 3a03 	vstr	s6, [r7, #12]
 8002426:	edc7 3a02 	vstr	s7, [r7, #8]
 800242a:	ed87 4a01 	vstr	s8, [r7, #4]
	float qDot1, qDot2, qDot3, qDot4;
	float hx, hy;
	float _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;

	// Use IMU algorithm if magnetometer measurement invalid (avoids NaN in magnetometer normalisation)
	if((mx == 0.0f) && (my == 0.0f) && (mz == 0.0f)) {
 800242e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002432:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800243a:	d11d      	bne.n	8002478 <MadgwickAHRSupdate+0x74>
 800243c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002440:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002444:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002448:	d116      	bne.n	8002478 <MadgwickAHRSupdate+0x74>
 800244a:	edd7 7a01 	vldr	s15, [r7, #4]
 800244e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002456:	d10f      	bne.n	8002478 <MadgwickAHRSupdate+0x74>
		MadgwickAHRSupdateIMU(gx, gy, gz, ax, ay, az);
 8002458:	edd7 2a04 	vldr	s5, [r7, #16]
 800245c:	ed97 2a05 	vldr	s4, [r7, #20]
 8002460:	edd7 1a06 	vldr	s3, [r7, #24]
 8002464:	ed97 1a07 	vldr	s2, [r7, #28]
 8002468:	edd7 0a08 	vldr	s1, [r7, #32]
 800246c:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8002470:	f000 fede 	bl	8003230 <MadgwickAHRSupdateIMU>
		return;
 8002474:	f000 becc 	b.w	8003210 <MadgwickAHRSupdate+0xe0c>
	}

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8002478:	4be4      	ldr	r3, [pc, #912]	@ (800280c <MadgwickAHRSupdate+0x408>)
 800247a:	edd3 7a00 	vldr	s15, [r3]
 800247e:	eeb1 7a67 	vneg.f32	s14, s15
 8002482:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002486:	ee27 7a27 	vmul.f32	s14, s14, s15
 800248a:	4be1      	ldr	r3, [pc, #900]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 800248c:	edd3 6a00 	vldr	s13, [r3]
 8002490:	edd7 7a08 	vldr	s15, [r7, #32]
 8002494:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002498:	ee37 7a67 	vsub.f32	s14, s14, s15
 800249c:	4bdd      	ldr	r3, [pc, #884]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 800249e:	edd3 6a00 	vldr	s13, [r3]
 80024a2:	edd7 7a07 	vldr	s15, [r7, #28]
 80024a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024ae:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80024b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024b6:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80024ba:	4bd7      	ldr	r3, [pc, #860]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 80024bc:	ed93 7a00 	vldr	s14, [r3]
 80024c0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80024c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024c8:	4bd1      	ldr	r3, [pc, #836]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 80024ca:	edd3 6a00 	vldr	s13, [r3]
 80024ce:	edd7 7a07 	vldr	s15, [r7, #28]
 80024d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024da:	4bce      	ldr	r3, [pc, #824]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 80024dc:	edd3 6a00 	vldr	s13, [r3]
 80024e0:	edd7 7a08 	vldr	s15, [r7, #32]
 80024e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024ec:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80024f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024f4:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80024f8:	4bc7      	ldr	r3, [pc, #796]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 80024fa:	ed93 7a00 	vldr	s14, [r3]
 80024fe:	edd7 7a08 	vldr	s15, [r7, #32]
 8002502:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002506:	4bc1      	ldr	r3, [pc, #772]	@ (800280c <MadgwickAHRSupdate+0x408>)
 8002508:	edd3 6a00 	vldr	s13, [r3]
 800250c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002510:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002514:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002518:	4bbe      	ldr	r3, [pc, #760]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 800251a:	edd3 6a00 	vldr	s13, [r3]
 800251e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002522:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002526:	ee77 7a27 	vadd.f32	s15, s14, s15
 800252a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800252e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002532:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8002536:	4bb8      	ldr	r3, [pc, #736]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 8002538:	ed93 7a00 	vldr	s14, [r3]
 800253c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002540:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002544:	4bb1      	ldr	r3, [pc, #708]	@ (800280c <MadgwickAHRSupdate+0x408>)
 8002546:	edd3 6a00 	vldr	s13, [r3]
 800254a:	edd7 7a08 	vldr	s15, [r7, #32]
 800254e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002552:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002556:	4bae      	ldr	r3, [pc, #696]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 8002558:	edd3 6a00 	vldr	s13, [r3]
 800255c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002560:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002564:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002568:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800256c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002570:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8002574:	edd7 7a06 	vldr	s15, [r7, #24]
 8002578:	eef5 7a40 	vcmp.f32	s15, #0.0
 800257c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002580:	d10e      	bne.n	80025a0 <MadgwickAHRSupdate+0x19c>
 8002582:	edd7 7a05 	vldr	s15, [r7, #20]
 8002586:	eef5 7a40 	vcmp.f32	s15, #0.0
 800258a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800258e:	d107      	bne.n	80025a0 <MadgwickAHRSupdate+0x19c>
 8002590:	edd7 7a04 	vldr	s15, [r7, #16]
 8002594:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002598:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800259c:	f000 85ac 	beq.w	80030f8 <MadgwickAHRSupdate+0xcf4>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80025a0:	edd7 7a06 	vldr	s15, [r7, #24]
 80025a4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80025a8:	edd7 7a05 	vldr	s15, [r7, #20]
 80025ac:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80025b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025b4:	edd7 7a04 	vldr	s15, [r7, #16]
 80025b8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80025bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025c0:	eeb0 0a67 	vmov.f32	s0, s15
 80025c4:	f001 f958 	bl	8003878 <invSqrt>
 80025c8:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		ax *= recipNorm;
 80025cc:	ed97 7a06 	vldr	s14, [r7, #24]
 80025d0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80025d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025d8:	edc7 7a06 	vstr	s15, [r7, #24]
		ay *= recipNorm;
 80025dc:	ed97 7a05 	vldr	s14, [r7, #20]
 80025e0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80025e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025e8:	edc7 7a05 	vstr	s15, [r7, #20]
		az *= recipNorm;   
 80025ec:	ed97 7a04 	vldr	s14, [r7, #16]
 80025f0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80025f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025f8:	edc7 7a04 	vstr	s15, [r7, #16]

		// Normalise magnetometer measurement
		recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 80025fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002600:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002604:	edd7 7a02 	vldr	s15, [r7, #8]
 8002608:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800260c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002610:	edd7 7a01 	vldr	s15, [r7, #4]
 8002614:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002618:	ee77 7a27 	vadd.f32	s15, s14, s15
 800261c:	eeb0 0a67 	vmov.f32	s0, s15
 8002620:	f001 f92a 	bl	8003878 <invSqrt>
 8002624:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		mx *= recipNorm;
 8002628:	ed97 7a03 	vldr	s14, [r7, #12]
 800262c:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002630:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002634:	edc7 7a03 	vstr	s15, [r7, #12]
		my *= recipNorm;
 8002638:	ed97 7a02 	vldr	s14, [r7, #8]
 800263c:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002640:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002644:	edc7 7a02 	vstr	s15, [r7, #8]
		mz *= recipNorm;
 8002648:	ed97 7a01 	vldr	s14, [r7, #4]
 800264c:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002650:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002654:	edc7 7a01 	vstr	s15, [r7, #4]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0mx = 2.0f * q0 * mx;
 8002658:	4b6f      	ldr	r3, [pc, #444]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 800265a:	edd3 7a00 	vldr	s15, [r3]
 800265e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002662:	ed97 7a03 	vldr	s14, [r7, #12]
 8002666:	ee67 7a27 	vmul.f32	s15, s14, s15
 800266a:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
		_2q0my = 2.0f * q0 * my;
 800266e:	4b6a      	ldr	r3, [pc, #424]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 8002670:	edd3 7a00 	vldr	s15, [r3]
 8002674:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002678:	ed97 7a02 	vldr	s14, [r7, #8]
 800267c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002680:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
		_2q0mz = 2.0f * q0 * mz;
 8002684:	4b64      	ldr	r3, [pc, #400]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 8002686:	edd3 7a00 	vldr	s15, [r3]
 800268a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800268e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002692:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002696:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
		_2q1mx = 2.0f * q1 * mx;
 800269a:	4b5c      	ldr	r3, [pc, #368]	@ (800280c <MadgwickAHRSupdate+0x408>)
 800269c:	edd3 7a00 	vldr	s15, [r3]
 80026a0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80026a4:	ed97 7a03 	vldr	s14, [r7, #12]
 80026a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ac:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
		_2q0 = 2.0f * q0;
 80026b0:	4b59      	ldr	r3, [pc, #356]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 80026b2:	edd3 7a00 	vldr	s15, [r3]
 80026b6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80026ba:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
		_2q1 = 2.0f * q1;
 80026be:	4b53      	ldr	r3, [pc, #332]	@ (800280c <MadgwickAHRSupdate+0x408>)
 80026c0:	edd3 7a00 	vldr	s15, [r3]
 80026c4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80026c8:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
		_2q2 = 2.0f * q2;
 80026cc:	4b50      	ldr	r3, [pc, #320]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 80026ce:	edd3 7a00 	vldr	s15, [r3]
 80026d2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80026d6:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
		_2q3 = 2.0f * q3;
 80026da:	4b4e      	ldr	r3, [pc, #312]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 80026dc:	edd3 7a00 	vldr	s15, [r3]
 80026e0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80026e4:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
		_2q0q2 = 2.0f * q0 * q2;
 80026e8:	4b4b      	ldr	r3, [pc, #300]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 80026ea:	edd3 7a00 	vldr	s15, [r3]
 80026ee:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80026f2:	4b47      	ldr	r3, [pc, #284]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 80026f4:	edd3 7a00 	vldr	s15, [r3]
 80026f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026fc:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
		_2q2q3 = 2.0f * q2 * q3;
 8002700:	4b43      	ldr	r3, [pc, #268]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 8002702:	edd3 7a00 	vldr	s15, [r3]
 8002706:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800270a:	4b42      	ldr	r3, [pc, #264]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 800270c:	edd3 7a00 	vldr	s15, [r3]
 8002710:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002714:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
		q0q0 = q0 * q0;
 8002718:	4b3f      	ldr	r3, [pc, #252]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 800271a:	ed93 7a00 	vldr	s14, [r3]
 800271e:	4b3e      	ldr	r3, [pc, #248]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 8002720:	edd3 7a00 	vldr	s15, [r3]
 8002724:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002728:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
		q0q1 = q0 * q1;
 800272c:	4b3a      	ldr	r3, [pc, #232]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 800272e:	ed93 7a00 	vldr	s14, [r3]
 8002732:	4b36      	ldr	r3, [pc, #216]	@ (800280c <MadgwickAHRSupdate+0x408>)
 8002734:	edd3 7a00 	vldr	s15, [r3]
 8002738:	ee67 7a27 	vmul.f32	s15, s14, s15
 800273c:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
		q0q2 = q0 * q2;
 8002740:	4b35      	ldr	r3, [pc, #212]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 8002742:	ed93 7a00 	vldr	s14, [r3]
 8002746:	4b32      	ldr	r3, [pc, #200]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 8002748:	edd3 7a00 	vldr	s15, [r3]
 800274c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002750:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
		q0q3 = q0 * q3;
 8002754:	4b30      	ldr	r3, [pc, #192]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 8002756:	ed93 7a00 	vldr	s14, [r3]
 800275a:	4b2e      	ldr	r3, [pc, #184]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 800275c:	edd3 7a00 	vldr	s15, [r3]
 8002760:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002764:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		q1q1 = q1 * q1;
 8002768:	4b28      	ldr	r3, [pc, #160]	@ (800280c <MadgwickAHRSupdate+0x408>)
 800276a:	ed93 7a00 	vldr	s14, [r3]
 800276e:	4b27      	ldr	r3, [pc, #156]	@ (800280c <MadgwickAHRSupdate+0x408>)
 8002770:	edd3 7a00 	vldr	s15, [r3]
 8002774:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002778:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
		q1q2 = q1 * q2;
 800277c:	4b23      	ldr	r3, [pc, #140]	@ (800280c <MadgwickAHRSupdate+0x408>)
 800277e:	ed93 7a00 	vldr	s14, [r3]
 8002782:	4b23      	ldr	r3, [pc, #140]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 8002784:	edd3 7a00 	vldr	s15, [r3]
 8002788:	ee67 7a27 	vmul.f32	s15, s14, s15
 800278c:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
		q1q3 = q1 * q3;
 8002790:	4b1e      	ldr	r3, [pc, #120]	@ (800280c <MadgwickAHRSupdate+0x408>)
 8002792:	ed93 7a00 	vldr	s14, [r3]
 8002796:	4b1f      	ldr	r3, [pc, #124]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 8002798:	edd3 7a00 	vldr	s15, [r3]
 800279c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027a0:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
		q2q2 = q2 * q2;
 80027a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 80027a6:	ed93 7a00 	vldr	s14, [r3]
 80027aa:	4b19      	ldr	r3, [pc, #100]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 80027ac:	edd3 7a00 	vldr	s15, [r3]
 80027b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027b4:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
		q2q3 = q2 * q3;
 80027b8:	4b15      	ldr	r3, [pc, #84]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 80027ba:	ed93 7a00 	vldr	s14, [r3]
 80027be:	4b15      	ldr	r3, [pc, #84]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 80027c0:	edd3 7a00 	vldr	s15, [r3]
 80027c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027c8:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		q3q3 = q3 * q3;
 80027cc:	4b11      	ldr	r3, [pc, #68]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 80027ce:	ed93 7a00 	vldr	s14, [r3]
 80027d2:	4b10      	ldr	r3, [pc, #64]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 80027d4:	edd3 7a00 	vldr	s15, [r3]
 80027d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027dc:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

		// Reference direction of Earth's magnetic field
		hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 80027e0:	ed97 7a03 	vldr	s14, [r7, #12]
 80027e4:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80027e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027ec:	4b09      	ldr	r3, [pc, #36]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 80027ee:	edd3 6a00 	vldr	s13, [r3]
 80027f2:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 80027f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027fa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80027fe:	4b04      	ldr	r3, [pc, #16]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 8002800:	edd3 6a00 	vldr	s13, [r3]
 8002804:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8002808:	e008      	b.n	800281c <MadgwickAHRSupdate+0x418>
 800280a:	bf00      	nop
 800280c:	2000041c 	.word	0x2000041c
 8002810:	20000420 	.word	0x20000420
 8002814:	20000424 	.word	0x20000424
 8002818:	20000008 	.word	0x20000008
 800281c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002820:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002824:	edd7 6a03 	vldr	s13, [r7, #12]
 8002828:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 800282c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002830:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002834:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 8002838:	edd7 7a02 	vldr	s15, [r7, #8]
 800283c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002840:	4bf5      	ldr	r3, [pc, #980]	@ (8002c18 <MadgwickAHRSupdate+0x814>)
 8002842:	edd3 7a00 	vldr	s15, [r3]
 8002846:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800284a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800284e:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 8002852:	edd7 7a01 	vldr	s15, [r7, #4]
 8002856:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800285a:	4bf0      	ldr	r3, [pc, #960]	@ (8002c1c <MadgwickAHRSupdate+0x818>)
 800285c:	edd3 7a00 	vldr	s15, [r3]
 8002860:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002864:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002868:	edd7 6a03 	vldr	s13, [r7, #12]
 800286c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002870:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002874:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002878:	edd7 6a03 	vldr	s13, [r7, #12]
 800287c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002880:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002884:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002888:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 800288c:	4be3      	ldr	r3, [pc, #908]	@ (8002c1c <MadgwickAHRSupdate+0x818>)
 800288e:	ed93 7a00 	vldr	s14, [r3]
 8002892:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8002896:	ee27 7a27 	vmul.f32	s14, s14, s15
 800289a:	edd7 6a02 	vldr	s13, [r7, #8]
 800289e:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80028a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028aa:	4bdd      	ldr	r3, [pc, #884]	@ (8002c20 <MadgwickAHRSupdate+0x81c>)
 80028ac:	edd3 6a00 	vldr	s13, [r3]
 80028b0:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 80028b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80028bc:	4bd6      	ldr	r3, [pc, #856]	@ (8002c18 <MadgwickAHRSupdate+0x814>)
 80028be:	edd3 6a00 	vldr	s13, [r3]
 80028c2:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 80028c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028ce:	edd7 6a02 	vldr	s13, [r7, #8]
 80028d2:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80028d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80028de:	edd7 6a02 	vldr	s13, [r7, #8]
 80028e2:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80028e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028ee:	edd7 6a22 	vldr	s13, [r7, #136]	@ 0x88
 80028f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80028f6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80028fa:	4bc8      	ldr	r3, [pc, #800]	@ (8002c1c <MadgwickAHRSupdate+0x818>)
 80028fc:	edd3 7a00 	vldr	s15, [r3]
 8002900:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002904:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002908:	edd7 6a02 	vldr	s13, [r7, #8]
 800290c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002910:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002914:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002918:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_2bx = sqrt(hx * hx + hy * hy);
 800291c:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8002920:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002924:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8002928:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800292c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002930:	ee17 0a90 	vmov	r0, s15
 8002934:	f7fd fe18 	bl	8000568 <__aeabi_f2d>
 8002938:	4602      	mov	r2, r0
 800293a:	460b      	mov	r3, r1
 800293c:	ec43 2b10 	vmov	d0, r2, r3
 8002940:	f017 fd02 	bl	801a348 <sqrt>
 8002944:	ec53 2b10 	vmov	r2, r3, d0
 8002948:	4610      	mov	r0, r2
 800294a:	4619      	mov	r1, r3
 800294c:	f7fe f95c 	bl	8000c08 <__aeabi_d2f>
 8002950:	4603      	mov	r3, r0
 8002952:	64bb      	str	r3, [r7, #72]	@ 0x48
		_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 8002954:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8002958:	eeb1 7a67 	vneg.f32	s14, s15
 800295c:	4bae      	ldr	r3, [pc, #696]	@ (8002c18 <MadgwickAHRSupdate+0x814>)
 800295e:	edd3 7a00 	vldr	s15, [r3]
 8002962:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002966:	4bae      	ldr	r3, [pc, #696]	@ (8002c20 <MadgwickAHRSupdate+0x81c>)
 8002968:	edd3 6a00 	vldr	s13, [r3]
 800296c:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8002970:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002974:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002978:	edd7 6a01 	vldr	s13, [r7, #4]
 800297c:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8002980:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002984:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002988:	4ba4      	ldr	r3, [pc, #656]	@ (8002c1c <MadgwickAHRSupdate+0x818>)
 800298a:	edd3 6a00 	vldr	s13, [r3]
 800298e:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8002992:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002996:	ee37 7a27 	vadd.f32	s14, s14, s15
 800299a:	edd7 6a01 	vldr	s13, [r7, #4]
 800299e:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80029a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029a6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029aa:	edd7 6a22 	vldr	s13, [r7, #136]	@ 0x88
 80029ae:	edd7 7a02 	vldr	s15, [r7, #8]
 80029b2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80029b6:	4b99      	ldr	r3, [pc, #612]	@ (8002c1c <MadgwickAHRSupdate+0x818>)
 80029b8:	edd3 7a00 	vldr	s15, [r3]
 80029bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029c4:	edd7 6a01 	vldr	s13, [r7, #4]
 80029c8:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80029cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029d0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029d4:	edd7 6a01 	vldr	s13, [r7, #4]
 80029d8:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80029dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029e4:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_4bx = 2.0f * _2bx;
 80029e8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80029ec:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80029f0:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		_4bz = 2.0f * _2bz;
 80029f4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80029f8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80029fc:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

		// Gradient decent algorithm corrective step
		s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002a00:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8002a04:	eeb1 7a67 	vneg.f32	s14, s15
 8002a08:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002a0c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002a10:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002a14:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002a18:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a1c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002a20:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a24:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002a28:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002a2c:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002a30:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002a34:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a38:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002a3c:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8002a40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a44:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a48:	4b73      	ldr	r3, [pc, #460]	@ (8002c18 <MadgwickAHRSupdate+0x814>)
 8002a4a:	edd3 6a00 	vldr	s13, [r3]
 8002a4e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002a52:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a56:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002a5a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002a5e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002a62:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002a66:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002a6a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002a6e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002a72:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8002a76:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002a7a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002a7e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002a82:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002a86:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002a8a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a8e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002a92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a96:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a9a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002a9e:	eef1 6a67 	vneg.f32	s13, s15
 8002aa2:	4b5e      	ldr	r3, [pc, #376]	@ (8002c1c <MadgwickAHRSupdate+0x818>)
 8002aa4:	edd3 7a00 	vldr	s15, [r3]
 8002aa8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002aac:	4b5c      	ldr	r3, [pc, #368]	@ (8002c20 <MadgwickAHRSupdate+0x81c>)
 8002aae:	ed93 6a00 	vldr	s12, [r3]
 8002ab2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002ab6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002aba:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002abe:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002ac2:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002ac6:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002aca:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002ace:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002ad2:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002ad6:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002ada:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002ade:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002ae2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002ae6:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002aea:	edd7 7a02 	vldr	s15, [r7, #8]
 8002aee:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002af2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002af6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002afa:	4b47      	ldr	r3, [pc, #284]	@ (8002c18 <MadgwickAHRSupdate+0x814>)
 8002afc:	edd3 6a00 	vldr	s13, [r3]
 8002b00:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002b04:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002b08:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002b0c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002b10:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002b14:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002b18:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002b1c:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002b20:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002b24:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002b28:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002b2c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002b30:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002b34:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002b38:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002b3c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b40:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002b44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b4c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002b50:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002b54:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002b58:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002b5c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b60:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b64:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b68:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002b6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b70:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002b74:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002b78:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002b7c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002b80:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b84:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002b88:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8002b8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b94:	4b22      	ldr	r3, [pc, #136]	@ (8002c20 <MadgwickAHRSupdate+0x81c>)
 8002b96:	edd3 7a00 	vldr	s15, [r3]
 8002b9a:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002b9e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002ba2:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002ba6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002baa:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8002bae:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002bb2:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002bb6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002bba:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002bbe:	edd7 7a04 	vldr	s15, [r7, #16]
 8002bc2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002bc6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bca:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002bce:	4b13      	ldr	r3, [pc, #76]	@ (8002c1c <MadgwickAHRSupdate+0x818>)
 8002bd0:	edd3 6a00 	vldr	s13, [r3]
 8002bd4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002bd8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002bdc:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002be0:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002be4:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002be8:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002bec:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002bf0:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002bf4:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002bf8:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8002bfc:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002c00:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002c04:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002c08:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002c0c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002c10:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c14:	e006      	b.n	8002c24 <MadgwickAHRSupdate+0x820>
 8002c16:	bf00      	nop
 8002c18:	20000420 	.word	0x20000420
 8002c1c:	20000424 	.word	0x20000424
 8002c20:	2000041c 	.word	0x2000041c
 8002c24:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002c28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c30:	4bf6      	ldr	r3, [pc, #984]	@ (800300c <MadgwickAHRSupdate+0xc08>)
 8002c32:	edd3 6a00 	vldr	s13, [r3]
 8002c36:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002c3a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002c3e:	4bf4      	ldr	r3, [pc, #976]	@ (8003010 <MadgwickAHRSupdate+0xc0c>)
 8002c40:	ed93 6a00 	vldr	s12, [r3]
 8002c44:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002c48:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002c4c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002c50:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002c54:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002c58:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002c5c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002c60:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002c64:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002c68:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002c6c:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002c70:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002c74:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002c78:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002c7c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c80:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002c84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c88:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c8c:	4be1      	ldr	r3, [pc, #900]	@ (8003014 <MadgwickAHRSupdate+0xc10>)
 8002c8e:	edd3 6a00 	vldr	s13, [r3]
 8002c92:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002c96:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002c9a:	4bdf      	ldr	r3, [pc, #892]	@ (8003018 <MadgwickAHRSupdate+0xc14>)
 8002c9c:	ed93 6a00 	vldr	s12, [r3]
 8002ca0:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002ca4:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002ca8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002cac:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002cb0:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002cb4:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002cb8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002cbc:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002cc0:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002cc4:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002cc8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002ccc:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002cd0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002cd4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002cd8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002cdc:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002ce0:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ce4:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002ce8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cf0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002cf4:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8002cf8:	eeb1 7a67 	vneg.f32	s14, s15
 8002cfc:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002d00:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002d04:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002d08:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002d0c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002d10:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002d14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d18:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002d1c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002d20:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002d24:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002d28:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d2c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002d30:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002d34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d38:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d3c:	4bb3      	ldr	r3, [pc, #716]	@ (800300c <MadgwickAHRSupdate+0xc08>)
 8002d3e:	edd3 7a00 	vldr	s15, [r3]
 8002d42:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002d46:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002d4a:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002d4e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002d52:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8002d56:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002d5a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002d5e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002d62:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002d66:	edd7 7a04 	vldr	s15, [r7, #16]
 8002d6a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002d6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d72:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d76:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002d7a:	eef1 6a67 	vneg.f32	s13, s15
 8002d7e:	4ba3      	ldr	r3, [pc, #652]	@ (800300c <MadgwickAHRSupdate+0xc08>)
 8002d80:	edd3 7a00 	vldr	s15, [r3]
 8002d84:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002d88:	4ba1      	ldr	r3, [pc, #644]	@ (8003010 <MadgwickAHRSupdate+0xc0c>)
 8002d8a:	ed93 6a00 	vldr	s12, [r3]
 8002d8e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002d92:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002d96:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002d9a:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002d9e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002da2:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002da6:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002daa:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002dae:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002db2:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002db6:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8002dba:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002dbe:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002dc2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002dc6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002dca:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002dce:	edd7 7a03 	vldr	s15, [r7, #12]
 8002dd2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002dd6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002dda:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002dde:	4b8e      	ldr	r3, [pc, #568]	@ (8003018 <MadgwickAHRSupdate+0xc14>)
 8002de0:	edd3 6a00 	vldr	s13, [r3]
 8002de4:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002de8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002dec:	4b89      	ldr	r3, [pc, #548]	@ (8003014 <MadgwickAHRSupdate+0xc10>)
 8002dee:	ed93 6a00 	vldr	s12, [r3]
 8002df2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002df6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002dfa:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002dfe:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002e02:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002e06:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002e0a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002e0e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002e12:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002e16:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002e1a:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002e1e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002e22:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002e26:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002e2a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002e2e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002e32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e36:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e3a:	4b75      	ldr	r3, [pc, #468]	@ (8003010 <MadgwickAHRSupdate+0xc0c>)
 8002e3c:	edd3 6a00 	vldr	s13, [r3]
 8002e40:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002e44:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002e48:	4b70      	ldr	r3, [pc, #448]	@ (800300c <MadgwickAHRSupdate+0xc08>)
 8002e4a:	ed93 6a00 	vldr	s12, [r3]
 8002e4e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002e52:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002e56:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002e5a:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002e5e:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002e62:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002e66:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002e6a:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002e6e:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002e72:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002e76:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002e7a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002e7e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002e82:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002e86:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002e8a:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002e8e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e92:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002e96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e9e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002ea2:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002ea6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002eaa:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002eae:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002eb2:	edd7 7a06 	vldr	s15, [r7, #24]
 8002eb6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002eba:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8002ebe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ec2:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002ec6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002eca:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002ece:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002ed2:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ed6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002eda:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8002ede:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ee2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ee6:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002eea:	eef1 6a67 	vneg.f32	s13, s15
 8002eee:	4b49      	ldr	r3, [pc, #292]	@ (8003014 <MadgwickAHRSupdate+0xc10>)
 8002ef0:	edd3 7a00 	vldr	s15, [r3]
 8002ef4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002ef8:	4b47      	ldr	r3, [pc, #284]	@ (8003018 <MadgwickAHRSupdate+0xc14>)
 8002efa:	ed93 6a00 	vldr	s12, [r3]
 8002efe:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002f02:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002f06:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002f0a:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002f0e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002f12:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002f16:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002f1a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002f1e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002f22:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002f26:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8002f2a:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002f2e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002f32:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002f36:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002f3a:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002f3e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f42:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002f46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f4a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f4e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002f52:	eef1 6a67 	vneg.f32	s13, s15
 8002f56:	4b2e      	ldr	r3, [pc, #184]	@ (8003010 <MadgwickAHRSupdate+0xc0c>)
 8002f58:	edd3 7a00 	vldr	s15, [r3]
 8002f5c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f60:	4b2a      	ldr	r3, [pc, #168]	@ (800300c <MadgwickAHRSupdate+0xc08>)
 8002f62:	ed93 6a00 	vldr	s12, [r3]
 8002f66:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002f6a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002f6e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002f72:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002f76:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002f7a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002f7e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002f82:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002f86:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002f8a:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002f8e:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002f92:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002f96:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002f9a:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002f9e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002fa2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002fa6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002faa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fae:	4b1a      	ldr	r3, [pc, #104]	@ (8003018 <MadgwickAHRSupdate+0xc14>)
 8002fb0:	edd3 6a00 	vldr	s13, [r3]
 8002fb4:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002fb8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002fbc:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002fc0:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002fc4:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002fc8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002fcc:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002fd0:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002fd4:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002fd8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002fdc:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002fe0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002fe4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002fe8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002fec:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002ff0:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ff4:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002ff8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ffc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003000:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8003004:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8003008:	e008      	b.n	800301c <MadgwickAHRSupdate+0xc18>
 800300a:	bf00      	nop
 800300c:	20000420 	.word	0x20000420
 8003010:	20000008 	.word	0x20000008
 8003014:	20000424 	.word	0x20000424
 8003018:	2000041c 	.word	0x2000041c
 800301c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003020:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003024:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003028:	ee37 7a27 	vadd.f32	s14, s14, s15
 800302c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003030:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003034:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003038:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800303c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003040:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003044:	eeb0 0a67 	vmov.f32	s0, s15
 8003048:	f000 fc16 	bl	8003878 <invSqrt>
 800304c:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		s0 *= recipNorm;
 8003050:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8003054:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003058:	ee67 7a27 	vmul.f32	s15, s14, s15
 800305c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		s1 *= recipNorm;
 8003060:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003064:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003068:	ee67 7a27 	vmul.f32	s15, s14, s15
 800306c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		s2 *= recipNorm;
 8003070:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003074:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003078:	ee67 7a27 	vmul.f32	s15, s14, s15
 800307c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		s3 *= recipNorm;
 8003080:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8003084:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003088:	ee67 7a27 	vmul.f32	s15, s14, s15
 800308c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		// Apply feedback step
		qDot1 -= beta * s0;
 8003090:	4b61      	ldr	r3, [pc, #388]	@ (8003218 <MadgwickAHRSupdate+0xe14>)
 8003092:	ed93 7a00 	vldr	s14, [r3]
 8003096:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800309a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800309e:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 80030a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030a6:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
		qDot2 -= beta * s1;
 80030aa:	4b5b      	ldr	r3, [pc, #364]	@ (8003218 <MadgwickAHRSupdate+0xe14>)
 80030ac:	ed93 7a00 	vldr	s14, [r3]
 80030b0:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80030b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030b8:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 80030bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030c0:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
		qDot3 -= beta * s2;
 80030c4:	4b54      	ldr	r3, [pc, #336]	@ (8003218 <MadgwickAHRSupdate+0xe14>)
 80030c6:	ed93 7a00 	vldr	s14, [r3]
 80030ca:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80030ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030d2:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 80030d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030da:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
		qDot4 -= beta * s3;
 80030de:	4b4e      	ldr	r3, [pc, #312]	@ (8003218 <MadgwickAHRSupdate+0xe14>)
 80030e0:	ed93 7a00 	vldr	s14, [r3]
 80030e4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80030e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030ec:	ed97 7a2a 	vldr	s14, [r7, #168]	@ 0xa8
 80030f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030f4:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 80030f8:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 80030fc:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 800321c <MadgwickAHRSupdate+0xe18>
 8003100:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003104:	4b46      	ldr	r3, [pc, #280]	@ (8003220 <MadgwickAHRSupdate+0xe1c>)
 8003106:	edd3 7a00 	vldr	s15, [r3]
 800310a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800310e:	4b44      	ldr	r3, [pc, #272]	@ (8003220 <MadgwickAHRSupdate+0xe1c>)
 8003110:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 8003114:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8003118:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 800321c <MadgwickAHRSupdate+0xe18>
 800311c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003120:	4b40      	ldr	r3, [pc, #256]	@ (8003224 <MadgwickAHRSupdate+0xe20>)
 8003122:	edd3 7a00 	vldr	s15, [r3]
 8003126:	ee77 7a27 	vadd.f32	s15, s14, s15
 800312a:	4b3e      	ldr	r3, [pc, #248]	@ (8003224 <MadgwickAHRSupdate+0xe20>)
 800312c:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 8003130:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8003134:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 800321c <MadgwickAHRSupdate+0xe18>
 8003138:	ee27 7a87 	vmul.f32	s14, s15, s14
 800313c:	4b3a      	ldr	r3, [pc, #232]	@ (8003228 <MadgwickAHRSupdate+0xe24>)
 800313e:	edd3 7a00 	vldr	s15, [r3]
 8003142:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003146:	4b38      	ldr	r3, [pc, #224]	@ (8003228 <MadgwickAHRSupdate+0xe24>)
 8003148:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 800314c:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8003150:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800321c <MadgwickAHRSupdate+0xe18>
 8003154:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003158:	4b34      	ldr	r3, [pc, #208]	@ (800322c <MadgwickAHRSupdate+0xe28>)
 800315a:	edd3 7a00 	vldr	s15, [r3]
 800315e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003162:	4b32      	ldr	r3, [pc, #200]	@ (800322c <MadgwickAHRSupdate+0xe28>)
 8003164:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8003168:	4b2d      	ldr	r3, [pc, #180]	@ (8003220 <MadgwickAHRSupdate+0xe1c>)
 800316a:	ed93 7a00 	vldr	s14, [r3]
 800316e:	4b2c      	ldr	r3, [pc, #176]	@ (8003220 <MadgwickAHRSupdate+0xe1c>)
 8003170:	edd3 7a00 	vldr	s15, [r3]
 8003174:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003178:	4b2a      	ldr	r3, [pc, #168]	@ (8003224 <MadgwickAHRSupdate+0xe20>)
 800317a:	edd3 6a00 	vldr	s13, [r3]
 800317e:	4b29      	ldr	r3, [pc, #164]	@ (8003224 <MadgwickAHRSupdate+0xe20>)
 8003180:	edd3 7a00 	vldr	s15, [r3]
 8003184:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003188:	ee37 7a27 	vadd.f32	s14, s14, s15
 800318c:	4b26      	ldr	r3, [pc, #152]	@ (8003228 <MadgwickAHRSupdate+0xe24>)
 800318e:	edd3 6a00 	vldr	s13, [r3]
 8003192:	4b25      	ldr	r3, [pc, #148]	@ (8003228 <MadgwickAHRSupdate+0xe24>)
 8003194:	edd3 7a00 	vldr	s15, [r3]
 8003198:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800319c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031a0:	4b22      	ldr	r3, [pc, #136]	@ (800322c <MadgwickAHRSupdate+0xe28>)
 80031a2:	edd3 6a00 	vldr	s13, [r3]
 80031a6:	4b21      	ldr	r3, [pc, #132]	@ (800322c <MadgwickAHRSupdate+0xe28>)
 80031a8:	edd3 7a00 	vldr	s15, [r3]
 80031ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031b4:	eeb0 0a67 	vmov.f32	s0, s15
 80031b8:	f000 fb5e 	bl	8003878 <invSqrt>
 80031bc:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
	q0 *= recipNorm;
 80031c0:	4b17      	ldr	r3, [pc, #92]	@ (8003220 <MadgwickAHRSupdate+0xe1c>)
 80031c2:	ed93 7a00 	vldr	s14, [r3]
 80031c6:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80031ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031ce:	4b14      	ldr	r3, [pc, #80]	@ (8003220 <MadgwickAHRSupdate+0xe1c>)
 80031d0:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 80031d4:	4b13      	ldr	r3, [pc, #76]	@ (8003224 <MadgwickAHRSupdate+0xe20>)
 80031d6:	ed93 7a00 	vldr	s14, [r3]
 80031da:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80031de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031e2:	4b10      	ldr	r3, [pc, #64]	@ (8003224 <MadgwickAHRSupdate+0xe20>)
 80031e4:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 80031e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003228 <MadgwickAHRSupdate+0xe24>)
 80031ea:	ed93 7a00 	vldr	s14, [r3]
 80031ee:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80031f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031f6:	4b0c      	ldr	r3, [pc, #48]	@ (8003228 <MadgwickAHRSupdate+0xe24>)
 80031f8:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 80031fc:	4b0b      	ldr	r3, [pc, #44]	@ (800322c <MadgwickAHRSupdate+0xe28>)
 80031fe:	ed93 7a00 	vldr	s14, [r3]
 8003202:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003206:	ee67 7a27 	vmul.f32	s15, s14, s15
 800320a:	4b08      	ldr	r3, [pc, #32]	@ (800322c <MadgwickAHRSupdate+0xe28>)
 800320c:	edc3 7a00 	vstr	s15, [r3]
}
 8003210:	37b8      	adds	r7, #184	@ 0xb8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	20000004 	.word	0x20000004
 800321c:	3a83126f 	.word	0x3a83126f
 8003220:	20000008 	.word	0x20000008
 8003224:	2000041c 	.word	0x2000041c
 8003228:	20000420 	.word	0x20000420
 800322c:	20000424 	.word	0x20000424

08003230 <MadgwickAHRSupdateIMU>:

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az) {
 8003230:	b580      	push	{r7, lr}
 8003232:	b09c      	sub	sp, #112	@ 0x70
 8003234:	af00      	add	r7, sp, #0
 8003236:	ed87 0a05 	vstr	s0, [r7, #20]
 800323a:	edc7 0a04 	vstr	s1, [r7, #16]
 800323e:	ed87 1a03 	vstr	s2, [r7, #12]
 8003242:	edc7 1a02 	vstr	s3, [r7, #8]
 8003246:	ed87 2a01 	vstr	s4, [r7, #4]
 800324a:	edc7 2a00 	vstr	s5, [r7]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 800324e:	4bec      	ldr	r3, [pc, #944]	@ (8003600 <MadgwickAHRSupdateIMU+0x3d0>)
 8003250:	edd3 7a00 	vldr	s15, [r3]
 8003254:	eeb1 7a67 	vneg.f32	s14, s15
 8003258:	edd7 7a05 	vldr	s15, [r7, #20]
 800325c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003260:	4be8      	ldr	r3, [pc, #928]	@ (8003604 <MadgwickAHRSupdateIMU+0x3d4>)
 8003262:	edd3 6a00 	vldr	s13, [r3]
 8003266:	edd7 7a04 	vldr	s15, [r7, #16]
 800326a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800326e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003272:	4be5      	ldr	r3, [pc, #916]	@ (8003608 <MadgwickAHRSupdateIMU+0x3d8>)
 8003274:	edd3 6a00 	vldr	s13, [r3]
 8003278:	edd7 7a03 	vldr	s15, [r7, #12]
 800327c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003280:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003284:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003288:	ee67 7a87 	vmul.f32	s15, s15, s14
 800328c:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8003290:	4bde      	ldr	r3, [pc, #888]	@ (800360c <MadgwickAHRSupdateIMU+0x3dc>)
 8003292:	ed93 7a00 	vldr	s14, [r3]
 8003296:	edd7 7a05 	vldr	s15, [r7, #20]
 800329a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800329e:	4bd9      	ldr	r3, [pc, #868]	@ (8003604 <MadgwickAHRSupdateIMU+0x3d4>)
 80032a0:	edd3 6a00 	vldr	s13, [r3]
 80032a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80032a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032b0:	4bd5      	ldr	r3, [pc, #852]	@ (8003608 <MadgwickAHRSupdateIMU+0x3d8>)
 80032b2:	edd3 6a00 	vldr	s13, [r3]
 80032b6:	edd7 7a04 	vldr	s15, [r7, #16]
 80032ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032c2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80032c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032ca:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80032ce:	4bcf      	ldr	r3, [pc, #828]	@ (800360c <MadgwickAHRSupdateIMU+0x3dc>)
 80032d0:	ed93 7a00 	vldr	s14, [r3]
 80032d4:	edd7 7a04 	vldr	s15, [r7, #16]
 80032d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032dc:	4bc8      	ldr	r3, [pc, #800]	@ (8003600 <MadgwickAHRSupdateIMU+0x3d0>)
 80032de:	edd3 6a00 	vldr	s13, [r3]
 80032e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80032e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032ea:	ee37 7a67 	vsub.f32	s14, s14, s15
 80032ee:	4bc6      	ldr	r3, [pc, #792]	@ (8003608 <MadgwickAHRSupdateIMU+0x3d8>)
 80032f0:	edd3 6a00 	vldr	s13, [r3]
 80032f4:	edd7 7a05 	vldr	s15, [r7, #20]
 80032f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003300:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003304:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003308:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 800330c:	4bbf      	ldr	r3, [pc, #764]	@ (800360c <MadgwickAHRSupdateIMU+0x3dc>)
 800330e:	ed93 7a00 	vldr	s14, [r3]
 8003312:	edd7 7a03 	vldr	s15, [r7, #12]
 8003316:	ee27 7a27 	vmul.f32	s14, s14, s15
 800331a:	4bb9      	ldr	r3, [pc, #740]	@ (8003600 <MadgwickAHRSupdateIMU+0x3d0>)
 800331c:	edd3 6a00 	vldr	s13, [r3]
 8003320:	edd7 7a04 	vldr	s15, [r7, #16]
 8003324:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003328:	ee37 7a27 	vadd.f32	s14, s14, s15
 800332c:	4bb5      	ldr	r3, [pc, #724]	@ (8003604 <MadgwickAHRSupdateIMU+0x3d4>)
 800332e:	edd3 6a00 	vldr	s13, [r3]
 8003332:	edd7 7a05 	vldr	s15, [r7, #20]
 8003336:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800333a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800333e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003342:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003346:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 800334a:	edd7 7a02 	vldr	s15, [r7, #8]
 800334e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003356:	d10e      	bne.n	8003376 <MadgwickAHRSupdateIMU+0x146>
 8003358:	edd7 7a01 	vldr	s15, [r7, #4]
 800335c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003364:	d107      	bne.n	8003376 <MadgwickAHRSupdateIMU+0x146>
 8003366:	edd7 7a00 	vldr	s15, [r7]
 800336a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800336e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003372:	f000 81e5 	beq.w	8003740 <MadgwickAHRSupdateIMU+0x510>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8003376:	edd7 7a02 	vldr	s15, [r7, #8]
 800337a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800337e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003382:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003386:	ee37 7a27 	vadd.f32	s14, s14, s15
 800338a:	edd7 7a00 	vldr	s15, [r7]
 800338e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003392:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003396:	eeb0 0a67 	vmov.f32	s0, s15
 800339a:	f000 fa6d 	bl	8003878 <invSqrt>
 800339e:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		ax *= recipNorm;
 80033a2:	ed97 7a02 	vldr	s14, [r7, #8]
 80033a6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80033aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033ae:	edc7 7a02 	vstr	s15, [r7, #8]
		ay *= recipNorm;
 80033b2:	ed97 7a01 	vldr	s14, [r7, #4]
 80033b6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80033ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033be:	edc7 7a01 	vstr	s15, [r7, #4]
		az *= recipNorm;   
 80033c2:	ed97 7a00 	vldr	s14, [r7]
 80033c6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80033ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033ce:	edc7 7a00 	vstr	s15, [r7]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 80033d2:	4b8e      	ldr	r3, [pc, #568]	@ (800360c <MadgwickAHRSupdateIMU+0x3dc>)
 80033d4:	edd3 7a00 	vldr	s15, [r3]
 80033d8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80033dc:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		_2q1 = 2.0f * q1;
 80033e0:	4b87      	ldr	r3, [pc, #540]	@ (8003600 <MadgwickAHRSupdateIMU+0x3d0>)
 80033e2:	edd3 7a00 	vldr	s15, [r3]
 80033e6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80033ea:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
		_2q2 = 2.0f * q2;
 80033ee:	4b85      	ldr	r3, [pc, #532]	@ (8003604 <MadgwickAHRSupdateIMU+0x3d4>)
 80033f0:	edd3 7a00 	vldr	s15, [r3]
 80033f4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80033f8:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		_2q3 = 2.0f * q3;
 80033fc:	4b82      	ldr	r3, [pc, #520]	@ (8003608 <MadgwickAHRSupdateIMU+0x3d8>)
 80033fe:	edd3 7a00 	vldr	s15, [r3]
 8003402:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003406:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_4q0 = 4.0f * q0;
 800340a:	4b80      	ldr	r3, [pc, #512]	@ (800360c <MadgwickAHRSupdateIMU+0x3dc>)
 800340c:	edd3 7a00 	vldr	s15, [r3]
 8003410:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003414:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003418:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
		_4q1 = 4.0f * q1;
 800341c:	4b78      	ldr	r3, [pc, #480]	@ (8003600 <MadgwickAHRSupdateIMU+0x3d0>)
 800341e:	edd3 7a00 	vldr	s15, [r3]
 8003422:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003426:	ee67 7a87 	vmul.f32	s15, s15, s14
 800342a:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_4q2 = 4.0f * q2;
 800342e:	4b75      	ldr	r3, [pc, #468]	@ (8003604 <MadgwickAHRSupdateIMU+0x3d4>)
 8003430:	edd3 7a00 	vldr	s15, [r3]
 8003434:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003438:	ee67 7a87 	vmul.f32	s15, s15, s14
 800343c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		_8q1 = 8.0f * q1;
 8003440:	4b6f      	ldr	r3, [pc, #444]	@ (8003600 <MadgwickAHRSupdateIMU+0x3d0>)
 8003442:	edd3 7a00 	vldr	s15, [r3]
 8003446:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800344a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800344e:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		_8q2 = 8.0f * q2;
 8003452:	4b6c      	ldr	r3, [pc, #432]	@ (8003604 <MadgwickAHRSupdateIMU+0x3d4>)
 8003454:	edd3 7a00 	vldr	s15, [r3]
 8003458:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800345c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003460:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		q0q0 = q0 * q0;
 8003464:	4b69      	ldr	r3, [pc, #420]	@ (800360c <MadgwickAHRSupdateIMU+0x3dc>)
 8003466:	ed93 7a00 	vldr	s14, [r3]
 800346a:	4b68      	ldr	r3, [pc, #416]	@ (800360c <MadgwickAHRSupdateIMU+0x3dc>)
 800346c:	edd3 7a00 	vldr	s15, [r3]
 8003470:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003474:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		q1q1 = q1 * q1;
 8003478:	4b61      	ldr	r3, [pc, #388]	@ (8003600 <MadgwickAHRSupdateIMU+0x3d0>)
 800347a:	ed93 7a00 	vldr	s14, [r3]
 800347e:	4b60      	ldr	r3, [pc, #384]	@ (8003600 <MadgwickAHRSupdateIMU+0x3d0>)
 8003480:	edd3 7a00 	vldr	s15, [r3]
 8003484:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003488:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		q2q2 = q2 * q2;
 800348c:	4b5d      	ldr	r3, [pc, #372]	@ (8003604 <MadgwickAHRSupdateIMU+0x3d4>)
 800348e:	ed93 7a00 	vldr	s14, [r3]
 8003492:	4b5c      	ldr	r3, [pc, #368]	@ (8003604 <MadgwickAHRSupdateIMU+0x3d4>)
 8003494:	edd3 7a00 	vldr	s15, [r3]
 8003498:	ee67 7a27 	vmul.f32	s15, s14, s15
 800349c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		q3q3 = q3 * q3;
 80034a0:	4b59      	ldr	r3, [pc, #356]	@ (8003608 <MadgwickAHRSupdateIMU+0x3d8>)
 80034a2:	ed93 7a00 	vldr	s14, [r3]
 80034a6:	4b58      	ldr	r3, [pc, #352]	@ (8003608 <MadgwickAHRSupdateIMU+0x3d8>)
 80034a8:	edd3 7a00 	vldr	s15, [r3]
 80034ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034b0:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 80034b4:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80034b8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80034bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034c0:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 80034c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80034c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034d0:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 80034d4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80034d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034e0:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 80034e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80034e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034f0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80034f4:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 80034f8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80034fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003500:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8003504:	edd7 7a02 	vldr	s15, [r7, #8]
 8003508:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800350c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003510:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003514:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8003518:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800351c:	4b38      	ldr	r3, [pc, #224]	@ (8003600 <MadgwickAHRSupdateIMU+0x3d0>)
 800351e:	edd3 7a00 	vldr	s15, [r3]
 8003522:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003526:	ee37 7a27 	vadd.f32	s14, s14, s15
 800352a:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 800352e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003532:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003536:	ee37 7a67 	vsub.f32	s14, s14, s15
 800353a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800353e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003542:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8003546:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800354a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800354e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003552:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8003556:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800355a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800355e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003562:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8003566:	edd7 7a00 	vldr	s15, [r7]
 800356a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800356e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003572:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8003576:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800357a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800357e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003582:	4b20      	ldr	r3, [pc, #128]	@ (8003604 <MadgwickAHRSupdateIMU+0x3d4>)
 8003584:	edd3 7a00 	vldr	s15, [r3]
 8003588:	ee27 7a27 	vmul.f32	s14, s14, s15
 800358c:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8003590:	edd7 7a02 	vldr	s15, [r7, #8]
 8003594:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003598:	ee37 7a27 	vadd.f32	s14, s14, s15
 800359c:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 80035a0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80035a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035ac:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 80035b0:	edd7 7a01 	vldr	s15, [r7, #4]
 80035b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035bc:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80035c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035c4:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 80035c8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80035cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035d4:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 80035d8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80035dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035e4:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 80035e8:	edd7 7a00 	vldr	s15, [r7]
 80035ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035f4:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80035f8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80035fc:	e008      	b.n	8003610 <MadgwickAHRSupdateIMU+0x3e0>
 80035fe:	bf00      	nop
 8003600:	2000041c 	.word	0x2000041c
 8003604:	20000420 	.word	0x20000420
 8003608:	20000424 	.word	0x20000424
 800360c:	20000008 	.word	0x20000008
 8003610:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003614:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003618:	4b91      	ldr	r3, [pc, #580]	@ (8003860 <MadgwickAHRSupdateIMU+0x630>)
 800361a:	edd3 7a00 	vldr	s15, [r3]
 800361e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003622:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8003626:	edd7 7a02 	vldr	s15, [r7, #8]
 800362a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800362e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003632:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003636:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800363a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800363e:	4b88      	ldr	r3, [pc, #544]	@ (8003860 <MadgwickAHRSupdateIMU+0x630>)
 8003640:	edd3 7a00 	vldr	s15, [r3]
 8003644:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003648:	ee37 7a27 	vadd.f32	s14, s14, s15
 800364c:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8003650:	edd7 7a01 	vldr	s15, [r7, #4]
 8003654:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003658:	ee77 7a67 	vsub.f32	s15, s14, s15
 800365c:	edc7 7a06 	vstr	s15, [r7, #24]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8003660:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003664:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003668:	edd7 7a08 	vldr	s15, [r7, #32]
 800366c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003670:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003674:	edd7 7a07 	vldr	s15, [r7, #28]
 8003678:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800367c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003680:	edd7 7a06 	vldr	s15, [r7, #24]
 8003684:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003688:	ee77 7a27 	vadd.f32	s15, s14, s15
 800368c:	eeb0 0a67 	vmov.f32	s0, s15
 8003690:	f000 f8f2 	bl	8003878 <invSqrt>
 8003694:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		s0 *= recipNorm;
 8003698:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800369c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80036a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036a4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 *= recipNorm;
 80036a8:	ed97 7a08 	vldr	s14, [r7, #32]
 80036ac:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80036b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036b4:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 *= recipNorm;
 80036b8:	ed97 7a07 	vldr	s14, [r7, #28]
 80036bc:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80036c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036c4:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 *= recipNorm;
 80036c8:	ed97 7a06 	vldr	s14, [r7, #24]
 80036cc:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80036d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036d4:	edc7 7a06 	vstr	s15, [r7, #24]

		// Apply feedback step
		qDot1 -= beta * s0;
 80036d8:	4b62      	ldr	r3, [pc, #392]	@ (8003864 <MadgwickAHRSupdateIMU+0x634>)
 80036da:	ed93 7a00 	vldr	s14, [r3]
 80036de:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80036e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036e6:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 80036ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036ee:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		qDot2 -= beta * s1;
 80036f2:	4b5c      	ldr	r3, [pc, #368]	@ (8003864 <MadgwickAHRSupdateIMU+0x634>)
 80036f4:	ed93 7a00 	vldr	s14, [r3]
 80036f8:	edd7 7a08 	vldr	s15, [r7, #32]
 80036fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003700:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8003704:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003708:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
		qDot3 -= beta * s2;
 800370c:	4b55      	ldr	r3, [pc, #340]	@ (8003864 <MadgwickAHRSupdateIMU+0x634>)
 800370e:	ed93 7a00 	vldr	s14, [r3]
 8003712:	edd7 7a07 	vldr	s15, [r7, #28]
 8003716:	ee67 7a27 	vmul.f32	s15, s14, s15
 800371a:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 800371e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003722:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
		qDot4 -= beta * s3;
 8003726:	4b4f      	ldr	r3, [pc, #316]	@ (8003864 <MadgwickAHRSupdateIMU+0x634>)
 8003728:	ed93 7a00 	vldr	s14, [r3]
 800372c:	edd7 7a06 	vldr	s15, [r7, #24]
 8003730:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003734:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8003738:	ee77 7a67 	vsub.f32	s15, s14, s15
 800373c:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 8003740:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8003744:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8003868 <MadgwickAHRSupdateIMU+0x638>
 8003748:	ee27 7a87 	vmul.f32	s14, s15, s14
 800374c:	4b47      	ldr	r3, [pc, #284]	@ (800386c <MadgwickAHRSupdateIMU+0x63c>)
 800374e:	edd3 7a00 	vldr	s15, [r3]
 8003752:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003756:	4b45      	ldr	r3, [pc, #276]	@ (800386c <MadgwickAHRSupdateIMU+0x63c>)
 8003758:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 800375c:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8003760:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8003868 <MadgwickAHRSupdateIMU+0x638>
 8003764:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003768:	4b41      	ldr	r3, [pc, #260]	@ (8003870 <MadgwickAHRSupdateIMU+0x640>)
 800376a:	edd3 7a00 	vldr	s15, [r3]
 800376e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003772:	4b3f      	ldr	r3, [pc, #252]	@ (8003870 <MadgwickAHRSupdateIMU+0x640>)
 8003774:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 8003778:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800377c:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8003868 <MadgwickAHRSupdateIMU+0x638>
 8003780:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003784:	4b3b      	ldr	r3, [pc, #236]	@ (8003874 <MadgwickAHRSupdateIMU+0x644>)
 8003786:	edd3 7a00 	vldr	s15, [r3]
 800378a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800378e:	4b39      	ldr	r3, [pc, #228]	@ (8003874 <MadgwickAHRSupdateIMU+0x644>)
 8003790:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 8003794:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8003798:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8003868 <MadgwickAHRSupdateIMU+0x638>
 800379c:	ee27 7a87 	vmul.f32	s14, s15, s14
 80037a0:	4b2f      	ldr	r3, [pc, #188]	@ (8003860 <MadgwickAHRSupdateIMU+0x630>)
 80037a2:	edd3 7a00 	vldr	s15, [r3]
 80037a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037aa:	4b2d      	ldr	r3, [pc, #180]	@ (8003860 <MadgwickAHRSupdateIMU+0x630>)
 80037ac:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 80037b0:	4b2e      	ldr	r3, [pc, #184]	@ (800386c <MadgwickAHRSupdateIMU+0x63c>)
 80037b2:	ed93 7a00 	vldr	s14, [r3]
 80037b6:	4b2d      	ldr	r3, [pc, #180]	@ (800386c <MadgwickAHRSupdateIMU+0x63c>)
 80037b8:	edd3 7a00 	vldr	s15, [r3]
 80037bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037c0:	4b2b      	ldr	r3, [pc, #172]	@ (8003870 <MadgwickAHRSupdateIMU+0x640>)
 80037c2:	edd3 6a00 	vldr	s13, [r3]
 80037c6:	4b2a      	ldr	r3, [pc, #168]	@ (8003870 <MadgwickAHRSupdateIMU+0x640>)
 80037c8:	edd3 7a00 	vldr	s15, [r3]
 80037cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80037d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037d4:	4b27      	ldr	r3, [pc, #156]	@ (8003874 <MadgwickAHRSupdateIMU+0x644>)
 80037d6:	edd3 6a00 	vldr	s13, [r3]
 80037da:	4b26      	ldr	r3, [pc, #152]	@ (8003874 <MadgwickAHRSupdateIMU+0x644>)
 80037dc:	edd3 7a00 	vldr	s15, [r3]
 80037e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80037e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037e8:	4b1d      	ldr	r3, [pc, #116]	@ (8003860 <MadgwickAHRSupdateIMU+0x630>)
 80037ea:	edd3 6a00 	vldr	s13, [r3]
 80037ee:	4b1c      	ldr	r3, [pc, #112]	@ (8003860 <MadgwickAHRSupdateIMU+0x630>)
 80037f0:	edd3 7a00 	vldr	s15, [r3]
 80037f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80037f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037fc:	eeb0 0a67 	vmov.f32	s0, s15
 8003800:	f000 f83a 	bl	8003878 <invSqrt>
 8003804:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
	q0 *= recipNorm;
 8003808:	4b18      	ldr	r3, [pc, #96]	@ (800386c <MadgwickAHRSupdateIMU+0x63c>)
 800380a:	ed93 7a00 	vldr	s14, [r3]
 800380e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003812:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003816:	4b15      	ldr	r3, [pc, #84]	@ (800386c <MadgwickAHRSupdateIMU+0x63c>)
 8003818:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 800381c:	4b14      	ldr	r3, [pc, #80]	@ (8003870 <MadgwickAHRSupdateIMU+0x640>)
 800381e:	ed93 7a00 	vldr	s14, [r3]
 8003822:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800382a:	4b11      	ldr	r3, [pc, #68]	@ (8003870 <MadgwickAHRSupdateIMU+0x640>)
 800382c:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 8003830:	4b10      	ldr	r3, [pc, #64]	@ (8003874 <MadgwickAHRSupdateIMU+0x644>)
 8003832:	ed93 7a00 	vldr	s14, [r3]
 8003836:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800383a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800383e:	4b0d      	ldr	r3, [pc, #52]	@ (8003874 <MadgwickAHRSupdateIMU+0x644>)
 8003840:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 8003844:	4b06      	ldr	r3, [pc, #24]	@ (8003860 <MadgwickAHRSupdateIMU+0x630>)
 8003846:	ed93 7a00 	vldr	s14, [r3]
 800384a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800384e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003852:	4b03      	ldr	r3, [pc, #12]	@ (8003860 <MadgwickAHRSupdateIMU+0x630>)
 8003854:	edc3 7a00 	vstr	s15, [r3]
}
 8003858:	bf00      	nop
 800385a:	3770      	adds	r7, #112	@ 0x70
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}
 8003860:	20000424 	.word	0x20000424
 8003864:	20000004 	.word	0x20000004
 8003868:	3a83126f 	.word	0x3a83126f
 800386c:	20000008 	.word	0x20000008
 8003870:	2000041c 	.word	0x2000041c
 8003874:	20000420 	.word	0x20000420

08003878 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 8003878:	b480      	push	{r7}
 800387a:	b087      	sub	sp, #28
 800387c:	af00      	add	r7, sp, #0
 800387e:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8003882:	edd7 7a01 	vldr	s15, [r7, #4]
 8003886:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800388a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800388e:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8003896:	f107 0310 	add.w	r3, r7, #16
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	105a      	asrs	r2, r3, #1
 80038a2:	4b12      	ldr	r3, [pc, #72]	@ (80038ec <invSqrt+0x74>)
 80038a4:	1a9b      	subs	r3, r3, r2
 80038a6:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 80038a8:	f107 030c 	add.w	r3, r7, #12
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 80038b0:	ed97 7a04 	vldr	s14, [r7, #16]
 80038b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80038b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80038bc:	edd7 7a04 	vldr	s15, [r7, #16]
 80038c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038c4:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80038c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80038cc:	edd7 7a04 	vldr	s15, [r7, #16]
 80038d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038d4:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	ee07 3a90 	vmov	s15, r3
}
 80038de:	eeb0 0a67 	vmov.f32	s0, s15
 80038e2:	371c      	adds	r7, #28
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr
 80038ec:	5f3759df 	.word	0x5f3759df

080038f0 <battery_adc_start>:
float actual_vref = VREFINT_CAL_VREF;
float adc_in0 = 0.0f;

uint8_t battery_adc_ready = 0;

void battery_adc_start() {
 80038f0:	b580      	push	{r7, lr}
 80038f2:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 80038f4:	2202      	movs	r2, #2
 80038f6:	4903      	ldr	r1, [pc, #12]	@ (8003904 <battery_adc_start+0x14>)
 80038f8:	4803      	ldr	r0, [pc, #12]	@ (8003908 <battery_adc_start+0x18>)
 80038fa:	f003 f853 	bl	80069a4 <HAL_ADC_Start_DMA>
}
 80038fe:	bf00      	nop
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	20000428 	.word	0x20000428
 8003908:	200025b4 	.word	0x200025b4

0800390c <battery_calculate_voltage>:

float battery_calculate_voltage() {
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
	uint16_t raw_in0   = adc_buf[0];
 8003912:	4b1d      	ldr	r3, [pc, #116]	@ (8003988 <battery_calculate_voltage+0x7c>)
 8003914:	881b      	ldrh	r3, [r3, #0]
 8003916:	80fb      	strh	r3, [r7, #6]
	uint16_t raw_vref  = adc_buf[1];
 8003918:	4b1b      	ldr	r3, [pc, #108]	@ (8003988 <battery_calculate_voltage+0x7c>)
 800391a:	885b      	ldrh	r3, [r3, #2]
 800391c:	80bb      	strh	r3, [r7, #4]
	uint16_t vref_cal  = *VREFINT_CAL_ADDR;
 800391e:	4b1b      	ldr	r3, [pc, #108]	@ (800398c <battery_calculate_voltage+0x80>)
 8003920:	881b      	ldrh	r3, [r3, #0]
 8003922:	807b      	strh	r3, [r7, #2]

	actual_vref = VREFINT_CAL_VREF * 0.001f * ((float)vref_cal / (float)raw_vref);
 8003924:	887b      	ldrh	r3, [r7, #2]
 8003926:	ee07 3a90 	vmov	s15, r3
 800392a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800392e:	88bb      	ldrh	r3, [r7, #4]
 8003930:	ee07 3a90 	vmov	s15, r3
 8003934:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003938:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800393c:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8003990 <battery_calculate_voltage+0x84>
 8003940:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003944:	4b13      	ldr	r3, [pc, #76]	@ (8003994 <battery_calculate_voltage+0x88>)
 8003946:	edc3 7a00 	vstr	s15, [r3]

	adc_in0 = ((float)raw_in0 / ADC_RESOLUTION) * actual_vref;
 800394a:	88fb      	ldrh	r3, [r7, #6]
 800394c:	ee07 3a90 	vmov	s15, r3
 8003950:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003954:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8003998 <battery_calculate_voltage+0x8c>
 8003958:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800395c:	4b0d      	ldr	r3, [pc, #52]	@ (8003994 <battery_calculate_voltage+0x88>)
 800395e:	edd3 7a00 	vldr	s15, [r3]
 8003962:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003966:	4b0d      	ldr	r3, [pc, #52]	@ (800399c <battery_calculate_voltage+0x90>)
 8003968:	edc3 7a00 	vstr	s15, [r3]

	return adc_in0 * BATTERY_DIVIDER_RATIO;
 800396c:	4b0b      	ldr	r3, [pc, #44]	@ (800399c <battery_calculate_voltage+0x90>)
 800396e:	edd3 7a00 	vldr	s15, [r3]
 8003972:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80039a0 <battery_calculate_voltage+0x94>
 8003976:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800397a:	eeb0 0a67 	vmov.f32	s0, s15
 800397e:	370c      	adds	r7, #12
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr
 8003988:	20000428 	.word	0x20000428
 800398c:	1fff7a2a 	.word	0x1fff7a2a
 8003990:	40533334 	.word	0x40533334
 8003994:	2000000c 	.word	0x2000000c
 8003998:	457ff000 	.word	0x457ff000
 800399c:	2000042c 	.word	0x2000042c
 80039a0:	408aaaab 	.word	0x408aaaab

080039a4 <battery_update_voltage>:

void battery_update_voltage(float* vbat) {
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
	if (battery_adc_ready) {
 80039ac:	4b08      	ldr	r3, [pc, #32]	@ (80039d0 <battery_update_voltage+0x2c>)
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d009      	beq.n	80039c8 <battery_update_voltage+0x24>
		battery_adc_ready = 0;
 80039b4:	4b06      	ldr	r3, [pc, #24]	@ (80039d0 <battery_update_voltage+0x2c>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	701a      	strb	r2, [r3, #0]
		*vbat = battery_calculate_voltage();
 80039ba:	f7ff ffa7 	bl	800390c <battery_calculate_voltage>
 80039be:	eef0 7a40 	vmov.f32	s15, s0
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	edc3 7a00 	vstr	s15, [r3]
	}
}
 80039c8:	bf00      	nop
 80039ca:	3708      	adds	r7, #8
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}
 80039d0:	20000430 	.word	0x20000430

080039d4 <HAL_ADC_ConvCpltCallback>:

extern void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80039d4:	b480      	push	{r7}
 80039d6:	b083      	sub	sp, #12
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1) {
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a05      	ldr	r2, [pc, #20]	@ (80039f8 <HAL_ADC_ConvCpltCallback+0x24>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d102      	bne.n	80039ec <HAL_ADC_ConvCpltCallback+0x18>
		battery_adc_ready = 1;
 80039e6:	4b05      	ldr	r3, [pc, #20]	@ (80039fc <HAL_ADC_ConvCpltCallback+0x28>)
 80039e8:	2201      	movs	r2, #1
 80039ea:	701a      	strb	r2, [r3, #0]
	}
}
 80039ec:	bf00      	nop
 80039ee:	370c      	adds	r7, #12
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr
 80039f8:	40012000 	.word	0x40012000
 80039fc:	20000430 	.word	0x20000430

08003a00 <trim_spaces>:
		float FLT_val;
		char STR_val[TOKEN_STRING_SIZE];
	} value;
} token;

static char* trim_spaces(char* str) {
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b084      	sub	sp, #16
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
	while (isspace((unsigned char) *str)) str++;
 8003a08:	e002      	b.n	8003a10 <trim_spaces+0x10>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	3301      	adds	r3, #1
 8003a0e:	607b      	str	r3, [r7, #4]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	781b      	ldrb	r3, [r3, #0]
 8003a14:	3301      	adds	r3, #1
 8003a16:	4a18      	ldr	r2, [pc, #96]	@ (8003a78 <trim_spaces+0x78>)
 8003a18:	4413      	add	r3, r2
 8003a1a:	781b      	ldrb	r3, [r3, #0]
 8003a1c:	f003 0308 	and.w	r3, r3, #8
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d1f2      	bne.n	8003a0a <trim_spaces+0xa>
	if (*str == 0) return str;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d101      	bne.n	8003a30 <trim_spaces+0x30>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	e01e      	b.n	8003a6e <trim_spaces+0x6e>

	char* end = str + strlen(str) - 1;
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f7fc fc2d 	bl	8000290 <strlen>
 8003a36:	4603      	mov	r3, r0
 8003a38:	3b01      	subs	r3, #1
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	60fb      	str	r3, [r7, #12]
	while (end > str && isspace((unsigned char) *end)) end--;
 8003a40:	e002      	b.n	8003a48 <trim_spaces+0x48>
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	3b01      	subs	r3, #1
 8003a46:	60fb      	str	r3, [r7, #12]
 8003a48:	68fa      	ldr	r2, [r7, #12]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d909      	bls.n	8003a64 <trim_spaces+0x64>
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	3301      	adds	r3, #1
 8003a56:	4a08      	ldr	r2, [pc, #32]	@ (8003a78 <trim_spaces+0x78>)
 8003a58:	4413      	add	r3, r2
 8003a5a:	781b      	ldrb	r3, [r3, #0]
 8003a5c:	f003 0308 	and.w	r3, r3, #8
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d1ee      	bne.n	8003a42 <trim_spaces+0x42>

	*(end + 1) = '\0';
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	3301      	adds	r3, #1
 8003a68:	2200      	movs	r2, #0
 8003a6a:	701a      	strb	r2, [r3, #0]

	return str;
 8003a6c:	687b      	ldr	r3, [r7, #4]
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3710      	adds	r7, #16
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	0801b390 	.word	0x0801b390

08003a7c <parse_token_line>:

uint8_t parse_token_line(const char* input, token *output) {
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b0aa      	sub	sp, #168	@ 0xa8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	6039      	str	r1, [r7, #0]
	if (!input || !output) return 0;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d002      	beq.n	8003a92 <parse_token_line+0x16>
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d101      	bne.n	8003a96 <parse_token_line+0x1a>
 8003a92:	2300      	movs	r3, #0
 8003a94:	e0e0      	b.n	8003c58 <parse_token_line+0x1dc>

	char line[MAX_LINE_LENGTH];
	strncpy(line, input, MAX_LINE_LENGTH);
 8003a96:	f107 0310 	add.w	r3, r7, #16
 8003a9a:	2280      	movs	r2, #128	@ 0x80
 8003a9c:	6879      	ldr	r1, [r7, #4]
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f013 ffb7 	bl	8017a12 <strncpy>
	line[MAX_LINE_LENGTH - 1] = '\0';
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

	char* comment = strpbrk(line, "#");
 8003aaa:	f107 0310 	add.w	r3, r7, #16
 8003aae:	2123      	movs	r1, #35	@ 0x23
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f013 ff8f 	bl	80179d4 <strchr>
 8003ab6:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
	if (comment) *comment = '\0';
 8003aba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d003      	beq.n	8003aca <parse_token_line+0x4e>
 8003ac2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	701a      	strb	r2, [r3, #0]

	char* equal_sign = strchr(line, '=');
 8003aca:	f107 0310 	add.w	r3, r7, #16
 8003ace:	213d      	movs	r1, #61	@ 0x3d
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f013 ff7f 	bl	80179d4 <strchr>
 8003ad6:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
	if (!equal_sign) return 0;
 8003ada:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d101      	bne.n	8003ae6 <parse_token_line+0x6a>
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	e0b8      	b.n	8003c58 <parse_token_line+0x1dc>

	*equal_sign = '\0';
 8003ae6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003aea:	2200      	movs	r2, #0
 8003aec:	701a      	strb	r2, [r3, #0]
	char* key = trim_spaces(line);
 8003aee:	f107 0310 	add.w	r3, r7, #16
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7ff ff84 	bl	8003a00 <trim_spaces>
 8003af8:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
	char* value = trim_spaces(equal_sign + 1);
 8003afc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003b00:	3301      	adds	r3, #1
 8003b02:	4618      	mov	r0, r3
 8003b04:	f7ff ff7c 	bl	8003a00 <trim_spaces>
 8003b08:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

	if (strlen(key) == 0 || strlen(value) == 0) return 0;
 8003b0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003b10:	781b      	ldrb	r3, [r3, #0]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d004      	beq.n	8003b20 <parse_token_line+0xa4>
 8003b16:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d101      	bne.n	8003b24 <parse_token_line+0xa8>
 8003b20:	2300      	movs	r3, #0
 8003b22:	e099      	b.n	8003c58 <parse_token_line+0x1dc>

	strncpy(output->key, key, TOKEN_STRING_SIZE);
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	2240      	movs	r2, #64	@ 0x40
 8003b28:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f013 ff70 	bl	8017a12 <strncpy>
	output->key[TOKEN_STRING_SIZE - 1] = '\0';
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	2200      	movs	r2, #0
 8003b36:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f

	// strings
	if (value[0] == '"' && value[strlen(value) - 1] == '"') {
 8003b3a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	2b22      	cmp	r3, #34	@ 0x22
 8003b42:	d12d      	bne.n	8003ba0 <parse_token_line+0x124>
 8003b44:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003b48:	f7fc fba2 	bl	8000290 <strlen>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	3b01      	subs	r3, #1
 8003b50:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8003b54:	4413      	add	r3, r2
 8003b56:	781b      	ldrb	r3, [r3, #0]
 8003b58:	2b22      	cmp	r3, #34	@ 0x22
 8003b5a:	d121      	bne.n	8003ba0 <parse_token_line+0x124>
		value[strlen(value) - 1] = '\0';
 8003b5c:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003b60:	f7fc fb96 	bl	8000290 <strlen>
 8003b64:	4603      	mov	r3, r0
 8003b66:	3b01      	subs	r3, #1
 8003b68:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8003b6c:	4413      	add	r3, r2
 8003b6e:	2200      	movs	r2, #0
 8003b70:	701a      	strb	r2, [r3, #0]
		value++;
 8003b72:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003b76:	3301      	adds	r3, #1
 8003b78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

		output->type = TOKEN_TYPE_STR;
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	2202      	movs	r2, #2
 8003b80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

		strncpy(output->value.STR_val, value, TOKEN_STRING_SIZE);
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	3344      	adds	r3, #68	@ 0x44
 8003b88:	2240      	movs	r2, #64	@ 0x40
 8003b8a:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f013 ff3f 	bl	8017a12 <strncpy>
		output->value.STR_val[TOKEN_STRING_SIZE - 1] = '\0';
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	2200      	movs	r2, #0
 8003b98:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83

		return 1;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e05b      	b.n	8003c58 <parse_token_line+0x1dc>
	}

	// bools
	if (strcasecmp(value, "true") == 0) {
 8003ba0:	492f      	ldr	r1, [pc, #188]	@ (8003c60 <parse_token_line+0x1e4>)
 8003ba2:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003ba6:	f013 fef9 	bl	801799c <strcasecmp>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d108      	bne.n	8003bc2 <parse_token_line+0x146>
		output->type = TOKEN_TYPE_INT;
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		output->value.INT_val = 1;
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	645a      	str	r2, [r3, #68]	@ 0x44

		return 1;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e04a      	b.n	8003c58 <parse_token_line+0x1dc>
	} else if (strcasecmp(value, "false") == 0) {
 8003bc2:	4928      	ldr	r1, [pc, #160]	@ (8003c64 <parse_token_line+0x1e8>)
 8003bc4:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003bc8:	f013 fee8 	bl	801799c <strcasecmp>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d108      	bne.n	8003be4 <parse_token_line+0x168>
		output->type = TOKEN_TYPE_INT;
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		output->value.INT_val = 0;
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	645a      	str	r2, [r3, #68]	@ 0x44

		return 1;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e039      	b.n	8003c58 <parse_token_line+0x1dc>
	}

	// floats
	if (strchr(value, '.')) {
 8003be4:	212e      	movs	r1, #46	@ 0x2e
 8003be6:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003bea:	f013 fef3 	bl	80179d4 <strchr>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d018      	beq.n	8003c26 <parse_token_line+0x1aa>
		char* end;
		float val = strtof(value, &end);
 8003bf4:	f107 0308 	add.w	r3, r7, #8
 8003bf8:	4619      	mov	r1, r3
 8003bfa:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003bfe:	f013 f85f 	bl	8016cc0 <strtof>
 8003c02:	ed87 0a24 	vstr	s0, [r7, #144]	@ 0x90
		if (*end != '\0') return 0;
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	781b      	ldrb	r3, [r3, #0]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d001      	beq.n	8003c12 <parse_token_line+0x196>
 8003c0e:	2300      	movs	r3, #0
 8003c10:	e022      	b.n	8003c58 <parse_token_line+0x1dc>

		output->type = TOKEN_TYPE_FLT;
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	2201      	movs	r2, #1
 8003c16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		output->value.FLT_val = val;
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8003c20:	645a      	str	r2, [r3, #68]	@ 0x44

		return 1;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e018      	b.n	8003c58 <parse_token_line+0x1dc>
	}

	// ints
	char* end;
	long val = strtol(value, &end, 10);
 8003c26:	f107 030c 	add.w	r3, r7, #12
 8003c2a:	220a      	movs	r2, #10
 8003c2c:	4619      	mov	r1, r3
 8003c2e:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003c32:	f013 f923 	bl	8016e7c <strtol>
 8003c36:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
	if (*end != '\0') return 0;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d001      	beq.n	8003c46 <parse_token_line+0x1ca>
 8003c42:	2300      	movs	r3, #0
 8003c44:	e008      	b.n	8003c58 <parse_token_line+0x1dc>

	output->type = TOKEN_TYPE_INT;
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	output->value.INT_val = (INT_t)val;
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003c54:	645a      	str	r2, [r3, #68]	@ 0x44

	return 1;
 8003c56:	2301      	movs	r3, #1
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	37a8      	adds	r7, #168	@ 0xa8
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	0801aaa0 	.word	0x0801aaa0
 8003c64:	0801aaa8 	.word	0x0801aaa8

08003c68 <config_override_settings>:

uint8_t config_override_settings(const token* tok) {
 8003c68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c6a:	b085      	sub	sp, #20
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
	if (!tok || strlen(tok->key) == 0) return 0;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d003      	beq.n	8003c7e <config_override_settings+0x16>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d101      	bne.n	8003c82 <config_override_settings+0x1a>
 8003c7e:	2300      	movs	r3, #0
 8003c80:	e1b7      	b.n	8003ff2 <config_override_settings+0x38a>
                ((char*)&__name)[TOKEN_STRING_SIZE - 1] = '\0';	\
            }													\
            return 1;											\
        }

    SETTINGS
 8003c82:	2301      	movs	r3, #1
 8003c84:	73fb      	strb	r3, [r7, #15]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	4a9c      	ldr	r2, [pc, #624]	@ (8003efc <config_override_settings+0x294>)
 8003c8a:	4611      	mov	r1, r2
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f7fc fa9f 	bl	80001d0 <strcmp>
 8003c92:	4603      	mov	r3, r0
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d127      	bne.n	8003ce8 <config_override_settings+0x80>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c9e:	2b02      	cmp	r3, #2
 8003ca0:	d007      	beq.n	8003cb2 <config_override_settings+0x4a>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ca8:	2b02      	cmp	r3, #2
 8003caa:	d11d      	bne.n	8003ce8 <config_override_settings+0x80>
 8003cac:	7bfb      	ldrb	r3, [r7, #15]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d01a      	beq.n	8003ce8 <config_override_settings+0x80>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	3344      	adds	r3, #68	@ 0x44
 8003cb6:	4a92      	ldr	r2, [pc, #584]	@ (8003f00 <config_override_settings+0x298>)
 8003cb8:	461c      	mov	r4, r3
 8003cba:	4616      	mov	r6, r2
 8003cbc:	f104 0c40 	add.w	ip, r4, #64	@ 0x40
 8003cc0:	4635      	mov	r5, r6
 8003cc2:	4623      	mov	r3, r4
 8003cc4:	6818      	ldr	r0, [r3, #0]
 8003cc6:	6859      	ldr	r1, [r3, #4]
 8003cc8:	689a      	ldr	r2, [r3, #8]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003cce:	3410      	adds	r4, #16
 8003cd0:	3610      	adds	r6, #16
 8003cd2:	4564      	cmp	r4, ip
 8003cd4:	d1f4      	bne.n	8003cc0 <config_override_settings+0x58>
 8003cd6:	7bfb      	ldrb	r3, [r7, #15]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d003      	beq.n	8003ce4 <config_override_settings+0x7c>
 8003cdc:	4b88      	ldr	r3, [pc, #544]	@ (8003f00 <config_override_settings+0x298>)
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e184      	b.n	8003ff2 <config_override_settings+0x38a>
 8003ce8:	2300      	movs	r3, #0
 8003cea:	73fb      	strb	r3, [r7, #15]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	4a85      	ldr	r2, [pc, #532]	@ (8003f04 <config_override_settings+0x29c>)
 8003cf0:	4611      	mov	r1, r2
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7fc fa6c 	bl	80001d0 <strcmp>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d11a      	bne.n	8003d34 <config_override_settings+0xcc>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d007      	beq.n	8003d18 <config_override_settings+0xb0>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d110      	bne.n	8003d34 <config_override_settings+0xcc>
 8003d12:	7bfb      	ldrb	r3, [r7, #15]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d00d      	beq.n	8003d34 <config_override_settings+0xcc>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	3344      	adds	r3, #68	@ 0x44
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	461a      	mov	r2, r3
 8003d20:	4b79      	ldr	r3, [pc, #484]	@ (8003f08 <config_override_settings+0x2a0>)
 8003d22:	601a      	str	r2, [r3, #0]
 8003d24:	7bfb      	ldrb	r3, [r7, #15]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d002      	beq.n	8003d30 <config_override_settings+0xc8>
 8003d2a:	4b78      	ldr	r3, [pc, #480]	@ (8003f0c <config_override_settings+0x2a4>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	701a      	strb	r2, [r3, #0]
 8003d30:	2301      	movs	r3, #1
 8003d32:	e15e      	b.n	8003ff2 <config_override_settings+0x38a>
 8003d34:	2300      	movs	r3, #0
 8003d36:	73fb      	strb	r3, [r7, #15]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	4a75      	ldr	r2, [pc, #468]	@ (8003f10 <config_override_settings+0x2a8>)
 8003d3c:	4611      	mov	r1, r2
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f7fc fa46 	bl	80001d0 <strcmp>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d11a      	bne.n	8003d80 <config_override_settings+0x118>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d007      	beq.n	8003d64 <config_override_settings+0xfc>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	d110      	bne.n	8003d80 <config_override_settings+0x118>
 8003d5e:	7bfb      	ldrb	r3, [r7, #15]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d00d      	beq.n	8003d80 <config_override_settings+0x118>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	3344      	adds	r3, #68	@ 0x44
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	4b69      	ldr	r3, [pc, #420]	@ (8003f14 <config_override_settings+0x2ac>)
 8003d6e:	601a      	str	r2, [r3, #0]
 8003d70:	7bfb      	ldrb	r3, [r7, #15]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d002      	beq.n	8003d7c <config_override_settings+0x114>
 8003d76:	4b68      	ldr	r3, [pc, #416]	@ (8003f18 <config_override_settings+0x2b0>)
 8003d78:	2200      	movs	r2, #0
 8003d7a:	701a      	strb	r2, [r3, #0]
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e138      	b.n	8003ff2 <config_override_settings+0x38a>
 8003d80:	2300      	movs	r3, #0
 8003d82:	73fb      	strb	r3, [r7, #15]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	4a65      	ldr	r2, [pc, #404]	@ (8003f1c <config_override_settings+0x2b4>)
 8003d88:	4611      	mov	r1, r2
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f7fc fa20 	bl	80001d0 <strcmp>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d11a      	bne.n	8003dcc <config_override_settings+0x164>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d007      	beq.n	8003db0 <config_override_settings+0x148>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d110      	bne.n	8003dcc <config_override_settings+0x164>
 8003daa:	7bfb      	ldrb	r3, [r7, #15]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d00d      	beq.n	8003dcc <config_override_settings+0x164>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	3344      	adds	r3, #68	@ 0x44
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	461a      	mov	r2, r3
 8003db8:	4b59      	ldr	r3, [pc, #356]	@ (8003f20 <config_override_settings+0x2b8>)
 8003dba:	601a      	str	r2, [r3, #0]
 8003dbc:	7bfb      	ldrb	r3, [r7, #15]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d002      	beq.n	8003dc8 <config_override_settings+0x160>
 8003dc2:	4b58      	ldr	r3, [pc, #352]	@ (8003f24 <config_override_settings+0x2bc>)
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	701a      	strb	r2, [r3, #0]
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e112      	b.n	8003ff2 <config_override_settings+0x38a>
 8003dcc:	2300      	movs	r3, #0
 8003dce:	73fb      	strb	r3, [r7, #15]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	4a55      	ldr	r2, [pc, #340]	@ (8003f28 <config_override_settings+0x2c0>)
 8003dd4:	4611      	mov	r1, r2
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f7fc f9fa 	bl	80001d0 <strcmp>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d11a      	bne.n	8003e18 <config_override_settings+0x1b0>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d007      	beq.n	8003dfc <config_override_settings+0x194>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003df2:	2b02      	cmp	r3, #2
 8003df4:	d110      	bne.n	8003e18 <config_override_settings+0x1b0>
 8003df6:	7bfb      	ldrb	r3, [r7, #15]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d00d      	beq.n	8003e18 <config_override_settings+0x1b0>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	3344      	adds	r3, #68	@ 0x44
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	461a      	mov	r2, r3
 8003e04:	4b49      	ldr	r3, [pc, #292]	@ (8003f2c <config_override_settings+0x2c4>)
 8003e06:	601a      	str	r2, [r3, #0]
 8003e08:	7bfb      	ldrb	r3, [r7, #15]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d002      	beq.n	8003e14 <config_override_settings+0x1ac>
 8003e0e:	4b48      	ldr	r3, [pc, #288]	@ (8003f30 <config_override_settings+0x2c8>)
 8003e10:	2200      	movs	r2, #0
 8003e12:	701a      	strb	r2, [r3, #0]
 8003e14:	2301      	movs	r3, #1
 8003e16:	e0ec      	b.n	8003ff2 <config_override_settings+0x38a>
 8003e18:	2300      	movs	r3, #0
 8003e1a:	73fb      	strb	r3, [r7, #15]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	4a45      	ldr	r2, [pc, #276]	@ (8003f34 <config_override_settings+0x2cc>)
 8003e20:	4611      	mov	r1, r2
 8003e22:	4618      	mov	r0, r3
 8003e24:	f7fc f9d4 	bl	80001d0 <strcmp>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d11a      	bne.n	8003e64 <config_override_settings+0x1fc>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d007      	beq.n	8003e48 <config_override_settings+0x1e0>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d110      	bne.n	8003e64 <config_override_settings+0x1fc>
 8003e42:	7bfb      	ldrb	r3, [r7, #15]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d00d      	beq.n	8003e64 <config_override_settings+0x1fc>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	3344      	adds	r3, #68	@ 0x44
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	461a      	mov	r2, r3
 8003e50:	4b39      	ldr	r3, [pc, #228]	@ (8003f38 <config_override_settings+0x2d0>)
 8003e52:	601a      	str	r2, [r3, #0]
 8003e54:	7bfb      	ldrb	r3, [r7, #15]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d002      	beq.n	8003e60 <config_override_settings+0x1f8>
 8003e5a:	4b38      	ldr	r3, [pc, #224]	@ (8003f3c <config_override_settings+0x2d4>)
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	701a      	strb	r2, [r3, #0]
 8003e60:	2301      	movs	r3, #1
 8003e62:	e0c6      	b.n	8003ff2 <config_override_settings+0x38a>
 8003e64:	2300      	movs	r3, #0
 8003e66:	73fb      	strb	r3, [r7, #15]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	4a35      	ldr	r2, [pc, #212]	@ (8003f40 <config_override_settings+0x2d8>)
 8003e6c:	4611      	mov	r1, r2
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f7fc f9ae 	bl	80001d0 <strcmp>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d11a      	bne.n	8003eb0 <config_override_settings+0x248>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d007      	beq.n	8003e94 <config_override_settings+0x22c>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d110      	bne.n	8003eb0 <config_override_settings+0x248>
 8003e8e:	7bfb      	ldrb	r3, [r7, #15]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d00d      	beq.n	8003eb0 <config_override_settings+0x248>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	3344      	adds	r3, #68	@ 0x44
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	4b29      	ldr	r3, [pc, #164]	@ (8003f44 <config_override_settings+0x2dc>)
 8003e9e:	601a      	str	r2, [r3, #0]
 8003ea0:	7bfb      	ldrb	r3, [r7, #15]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d002      	beq.n	8003eac <config_override_settings+0x244>
 8003ea6:	4b28      	ldr	r3, [pc, #160]	@ (8003f48 <config_override_settings+0x2e0>)
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	701a      	strb	r2, [r3, #0]
 8003eac:	2301      	movs	r3, #1
 8003eae:	e0a0      	b.n	8003ff2 <config_override_settings+0x38a>
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	73fb      	strb	r3, [r7, #15]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	4a25      	ldr	r2, [pc, #148]	@ (8003f4c <config_override_settings+0x2e4>)
 8003eb8:	4611      	mov	r1, r2
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f7fc f988 	bl	80001d0 <strcmp>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d148      	bne.n	8003f58 <config_override_settings+0x2f0>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d007      	beq.n	8003ee0 <config_override_settings+0x278>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d13e      	bne.n	8003f58 <config_override_settings+0x2f0>
 8003eda:	7bfb      	ldrb	r3, [r7, #15]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d03b      	beq.n	8003f58 <config_override_settings+0x2f0>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	3344      	adds	r3, #68	@ 0x44
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	461a      	mov	r2, r3
 8003ee8:	4b19      	ldr	r3, [pc, #100]	@ (8003f50 <config_override_settings+0x2e8>)
 8003eea:	601a      	str	r2, [r3, #0]
 8003eec:	7bfb      	ldrb	r3, [r7, #15]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d002      	beq.n	8003ef8 <config_override_settings+0x290>
 8003ef2:	4b18      	ldr	r3, [pc, #96]	@ (8003f54 <config_override_settings+0x2ec>)
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	701a      	strb	r2, [r3, #0]
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e07a      	b.n	8003ff2 <config_override_settings+0x38a>
 8003efc:	0801aab7 	.word	0x0801aab7
 8003f00:	20000010 	.word	0x20000010
 8003f04:	0801aacb 	.word	0x0801aacb
 8003f08:	20000434 	.word	0x20000434
 8003f0c:	20000473 	.word	0x20000473
 8003f10:	0801aae3 	.word	0x0801aae3
 8003f14:	20000438 	.word	0x20000438
 8003f18:	20000477 	.word	0x20000477
 8003f1c:	0801aafb 	.word	0x0801aafb
 8003f20:	2000043c 	.word	0x2000043c
 8003f24:	2000047b 	.word	0x2000047b
 8003f28:	0801ab13 	.word	0x0801ab13
 8003f2c:	20000050 	.word	0x20000050
 8003f30:	2000008f 	.word	0x2000008f
 8003f34:	0801ab2b 	.word	0x0801ab2b
 8003f38:	20000054 	.word	0x20000054
 8003f3c:	20000093 	.word	0x20000093
 8003f40:	0801ab47 	.word	0x0801ab47
 8003f44:	20000058 	.word	0x20000058
 8003f48:	20000097 	.word	0x20000097
 8003f4c:	0801ab5f 	.word	0x0801ab5f
 8003f50:	2000005c 	.word	0x2000005c
 8003f54:	2000009b 	.word	0x2000009b
 8003f58:	2300      	movs	r3, #0
 8003f5a:	73fb      	strb	r3, [r7, #15]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4a27      	ldr	r2, [pc, #156]	@ (8003ffc <config_override_settings+0x394>)
 8003f60:	4611      	mov	r1, r2
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7fc f934 	bl	80001d0 <strcmp>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d11a      	bne.n	8003fa4 <config_override_settings+0x33c>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d007      	beq.n	8003f88 <config_override_settings+0x320>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f7e:	2b02      	cmp	r3, #2
 8003f80:	d110      	bne.n	8003fa4 <config_override_settings+0x33c>
 8003f82:	7bfb      	ldrb	r3, [r7, #15]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d00d      	beq.n	8003fa4 <config_override_settings+0x33c>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	3344      	adds	r3, #68	@ 0x44
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	461a      	mov	r2, r3
 8003f90:	4b1b      	ldr	r3, [pc, #108]	@ (8004000 <config_override_settings+0x398>)
 8003f92:	601a      	str	r2, [r3, #0]
 8003f94:	7bfb      	ldrb	r3, [r7, #15]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d002      	beq.n	8003fa0 <config_override_settings+0x338>
 8003f9a:	4b1a      	ldr	r3, [pc, #104]	@ (8004004 <config_override_settings+0x39c>)
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	701a      	strb	r2, [r3, #0]
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e026      	b.n	8003ff2 <config_override_settings+0x38a>
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	73fb      	strb	r3, [r7, #15]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	4a17      	ldr	r2, [pc, #92]	@ (8004008 <config_override_settings+0x3a0>)
 8003fac:	4611      	mov	r1, r2
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f7fc f90e 	bl	80001d0 <strcmp>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d11a      	bne.n	8003ff0 <config_override_settings+0x388>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d007      	beq.n	8003fd4 <config_override_settings+0x36c>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	d110      	bne.n	8003ff0 <config_override_settings+0x388>
 8003fce:	7bfb      	ldrb	r3, [r7, #15]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d00d      	beq.n	8003ff0 <config_override_settings+0x388>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	3344      	adds	r3, #68	@ 0x44
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	461a      	mov	r2, r3
 8003fdc:	4b0b      	ldr	r3, [pc, #44]	@ (800400c <config_override_settings+0x3a4>)
 8003fde:	601a      	str	r2, [r3, #0]
 8003fe0:	7bfb      	ldrb	r3, [r7, #15]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d002      	beq.n	8003fec <config_override_settings+0x384>
 8003fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8004010 <config_override_settings+0x3a8>)
 8003fe8:	2200      	movs	r2, #0
 8003fea:	701a      	strb	r2, [r3, #0]
 8003fec:	2301      	movs	r3, #1
 8003fee:	e000      	b.n	8003ff2 <config_override_settings+0x38a>
    #undef SETTING

	return 0;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3714      	adds	r7, #20
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	0801ab77 	.word	0x0801ab77
 8004000:	20000060 	.word	0x20000060
 8004004:	2000009f 	.word	0x2000009f
 8004008:	0801ab93 	.word	0x0801ab93
 800400c:	20000064 	.word	0x20000064
 8004010:	200000a3 	.word	0x200000a3

08004014 <config_load_settings>:

uint8_t config_load_settings() {
 8004014:	b580      	push	{r7, lr}
 8004016:	b0c2      	sub	sp, #264	@ 0x108
 8004018:	af00      	add	r7, sp, #0
	FRESULT res;
	char line[MAX_LINE_LENGTH];

	if (mount_sd() != FR_OK) return 0;
 800401a:	f000 f95b 	bl	80042d4 <mount_sd>
 800401e:	4603      	mov	r3, r0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d001      	beq.n	8004028 <config_load_settings+0x14>
 8004024:	2300      	movs	r3, #0
 8004026:	e03b      	b.n	80040a0 <config_load_settings+0x8c>

	res = f_open(&settings_file, SETTINGS_FILE, FA_READ);
 8004028:	2201      	movs	r2, #1
 800402a:	4920      	ldr	r1, [pc, #128]	@ (80040ac <config_load_settings+0x98>)
 800402c:	4820      	ldr	r0, [pc, #128]	@ (80040b0 <config_load_settings+0x9c>)
 800402e:	f010 fd3b 	bl	8014aa8 <f_open>
 8004032:	4603      	mov	r3, r0
 8004034:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
	if (res != FR_OK) return 0;
 8004038:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800403c:	2b00      	cmp	r3, #0
 800403e:	d00f      	beq.n	8004060 <config_load_settings+0x4c>
 8004040:	2300      	movs	r3, #0
 8004042:	e02d      	b.n	80040a0 <config_load_settings+0x8c>

	while (f_gets(line, MAX_LINE_LENGTH, &settings_file)) {
		token tok;
		if (parse_token_line(line, &tok)) {
 8004044:	463a      	mov	r2, r7
 8004046:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800404a:	4611      	mov	r1, r2
 800404c:	4618      	mov	r0, r3
 800404e:	f7ff fd15 	bl	8003a7c <parse_token_line>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d003      	beq.n	8004060 <config_load_settings+0x4c>
			config_override_settings(&tok);
 8004058:	463b      	mov	r3, r7
 800405a:	4618      	mov	r0, r3
 800405c:	f7ff fe04 	bl	8003c68 <config_override_settings>
	while (f_gets(line, MAX_LINE_LENGTH, &settings_file)) {
 8004060:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8004064:	4a12      	ldr	r2, [pc, #72]	@ (80040b0 <config_load_settings+0x9c>)
 8004066:	2180      	movs	r1, #128	@ 0x80
 8004068:	4618      	mov	r0, r3
 800406a:	f011 f8ec 	bl	8015246 <f_gets>
 800406e:	4603      	mov	r3, r0
 8004070:	2b00      	cmp	r3, #0
 8004072:	d1e7      	bne.n	8004044 <config_load_settings+0x30>
		}
	}

	f_close(&settings_file);
 8004074:	480e      	ldr	r0, [pc, #56]	@ (80040b0 <config_load_settings+0x9c>)
 8004076:	f011 f8bc 	bl	80151f2 <f_close>

	CONFIG_CALIBRATE = CONFIG_CALIBRATE_ACC || CONFIG_CALIBRATE_GYR || CONFIG_CALIBRATE_MAG;
 800407a:	4b0e      	ldr	r3, [pc, #56]	@ (80040b4 <config_load_settings+0xa0>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d107      	bne.n	8004092 <config_load_settings+0x7e>
 8004082:	4b0d      	ldr	r3, [pc, #52]	@ (80040b8 <config_load_settings+0xa4>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d103      	bne.n	8004092 <config_load_settings+0x7e>
 800408a:	4b0c      	ldr	r3, [pc, #48]	@ (80040bc <config_load_settings+0xa8>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d001      	beq.n	8004096 <config_load_settings+0x82>
 8004092:	2301      	movs	r3, #1
 8004094:	e000      	b.n	8004098 <config_load_settings+0x84>
 8004096:	2300      	movs	r3, #0
 8004098:	b2da      	uxtb	r2, r3
 800409a:	4b09      	ldr	r3, [pc, #36]	@ (80040c0 <config_load_settings+0xac>)
 800409c:	701a      	strb	r2, [r3, #0]

	return 1;
 800409e:	2301      	movs	r3, #1
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	0801aba4 	.word	0x0801aba4
 80040b0:	20000440 	.word	0x20000440
 80040b4:	20000434 	.word	0x20000434
 80040b8:	20000438 	.word	0x20000438
 80040bc:	2000043c 	.word	0x2000043c
 80040c0:	20000431 	.word	0x20000431

080040c4 <initialize_esp32>:

esp32_instruction instruction = {0};

extern void process_esp32_instruction(esp32_instruction* instruction);

void initialize_esp32() {
 80040c4:	b580      	push	{r7, lr}
 80040c6:	af00      	add	r7, sp, #0
	// fill buffers

	HAL_I2C_EnableListen_IT(&hi2c2);
 80040c8:	4802      	ldr	r0, [pc, #8]	@ (80040d4 <initialize_esp32+0x10>)
 80040ca:	f004 fb2f 	bl	800872c <HAL_I2C_EnableListen_IT>
}
 80040ce:	bf00      	nop
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	200026b8 	.word	0x200026b8

080040d8 <HAL_I2C_ListenCpltCallback>:

extern void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c) {
 80040d8:	b580      	push	{r7, lr}
 80040da:	b082      	sub	sp, #8
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C2) {
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a04      	ldr	r2, [pc, #16]	@ (80040f8 <HAL_I2C_ListenCpltCallback+0x20>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d102      	bne.n	80040f0 <HAL_I2C_ListenCpltCallback+0x18>
		HAL_I2C_EnableListen_IT(hi2c);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f004 fb1e 	bl	800872c <HAL_I2C_EnableListen_IT>
	}
}
 80040f0:	bf00      	nop
 80040f2:	3708      	adds	r7, #8
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	40005800 	.word	0x40005800

080040fc <HAL_I2C_AddrCallback>:

extern void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode) {
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b084      	sub	sp, #16
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
 8004104:	460b      	mov	r3, r1
 8004106:	70fb      	strb	r3, [r7, #3]
 8004108:	4613      	mov	r3, r2
 800410a:	803b      	strh	r3, [r7, #0]
	if (hi2c->Instance == I2C2) {
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a14      	ldr	r2, [pc, #80]	@ (8004164 <HAL_I2C_AddrCallback+0x68>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d121      	bne.n	800415a <HAL_I2C_AddrCallback+0x5e>
		if (TransferDirection == I2C_DIRECTION_TRANSMIT) {
 8004116:	78fb      	ldrb	r3, [r7, #3]
 8004118:	2b01      	cmp	r3, #1
 800411a:	d106      	bne.n	800412a <HAL_I2C_AddrCallback+0x2e>
			HAL_I2C_Slave_Seq_Receive_IT(hi2c, rx_buffer, ESP32_RX_BUFFER_SIZE, I2C_FIRST_AND_LAST_FRAME);
 800411c:	2308      	movs	r3, #8
 800411e:	2222      	movs	r2, #34	@ 0x22
 8004120:	4911      	ldr	r1, [pc, #68]	@ (8004168 <HAL_I2C_AddrCallback+0x6c>)
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f004 fa8f 	bl	8008646 <HAL_I2C_Slave_Seq_Receive_IT>
			tx_active = inactive;

			HAL_I2C_Slave_Seq_Transmit_IT(hi2c, tx_buffers[tx_active], ESP32_TX_BUFFER_SIZE, I2C_FIRST_AND_LAST_FRAME);
		}
	}
}
 8004128:	e017      	b.n	800415a <HAL_I2C_AddrCallback+0x5e>
			uint8_t inactive = !tx_active;
 800412a:	4b10      	ldr	r3, [pc, #64]	@ (800416c <HAL_I2C_AddrCallback+0x70>)
 800412c:	781b      	ldrb	r3, [r3, #0]
 800412e:	2b00      	cmp	r3, #0
 8004130:	bf0c      	ite	eq
 8004132:	2301      	moveq	r3, #1
 8004134:	2300      	movne	r3, #0
 8004136:	b2db      	uxtb	r3, r3
 8004138:	73fb      	strb	r3, [r7, #15]
			tx_active = inactive;
 800413a:	4a0c      	ldr	r2, [pc, #48]	@ (800416c <HAL_I2C_AddrCallback+0x70>)
 800413c:	7bfb      	ldrb	r3, [r7, #15]
 800413e:	7013      	strb	r3, [r2, #0]
			HAL_I2C_Slave_Seq_Transmit_IT(hi2c, tx_buffers[tx_active], ESP32_TX_BUFFER_SIZE, I2C_FIRST_AND_LAST_FRAME);
 8004140:	4b0a      	ldr	r3, [pc, #40]	@ (800416c <HAL_I2C_AddrCallback+0x70>)
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	461a      	mov	r2, r3
 8004146:	2346      	movs	r3, #70	@ 0x46
 8004148:	fb02 f303 	mul.w	r3, r2, r3
 800414c:	4a08      	ldr	r2, [pc, #32]	@ (8004170 <HAL_I2C_AddrCallback+0x74>)
 800414e:	1899      	adds	r1, r3, r2
 8004150:	2308      	movs	r3, #8
 8004152:	2246      	movs	r2, #70	@ 0x46
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f004 fa03 	bl	8008560 <HAL_I2C_Slave_Seq_Transmit_IT>
}
 800415a:	bf00      	nop
 800415c:	3710      	adds	r7, #16
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
 8004162:	bf00      	nop
 8004164:	40005800 	.word	0x40005800
 8004168:	20001500 	.word	0x20001500
 800416c:	200014fc 	.word	0x200014fc
 8004170:	20001470 	.word	0x20001470

08004174 <HAL_I2C_SlaveRxCpltCallback>:

extern void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8004174:	b580      	push	{r7, lr}
 8004176:	b082      	sub	sp, #8
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C2) {
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a0d      	ldr	r2, [pc, #52]	@ (80041b8 <HAL_I2C_SlaveRxCpltCallback+0x44>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d114      	bne.n	80041b0 <HAL_I2C_SlaveRxCpltCallback+0x3c>
		instruction.type = rx_buffer[0];
 8004186:	4b0d      	ldr	r3, [pc, #52]	@ (80041bc <HAL_I2C_SlaveRxCpltCallback+0x48>)
 8004188:	781a      	ldrb	r2, [r3, #0]
 800418a:	4b0d      	ldr	r3, [pc, #52]	@ (80041c0 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 800418c:	701a      	strb	r2, [r3, #0]
		instruction.payload_size = rx_buffer[1];
 800418e:	4b0b      	ldr	r3, [pc, #44]	@ (80041bc <HAL_I2C_SlaveRxCpltCallback+0x48>)
 8004190:	785a      	ldrb	r2, [r3, #1]
 8004192:	4b0b      	ldr	r3, [pc, #44]	@ (80041c0 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 8004194:	705a      	strb	r2, [r3, #1]
		memcpy(instruction.payload, rx_buffer + 2, instruction.payload_size);
 8004196:	490b      	ldr	r1, [pc, #44]	@ (80041c4 <HAL_I2C_SlaveRxCpltCallback+0x50>)
 8004198:	4b09      	ldr	r3, [pc, #36]	@ (80041c0 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 800419a:	785b      	ldrb	r3, [r3, #1]
 800419c:	461a      	mov	r2, r3
 800419e:	480a      	ldr	r0, [pc, #40]	@ (80041c8 <HAL_I2C_SlaveRxCpltCallback+0x54>)
 80041a0:	f013 fcd1 	bl	8017b46 <memcpy>

		process_esp32_instruction(&instruction);
 80041a4:	4806      	ldr	r0, [pc, #24]	@ (80041c0 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 80041a6:	f000 f8c9 	bl	800433c <process_esp32_instruction>

		HAL_I2C_EnableListen_IT(hi2c);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f004 fabe 	bl	800872c <HAL_I2C_EnableListen_IT>
	}
}
 80041b0:	bf00      	nop
 80041b2:	3708      	adds	r7, #8
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	40005800 	.word	0x40005800
 80041bc:	20001500 	.word	0x20001500
 80041c0:	20001524 	.word	0x20001524
 80041c4:	20001502 	.word	0x20001502
 80041c8:	20001526 	.word	0x20001526

080041cc <HAL_I2C_SlaveTxCpltCallback>:

extern void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b082      	sub	sp, #8
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C2) {
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a04      	ldr	r2, [pc, #16]	@ (80041ec <HAL_I2C_SlaveTxCpltCallback+0x20>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d102      	bne.n	80041e4 <HAL_I2C_SlaveTxCpltCallback+0x18>
		HAL_I2C_EnableListen_IT(hi2c);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f004 faa4 	bl	800872c <HAL_I2C_EnableListen_IT>
	}
}
 80041e4:	bf00      	nop
 80041e6:	3708      	adds	r7, #8
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	40005800 	.word	0x40005800

080041f0 <HAL_I2C_ErrorCallback>:

extern void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b082      	sub	sp, #8
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C2) {
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a07      	ldr	r2, [pc, #28]	@ (800421c <HAL_I2C_ErrorCallback+0x2c>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d108      	bne.n	8004214 <HAL_I2C_ErrorCallback+0x24>
		HAL_I2C_DeInit(hi2c);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f004 f968 	bl	80084d8 <HAL_I2C_DeInit>
		HAL_I2C_Init(hi2c);
 8004208:	6878      	ldr	r0, [r7, #4]
 800420a:	f004 f821 	bl	8008250 <HAL_I2C_Init>
		HAL_I2C_EnableListen_IT(hi2c);
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f004 fa8c 	bl	800872c <HAL_I2C_EnableListen_IT>
	}
}
 8004214:	bf00      	nop
 8004216:	3708      	adds	r7, #8
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}
 800421c:	40005800 	.word	0x40005800

08004220 <logger_flash_init>:
	strcpy(logfile_name + flight_name_len, LOG_FILENAME_SUFFIX);
}
/* SD CARD */

/* FLASH LOGGER */
W25QXX_result_t logger_flash_init() {
 8004220:	b580      	push	{r7, lr}
 8004222:	af00      	add	r7, sp, #0
	_Static_assert(FLASH_LOG_SIZE < FLASH_PAGE_SIZE, "rocket_data too large");

	HAL_Delay(10);
 8004224:	200a      	movs	r0, #10
 8004226:	f002 fb55 	bl	80068d4 <HAL_Delay>

	flash_result = w25qxx_init(&flash, FLASH_SPI, FLASH_CS_GPIO_PORT, FLASH_CS_GPIO_PIN);
 800422a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800422e:	4a08      	ldr	r2, [pc, #32]	@ (8004250 <logger_flash_init+0x30>)
 8004230:	4908      	ldr	r1, [pc, #32]	@ (8004254 <logger_flash_init+0x34>)
 8004232:	4809      	ldr	r0, [pc, #36]	@ (8004258 <logger_flash_init+0x38>)
 8004234:	f7fd ff8e 	bl	8002154 <w25qxx_init>
 8004238:	4603      	mov	r3, r0
 800423a:	461a      	mov	r2, r3
 800423c:	4b07      	ldr	r3, [pc, #28]	@ (800425c <logger_flash_init+0x3c>)
 800423e:	701a      	strb	r2, [r3, #0]

	w25qxx_chip_erase(&flash);
 8004240:	4805      	ldr	r0, [pc, #20]	@ (8004258 <logger_flash_init+0x38>)
 8004242:	f7fe f8b2 	bl	80023aa <w25qxx_chip_erase>

	return flash_result;
 8004246:	4b05      	ldr	r3, [pc, #20]	@ (800425c <logger_flash_init+0x3c>)
 8004248:	781b      	ldrb	r3, [r3, #0]
}
 800424a:	4618      	mov	r0, r3
 800424c:	bd80      	pop	{r7, pc}
 800424e:	bf00      	nop
 8004250:	40020400 	.word	0x40020400
 8004254:	20002764 	.word	0x20002764
 8004258:	20001548 	.word	0x20001548
 800425c:	20001570 	.word	0x20001570

08004260 <logger_flash_log_data>:

W25QXX_result_t logger_flash_log_data(rocket_data* data) {
 8004260:	b580      	push	{r7, lr}
 8004262:	b094      	sub	sp, #80	@ 0x50
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
	uint8_t log_buffer[FLASH_LOG_SIZE];

	memcpy(log_buffer, data, FLASH_LOG_SIZE);
 8004268:	687a      	ldr	r2, [r7, #4]
 800426a:	f107 0308 	add.w	r3, r7, #8
 800426e:	4611      	mov	r1, r2
 8004270:	2246      	movs	r2, #70	@ 0x46
 8004272:	4618      	mov	r0, r3
 8004274:	f013 fc67 	bl	8017b46 <memcpy>

	if (flash_page_idx <= FLASH_NUM_PAGES) {
 8004278:	4b13      	ldr	r3, [pc, #76]	@ (80042c8 <logger_flash_log_data+0x68>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004280:	d80d      	bhi.n	800429e <logger_flash_log_data+0x3e>
		flash_result = w25qxx_write(&flash, flash_page_idx * FLASH_PAGE_SIZE, log_buffer, FLASH_LOG_SIZE);
 8004282:	4b11      	ldr	r3, [pc, #68]	@ (80042c8 <logger_flash_log_data+0x68>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	0219      	lsls	r1, r3, #8
 8004288:	f107 0208 	add.w	r2, r7, #8
 800428c:	2346      	movs	r3, #70	@ 0x46
 800428e:	480f      	ldr	r0, [pc, #60]	@ (80042cc <logger_flash_log_data+0x6c>)
 8004290:	f7fe f80a 	bl	80022a8 <w25qxx_write>
 8004294:	4603      	mov	r3, r0
 8004296:	461a      	mov	r2, r3
 8004298:	4b0d      	ldr	r3, [pc, #52]	@ (80042d0 <logger_flash_log_data+0x70>)
 800429a:	701a      	strb	r2, [r3, #0]
 800429c:	e002      	b.n	80042a4 <logger_flash_log_data+0x44>
	} else {
		flash_result = W25QXX_Err;
 800429e:	4b0c      	ldr	r3, [pc, #48]	@ (80042d0 <logger_flash_log_data+0x70>)
 80042a0:	2201      	movs	r2, #1
 80042a2:	701a      	strb	r2, [r3, #0]
	}

	if (flash_result != W25QXX_Ok) {
 80042a4:	4b0a      	ldr	r3, [pc, #40]	@ (80042d0 <logger_flash_log_data+0x70>)
 80042a6:	781b      	ldrb	r3, [r3, #0]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d002      	beq.n	80042b2 <logger_flash_log_data+0x52>
		return flash_result;
 80042ac:	4b08      	ldr	r3, [pc, #32]	@ (80042d0 <logger_flash_log_data+0x70>)
 80042ae:	781b      	ldrb	r3, [r3, #0]
 80042b0:	e006      	b.n	80042c0 <logger_flash_log_data+0x60>
	}

	flash_page_idx++;
 80042b2:	4b05      	ldr	r3, [pc, #20]	@ (80042c8 <logger_flash_log_data+0x68>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	3301      	adds	r3, #1
 80042b8:	4a03      	ldr	r2, [pc, #12]	@ (80042c8 <logger_flash_log_data+0x68>)
 80042ba:	6013      	str	r3, [r2, #0]

	return flash_result;
 80042bc:	4b04      	ldr	r3, [pc, #16]	@ (80042d0 <logger_flash_log_data+0x70>)
 80042be:	781b      	ldrb	r3, [r3, #0]
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3750      	adds	r7, #80	@ 0x50
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	20001574 	.word	0x20001574
 80042cc:	20001548 	.word	0x20001548
 80042d0:	20001570 	.word	0x20001570

080042d4 <mount_sd>:
	return flash_result;
}
/* FLASH LOGGER */

/* SD LOGGER */
FRESULT mount_sd() {
 80042d4:	b580      	push	{r7, lr}
 80042d6:	af00      	add	r7, sp, #0
	sd_result = f_mount(&SD_FatFs, "", 1);
 80042d8:	2201      	movs	r2, #1
 80042da:	4906      	ldr	r1, [pc, #24]	@ (80042f4 <mount_sd+0x20>)
 80042dc:	4806      	ldr	r0, [pc, #24]	@ (80042f8 <mount_sd+0x24>)
 80042de:	f010 fb9d 	bl	8014a1c <f_mount>
 80042e2:	4603      	mov	r3, r0
 80042e4:	461a      	mov	r2, r3
 80042e6:	4b05      	ldr	r3, [pc, #20]	@ (80042fc <mount_sd+0x28>)
 80042e8:	701a      	strb	r2, [r3, #0]
	return sd_result;
 80042ea:	4b04      	ldr	r3, [pc, #16]	@ (80042fc <mount_sd+0x28>)
 80042ec:	781b      	ldrb	r3, [r3, #0]
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	0801ac18 	.word	0x0801ac18
 80042f8:	20001578 	.word	0x20001578
 80042fc:	200025b0 	.word	0x200025b0

08004300 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8004300:	b580      	push	{r7, lr}
 8004302:	b082      	sub	sp, #8
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
		run_mag_calibration();
    	calib_mag = mag_cal;
#endif
    }
#ifndef CALIBRATE
	if (htim->Instance == TIM6) {
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a06      	ldr	r2, [pc, #24]	@ (8004328 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d105      	bne.n	800431e <HAL_TIM_PeriodElapsedCallback+0x1e>
		calculate_orientation(orientation_quat, &roll, &pitch, &yaw);
 8004312:	4b06      	ldr	r3, [pc, #24]	@ (800432c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8004314:	4a06      	ldr	r2, [pc, #24]	@ (8004330 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8004316:	4907      	ldr	r1, [pc, #28]	@ (8004334 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8004318:	4807      	ldr	r0, [pc, #28]	@ (8004338 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800431a:	f000 ff5d 	bl	80051d8 <calculate_orientation>
	}
#endif
}
 800431e:	bf00      	nop
 8004320:	3708      	adds	r7, #8
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
 8004326:	bf00      	nop
 8004328:	40001000 	.word	0x40001000
 800432c:	20002a8c 	.word	0x20002a8c
 8004330:	20002a88 	.word	0x20002a88
 8004334:	20002a84 	.word	0x20002a84
 8004338:	20002a74 	.word	0x20002a74

0800433c <process_esp32_instruction>:

void process_esp32_instruction(esp32_instruction* instruction) {
 800433c:	b580      	push	{r7, lr}
 800433e:	b086      	sub	sp, #24
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
	if (instruction->type == ESP32_LAUNCH) {
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	781b      	ldrb	r3, [r3, #0]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d105      	bne.n	8004358 <process_esp32_instruction+0x1c>
		HAL_GPIO_TogglePin(GENERAL_LED_GPIO_Port, GENERAL_LED_Pin);
 800434c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004350:	4885      	ldr	r0, [pc, #532]	@ (8004568 <process_esp32_instruction+0x22c>)
 8004352:	f003 ff62 	bl	800821a <HAL_GPIO_TogglePin>

			servo_set_angle(&tvc_x, x_angle);
			servo_set_angle(&tvc_y, y_angle);
		}
	}
}
 8004356:	e102      	b.n	800455e <process_esp32_instruction+0x222>
	} else if (instruction->type == ESP32_TVC_SERVO_X_POS) {
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	781b      	ldrb	r3, [r3, #0]
 800435c:	2b01      	cmp	r3, #1
 800435e:	d142      	bne.n	80043e6 <process_esp32_instruction+0xaa>
		if (instruction->payload_size == sizeof(float)) {
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	785b      	ldrb	r3, [r3, #1]
 8004364:	2b04      	cmp	r3, #4
 8004366:	f040 80fa 	bne.w	800455e <process_esp32_instruction+0x222>
			memcpy(&x_angle, instruction->payload, sizeof(float));
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	3302      	adds	r3, #2
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	617b      	str	r3, [r7, #20]
			if (x_angle > CONFIG_TVC_X_INIT_ANGLE + CONFIG_TVC_X_MAX_D_ANGLE) {
 8004372:	4b7e      	ldr	r3, [pc, #504]	@ (800456c <process_esp32_instruction+0x230>)
 8004374:	ed93 7a00 	vldr	s14, [r3]
 8004378:	4b7d      	ldr	r3, [pc, #500]	@ (8004570 <process_esp32_instruction+0x234>)
 800437a:	edd3 7a00 	vldr	s15, [r3]
 800437e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004382:	edd7 7a05 	vldr	s15, [r7, #20]
 8004386:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800438a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800438e:	d509      	bpl.n	80043a4 <process_esp32_instruction+0x68>
				x_angle = CONFIG_TVC_X_INIT_ANGLE + CONFIG_TVC_X_MAX_D_ANGLE;
 8004390:	4b76      	ldr	r3, [pc, #472]	@ (800456c <process_esp32_instruction+0x230>)
 8004392:	ed93 7a00 	vldr	s14, [r3]
 8004396:	4b76      	ldr	r3, [pc, #472]	@ (8004570 <process_esp32_instruction+0x234>)
 8004398:	edd3 7a00 	vldr	s15, [r3]
 800439c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043a0:	edc7 7a05 	vstr	s15, [r7, #20]
			if (x_angle < CONFIG_TVC_X_INIT_ANGLE - CONFIG_TVC_X_MAX_D_ANGLE) {
 80043a4:	4b71      	ldr	r3, [pc, #452]	@ (800456c <process_esp32_instruction+0x230>)
 80043a6:	ed93 7a00 	vldr	s14, [r3]
 80043aa:	4b71      	ldr	r3, [pc, #452]	@ (8004570 <process_esp32_instruction+0x234>)
 80043ac:	edd3 7a00 	vldr	s15, [r3]
 80043b0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80043b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80043b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80043bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043c0:	dd09      	ble.n	80043d6 <process_esp32_instruction+0x9a>
				x_angle = CONFIG_TVC_X_INIT_ANGLE - CONFIG_TVC_X_MAX_D_ANGLE;
 80043c2:	4b6a      	ldr	r3, [pc, #424]	@ (800456c <process_esp32_instruction+0x230>)
 80043c4:	ed93 7a00 	vldr	s14, [r3]
 80043c8:	4b69      	ldr	r3, [pc, #420]	@ (8004570 <process_esp32_instruction+0x234>)
 80043ca:	edd3 7a00 	vldr	s15, [r3]
 80043ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80043d2:	edc7 7a05 	vstr	s15, [r7, #20]
			servo_set_angle(&tvc_x, x_angle);
 80043d6:	edd7 7a05 	vldr	s15, [r7, #20]
 80043da:	eeb0 0a67 	vmov.f32	s0, s15
 80043de:	4865      	ldr	r0, [pc, #404]	@ (8004574 <process_esp32_instruction+0x238>)
 80043e0:	f7fd fd60 	bl	8001ea4 <servo_set_angle>
}
 80043e4:	e0bb      	b.n	800455e <process_esp32_instruction+0x222>
	} else if (instruction->type == ESP32_TVC_SERVO_Y_POS) {
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	781b      	ldrb	r3, [r3, #0]
 80043ea:	2b02      	cmp	r3, #2
 80043ec:	d142      	bne.n	8004474 <process_esp32_instruction+0x138>
		if (instruction->payload_size == sizeof(float)) {
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	785b      	ldrb	r3, [r3, #1]
 80043f2:	2b04      	cmp	r3, #4
 80043f4:	f040 80b3 	bne.w	800455e <process_esp32_instruction+0x222>
			memcpy(&y_angle, instruction->payload, sizeof(float));
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	3302      	adds	r3, #2
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	613b      	str	r3, [r7, #16]
			if (y_angle > CONFIG_TVC_Y_INIT_ANGLE + CONFIG_TVC_Y_MAX_D_ANGLE) {
 8004400:	4b5d      	ldr	r3, [pc, #372]	@ (8004578 <process_esp32_instruction+0x23c>)
 8004402:	ed93 7a00 	vldr	s14, [r3]
 8004406:	4b5d      	ldr	r3, [pc, #372]	@ (800457c <process_esp32_instruction+0x240>)
 8004408:	edd3 7a00 	vldr	s15, [r3]
 800440c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004410:	edd7 7a04 	vldr	s15, [r7, #16]
 8004414:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800441c:	d509      	bpl.n	8004432 <process_esp32_instruction+0xf6>
				y_angle = CONFIG_TVC_Y_INIT_ANGLE + CONFIG_TVC_Y_MAX_D_ANGLE;
 800441e:	4b56      	ldr	r3, [pc, #344]	@ (8004578 <process_esp32_instruction+0x23c>)
 8004420:	ed93 7a00 	vldr	s14, [r3]
 8004424:	4b55      	ldr	r3, [pc, #340]	@ (800457c <process_esp32_instruction+0x240>)
 8004426:	edd3 7a00 	vldr	s15, [r3]
 800442a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800442e:	edc7 7a04 	vstr	s15, [r7, #16]
			if (y_angle < CONFIG_TVC_Y_INIT_ANGLE - CONFIG_TVC_Y_MAX_D_ANGLE) {
 8004432:	4b51      	ldr	r3, [pc, #324]	@ (8004578 <process_esp32_instruction+0x23c>)
 8004434:	ed93 7a00 	vldr	s14, [r3]
 8004438:	4b50      	ldr	r3, [pc, #320]	@ (800457c <process_esp32_instruction+0x240>)
 800443a:	edd3 7a00 	vldr	s15, [r3]
 800443e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004442:	edd7 7a04 	vldr	s15, [r7, #16]
 8004446:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800444a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800444e:	dd09      	ble.n	8004464 <process_esp32_instruction+0x128>
				y_angle = CONFIG_TVC_Y_INIT_ANGLE - CONFIG_TVC_Y_MAX_D_ANGLE;
 8004450:	4b49      	ldr	r3, [pc, #292]	@ (8004578 <process_esp32_instruction+0x23c>)
 8004452:	ed93 7a00 	vldr	s14, [r3]
 8004456:	4b49      	ldr	r3, [pc, #292]	@ (800457c <process_esp32_instruction+0x240>)
 8004458:	edd3 7a00 	vldr	s15, [r3]
 800445c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004460:	edc7 7a04 	vstr	s15, [r7, #16]
			servo_set_angle(&tvc_y, y_angle);
 8004464:	edd7 7a04 	vldr	s15, [r7, #16]
 8004468:	eeb0 0a67 	vmov.f32	s0, s15
 800446c:	4844      	ldr	r0, [pc, #272]	@ (8004580 <process_esp32_instruction+0x244>)
 800446e:	f7fd fd19 	bl	8001ea4 <servo_set_angle>
}
 8004472:	e074      	b.n	800455e <process_esp32_instruction+0x222>
	} else if (instruction->type == ESP32_TVC_DEFLECTION_POS) {
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	781b      	ldrb	r3, [r3, #0]
 8004478:	2b03      	cmp	r3, #3
 800447a:	d170      	bne.n	800455e <process_esp32_instruction+0x222>
		if (instruction->payload_size == 2 * sizeof(float)) {
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	785b      	ldrb	r3, [r3, #1]
 8004480:	2b08      	cmp	r3, #8
 8004482:	d16c      	bne.n	800455e <process_esp32_instruction+0x222>
			memcpy(&x_angle, instruction->payload, sizeof(float));
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	3302      	adds	r3, #2
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	60fb      	str	r3, [r7, #12]
			memcpy(&y_angle, instruction->payload + sizeof(float), sizeof(float));
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	3302      	adds	r3, #2
 8004490:	3304      	adds	r3, #4
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	60bb      	str	r3, [r7, #8]
			x_angle *= CONFIG_TVC_X_SCALE_FAC;
 8004496:	ed97 7a03 	vldr	s14, [r7, #12]
 800449a:	4b3a      	ldr	r3, [pc, #232]	@ (8004584 <process_esp32_instruction+0x248>)
 800449c:	edd3 7a00 	vldr	s15, [r3]
 80044a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044a4:	edc7 7a03 	vstr	s15, [r7, #12]
			y_angle *= CONFIG_TVC_Y_SCALE_FAC;
 80044a8:	ed97 7a02 	vldr	s14, [r7, #8]
 80044ac:	4b36      	ldr	r3, [pc, #216]	@ (8004588 <process_esp32_instruction+0x24c>)
 80044ae:	edd3 7a00 	vldr	s15, [r3]
 80044b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044b6:	edc7 7a02 	vstr	s15, [r7, #8]
			x_angle += CONFIG_TVC_X_INIT_ANGLE;
 80044ba:	ed97 7a03 	vldr	s14, [r7, #12]
 80044be:	4b2b      	ldr	r3, [pc, #172]	@ (800456c <process_esp32_instruction+0x230>)
 80044c0:	edd3 7a00 	vldr	s15, [r3]
 80044c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044c8:	edc7 7a03 	vstr	s15, [r7, #12]
			y_angle += CONFIG_TVC_Y_INIT_ANGLE;
 80044cc:	ed97 7a02 	vldr	s14, [r7, #8]
 80044d0:	4b29      	ldr	r3, [pc, #164]	@ (8004578 <process_esp32_instruction+0x23c>)
 80044d2:	edd3 7a00 	vldr	s15, [r3]
 80044d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044da:	edc7 7a02 	vstr	s15, [r7, #8]
			if (y_angle > CONFIG_TVC_Y_INIT_ANGLE + CONFIG_TVC_Y_MAX_D_ANGLE) {
 80044de:	4b26      	ldr	r3, [pc, #152]	@ (8004578 <process_esp32_instruction+0x23c>)
 80044e0:	ed93 7a00 	vldr	s14, [r3]
 80044e4:	4b25      	ldr	r3, [pc, #148]	@ (800457c <process_esp32_instruction+0x240>)
 80044e6:	edd3 7a00 	vldr	s15, [r3]
 80044ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80044ee:	edd7 7a02 	vldr	s15, [r7, #8]
 80044f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80044f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044fa:	d509      	bpl.n	8004510 <process_esp32_instruction+0x1d4>
				y_angle = CONFIG_TVC_Y_INIT_ANGLE + CONFIG_TVC_Y_MAX_D_ANGLE;
 80044fc:	4b1e      	ldr	r3, [pc, #120]	@ (8004578 <process_esp32_instruction+0x23c>)
 80044fe:	ed93 7a00 	vldr	s14, [r3]
 8004502:	4b1e      	ldr	r3, [pc, #120]	@ (800457c <process_esp32_instruction+0x240>)
 8004504:	edd3 7a00 	vldr	s15, [r3]
 8004508:	ee77 7a27 	vadd.f32	s15, s14, s15
 800450c:	edc7 7a02 	vstr	s15, [r7, #8]
			if (y_angle < CONFIG_TVC_Y_INIT_ANGLE - CONFIG_TVC_Y_MAX_D_ANGLE) {
 8004510:	4b19      	ldr	r3, [pc, #100]	@ (8004578 <process_esp32_instruction+0x23c>)
 8004512:	ed93 7a00 	vldr	s14, [r3]
 8004516:	4b19      	ldr	r3, [pc, #100]	@ (800457c <process_esp32_instruction+0x240>)
 8004518:	edd3 7a00 	vldr	s15, [r3]
 800451c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004520:	edd7 7a02 	vldr	s15, [r7, #8]
 8004524:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800452c:	dd09      	ble.n	8004542 <process_esp32_instruction+0x206>
				y_angle = CONFIG_TVC_Y_INIT_ANGLE - CONFIG_TVC_Y_MAX_D_ANGLE;
 800452e:	4b12      	ldr	r3, [pc, #72]	@ (8004578 <process_esp32_instruction+0x23c>)
 8004530:	ed93 7a00 	vldr	s14, [r3]
 8004534:	4b11      	ldr	r3, [pc, #68]	@ (800457c <process_esp32_instruction+0x240>)
 8004536:	edd3 7a00 	vldr	s15, [r3]
 800453a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800453e:	edc7 7a02 	vstr	s15, [r7, #8]
			servo_set_angle(&tvc_x, x_angle);
 8004542:	edd7 7a03 	vldr	s15, [r7, #12]
 8004546:	eeb0 0a67 	vmov.f32	s0, s15
 800454a:	480a      	ldr	r0, [pc, #40]	@ (8004574 <process_esp32_instruction+0x238>)
 800454c:	f7fd fcaa 	bl	8001ea4 <servo_set_angle>
			servo_set_angle(&tvc_y, y_angle);
 8004550:	edd7 7a02 	vldr	s15, [r7, #8]
 8004554:	eeb0 0a67 	vmov.f32	s0, s15
 8004558:	4809      	ldr	r0, [pc, #36]	@ (8004580 <process_esp32_instruction+0x244>)
 800455a:	f7fd fca3 	bl	8001ea4 <servo_set_angle>
}
 800455e:	bf00      	nop
 8004560:	3718      	adds	r7, #24
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	40020800 	.word	0x40020800
 800456c:	20000050 	.word	0x20000050
 8004570:	20000054 	.word	0x20000054
 8004574:	2000008c 	.word	0x2000008c
 8004578:	2000005c 	.word	0x2000005c
 800457c:	20000060 	.word	0x20000060
 8004580:	200000b4 	.word	0x200000b4
 8004584:	20000058 	.word	0x20000058
 8004588:	20000064 	.word	0x20000064

0800458c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800458c:	b590      	push	{r4, r7, lr}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004592:	f002 f92d 	bl	80067f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004596:	f000 f943 	bl	8004820 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800459a:	f000 fd1d 	bl	8004fd8 <MX_GPIO_Init>
  MX_DMA_Init();
 800459e:	f000 fcf3 	bl	8004f88 <MX_DMA_Init>
  MX_FATFS_Init();
 80045a2:	f00c f81f 	bl	80105e4 <MX_FATFS_Init>
  MX_TIM2_Init();
 80045a6:	f000 fbc3 	bl	8004d30 <MX_TIM2_Init>
  MX_I2C1_Init();
 80045aa:	f000 fa17 	bl	80049dc <MX_I2C1_Init>
  MX_SPI2_Init();
 80045ae:	f000 faa7 	bl	8004b00 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80045b2:	f000 fcbf 	bl	8004f34 <MX_USART1_UART_Init>
  MX_CRC_Init();
 80045b6:	f000 f9fd 	bl	80049b4 <MX_CRC_Init>
  MX_TIM1_Init();
 80045ba:	f000 fb0d 	bl	8004bd8 <MX_TIM1_Init>
  MX_ADC1_Init();
 80045be:	f000 f999 	bl	80048f4 <MX_ADC1_Init>
  MX_I2C2_Init();
 80045c2:	f000 fa39 	bl	8004a38 <MX_I2C2_Init>
  MX_SPI1_Init();
 80045c6:	f000 fa65 	bl	8004a94 <MX_SPI1_Init>
  MX_TIM7_Init();
 80045ca:	f000 fc7d 	bl	8004ec8 <MX_TIM7_Init>
  MX_USB_DEVICE_Init();
 80045ce:	f010 ff9b 	bl	8015508 <MX_USB_DEVICE_Init>
  MX_TIM6_Init();
 80045d2:	f000 fc43 	bl	8004e5c <MX_TIM6_Init>
  MX_SPI3_Init();
 80045d6:	f000 fac9 	bl	8004b6c <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  config_load_settings();
 80045da:	f7ff fd1b 	bl	8004014 <config_load_settings>

  tvc_x.config.INIT_ANGLE = CONFIG_TVC_X_INIT_ANGLE;
 80045de:	4b7d      	ldr	r3, [pc, #500]	@ (80047d4 <main+0x248>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a7d      	ldr	r2, [pc, #500]	@ (80047d8 <main+0x24c>)
 80045e4:	6093      	str	r3, [r2, #8]
  tvc_y.config.INIT_ANGLE = CONFIG_TVC_Y_INIT_ANGLE;
 80045e6:	4b7d      	ldr	r3, [pc, #500]	@ (80047dc <main+0x250>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a7d      	ldr	r2, [pc, #500]	@ (80047e0 <main+0x254>)
 80045ec:	6093      	str	r3, [r2, #8]

  rgb_led_set_color(&status_led, COLOR_YELLOW);
 80045ee:	2300      	movs	r3, #0
 80045f0:	f443 437f 	orr.w	r3, r3, #65280	@ 0xff00
 80045f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80045f8:	4619      	mov	r1, r3
 80045fa:	487a      	ldr	r0, [pc, #488]	@ (80047e4 <main+0x258>)
 80045fc:	f7fd fb56 	bl	8001cac <rgb_led_set_color>

  rgb_led_start(&status_led);
 8004600:	4878      	ldr	r0, [pc, #480]	@ (80047e4 <main+0x258>)
 8004602:	f7fd fb37 	bl	8001c74 <rgb_led_start>
  buzzer_init(&bzr);
 8004606:	4878      	ldr	r0, [pc, #480]	@ (80047e8 <main+0x25c>)
 8004608:	f7fd faec 	bl	8001be4 <buzzer_init>
  battery_adc_start();
 800460c:	f7ff f970 	bl	80038f0 <battery_adc_start>

  rgb_led_set_color(&status_led, COLOR_BLUE);
 8004610:	2300      	movs	r3, #0
 8004612:	f043 03ff 	orr.w	r3, r3, #255	@ 0xff
 8004616:	4619      	mov	r1, r3
 8004618:	4872      	ldr	r0, [pc, #456]	@ (80047e4 <main+0x258>)
 800461a:	f7fd fb47 	bl	8001cac <rgb_led_set_color>

#ifndef CALIBRATE
  servo_start(&tvc_x);
 800461e:	486e      	ldr	r0, [pc, #440]	@ (80047d8 <main+0x24c>)
 8004620:	f7fd fc27 	bl	8001e72 <servo_start>
  servo_start(&tvc_y);
 8004624:	486e      	ldr	r0, [pc, #440]	@ (80047e0 <main+0x254>)
 8004626:	f7fd fc24 	bl	8001e72 <servo_start>

  pyro_init(&motor);
 800462a:	4870      	ldr	r0, [pc, #448]	@ (80047ec <main+0x260>)
 800462c:	f7fd fbc2 	bl	8001db4 <pyro_init>
  pyro_init(&parachute);
 8004630:	486f      	ldr	r0, [pc, #444]	@ (80047f0 <main+0x264>)
 8004632:	f7fd fbbf 	bl	8001db4 <pyro_init>

  rgb_led_set_color(&status_led, COLOR_PURPLE);
 8004636:	2300      	movs	r3, #0
 8004638:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 800463c:	f362 0307 	bfi	r3, r2, #0, #8
 8004640:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8004644:	f362 4317 	bfi	r3, r2, #16, #8
 8004648:	4619      	mov	r1, r3
 800464a:	4866      	ldr	r0, [pc, #408]	@ (80047e4 <main+0x258>)
 800464c:	f7fd fb2e 	bl	8001cac <rgb_led_set_color>

  logger_flash_init();
 8004650:	f7ff fde6 	bl	8004220 <logger_flash_init>
  rgb_led_set_color(&status_led, COLOR_ORANGE);
 8004654:	2300      	movs	r3, #0
 8004656:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 800465a:	f362 230f 	bfi	r3, r2, #8, #8
 800465e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004662:	4619      	mov	r1, r3
 8004664:	485f      	ldr	r0, [pc, #380]	@ (80047e4 <main+0x258>)
 8004666:	f7fd fb21 	bl	8001cac <rgb_led_set_color>
#endif

  initialize_uart_dma();
 800466a:	f001 fc47 	bl	8005efc <initialize_uart_dma>
  initialize_esp32();
 800466e:	f7ff fd29 	bl	80040c4 <initialize_esp32>
  rgb_led_set_color(&status_led, COLOR_YELLOW);
 8004672:	2300      	movs	r3, #0
 8004674:	f443 437f 	orr.w	r3, r3, #65280	@ 0xff00
 8004678:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800467c:	4619      	mov	r1, r3
 800467e:	4859      	ldr	r0, [pc, #356]	@ (80047e4 <main+0x258>)
 8004680:	f7fd fb14 	bl	8001cac <rgb_led_set_color>

#ifndef CALIBRATE
  HAL_TIM_Base_Start_IT(&htim6);
 8004684:	485b      	ldr	r0, [pc, #364]	@ (80047f4 <main+0x268>)
 8004686:	f008 fa19 	bl	800cabc <HAL_TIM_Base_Start_IT>
  initialize_orientation();
 800468a:	f000 fd81 	bl	8005190 <initialize_orientation>
  rgb_led_set_color(&status_led, COLOR_GREEN);
 800468e:	2300      	movs	r3, #0
 8004690:	f443 437f 	orr.w	r3, r3, #65280	@ 0xff00
 8004694:	4619      	mov	r1, r3
 8004696:	4853      	ldr	r0, [pc, #332]	@ (80047e4 <main+0x258>)
 8004698:	f7fd fb08 	bl	8001cac <rgb_led_set_color>
#endif
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (!flight_over)
 800469c:	e090      	b.n	80047c0 <main+0x234>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  flight_time = ((float)(HAL_GetTick() - launch_time)) / 1000.0f;
 800469e:	f002 f90d 	bl	80068bc <HAL_GetTick>
 80046a2:	4602      	mov	r2, r0
 80046a4:	4b54      	ldr	r3, [pc, #336]	@ (80047f8 <main+0x26c>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	ee07 3a90 	vmov	s15, r3
 80046ae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80046b2:	eddf 6a52 	vldr	s13, [pc, #328]	@ 80047fc <main+0x270>
 80046b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80046ba:	4b51      	ldr	r3, [pc, #324]	@ (8004800 <main+0x274>)
 80046bc:	edc3 7a00 	vstr	s15, [r3]

	  battery_update_voltage(&r_data.vbat);
 80046c0:	4850      	ldr	r0, [pc, #320]	@ (8004804 <main+0x278>)
 80046c2:	f7ff f96f 	bl	80039a4 <battery_update_voltage>

#ifndef CALIBRATE
	  pyro_update(&motor);
 80046c6:	4849      	ldr	r0, [pc, #292]	@ (80047ec <main+0x260>)
 80046c8:	f7fd fb8a 	bl	8001de0 <pyro_update>
	  pyro_update(&parachute);
 80046cc:	4848      	ldr	r0, [pc, #288]	@ (80047f0 <main+0x264>)
 80046ce:	f7fd fb87 	bl	8001de0 <pyro_update>
#endif

	  if (uart_dma_is_data_ready()) {
 80046d2:	f001 fd9d 	bl	8006210 <uart_dma_is_data_ready>
 80046d6:	4603      	mov	r3, r0
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d057      	beq.n	800478c <main+0x200>
		  uart_dma_reset_data_ready();
 80046dc:	f001 fda4 	bl	8006228 <uart_dma_reset_data_ready>

		  // process packet
		  sensor_packet* latest_packet = uart_dma_get_latest_packet();
 80046e0:	f001 fdae 	bl	8006240 <uart_dma_get_latest_packet>
 80046e4:	6078      	str	r0, [r7, #4]
		  process_raw_sensor_data(&latest_packet->data, &data);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	3302      	adds	r3, #2
 80046ea:	4947      	ldr	r1, [pc, #284]	@ (8004808 <main+0x27c>)
 80046ec:	4618      	mov	r0, r3
 80046ee:	f001 fe07 	bl	8006300 <process_raw_sensor_data>

#ifndef CALIBRATE
		  // log new data
		  r_data.T_plus = flight_time;
 80046f2:	4b43      	ldr	r3, [pc, #268]	@ (8004800 <main+0x274>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a45      	ldr	r2, [pc, #276]	@ (800480c <main+0x280>)
 80046f8:	6013      	str	r3, [r2, #0]

		  r_data.acc.x = data.ax;
 80046fa:	4b43      	ldr	r3, [pc, #268]	@ (8004808 <main+0x27c>)
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	4a43      	ldr	r2, [pc, #268]	@ (800480c <main+0x280>)
 8004700:	6093      	str	r3, [r2, #8]
		  r_data.acc.y = data.ay;
 8004702:	4b41      	ldr	r3, [pc, #260]	@ (8004808 <main+0x27c>)
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	4a41      	ldr	r2, [pc, #260]	@ (800480c <main+0x280>)
 8004708:	60d3      	str	r3, [r2, #12]
		  r_data.acc.z = data.az;
 800470a:	4b3f      	ldr	r3, [pc, #252]	@ (8004808 <main+0x27c>)
 800470c:	691b      	ldr	r3, [r3, #16]
 800470e:	4a3f      	ldr	r2, [pc, #252]	@ (800480c <main+0x280>)
 8004710:	6113      	str	r3, [r2, #16]

		  r_data.gyr.x = data.gx;
 8004712:	4b3d      	ldr	r3, [pc, #244]	@ (8004808 <main+0x27c>)
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	4a3d      	ldr	r2, [pc, #244]	@ (800480c <main+0x280>)
 8004718:	6153      	str	r3, [r2, #20]
		  r_data.gyr.y = data.gy;
 800471a:	4b3b      	ldr	r3, [pc, #236]	@ (8004808 <main+0x27c>)
 800471c:	699b      	ldr	r3, [r3, #24]
 800471e:	4a3b      	ldr	r2, [pc, #236]	@ (800480c <main+0x280>)
 8004720:	6193      	str	r3, [r2, #24]
		  r_data.gyr.z = data.gz;
 8004722:	4b39      	ldr	r3, [pc, #228]	@ (8004808 <main+0x27c>)
 8004724:	69db      	ldr	r3, [r3, #28]
 8004726:	4a39      	ldr	r2, [pc, #228]	@ (800480c <main+0x280>)
 8004728:	61d3      	str	r3, [r2, #28]

		  r_data.mag.x = data.mx;
 800472a:	4b37      	ldr	r3, [pc, #220]	@ (8004808 <main+0x27c>)
 800472c:	6a1b      	ldr	r3, [r3, #32]
 800472e:	4a37      	ldr	r2, [pc, #220]	@ (800480c <main+0x280>)
 8004730:	6213      	str	r3, [r2, #32]
		  r_data.mag.y = data.my;
 8004732:	4b35      	ldr	r3, [pc, #212]	@ (8004808 <main+0x27c>)
 8004734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004736:	4a35      	ldr	r2, [pc, #212]	@ (800480c <main+0x280>)
 8004738:	6253      	str	r3, [r2, #36]	@ 0x24
		  r_data.mag.z = data.mz;
 800473a:	4b33      	ldr	r3, [pc, #204]	@ (8004808 <main+0x27c>)
 800473c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800473e:	4a33      	ldr	r2, [pc, #204]	@ (800480c <main+0x280>)
 8004740:	6293      	str	r3, [r2, #40]	@ 0x28

		  r_data.quat.w = orientation_quat[0];
 8004742:	4b33      	ldr	r3, [pc, #204]	@ (8004810 <main+0x284>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a31      	ldr	r2, [pc, #196]	@ (800480c <main+0x280>)
 8004748:	62d3      	str	r3, [r2, #44]	@ 0x2c
		  r_data.quat.x = orientation_quat[1];
 800474a:	4b31      	ldr	r3, [pc, #196]	@ (8004810 <main+0x284>)
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	4a2f      	ldr	r2, [pc, #188]	@ (800480c <main+0x280>)
 8004750:	6313      	str	r3, [r2, #48]	@ 0x30
		  r_data.quat.y = orientation_quat[2];
 8004752:	4b2f      	ldr	r3, [pc, #188]	@ (8004810 <main+0x284>)
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	4a2d      	ldr	r2, [pc, #180]	@ (800480c <main+0x280>)
 8004758:	6353      	str	r3, [r2, #52]	@ 0x34
		  r_data.quat.z = orientation_quat[3];
 800475a:	4b2d      	ldr	r3, [pc, #180]	@ (8004810 <main+0x284>)
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	4a2b      	ldr	r2, [pc, #172]	@ (800480c <main+0x280>)
 8004760:	6393      	str	r3, [r2, #56]	@ 0x38

		  r_data.tvc.x = tvc_x.angle;
 8004762:	4b1d      	ldr	r3, [pc, #116]	@ (80047d8 <main+0x24c>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a29      	ldr	r2, [pc, #164]	@ (800480c <main+0x280>)
 8004768:	63d3      	str	r3, [r2, #60]	@ 0x3c
		  r_data.tvc.y = tvc_y.angle;
 800476a:	4b1d      	ldr	r3, [pc, #116]	@ (80047e0 <main+0x254>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a27      	ldr	r2, [pc, #156]	@ (800480c <main+0x280>)
 8004770:	6413      	str	r3, [r2, #64]	@ 0x40

		  r_data.pyro.motor = motor.state;
 8004772:	4b1e      	ldr	r3, [pc, #120]	@ (80047ec <main+0x260>)
 8004774:	7b9a      	ldrb	r2, [r3, #14]
 8004776:	4b25      	ldr	r3, [pc, #148]	@ (800480c <main+0x280>)
 8004778:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		  r_data.pyro.parachute = parachute.state;
 800477c:	4b1c      	ldr	r3, [pc, #112]	@ (80047f0 <main+0x264>)
 800477e:	7b9a      	ldrb	r2, [r3, #14]
 8004780:	4b22      	ldr	r3, [pc, #136]	@ (800480c <main+0x280>)
 8004782:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		  logger_flash_log_data(&r_data);
 8004786:	4821      	ldr	r0, [pc, #132]	@ (800480c <main+0x280>)
 8004788:	f7ff fd6a 	bl	8004260 <logger_flash_log_data>
#endif

		  // control algorithms
	  }
#ifndef CALIBRATE
	  uint32_t now = HAL_GetTick();
 800478c:	f002 f896 	bl	80068bc <HAL_GetTick>
 8004790:	6038      	str	r0, [r7, #0]
	  if ((now - last_send_time) >= send_interval) {
 8004792:	4b20      	ldr	r3, [pc, #128]	@ (8004814 <main+0x288>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	683a      	ldr	r2, [r7, #0]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	2232      	movs	r2, #50	@ 0x32
 800479c:	4293      	cmp	r3, r2
 800479e:	d30f      	bcc.n	80047c0 <main+0x234>
		  memcpy(&quat_buffer,  orientation_quat, 4 * sizeof(float));
 80047a0:	4a1d      	ldr	r2, [pc, #116]	@ (8004818 <main+0x28c>)
 80047a2:	4b1b      	ldr	r3, [pc, #108]	@ (8004810 <main+0x284>)
 80047a4:	4614      	mov	r4, r2
 80047a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80047a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  if (CDC_Transmit_FS(quat_buffer, 4 * sizeof(float)) == USBD_OK) {
 80047ac:	2110      	movs	r1, #16
 80047ae:	481a      	ldr	r0, [pc, #104]	@ (8004818 <main+0x28c>)
 80047b0:	f010 ff68 	bl	8015684 <CDC_Transmit_FS>
 80047b4:	4603      	mov	r3, r0
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d102      	bne.n	80047c0 <main+0x234>
			  last_send_time = now;
 80047ba:	4a16      	ldr	r2, [pc, #88]	@ (8004814 <main+0x288>)
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	6013      	str	r3, [r2, #0]
  while (!flight_over)
 80047c0:	4b16      	ldr	r3, [pc, #88]	@ (800481c <main+0x290>)
 80047c2:	781b      	ldrb	r3, [r3, #0]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	f43f af6a 	beq.w	800469e <main+0x112>
 80047ca:	2300      	movs	r3, #0
//	  HAL_Delay(500);
//	  rgb_led_set_color(&status_led, COLOR_OFF);
//	  HAL_Delay(500);
//  }
  /* USER CODE END 3 */
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd90      	pop	{r4, r7, pc}
 80047d4:	20000050 	.word	0x20000050
 80047d8:	2000008c 	.word	0x2000008c
 80047dc:	2000005c 	.word	0x2000005c
 80047e0:	200000b4 	.word	0x200000b4
 80047e4:	20000068 	.word	0x20000068
 80047e8:	2000010c 	.word	0x2000010c
 80047ec:	200000dc 	.word	0x200000dc
 80047f0:	200000f4 	.word	0x200000f4
 80047f4:	200028a4 	.word	0x200028a4
 80047f8:	20002a24 	.word	0x20002a24
 80047fc:	447a0000 	.word	0x447a0000
 8004800:	20002a28 	.word	0x20002a28
 8004804:	200029e0 	.word	0x200029e0
 8004808:	20002a40 	.word	0x20002a40
 800480c:	200029dc 	.word	0x200029dc
 8004810:	20002a74 	.word	0x20002a74
 8004814:	20002a3c 	.word	0x20002a3c
 8004818:	20002a2c 	.word	0x20002a2c
 800481c:	20002a90 	.word	0x20002a90

08004820 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b094      	sub	sp, #80	@ 0x50
 8004824:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004826:	f107 0320 	add.w	r3, r7, #32
 800482a:	2230      	movs	r2, #48	@ 0x30
 800482c:	2100      	movs	r1, #0
 800482e:	4618      	mov	r0, r3
 8004830:	f013 f8ab 	bl	801798a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004834:	f107 030c 	add.w	r3, r7, #12
 8004838:	2200      	movs	r2, #0
 800483a:	601a      	str	r2, [r3, #0]
 800483c:	605a      	str	r2, [r3, #4]
 800483e:	609a      	str	r2, [r3, #8]
 8004840:	60da      	str	r2, [r3, #12]
 8004842:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004844:	2300      	movs	r3, #0
 8004846:	60bb      	str	r3, [r7, #8]
 8004848:	4b28      	ldr	r3, [pc, #160]	@ (80048ec <SystemClock_Config+0xcc>)
 800484a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800484c:	4a27      	ldr	r2, [pc, #156]	@ (80048ec <SystemClock_Config+0xcc>)
 800484e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004852:	6413      	str	r3, [r2, #64]	@ 0x40
 8004854:	4b25      	ldr	r3, [pc, #148]	@ (80048ec <SystemClock_Config+0xcc>)
 8004856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004858:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800485c:	60bb      	str	r3, [r7, #8]
 800485e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004860:	2300      	movs	r3, #0
 8004862:	607b      	str	r3, [r7, #4]
 8004864:	4b22      	ldr	r3, [pc, #136]	@ (80048f0 <SystemClock_Config+0xd0>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a21      	ldr	r2, [pc, #132]	@ (80048f0 <SystemClock_Config+0xd0>)
 800486a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800486e:	6013      	str	r3, [r2, #0]
 8004870:	4b1f      	ldr	r3, [pc, #124]	@ (80048f0 <SystemClock_Config+0xd0>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004878:	607b      	str	r3, [r7, #4]
 800487a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800487c:	2301      	movs	r3, #1
 800487e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004880:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004884:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004886:	2302      	movs	r3, #2
 8004888:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800488a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800488e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8004890:	2306      	movs	r3, #6
 8004892:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8004894:	23a8      	movs	r3, #168	@ 0xa8
 8004896:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004898:	2302      	movs	r3, #2
 800489a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800489c:	2307      	movs	r3, #7
 800489e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80048a0:	f107 0320 	add.w	r3, r7, #32
 80048a4:	4618      	mov	r0, r3
 80048a6:	f006 fe8f 	bl	800b5c8 <HAL_RCC_OscConfig>
 80048aa:	4603      	mov	r3, r0
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d001      	beq.n	80048b4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80048b0:	f000 fc68 	bl	8005184 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80048b4:	230f      	movs	r3, #15
 80048b6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80048b8:	2302      	movs	r3, #2
 80048ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80048bc:	2300      	movs	r3, #0
 80048be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80048c0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80048c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80048c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80048ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80048cc:	f107 030c 	add.w	r3, r7, #12
 80048d0:	2105      	movs	r1, #5
 80048d2:	4618      	mov	r0, r3
 80048d4:	f007 f8f0 	bl	800bab8 <HAL_RCC_ClockConfig>
 80048d8:	4603      	mov	r3, r0
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d001      	beq.n	80048e2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80048de:	f000 fc51 	bl	8005184 <Error_Handler>
  }
}
 80048e2:	bf00      	nop
 80048e4:	3750      	adds	r7, #80	@ 0x50
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	bf00      	nop
 80048ec:	40023800 	.word	0x40023800
 80048f0:	40007000 	.word	0x40007000

080048f4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b084      	sub	sp, #16
 80048f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80048fa:	463b      	mov	r3, r7
 80048fc:	2200      	movs	r2, #0
 80048fe:	601a      	str	r2, [r3, #0]
 8004900:	605a      	str	r2, [r3, #4]
 8004902:	609a      	str	r2, [r3, #8]
 8004904:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8004906:	4b28      	ldr	r3, [pc, #160]	@ (80049a8 <MX_ADC1_Init+0xb4>)
 8004908:	4a28      	ldr	r2, [pc, #160]	@ (80049ac <MX_ADC1_Init+0xb8>)
 800490a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800490c:	4b26      	ldr	r3, [pc, #152]	@ (80049a8 <MX_ADC1_Init+0xb4>)
 800490e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004912:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004914:	4b24      	ldr	r3, [pc, #144]	@ (80049a8 <MX_ADC1_Init+0xb4>)
 8004916:	2200      	movs	r2, #0
 8004918:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800491a:	4b23      	ldr	r3, [pc, #140]	@ (80049a8 <MX_ADC1_Init+0xb4>)
 800491c:	2201      	movs	r2, #1
 800491e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8004920:	4b21      	ldr	r3, [pc, #132]	@ (80049a8 <MX_ADC1_Init+0xb4>)
 8004922:	2201      	movs	r2, #1
 8004924:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004926:	4b20      	ldr	r3, [pc, #128]	@ (80049a8 <MX_ADC1_Init+0xb4>)
 8004928:	2200      	movs	r2, #0
 800492a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800492e:	4b1e      	ldr	r3, [pc, #120]	@ (80049a8 <MX_ADC1_Init+0xb4>)
 8004930:	2200      	movs	r2, #0
 8004932:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004934:	4b1c      	ldr	r3, [pc, #112]	@ (80049a8 <MX_ADC1_Init+0xb4>)
 8004936:	4a1e      	ldr	r2, [pc, #120]	@ (80049b0 <MX_ADC1_Init+0xbc>)
 8004938:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800493a:	4b1b      	ldr	r3, [pc, #108]	@ (80049a8 <MX_ADC1_Init+0xb4>)
 800493c:	2200      	movs	r2, #0
 800493e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8004940:	4b19      	ldr	r3, [pc, #100]	@ (80049a8 <MX_ADC1_Init+0xb4>)
 8004942:	2202      	movs	r2, #2
 8004944:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004946:	4b18      	ldr	r3, [pc, #96]	@ (80049a8 <MX_ADC1_Init+0xb4>)
 8004948:	2201      	movs	r2, #1
 800494a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800494e:	4b16      	ldr	r3, [pc, #88]	@ (80049a8 <MX_ADC1_Init+0xb4>)
 8004950:	2201      	movs	r2, #1
 8004952:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004954:	4814      	ldr	r0, [pc, #80]	@ (80049a8 <MX_ADC1_Init+0xb4>)
 8004956:	f001 ffe1 	bl	800691c <HAL_ADC_Init>
 800495a:	4603      	mov	r3, r0
 800495c:	2b00      	cmp	r3, #0
 800495e:	d001      	beq.n	8004964 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8004960:	f000 fc10 	bl	8005184 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8004964:	2300      	movs	r3, #0
 8004966:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004968:	2301      	movs	r3, #1
 800496a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800496c:	2307      	movs	r3, #7
 800496e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004970:	463b      	mov	r3, r7
 8004972:	4619      	mov	r1, r3
 8004974:	480c      	ldr	r0, [pc, #48]	@ (80049a8 <MX_ADC1_Init+0xb4>)
 8004976:	f002 f939 	bl	8006bec <HAL_ADC_ConfigChannel>
 800497a:	4603      	mov	r3, r0
 800497c:	2b00      	cmp	r3, #0
 800497e:	d001      	beq.n	8004984 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8004980:	f000 fc00 	bl	8005184 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8004984:	2311      	movs	r3, #17
 8004986:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8004988:	2302      	movs	r3, #2
 800498a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800498c:	463b      	mov	r3, r7
 800498e:	4619      	mov	r1, r3
 8004990:	4805      	ldr	r0, [pc, #20]	@ (80049a8 <MX_ADC1_Init+0xb4>)
 8004992:	f002 f92b 	bl	8006bec <HAL_ADC_ConfigChannel>
 8004996:	4603      	mov	r3, r0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d001      	beq.n	80049a0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800499c:	f000 fbf2 	bl	8005184 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80049a0:	bf00      	nop
 80049a2:	3710      	adds	r7, #16
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	200025b4 	.word	0x200025b4
 80049ac:	40012000 	.word	0x40012000
 80049b0:	0f000001 	.word	0x0f000001

080049b4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80049b8:	4b06      	ldr	r3, [pc, #24]	@ (80049d4 <MX_CRC_Init+0x20>)
 80049ba:	4a07      	ldr	r2, [pc, #28]	@ (80049d8 <MX_CRC_Init+0x24>)
 80049bc:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80049be:	4805      	ldr	r0, [pc, #20]	@ (80049d4 <MX_CRC_Init+0x20>)
 80049c0:	f002 fcf7 	bl	80073b2 <HAL_CRC_Init>
 80049c4:	4603      	mov	r3, r0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d001      	beq.n	80049ce <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80049ca:	f000 fbdb 	bl	8005184 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80049ce:	bf00      	nop
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	bf00      	nop
 80049d4:	2000265c 	.word	0x2000265c
 80049d8:	40023000 	.word	0x40023000

080049dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80049e0:	4b12      	ldr	r3, [pc, #72]	@ (8004a2c <MX_I2C1_Init+0x50>)
 80049e2:	4a13      	ldr	r2, [pc, #76]	@ (8004a30 <MX_I2C1_Init+0x54>)
 80049e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80049e6:	4b11      	ldr	r3, [pc, #68]	@ (8004a2c <MX_I2C1_Init+0x50>)
 80049e8:	4a12      	ldr	r2, [pc, #72]	@ (8004a34 <MX_I2C1_Init+0x58>)
 80049ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80049ec:	4b0f      	ldr	r3, [pc, #60]	@ (8004a2c <MX_I2C1_Init+0x50>)
 80049ee:	2200      	movs	r2, #0
 80049f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 64;
 80049f2:	4b0e      	ldr	r3, [pc, #56]	@ (8004a2c <MX_I2C1_Init+0x50>)
 80049f4:	2240      	movs	r2, #64	@ 0x40
 80049f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80049f8:	4b0c      	ldr	r3, [pc, #48]	@ (8004a2c <MX_I2C1_Init+0x50>)
 80049fa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80049fe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004a00:	4b0a      	ldr	r3, [pc, #40]	@ (8004a2c <MX_I2C1_Init+0x50>)
 8004a02:	2200      	movs	r2, #0
 8004a04:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004a06:	4b09      	ldr	r3, [pc, #36]	@ (8004a2c <MX_I2C1_Init+0x50>)
 8004a08:	2200      	movs	r2, #0
 8004a0a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004a0c:	4b07      	ldr	r3, [pc, #28]	@ (8004a2c <MX_I2C1_Init+0x50>)
 8004a0e:	2200      	movs	r2, #0
 8004a10:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004a12:	4b06      	ldr	r3, [pc, #24]	@ (8004a2c <MX_I2C1_Init+0x50>)
 8004a14:	2200      	movs	r2, #0
 8004a16:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004a18:	4804      	ldr	r0, [pc, #16]	@ (8004a2c <MX_I2C1_Init+0x50>)
 8004a1a:	f003 fc19 	bl	8008250 <HAL_I2C_Init>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d001      	beq.n	8004a28 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004a24:	f000 fbae 	bl	8005184 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004a28:	bf00      	nop
 8004a2a:	bd80      	pop	{r7, pc}
 8004a2c:	20002664 	.word	0x20002664
 8004a30:	40005400 	.word	0x40005400
 8004a34:	000186a0 	.word	0x000186a0

08004a38 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8004a3c:	4b12      	ldr	r3, [pc, #72]	@ (8004a88 <MX_I2C2_Init+0x50>)
 8004a3e:	4a13      	ldr	r2, [pc, #76]	@ (8004a8c <MX_I2C2_Init+0x54>)
 8004a40:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8004a42:	4b11      	ldr	r3, [pc, #68]	@ (8004a88 <MX_I2C2_Init+0x50>)
 8004a44:	4a12      	ldr	r2, [pc, #72]	@ (8004a90 <MX_I2C2_Init+0x58>)
 8004a46:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004a48:	4b0f      	ldr	r3, [pc, #60]	@ (8004a88 <MX_I2C2_Init+0x50>)
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 80;
 8004a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8004a88 <MX_I2C2_Init+0x50>)
 8004a50:	2250      	movs	r2, #80	@ 0x50
 8004a52:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004a54:	4b0c      	ldr	r3, [pc, #48]	@ (8004a88 <MX_I2C2_Init+0x50>)
 8004a56:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004a5a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8004a88 <MX_I2C2_Init+0x50>)
 8004a5e:	2200      	movs	r2, #0
 8004a60:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8004a62:	4b09      	ldr	r3, [pc, #36]	@ (8004a88 <MX_I2C2_Init+0x50>)
 8004a64:	2200      	movs	r2, #0
 8004a66:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004a68:	4b07      	ldr	r3, [pc, #28]	@ (8004a88 <MX_I2C2_Init+0x50>)
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004a6e:	4b06      	ldr	r3, [pc, #24]	@ (8004a88 <MX_I2C2_Init+0x50>)
 8004a70:	2200      	movs	r2, #0
 8004a72:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004a74:	4804      	ldr	r0, [pc, #16]	@ (8004a88 <MX_I2C2_Init+0x50>)
 8004a76:	f003 fbeb 	bl	8008250 <HAL_I2C_Init>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d001      	beq.n	8004a84 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8004a80:	f000 fb80 	bl	8005184 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8004a84:	bf00      	nop
 8004a86:	bd80      	pop	{r7, pc}
 8004a88:	200026b8 	.word	0x200026b8
 8004a8c:	40005800 	.word	0x40005800
 8004a90:	000186a0 	.word	0x000186a0

08004a94 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004a98:	4b17      	ldr	r3, [pc, #92]	@ (8004af8 <MX_SPI1_Init+0x64>)
 8004a9a:	4a18      	ldr	r2, [pc, #96]	@ (8004afc <MX_SPI1_Init+0x68>)
 8004a9c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004a9e:	4b16      	ldr	r3, [pc, #88]	@ (8004af8 <MX_SPI1_Init+0x64>)
 8004aa0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004aa4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004aa6:	4b14      	ldr	r3, [pc, #80]	@ (8004af8 <MX_SPI1_Init+0x64>)
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004aac:	4b12      	ldr	r3, [pc, #72]	@ (8004af8 <MX_SPI1_Init+0x64>)
 8004aae:	2200      	movs	r2, #0
 8004ab0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ab2:	4b11      	ldr	r3, [pc, #68]	@ (8004af8 <MX_SPI1_Init+0x64>)
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004ab8:	4b0f      	ldr	r3, [pc, #60]	@ (8004af8 <MX_SPI1_Init+0x64>)
 8004aba:	2200      	movs	r2, #0
 8004abc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004abe:	4b0e      	ldr	r3, [pc, #56]	@ (8004af8 <MX_SPI1_Init+0x64>)
 8004ac0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ac4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ac6:	4b0c      	ldr	r3, [pc, #48]	@ (8004af8 <MX_SPI1_Init+0x64>)
 8004ac8:	2200      	movs	r2, #0
 8004aca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004acc:	4b0a      	ldr	r3, [pc, #40]	@ (8004af8 <MX_SPI1_Init+0x64>)
 8004ace:	2200      	movs	r2, #0
 8004ad0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004ad2:	4b09      	ldr	r3, [pc, #36]	@ (8004af8 <MX_SPI1_Init+0x64>)
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ad8:	4b07      	ldr	r3, [pc, #28]	@ (8004af8 <MX_SPI1_Init+0x64>)
 8004ada:	2200      	movs	r2, #0
 8004adc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004ade:	4b06      	ldr	r3, [pc, #24]	@ (8004af8 <MX_SPI1_Init+0x64>)
 8004ae0:	220a      	movs	r2, #10
 8004ae2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004ae4:	4804      	ldr	r0, [pc, #16]	@ (8004af8 <MX_SPI1_Init+0x64>)
 8004ae6:	f007 f9c7 	bl	800be78 <HAL_SPI_Init>
 8004aea:	4603      	mov	r3, r0
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d001      	beq.n	8004af4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004af0:	f000 fb48 	bl	8005184 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004af4:	bf00      	nop
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	2000270c 	.word	0x2000270c
 8004afc:	40013000 	.word	0x40013000

08004b00 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8004b04:	4b17      	ldr	r3, [pc, #92]	@ (8004b64 <MX_SPI2_Init+0x64>)
 8004b06:	4a18      	ldr	r2, [pc, #96]	@ (8004b68 <MX_SPI2_Init+0x68>)
 8004b08:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004b0a:	4b16      	ldr	r3, [pc, #88]	@ (8004b64 <MX_SPI2_Init+0x64>)
 8004b0c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004b10:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004b12:	4b14      	ldr	r3, [pc, #80]	@ (8004b64 <MX_SPI2_Init+0x64>)
 8004b14:	2200      	movs	r2, #0
 8004b16:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004b18:	4b12      	ldr	r3, [pc, #72]	@ (8004b64 <MX_SPI2_Init+0x64>)
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b1e:	4b11      	ldr	r3, [pc, #68]	@ (8004b64 <MX_SPI2_Init+0x64>)
 8004b20:	2200      	movs	r2, #0
 8004b22:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004b24:	4b0f      	ldr	r3, [pc, #60]	@ (8004b64 <MX_SPI2_Init+0x64>)
 8004b26:	2200      	movs	r2, #0
 8004b28:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004b2a:	4b0e      	ldr	r3, [pc, #56]	@ (8004b64 <MX_SPI2_Init+0x64>)
 8004b2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b30:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b32:	4b0c      	ldr	r3, [pc, #48]	@ (8004b64 <MX_SPI2_Init+0x64>)
 8004b34:	2200      	movs	r2, #0
 8004b36:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004b38:	4b0a      	ldr	r3, [pc, #40]	@ (8004b64 <MX_SPI2_Init+0x64>)
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004b3e:	4b09      	ldr	r3, [pc, #36]	@ (8004b64 <MX_SPI2_Init+0x64>)
 8004b40:	2200      	movs	r2, #0
 8004b42:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b44:	4b07      	ldr	r3, [pc, #28]	@ (8004b64 <MX_SPI2_Init+0x64>)
 8004b46:	2200      	movs	r2, #0
 8004b48:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8004b4a:	4b06      	ldr	r3, [pc, #24]	@ (8004b64 <MX_SPI2_Init+0x64>)
 8004b4c:	220a      	movs	r2, #10
 8004b4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004b50:	4804      	ldr	r0, [pc, #16]	@ (8004b64 <MX_SPI2_Init+0x64>)
 8004b52:	f007 f991 	bl	800be78 <HAL_SPI_Init>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d001      	beq.n	8004b60 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8004b5c:	f000 fb12 	bl	8005184 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004b60:	bf00      	nop
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	20002764 	.word	0x20002764
 8004b68:	40003800 	.word	0x40003800

08004b6c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8004b70:	4b17      	ldr	r3, [pc, #92]	@ (8004bd0 <MX_SPI3_Init+0x64>)
 8004b72:	4a18      	ldr	r2, [pc, #96]	@ (8004bd4 <MX_SPI3_Init+0x68>)
 8004b74:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004b76:	4b16      	ldr	r3, [pc, #88]	@ (8004bd0 <MX_SPI3_Init+0x64>)
 8004b78:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004b7c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8004b7e:	4b14      	ldr	r3, [pc, #80]	@ (8004bd0 <MX_SPI3_Init+0x64>)
 8004b80:	2200      	movs	r2, #0
 8004b82:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8004b84:	4b12      	ldr	r3, [pc, #72]	@ (8004bd0 <MX_SPI3_Init+0x64>)
 8004b86:	2200      	movs	r2, #0
 8004b88:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b8a:	4b11      	ldr	r3, [pc, #68]	@ (8004bd0 <MX_SPI3_Init+0x64>)
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004b90:	4b0f      	ldr	r3, [pc, #60]	@ (8004bd0 <MX_SPI3_Init+0x64>)
 8004b92:	2200      	movs	r2, #0
 8004b94:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004b96:	4b0e      	ldr	r3, [pc, #56]	@ (8004bd0 <MX_SPI3_Init+0x64>)
 8004b98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b9c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8004bd0 <MX_SPI3_Init+0x64>)
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004ba4:	4b0a      	ldr	r3, [pc, #40]	@ (8004bd0 <MX_SPI3_Init+0x64>)
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004baa:	4b09      	ldr	r3, [pc, #36]	@ (8004bd0 <MX_SPI3_Init+0x64>)
 8004bac:	2200      	movs	r2, #0
 8004bae:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004bb0:	4b07      	ldr	r3, [pc, #28]	@ (8004bd0 <MX_SPI3_Init+0x64>)
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8004bb6:	4b06      	ldr	r3, [pc, #24]	@ (8004bd0 <MX_SPI3_Init+0x64>)
 8004bb8:	220a      	movs	r2, #10
 8004bba:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004bbc:	4804      	ldr	r0, [pc, #16]	@ (8004bd0 <MX_SPI3_Init+0x64>)
 8004bbe:	f007 f95b 	bl	800be78 <HAL_SPI_Init>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d001      	beq.n	8004bcc <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8004bc8:	f000 fadc 	bl	8005184 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8004bcc:	bf00      	nop
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	200027bc 	.word	0x200027bc
 8004bd4:	40003c00 	.word	0x40003c00

08004bd8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b096      	sub	sp, #88	@ 0x58
 8004bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004bde:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8004be2:	2200      	movs	r2, #0
 8004be4:	601a      	str	r2, [r3, #0]
 8004be6:	605a      	str	r2, [r3, #4]
 8004be8:	609a      	str	r2, [r3, #8]
 8004bea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004bec:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	601a      	str	r2, [r3, #0]
 8004bf4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004bf6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	601a      	str	r2, [r3, #0]
 8004bfe:	605a      	str	r2, [r3, #4]
 8004c00:	609a      	str	r2, [r3, #8]
 8004c02:	60da      	str	r2, [r3, #12]
 8004c04:	611a      	str	r2, [r3, #16]
 8004c06:	615a      	str	r2, [r3, #20]
 8004c08:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004c0a:	1d3b      	adds	r3, r7, #4
 8004c0c:	2220      	movs	r2, #32
 8004c0e:	2100      	movs	r1, #0
 8004c10:	4618      	mov	r0, r3
 8004c12:	f012 feba 	bl	801798a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004c16:	4b44      	ldr	r3, [pc, #272]	@ (8004d28 <MX_TIM1_Init+0x150>)
 8004c18:	4a44      	ldr	r2, [pc, #272]	@ (8004d2c <MX_TIM1_Init+0x154>)
 8004c1a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 8004c1c:	4b42      	ldr	r3, [pc, #264]	@ (8004d28 <MX_TIM1_Init+0x150>)
 8004c1e:	22a7      	movs	r2, #167	@ 0xa7
 8004c20:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c22:	4b41      	ldr	r3, [pc, #260]	@ (8004d28 <MX_TIM1_Init+0x150>)
 8004c24:	2200      	movs	r2, #0
 8004c26:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 8004c28:	4b3f      	ldr	r3, [pc, #252]	@ (8004d28 <MX_TIM1_Init+0x150>)
 8004c2a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8004c2e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004c30:	4b3d      	ldr	r3, [pc, #244]	@ (8004d28 <MX_TIM1_Init+0x150>)
 8004c32:	2200      	movs	r2, #0
 8004c34:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004c36:	4b3c      	ldr	r3, [pc, #240]	@ (8004d28 <MX_TIM1_Init+0x150>)
 8004c38:	2200      	movs	r2, #0
 8004c3a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c3c:	4b3a      	ldr	r3, [pc, #232]	@ (8004d28 <MX_TIM1_Init+0x150>)
 8004c3e:	2200      	movs	r2, #0
 8004c40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004c42:	4839      	ldr	r0, [pc, #228]	@ (8004d28 <MX_TIM1_Init+0x150>)
 8004c44:	f007 feea 	bl	800ca1c <HAL_TIM_Base_Init>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d001      	beq.n	8004c52 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8004c4e:	f000 fa99 	bl	8005184 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004c52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004c56:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004c58:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8004c5c:	4619      	mov	r1, r3
 8004c5e:	4832      	ldr	r0, [pc, #200]	@ (8004d28 <MX_TIM1_Init+0x150>)
 8004c60:	f008 fa70 	bl	800d144 <HAL_TIM_ConfigClockSource>
 8004c64:	4603      	mov	r3, r0
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d001      	beq.n	8004c6e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8004c6a:	f000 fa8b 	bl	8005184 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004c6e:	482e      	ldr	r0, [pc, #184]	@ (8004d28 <MX_TIM1_Init+0x150>)
 8004c70:	f007 ff94 	bl	800cb9c <HAL_TIM_PWM_Init>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d001      	beq.n	8004c7e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8004c7a:	f000 fa83 	bl	8005184 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c82:	2300      	movs	r3, #0
 8004c84:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004c86:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004c8a:	4619      	mov	r1, r3
 8004c8c:	4826      	ldr	r0, [pc, #152]	@ (8004d28 <MX_TIM1_Init+0x150>)
 8004c8e:	f008 fe65 	bl	800d95c <HAL_TIMEx_MasterConfigSynchronization>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d001      	beq.n	8004c9c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8004c98:	f000 fa74 	bl	8005184 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004c9c:	2360      	movs	r3, #96	@ 0x60
 8004c9e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004cac:	2300      	movs	r3, #0
 8004cae:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004cb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	4619      	mov	r1, r3
 8004cc0:	4819      	ldr	r0, [pc, #100]	@ (8004d28 <MX_TIM1_Init+0x150>)
 8004cc2:	f008 f97d 	bl	800cfc0 <HAL_TIM_PWM_ConfigChannel>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d001      	beq.n	8004cd0 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8004ccc:	f000 fa5a 	bl	8005184 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004cd0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004cd4:	2208      	movs	r2, #8
 8004cd6:	4619      	mov	r1, r3
 8004cd8:	4813      	ldr	r0, [pc, #76]	@ (8004d28 <MX_TIM1_Init+0x150>)
 8004cda:	f008 f971 	bl	800cfc0 <HAL_TIM_PWM_ConfigChannel>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d001      	beq.n	8004ce8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8004ce4:	f000 fa4e 	bl	8005184 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004cec:	2300      	movs	r3, #0
 8004cee:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004cfc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004d00:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004d02:	2300      	movs	r3, #0
 8004d04:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004d06:	1d3b      	adds	r3, r7, #4
 8004d08:	4619      	mov	r1, r3
 8004d0a:	4807      	ldr	r0, [pc, #28]	@ (8004d28 <MX_TIM1_Init+0x150>)
 8004d0c:	f008 fea2 	bl	800da54 <HAL_TIMEx_ConfigBreakDeadTime>
 8004d10:	4603      	mov	r3, r0
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d001      	beq.n	8004d1a <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8004d16:	f000 fa35 	bl	8005184 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004d1a:	4803      	ldr	r0, [pc, #12]	@ (8004d28 <MX_TIM1_Init+0x150>)
 8004d1c:	f000 fe90 	bl	8005a40 <HAL_TIM_MspPostInit>

}
 8004d20:	bf00      	nop
 8004d22:	3758      	adds	r7, #88	@ 0x58
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}
 8004d28:	20002814 	.word	0x20002814
 8004d2c:	40010000 	.word	0x40010000

08004d30 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b08e      	sub	sp, #56	@ 0x38
 8004d34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004d36:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	601a      	str	r2, [r3, #0]
 8004d3e:	605a      	str	r2, [r3, #4]
 8004d40:	609a      	str	r2, [r3, #8]
 8004d42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004d44:	f107 0320 	add.w	r3, r7, #32
 8004d48:	2200      	movs	r2, #0
 8004d4a:	601a      	str	r2, [r3, #0]
 8004d4c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004d4e:	1d3b      	adds	r3, r7, #4
 8004d50:	2200      	movs	r2, #0
 8004d52:	601a      	str	r2, [r3, #0]
 8004d54:	605a      	str	r2, [r3, #4]
 8004d56:	609a      	str	r2, [r3, #8]
 8004d58:	60da      	str	r2, [r3, #12]
 8004d5a:	611a      	str	r2, [r3, #16]
 8004d5c:	615a      	str	r2, [r3, #20]
 8004d5e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004d60:	4b3d      	ldr	r3, [pc, #244]	@ (8004e58 <MX_TIM2_Init+0x128>)
 8004d62:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004d66:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1344-1;
 8004d68:	4b3b      	ldr	r3, [pc, #236]	@ (8004e58 <MX_TIM2_Init+0x128>)
 8004d6a:	f240 523f 	movw	r2, #1343	@ 0x53f
 8004d6e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d70:	4b39      	ldr	r3, [pc, #228]	@ (8004e58 <MX_TIM2_Init+0x128>)
 8004d72:	2200      	movs	r2, #0
 8004d74:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8004d76:	4b38      	ldr	r3, [pc, #224]	@ (8004e58 <MX_TIM2_Init+0x128>)
 8004d78:	22ff      	movs	r2, #255	@ 0xff
 8004d7a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004d7c:	4b36      	ldr	r3, [pc, #216]	@ (8004e58 <MX_TIM2_Init+0x128>)
 8004d7e:	2200      	movs	r2, #0
 8004d80:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004d82:	4b35      	ldr	r3, [pc, #212]	@ (8004e58 <MX_TIM2_Init+0x128>)
 8004d84:	2280      	movs	r2, #128	@ 0x80
 8004d86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004d88:	4833      	ldr	r0, [pc, #204]	@ (8004e58 <MX_TIM2_Init+0x128>)
 8004d8a:	f007 fe47 	bl	800ca1c <HAL_TIM_Base_Init>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d001      	beq.n	8004d98 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8004d94:	f000 f9f6 	bl	8005184 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004d98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004d9e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004da2:	4619      	mov	r1, r3
 8004da4:	482c      	ldr	r0, [pc, #176]	@ (8004e58 <MX_TIM2_Init+0x128>)
 8004da6:	f008 f9cd 	bl	800d144 <HAL_TIM_ConfigClockSource>
 8004daa:	4603      	mov	r3, r0
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d001      	beq.n	8004db4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8004db0:	f000 f9e8 	bl	8005184 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004db4:	4828      	ldr	r0, [pc, #160]	@ (8004e58 <MX_TIM2_Init+0x128>)
 8004db6:	f007 fef1 	bl	800cb9c <HAL_TIM_PWM_Init>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d001      	beq.n	8004dc4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8004dc0:	f000 f9e0 	bl	8005184 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004dcc:	f107 0320 	add.w	r3, r7, #32
 8004dd0:	4619      	mov	r1, r3
 8004dd2:	4821      	ldr	r0, [pc, #132]	@ (8004e58 <MX_TIM2_Init+0x128>)
 8004dd4:	f008 fdc2 	bl	800d95c <HAL_TIMEx_MasterConfigSynchronization>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d001      	beq.n	8004de2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8004dde:	f000 f9d1 	bl	8005184 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004de2:	2360      	movs	r3, #96	@ 0x60
 8004de4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004de6:	2300      	movs	r3, #0
 8004de8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004dea:	2300      	movs	r3, #0
 8004dec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004dee:	2300      	movs	r3, #0
 8004df0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004df2:	1d3b      	adds	r3, r7, #4
 8004df4:	2200      	movs	r2, #0
 8004df6:	4619      	mov	r1, r3
 8004df8:	4817      	ldr	r0, [pc, #92]	@ (8004e58 <MX_TIM2_Init+0x128>)
 8004dfa:	f008 f8e1 	bl	800cfc0 <HAL_TIM_PWM_ConfigChannel>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d001      	beq.n	8004e08 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8004e04:	f000 f9be 	bl	8005184 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004e08:	1d3b      	adds	r3, r7, #4
 8004e0a:	2204      	movs	r2, #4
 8004e0c:	4619      	mov	r1, r3
 8004e0e:	4812      	ldr	r0, [pc, #72]	@ (8004e58 <MX_TIM2_Init+0x128>)
 8004e10:	f008 f8d6 	bl	800cfc0 <HAL_TIM_PWM_ConfigChannel>
 8004e14:	4603      	mov	r3, r0
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d001      	beq.n	8004e1e <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8004e1a:	f000 f9b3 	bl	8005184 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004e1e:	1d3b      	adds	r3, r7, #4
 8004e20:	2208      	movs	r2, #8
 8004e22:	4619      	mov	r1, r3
 8004e24:	480c      	ldr	r0, [pc, #48]	@ (8004e58 <MX_TIM2_Init+0x128>)
 8004e26:	f008 f8cb 	bl	800cfc0 <HAL_TIM_PWM_ConfigChannel>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d001      	beq.n	8004e34 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8004e30:	f000 f9a8 	bl	8005184 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004e34:	1d3b      	adds	r3, r7, #4
 8004e36:	220c      	movs	r2, #12
 8004e38:	4619      	mov	r1, r3
 8004e3a:	4807      	ldr	r0, [pc, #28]	@ (8004e58 <MX_TIM2_Init+0x128>)
 8004e3c:	f008 f8c0 	bl	800cfc0 <HAL_TIM_PWM_ConfigChannel>
 8004e40:	4603      	mov	r3, r0
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d001      	beq.n	8004e4a <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 8004e46:	f000 f99d 	bl	8005184 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8004e4a:	4803      	ldr	r0, [pc, #12]	@ (8004e58 <MX_TIM2_Init+0x128>)
 8004e4c:	f000 fdf8 	bl	8005a40 <HAL_TIM_MspPostInit>

}
 8004e50:	bf00      	nop
 8004e52:	3738      	adds	r7, #56	@ 0x38
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}
 8004e58:	2000285c 	.word	0x2000285c

08004e5c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b082      	sub	sp, #8
 8004e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004e62:	463b      	mov	r3, r7
 8004e64:	2200      	movs	r2, #0
 8004e66:	601a      	str	r2, [r3, #0]
 8004e68:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004e6a:	4b15      	ldr	r3, [pc, #84]	@ (8004ec0 <MX_TIM6_Init+0x64>)
 8004e6c:	4a15      	ldr	r2, [pc, #84]	@ (8004ec4 <MX_TIM6_Init+0x68>)
 8004e6e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 8004e70:	4b13      	ldr	r3, [pc, #76]	@ (8004ec0 <MX_TIM6_Init+0x64>)
 8004e72:	2253      	movs	r2, #83	@ 0x53
 8004e74:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004e76:	4b12      	ldr	r3, [pc, #72]	@ (8004ec0 <MX_TIM6_Init+0x64>)
 8004e78:	2200      	movs	r2, #0
 8004e7a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8004e7c:	4b10      	ldr	r3, [pc, #64]	@ (8004ec0 <MX_TIM6_Init+0x64>)
 8004e7e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004e82:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004e84:	4b0e      	ldr	r3, [pc, #56]	@ (8004ec0 <MX_TIM6_Init+0x64>)
 8004e86:	2200      	movs	r2, #0
 8004e88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004e8a:	480d      	ldr	r0, [pc, #52]	@ (8004ec0 <MX_TIM6_Init+0x64>)
 8004e8c:	f007 fdc6 	bl	800ca1c <HAL_TIM_Base_Init>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d001      	beq.n	8004e9a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8004e96:	f000 f975 	bl	8005184 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004ea2:	463b      	mov	r3, r7
 8004ea4:	4619      	mov	r1, r3
 8004ea6:	4806      	ldr	r0, [pc, #24]	@ (8004ec0 <MX_TIM6_Init+0x64>)
 8004ea8:	f008 fd58 	bl	800d95c <HAL_TIMEx_MasterConfigSynchronization>
 8004eac:	4603      	mov	r3, r0
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d001      	beq.n	8004eb6 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8004eb2:	f000 f967 	bl	8005184 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004eb6:	bf00      	nop
 8004eb8:	3708      	adds	r7, #8
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}
 8004ebe:	bf00      	nop
 8004ec0:	200028a4 	.word	0x200028a4
 8004ec4:	40001000 	.word	0x40001000

08004ec8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b082      	sub	sp, #8
 8004ecc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ece:	463b      	mov	r3, r7
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	601a      	str	r2, [r3, #0]
 8004ed4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8004ed6:	4b15      	ldr	r3, [pc, #84]	@ (8004f2c <MX_TIM7_Init+0x64>)
 8004ed8:	4a15      	ldr	r2, [pc, #84]	@ (8004f30 <MX_TIM7_Init+0x68>)
 8004eda:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 8004edc:	4b13      	ldr	r3, [pc, #76]	@ (8004f2c <MX_TIM7_Init+0x64>)
 8004ede:	2253      	movs	r2, #83	@ 0x53
 8004ee0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ee2:	4b12      	ldr	r3, [pc, #72]	@ (8004f2c <MX_TIM7_Init+0x64>)
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 50000-1;
 8004ee8:	4b10      	ldr	r3, [pc, #64]	@ (8004f2c <MX_TIM7_Init+0x64>)
 8004eea:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8004eee:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004ef0:	4b0e      	ldr	r3, [pc, #56]	@ (8004f2c <MX_TIM7_Init+0x64>)
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004ef6:	480d      	ldr	r0, [pc, #52]	@ (8004f2c <MX_TIM7_Init+0x64>)
 8004ef8:	f007 fd90 	bl	800ca1c <HAL_TIM_Base_Init>
 8004efc:	4603      	mov	r3, r0
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d001      	beq.n	8004f06 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8004f02:	f000 f93f 	bl	8005184 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f06:	2300      	movs	r3, #0
 8004f08:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004f0e:	463b      	mov	r3, r7
 8004f10:	4619      	mov	r1, r3
 8004f12:	4806      	ldr	r0, [pc, #24]	@ (8004f2c <MX_TIM7_Init+0x64>)
 8004f14:	f008 fd22 	bl	800d95c <HAL_TIMEx_MasterConfigSynchronization>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d001      	beq.n	8004f22 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8004f1e:	f000 f931 	bl	8005184 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8004f22:	bf00      	nop
 8004f24:	3708      	adds	r7, #8
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}
 8004f2a:	bf00      	nop
 8004f2c:	200028ec 	.word	0x200028ec
 8004f30:	40001400 	.word	0x40001400

08004f34 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004f38:	4b11      	ldr	r3, [pc, #68]	@ (8004f80 <MX_USART1_UART_Init+0x4c>)
 8004f3a:	4a12      	ldr	r2, [pc, #72]	@ (8004f84 <MX_USART1_UART_Init+0x50>)
 8004f3c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004f3e:	4b10      	ldr	r3, [pc, #64]	@ (8004f80 <MX_USART1_UART_Init+0x4c>)
 8004f40:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004f44:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004f46:	4b0e      	ldr	r3, [pc, #56]	@ (8004f80 <MX_USART1_UART_Init+0x4c>)
 8004f48:	2200      	movs	r2, #0
 8004f4a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004f4c:	4b0c      	ldr	r3, [pc, #48]	@ (8004f80 <MX_USART1_UART_Init+0x4c>)
 8004f4e:	2200      	movs	r2, #0
 8004f50:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004f52:	4b0b      	ldr	r3, [pc, #44]	@ (8004f80 <MX_USART1_UART_Init+0x4c>)
 8004f54:	2200      	movs	r2, #0
 8004f56:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004f58:	4b09      	ldr	r3, [pc, #36]	@ (8004f80 <MX_USART1_UART_Init+0x4c>)
 8004f5a:	220c      	movs	r2, #12
 8004f5c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004f5e:	4b08      	ldr	r3, [pc, #32]	@ (8004f80 <MX_USART1_UART_Init+0x4c>)
 8004f60:	2200      	movs	r2, #0
 8004f62:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004f64:	4b06      	ldr	r3, [pc, #24]	@ (8004f80 <MX_USART1_UART_Init+0x4c>)
 8004f66:	2200      	movs	r2, #0
 8004f68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004f6a:	4805      	ldr	r0, [pc, #20]	@ (8004f80 <MX_USART1_UART_Init+0x4c>)
 8004f6c:	f008 fdd8 	bl	800db20 <HAL_UART_Init>
 8004f70:	4603      	mov	r3, r0
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d001      	beq.n	8004f7a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004f76:	f000 f905 	bl	8005184 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004f7a:	bf00      	nop
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	20002934 	.word	0x20002934
 8004f84:	40011000 	.word	0x40011000

08004f88 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b082      	sub	sp, #8
 8004f8c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004f8e:	2300      	movs	r3, #0
 8004f90:	607b      	str	r3, [r7, #4]
 8004f92:	4b10      	ldr	r3, [pc, #64]	@ (8004fd4 <MX_DMA_Init+0x4c>)
 8004f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f96:	4a0f      	ldr	r2, [pc, #60]	@ (8004fd4 <MX_DMA_Init+0x4c>)
 8004f98:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004f9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8004fd4 <MX_DMA_Init+0x4c>)
 8004fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fa2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fa6:	607b      	str	r3, [r7, #4]
 8004fa8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8004faa:	2200      	movs	r2, #0
 8004fac:	2100      	movs	r1, #0
 8004fae:	2038      	movs	r0, #56	@ 0x38
 8004fb0:	f002 f9bb 	bl	800732a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8004fb4:	2038      	movs	r0, #56	@ 0x38
 8004fb6:	f002 f9d4 	bl	8007362 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8004fba:	2200      	movs	r2, #0
 8004fbc:	2100      	movs	r1, #0
 8004fbe:	203a      	movs	r0, #58	@ 0x3a
 8004fc0:	f002 f9b3 	bl	800732a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8004fc4:	203a      	movs	r0, #58	@ 0x3a
 8004fc6:	f002 f9cc 	bl	8007362 <HAL_NVIC_EnableIRQ>

}
 8004fca:	bf00      	nop
 8004fcc:	3708      	adds	r7, #8
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}
 8004fd2:	bf00      	nop
 8004fd4:	40023800 	.word	0x40023800

08004fd8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b08a      	sub	sp, #40	@ 0x28
 8004fdc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fde:	f107 0314 	add.w	r3, r7, #20
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	601a      	str	r2, [r3, #0]
 8004fe6:	605a      	str	r2, [r3, #4]
 8004fe8:	609a      	str	r2, [r3, #8]
 8004fea:	60da      	str	r2, [r3, #12]
 8004fec:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004fee:	2300      	movs	r3, #0
 8004ff0:	613b      	str	r3, [r7, #16]
 8004ff2:	4b5f      	ldr	r3, [pc, #380]	@ (8005170 <MX_GPIO_Init+0x198>)
 8004ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ff6:	4a5e      	ldr	r2, [pc, #376]	@ (8005170 <MX_GPIO_Init+0x198>)
 8004ff8:	f043 0304 	orr.w	r3, r3, #4
 8004ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ffe:	4b5c      	ldr	r3, [pc, #368]	@ (8005170 <MX_GPIO_Init+0x198>)
 8005000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005002:	f003 0304 	and.w	r3, r3, #4
 8005006:	613b      	str	r3, [r7, #16]
 8005008:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800500a:	2300      	movs	r3, #0
 800500c:	60fb      	str	r3, [r7, #12]
 800500e:	4b58      	ldr	r3, [pc, #352]	@ (8005170 <MX_GPIO_Init+0x198>)
 8005010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005012:	4a57      	ldr	r2, [pc, #348]	@ (8005170 <MX_GPIO_Init+0x198>)
 8005014:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005018:	6313      	str	r3, [r2, #48]	@ 0x30
 800501a:	4b55      	ldr	r3, [pc, #340]	@ (8005170 <MX_GPIO_Init+0x198>)
 800501c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800501e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005022:	60fb      	str	r3, [r7, #12]
 8005024:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005026:	2300      	movs	r3, #0
 8005028:	60bb      	str	r3, [r7, #8]
 800502a:	4b51      	ldr	r3, [pc, #324]	@ (8005170 <MX_GPIO_Init+0x198>)
 800502c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800502e:	4a50      	ldr	r2, [pc, #320]	@ (8005170 <MX_GPIO_Init+0x198>)
 8005030:	f043 0301 	orr.w	r3, r3, #1
 8005034:	6313      	str	r3, [r2, #48]	@ 0x30
 8005036:	4b4e      	ldr	r3, [pc, #312]	@ (8005170 <MX_GPIO_Init+0x198>)
 8005038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800503a:	f003 0301 	and.w	r3, r3, #1
 800503e:	60bb      	str	r3, [r7, #8]
 8005040:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005042:	2300      	movs	r3, #0
 8005044:	607b      	str	r3, [r7, #4]
 8005046:	4b4a      	ldr	r3, [pc, #296]	@ (8005170 <MX_GPIO_Init+0x198>)
 8005048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800504a:	4a49      	ldr	r2, [pc, #292]	@ (8005170 <MX_GPIO_Init+0x198>)
 800504c:	f043 0302 	orr.w	r3, r3, #2
 8005050:	6313      	str	r3, [r2, #48]	@ 0x30
 8005052:	4b47      	ldr	r3, [pc, #284]	@ (8005170 <MX_GPIO_Init+0x198>)
 8005054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005056:	f003 0302 	and.w	r3, r3, #2
 800505a:	607b      	str	r3, [r7, #4]
 800505c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800505e:	2300      	movs	r3, #0
 8005060:	603b      	str	r3, [r7, #0]
 8005062:	4b43      	ldr	r3, [pc, #268]	@ (8005170 <MX_GPIO_Init+0x198>)
 8005064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005066:	4a42      	ldr	r2, [pc, #264]	@ (8005170 <MX_GPIO_Init+0x198>)
 8005068:	f043 0308 	orr.w	r3, r3, #8
 800506c:	6313      	str	r3, [r2, #48]	@ 0x30
 800506e:	4b40      	ldr	r3, [pc, #256]	@ (8005170 <MX_GPIO_Init+0x198>)
 8005070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005072:	f003 0308 	and.w	r3, r3, #8
 8005076:	603b      	str	r3, [r7, #0]
 8005078:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GENERAL_LED_Pin|PYRO_1_Pin|PYRO_2_Pin|PYRO_3_Pin
 800507a:	2200      	movs	r2, #0
 800507c:	f243 4125 	movw	r1, #13349	@ 0x3425
 8005080:	483c      	ldr	r0, [pc, #240]	@ (8005174 <MX_GPIO_Init+0x19c>)
 8005082:	f003 f8b1 	bl	80081e8 <HAL_GPIO_WritePin>
                          |ERROR_LED_Pin|RADIO_RESET_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CSB_GPIO_Port, SPI1_CSB_Pin, GPIO_PIN_RESET);
 8005086:	2200      	movs	r2, #0
 8005088:	2110      	movs	r1, #16
 800508a:	483b      	ldr	r0, [pc, #236]	@ (8005178 <MX_GPIO_Init+0x1a0>)
 800508c:	f003 f8ac 	bl	80081e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PYRO_4_Pin|SPI2_CSB_Pin, GPIO_PIN_RESET);
 8005090:	2200      	movs	r2, #0
 8005092:	f241 0102 	movw	r1, #4098	@ 0x1002
 8005096:	4839      	ldr	r0, [pc, #228]	@ (800517c <MX_GPIO_Init+0x1a4>)
 8005098:	f003 f8a6 	bl	80081e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CSB_GPIO_Port, SPI3_CSB_Pin, GPIO_PIN_RESET);
 800509c:	2200      	movs	r2, #0
 800509e:	2104      	movs	r1, #4
 80050a0:	4837      	ldr	r0, [pc, #220]	@ (8005180 <MX_GPIO_Init+0x1a8>)
 80050a2:	f003 f8a1 	bl	80081e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GENERAL_LED_Pin PYRO_1_Pin PYRO_2_Pin PYRO_3_Pin
                           ERROR_LED_Pin RADIO_RESET_Pin */
  GPIO_InitStruct.Pin = GENERAL_LED_Pin|PYRO_1_Pin|PYRO_2_Pin|PYRO_3_Pin
 80050a6:	f243 4325 	movw	r3, #13349	@ 0x3425
 80050aa:	617b      	str	r3, [r7, #20]
                          |ERROR_LED_Pin|RADIO_RESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80050ac:	2301      	movs	r3, #1
 80050ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050b0:	2300      	movs	r3, #0
 80050b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050b4:	2300      	movs	r3, #0
 80050b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80050b8:	f107 0314 	add.w	r3, r7, #20
 80050bc:	4619      	mov	r1, r3
 80050be:	482d      	ldr	r0, [pc, #180]	@ (8005174 <MX_GPIO_Init+0x19c>)
 80050c0:	f002 fde2 	bl	8007c88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_1_SENSE_Pin PYRO_2_SENSE_Pin SD_DETECT_Pin */
  GPIO_InitStruct.Pin = PYRO_1_SENSE_Pin|PYRO_2_SENSE_Pin|SD_DETECT_Pin;
 80050c4:	231a      	movs	r3, #26
 80050c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80050c8:	2300      	movs	r3, #0
 80050ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050cc:	2300      	movs	r3, #0
 80050ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80050d0:	f107 0314 	add.w	r3, r7, #20
 80050d4:	4619      	mov	r1, r3
 80050d6:	4827      	ldr	r0, [pc, #156]	@ (8005174 <MX_GPIO_Init+0x19c>)
 80050d8:	f002 fdd6 	bl	8007c88 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CSB_Pin */
  GPIO_InitStruct.Pin = SPI1_CSB_Pin;
 80050dc:	2310      	movs	r3, #16
 80050de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80050e0:	2311      	movs	r3, #17
 80050e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050e4:	2300      	movs	r3, #0
 80050e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050e8:	2300      	movs	r3, #0
 80050ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CSB_GPIO_Port, &GPIO_InitStruct);
 80050ec:	f107 0314 	add.w	r3, r7, #20
 80050f0:	4619      	mov	r1, r3
 80050f2:	4821      	ldr	r0, [pc, #132]	@ (8005178 <MX_GPIO_Init+0x1a0>)
 80050f4:	f002 fdc8 	bl	8007c88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_3_SENSE_Pin PYRO_4_SENSE_Pin */
  GPIO_InitStruct.Pin = PYRO_3_SENSE_Pin|PYRO_4_SENSE_Pin;
 80050f8:	2305      	movs	r3, #5
 80050fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80050fc:	2300      	movs	r3, #0
 80050fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005100:	2300      	movs	r3, #0
 8005102:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005104:	f107 0314 	add.w	r3, r7, #20
 8005108:	4619      	mov	r1, r3
 800510a:	481c      	ldr	r0, [pc, #112]	@ (800517c <MX_GPIO_Init+0x1a4>)
 800510c:	f002 fdbc 	bl	8007c88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_4_Pin SPI2_CSB_Pin */
  GPIO_InitStruct.Pin = PYRO_4_Pin|SPI2_CSB_Pin;
 8005110:	f241 0302 	movw	r3, #4098	@ 0x1002
 8005114:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005116:	2301      	movs	r3, #1
 8005118:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800511a:	2300      	movs	r3, #0
 800511c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800511e:	2300      	movs	r3, #0
 8005120:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005122:	f107 0314 	add.w	r3, r7, #20
 8005126:	4619      	mov	r1, r3
 8005128:	4814      	ldr	r0, [pc, #80]	@ (800517c <MX_GPIO_Init+0x1a4>)
 800512a:	f002 fdad 	bl	8007c88 <HAL_GPIO_Init>

  /*Configure GPIO pin : RADIO_INT_Pin */
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
 800512e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005132:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005134:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8005138:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800513a:	2300      	movs	r3, #0
 800513c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 800513e:	f107 0314 	add.w	r3, r7, #20
 8005142:	4619      	mov	r1, r3
 8005144:	480b      	ldr	r0, [pc, #44]	@ (8005174 <MX_GPIO_Init+0x19c>)
 8005146:	f002 fd9f 	bl	8007c88 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CSB_Pin */
  GPIO_InitStruct.Pin = SPI3_CSB_Pin;
 800514a:	2304      	movs	r3, #4
 800514c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800514e:	2301      	movs	r3, #1
 8005150:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005152:	2300      	movs	r3, #0
 8005154:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005156:	2300      	movs	r3, #0
 8005158:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CSB_GPIO_Port, &GPIO_InitStruct);
 800515a:	f107 0314 	add.w	r3, r7, #20
 800515e:	4619      	mov	r1, r3
 8005160:	4807      	ldr	r0, [pc, #28]	@ (8005180 <MX_GPIO_Init+0x1a8>)
 8005162:	f002 fd91 	bl	8007c88 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8005166:	bf00      	nop
 8005168:	3728      	adds	r7, #40	@ 0x28
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop
 8005170:	40023800 	.word	0x40023800
 8005174:	40020800 	.word	0x40020800
 8005178:	40020000 	.word	0x40020000
 800517c:	40020400 	.word	0x40020400
 8005180:	40020c00 	.word	0x40020c00

08005184 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005184:	b480      	push	{r7}
 8005186:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005188:	b672      	cpsid	i
}
 800518a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800518c:	bf00      	nop
 800518e:	e7fd      	b.n	800518c <Error_Handler+0x8>

08005190 <initialize_orientation>:
float current_time;
float dt;

float orientation_freq;

void initialize_orientation() {
 8005190:	b480      	push	{r7}
 8005192:	af00      	add	r7, sp, #0
	q0 = 0.0f;
 8005194:	4b0b      	ldr	r3, [pc, #44]	@ (80051c4 <initialize_orientation+0x34>)
 8005196:	f04f 0200 	mov.w	r2, #0
 800519a:	601a      	str	r2, [r3, #0]
	q1 = -0.5f * sqrt(2.0f);
 800519c:	4b0a      	ldr	r3, [pc, #40]	@ (80051c8 <initialize_orientation+0x38>)
 800519e:	4a0b      	ldr	r2, [pc, #44]	@ (80051cc <initialize_orientation+0x3c>)
 80051a0:	601a      	str	r2, [r3, #0]
	q2 = -q1;
 80051a2:	4b09      	ldr	r3, [pc, #36]	@ (80051c8 <initialize_orientation+0x38>)
 80051a4:	edd3 7a00 	vldr	s15, [r3]
 80051a8:	eef1 7a67 	vneg.f32	s15, s15
 80051ac:	4b08      	ldr	r3, [pc, #32]	@ (80051d0 <initialize_orientation+0x40>)
 80051ae:	edc3 7a00 	vstr	s15, [r3]
	q3 = 0.0f;
 80051b2:	4b08      	ldr	r3, [pc, #32]	@ (80051d4 <initialize_orientation+0x44>)
 80051b4:	f04f 0200 	mov.w	r2, #0
 80051b8:	601a      	str	r2, [r3, #0]
}
 80051ba:	bf00      	nop
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr
 80051c4:	20000008 	.word	0x20000008
 80051c8:	2000041c 	.word	0x2000041c
 80051cc:	bf3504f3 	.word	0xbf3504f3
 80051d0:	20000420 	.word	0x20000420
 80051d4:	20000424 	.word	0x20000424

080051d8 <calculate_orientation>:

void calculate_orientation(float* quaternion, float* roll, float* pitch, float* yaw) {
 80051d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051da:	b087      	sub	sp, #28
 80051dc:	af00      	add	r7, sp, #0
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	60b9      	str	r1, [r7, #8]
 80051e2:	607a      	str	r2, [r7, #4]
 80051e4:	603b      	str	r3, [r7, #0]
	last_time = current_time;
 80051e6:	4bac      	ldr	r3, [pc, #688]	@ (8005498 <calculate_orientation+0x2c0>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4aac      	ldr	r2, [pc, #688]	@ (800549c <calculate_orientation+0x2c4>)
 80051ec:	6013      	str	r3, [r2, #0]
	current_time = HAL_GetTick();
 80051ee:	f001 fb65 	bl	80068bc <HAL_GetTick>
 80051f2:	ee07 0a90 	vmov	s15, r0
 80051f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051fa:	4ba7      	ldr	r3, [pc, #668]	@ (8005498 <calculate_orientation+0x2c0>)
 80051fc:	edc3 7a00 	vstr	s15, [r3]
	dt = current_time - last_time;
 8005200:	4ba5      	ldr	r3, [pc, #660]	@ (8005498 <calculate_orientation+0x2c0>)
 8005202:	ed93 7a00 	vldr	s14, [r3]
 8005206:	4ba5      	ldr	r3, [pc, #660]	@ (800549c <calculate_orientation+0x2c4>)
 8005208:	edd3 7a00 	vldr	s15, [r3]
 800520c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005210:	4ba3      	ldr	r3, [pc, #652]	@ (80054a0 <calculate_orientation+0x2c8>)
 8005212:	edc3 7a00 	vstr	s15, [r3]
	orientation_freq = 1.0f / dt;
 8005216:	4ba2      	ldr	r3, [pc, #648]	@ (80054a0 <calculate_orientation+0x2c8>)
 8005218:	ed93 7a00 	vldr	s14, [r3]
 800521c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005220:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005224:	4b9f      	ldr	r3, [pc, #636]	@ (80054a4 <calculate_orientation+0x2cc>)
 8005226:	edc3 7a00 	vstr	s15, [r3]

	MadgwickAHRSupdate(data.gx, data.gy, data.gz, data.ax, data.ay, data.az, data.mx, data.my, data.mz);
 800522a:	4b9f      	ldr	r3, [pc, #636]	@ (80054a8 <calculate_orientation+0x2d0>)
 800522c:	695a      	ldr	r2, [r3, #20]
 800522e:	4613      	mov	r3, r2
 8005230:	461a      	mov	r2, r3
 8005232:	4b9d      	ldr	r3, [pc, #628]	@ (80054a8 <calculate_orientation+0x2d0>)
 8005234:	6999      	ldr	r1, [r3, #24]
 8005236:	460b      	mov	r3, r1
 8005238:	4619      	mov	r1, r3
 800523a:	4b9b      	ldr	r3, [pc, #620]	@ (80054a8 <calculate_orientation+0x2d0>)
 800523c:	69d8      	ldr	r0, [r3, #28]
 800523e:	4603      	mov	r3, r0
 8005240:	4618      	mov	r0, r3
 8005242:	4b99      	ldr	r3, [pc, #612]	@ (80054a8 <calculate_orientation+0x2d0>)
 8005244:	689c      	ldr	r4, [r3, #8]
 8005246:	4623      	mov	r3, r4
 8005248:	461c      	mov	r4, r3
 800524a:	4b97      	ldr	r3, [pc, #604]	@ (80054a8 <calculate_orientation+0x2d0>)
 800524c:	68dd      	ldr	r5, [r3, #12]
 800524e:	462b      	mov	r3, r5
 8005250:	461d      	mov	r5, r3
 8005252:	4b95      	ldr	r3, [pc, #596]	@ (80054a8 <calculate_orientation+0x2d0>)
 8005254:	691e      	ldr	r6, [r3, #16]
 8005256:	4633      	mov	r3, r6
 8005258:	461e      	mov	r6, r3
 800525a:	4b93      	ldr	r3, [pc, #588]	@ (80054a8 <calculate_orientation+0x2d0>)
 800525c:	f8d3 c020 	ldr.w	ip, [r3, #32]
 8005260:	4663      	mov	r3, ip
 8005262:	469c      	mov	ip, r3
 8005264:	4b90      	ldr	r3, [pc, #576]	@ (80054a8 <calculate_orientation+0x2d0>)
 8005266:	f8d3 e024 	ldr.w	lr, [r3, #36]	@ 0x24
 800526a:	4673      	mov	r3, lr
 800526c:	469e      	mov	lr, r3
 800526e:	4b8e      	ldr	r3, [pc, #568]	@ (80054a8 <calculate_orientation+0x2d0>)
 8005270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005272:	ee04 3a10 	vmov	s8, r3
 8005276:	ee03 ea90 	vmov	s7, lr
 800527a:	ee03 ca10 	vmov	s6, ip
 800527e:	ee02 6a90 	vmov	s5, r6
 8005282:	ee02 5a10 	vmov	s4, r5
 8005286:	ee01 4a90 	vmov	s3, r4
 800528a:	ee01 0a10 	vmov	s2, r0
 800528e:	ee00 1a90 	vmov	s1, r1
 8005292:	ee00 2a10 	vmov	s0, r2
 8005296:	f7fd f8b5 	bl	8002404 <MadgwickAHRSupdate>

	quaternion[0] = q0;
 800529a:	4b84      	ldr	r3, [pc, #528]	@ (80054ac <calculate_orientation+0x2d4>)
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	601a      	str	r2, [r3, #0]
	quaternion[1] = q1;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	3304      	adds	r3, #4
 80052a6:	4a82      	ldr	r2, [pc, #520]	@ (80054b0 <calculate_orientation+0x2d8>)
 80052a8:	6812      	ldr	r2, [r2, #0]
 80052aa:	601a      	str	r2, [r3, #0]
	quaternion[2] = q2;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	3308      	adds	r3, #8
 80052b0:	4a80      	ldr	r2, [pc, #512]	@ (80054b4 <calculate_orientation+0x2dc>)
 80052b2:	6812      	ldr	r2, [r2, #0]
 80052b4:	601a      	str	r2, [r3, #0]
	quaternion[3] = q3;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	330c      	adds	r3, #12
 80052ba:	4a7f      	ldr	r2, [pc, #508]	@ (80054b8 <calculate_orientation+0x2e0>)
 80052bc:	6812      	ldr	r2, [r2, #0]
 80052be:	601a      	str	r2, [r3, #0]

	*roll = RAD_TO_DEG * -atan2f(2.0f * (q0*q3 + q1*q2), 1.0f - 2.0f * (q2*q2 + q3*q3));
 80052c0:	4b7a      	ldr	r3, [pc, #488]	@ (80054ac <calculate_orientation+0x2d4>)
 80052c2:	ed93 7a00 	vldr	s14, [r3]
 80052c6:	4b7c      	ldr	r3, [pc, #496]	@ (80054b8 <calculate_orientation+0x2e0>)
 80052c8:	edd3 7a00 	vldr	s15, [r3]
 80052cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80052d0:	4b77      	ldr	r3, [pc, #476]	@ (80054b0 <calculate_orientation+0x2d8>)
 80052d2:	edd3 6a00 	vldr	s13, [r3]
 80052d6:	4b77      	ldr	r3, [pc, #476]	@ (80054b4 <calculate_orientation+0x2dc>)
 80052d8:	edd3 7a00 	vldr	s15, [r3]
 80052dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80052e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80052e4:	ee37 6aa7 	vadd.f32	s12, s15, s15
 80052e8:	4b72      	ldr	r3, [pc, #456]	@ (80054b4 <calculate_orientation+0x2dc>)
 80052ea:	ed93 7a00 	vldr	s14, [r3]
 80052ee:	4b71      	ldr	r3, [pc, #452]	@ (80054b4 <calculate_orientation+0x2dc>)
 80052f0:	edd3 7a00 	vldr	s15, [r3]
 80052f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80052f8:	4b6f      	ldr	r3, [pc, #444]	@ (80054b8 <calculate_orientation+0x2e0>)
 80052fa:	edd3 6a00 	vldr	s13, [r3]
 80052fe:	4b6e      	ldr	r3, [pc, #440]	@ (80054b8 <calculate_orientation+0x2e0>)
 8005300:	edd3 7a00 	vldr	s15, [r3]
 8005304:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005308:	ee77 7a27 	vadd.f32	s15, s14, s15
 800530c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005310:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005314:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005318:	eef0 0a67 	vmov.f32	s1, s15
 800531c:	eeb0 0a46 	vmov.f32	s0, s12
 8005320:	f015 f86a 	bl	801a3f8 <atan2f>
 8005324:	eef0 7a40 	vmov.f32	s15, s0
 8005328:	eef1 7a67 	vneg.f32	s15, s15
 800532c:	ee17 3a90 	vmov	r3, s15
 8005330:	4618      	mov	r0, r3
 8005332:	f7fb f919 	bl	8000568 <__aeabi_f2d>
 8005336:	a356      	add	r3, pc, #344	@ (adr r3, 8005490 <calculate_orientation+0x2b8>)
 8005338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800533c:	f7fb f96c 	bl	8000618 <__aeabi_dmul>
 8005340:	4602      	mov	r2, r0
 8005342:	460b      	mov	r3, r1
 8005344:	4610      	mov	r0, r2
 8005346:	4619      	mov	r1, r3
 8005348:	f7fb fc5e 	bl	8000c08 <__aeabi_d2f>
 800534c:	4602      	mov	r2, r0
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	601a      	str	r2, [r3, #0]
	*yaw = RAD_TO_DEG * -asinf(2.0f * (q0*q2 - q3*q1));
 8005352:	4b56      	ldr	r3, [pc, #344]	@ (80054ac <calculate_orientation+0x2d4>)
 8005354:	ed93 7a00 	vldr	s14, [r3]
 8005358:	4b56      	ldr	r3, [pc, #344]	@ (80054b4 <calculate_orientation+0x2dc>)
 800535a:	edd3 7a00 	vldr	s15, [r3]
 800535e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005362:	4b55      	ldr	r3, [pc, #340]	@ (80054b8 <calculate_orientation+0x2e0>)
 8005364:	edd3 6a00 	vldr	s13, [r3]
 8005368:	4b51      	ldr	r3, [pc, #324]	@ (80054b0 <calculate_orientation+0x2d8>)
 800536a:	edd3 7a00 	vldr	s15, [r3]
 800536e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005372:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005376:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800537a:	eeb0 0a67 	vmov.f32	s0, s15
 800537e:	f015 f80f 	bl	801a3a0 <asinf>
 8005382:	eef0 7a40 	vmov.f32	s15, s0
 8005386:	eef1 7a67 	vneg.f32	s15, s15
 800538a:	ee17 3a90 	vmov	r3, s15
 800538e:	4618      	mov	r0, r3
 8005390:	f7fb f8ea 	bl	8000568 <__aeabi_f2d>
 8005394:	a33e      	add	r3, pc, #248	@ (adr r3, 8005490 <calculate_orientation+0x2b8>)
 8005396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800539a:	f7fb f93d 	bl	8000618 <__aeabi_dmul>
 800539e:	4602      	mov	r2, r0
 80053a0:	460b      	mov	r3, r1
 80053a2:	4610      	mov	r0, r2
 80053a4:	4619      	mov	r1, r3
 80053a6:	f7fb fc2f 	bl	8000c08 <__aeabi_d2f>
 80053aa:	4602      	mov	r2, r0
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	601a      	str	r2, [r3, #0]

	float c_pitch = RAD_TO_DEG * atan2f(2.0f * (q0*q1 + q2*q3), 1.0f - 2.0f * (q1*q1 + q2*q2));
 80053b0:	4b3e      	ldr	r3, [pc, #248]	@ (80054ac <calculate_orientation+0x2d4>)
 80053b2:	ed93 7a00 	vldr	s14, [r3]
 80053b6:	4b3e      	ldr	r3, [pc, #248]	@ (80054b0 <calculate_orientation+0x2d8>)
 80053b8:	edd3 7a00 	vldr	s15, [r3]
 80053bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80053c0:	4b3c      	ldr	r3, [pc, #240]	@ (80054b4 <calculate_orientation+0x2dc>)
 80053c2:	edd3 6a00 	vldr	s13, [r3]
 80053c6:	4b3c      	ldr	r3, [pc, #240]	@ (80054b8 <calculate_orientation+0x2e0>)
 80053c8:	edd3 7a00 	vldr	s15, [r3]
 80053cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80053d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80053d4:	ee37 6aa7 	vadd.f32	s12, s15, s15
 80053d8:	4b35      	ldr	r3, [pc, #212]	@ (80054b0 <calculate_orientation+0x2d8>)
 80053da:	ed93 7a00 	vldr	s14, [r3]
 80053de:	4b34      	ldr	r3, [pc, #208]	@ (80054b0 <calculate_orientation+0x2d8>)
 80053e0:	edd3 7a00 	vldr	s15, [r3]
 80053e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80053e8:	4b32      	ldr	r3, [pc, #200]	@ (80054b4 <calculate_orientation+0x2dc>)
 80053ea:	edd3 6a00 	vldr	s13, [r3]
 80053ee:	4b31      	ldr	r3, [pc, #196]	@ (80054b4 <calculate_orientation+0x2dc>)
 80053f0:	edd3 7a00 	vldr	s15, [r3]
 80053f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80053f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80053fc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005400:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005404:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005408:	eef0 0a67 	vmov.f32	s1, s15
 800540c:	eeb0 0a46 	vmov.f32	s0, s12
 8005410:	f014 fff2 	bl	801a3f8 <atan2f>
 8005414:	ee10 3a10 	vmov	r3, s0
 8005418:	4618      	mov	r0, r3
 800541a:	f7fb f8a5 	bl	8000568 <__aeabi_f2d>
 800541e:	a31c      	add	r3, pc, #112	@ (adr r3, 8005490 <calculate_orientation+0x2b8>)
 8005420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005424:	f7fb f8f8 	bl	8000618 <__aeabi_dmul>
 8005428:	4602      	mov	r2, r0
 800542a:	460b      	mov	r3, r1
 800542c:	4610      	mov	r0, r2
 800542e:	4619      	mov	r1, r3
 8005430:	f7fb fbea 	bl	8000c08 <__aeabi_d2f>
 8005434:	4603      	mov	r3, r0
 8005436:	617b      	str	r3, [r7, #20]

	if (c_pitch > 0.0f) {
 8005438:	edd7 7a05 	vldr	s15, [r7, #20]
 800543c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005444:	dd09      	ble.n	800545a <calculate_orientation+0x282>
		*pitch = 180.0f - c_pitch;
 8005446:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80054bc <calculate_orientation+0x2e4>
 800544a:	edd7 7a05 	vldr	s15, [r7, #20]
 800544e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	edc3 7a00 	vstr	s15, [r3]
	} else if (c_pitch < 0.0f) {
		*pitch = -180.0f - c_pitch;
	} else {
		*pitch = 0.0f;
	}
}
 8005458:	e014      	b.n	8005484 <calculate_orientation+0x2ac>
	} else if (c_pitch < 0.0f) {
 800545a:	edd7 7a05 	vldr	s15, [r7, #20]
 800545e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005462:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005466:	d509      	bpl.n	800547c <calculate_orientation+0x2a4>
		*pitch = -180.0f - c_pitch;
 8005468:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80054c0 <calculate_orientation+0x2e8>
 800546c:	edd7 7a05 	vldr	s15, [r7, #20]
 8005470:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	edc3 7a00 	vstr	s15, [r3]
}
 800547a:	e003      	b.n	8005484 <calculate_orientation+0x2ac>
		*pitch = 0.0f;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f04f 0200 	mov.w	r2, #0
 8005482:	601a      	str	r2, [r3, #0]
}
 8005484:	bf00      	nop
 8005486:	371c      	adds	r7, #28
 8005488:	46bd      	mov	sp, r7
 800548a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800548c:	f3af 8000 	nop.w
 8005490:	1a63c1f8 	.word	0x1a63c1f8
 8005494:	404ca5dc 	.word	0x404ca5dc
 8005498:	20002a98 	.word	0x20002a98
 800549c:	20002a94 	.word	0x20002a94
 80054a0:	20002a9c 	.word	0x20002a9c
 80054a4:	20002aa0 	.word	0x20002aa0
 80054a8:	20002a40 	.word	0x20002a40
 80054ac:	20000008 	.word	0x20000008
 80054b0:	2000041c 	.word	0x2000041c
 80054b4:	20000420 	.word	0x20000420
 80054b8:	20000424 	.word	0x20000424
 80054bc:	43340000 	.word	0x43340000
 80054c0:	c3340000 	.word	0xc3340000

080054c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b083      	sub	sp, #12
 80054c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80054ca:	2300      	movs	r3, #0
 80054cc:	607b      	str	r3, [r7, #4]
 80054ce:	4b10      	ldr	r3, [pc, #64]	@ (8005510 <HAL_MspInit+0x4c>)
 80054d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054d2:	4a0f      	ldr	r2, [pc, #60]	@ (8005510 <HAL_MspInit+0x4c>)
 80054d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80054d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80054da:	4b0d      	ldr	r3, [pc, #52]	@ (8005510 <HAL_MspInit+0x4c>)
 80054dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80054e2:	607b      	str	r3, [r7, #4]
 80054e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80054e6:	2300      	movs	r3, #0
 80054e8:	603b      	str	r3, [r7, #0]
 80054ea:	4b09      	ldr	r3, [pc, #36]	@ (8005510 <HAL_MspInit+0x4c>)
 80054ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ee:	4a08      	ldr	r2, [pc, #32]	@ (8005510 <HAL_MspInit+0x4c>)
 80054f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80054f6:	4b06      	ldr	r3, [pc, #24]	@ (8005510 <HAL_MspInit+0x4c>)
 80054f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054fe:	603b      	str	r3, [r7, #0]
 8005500:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005502:	bf00      	nop
 8005504:	370c      	adds	r7, #12
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr
 800550e:	bf00      	nop
 8005510:	40023800 	.word	0x40023800

08005514 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b08a      	sub	sp, #40	@ 0x28
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800551c:	f107 0314 	add.w	r3, r7, #20
 8005520:	2200      	movs	r2, #0
 8005522:	601a      	str	r2, [r3, #0]
 8005524:	605a      	str	r2, [r3, #4]
 8005526:	609a      	str	r2, [r3, #8]
 8005528:	60da      	str	r2, [r3, #12]
 800552a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a2f      	ldr	r2, [pc, #188]	@ (80055f0 <HAL_ADC_MspInit+0xdc>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d157      	bne.n	80055e6 <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005536:	2300      	movs	r3, #0
 8005538:	613b      	str	r3, [r7, #16]
 800553a:	4b2e      	ldr	r3, [pc, #184]	@ (80055f4 <HAL_ADC_MspInit+0xe0>)
 800553c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800553e:	4a2d      	ldr	r2, [pc, #180]	@ (80055f4 <HAL_ADC_MspInit+0xe0>)
 8005540:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005544:	6453      	str	r3, [r2, #68]	@ 0x44
 8005546:	4b2b      	ldr	r3, [pc, #172]	@ (80055f4 <HAL_ADC_MspInit+0xe0>)
 8005548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800554a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800554e:	613b      	str	r3, [r7, #16]
 8005550:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005552:	2300      	movs	r3, #0
 8005554:	60fb      	str	r3, [r7, #12]
 8005556:	4b27      	ldr	r3, [pc, #156]	@ (80055f4 <HAL_ADC_MspInit+0xe0>)
 8005558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800555a:	4a26      	ldr	r2, [pc, #152]	@ (80055f4 <HAL_ADC_MspInit+0xe0>)
 800555c:	f043 0301 	orr.w	r3, r3, #1
 8005560:	6313      	str	r3, [r2, #48]	@ 0x30
 8005562:	4b24      	ldr	r3, [pc, #144]	@ (80055f4 <HAL_ADC_MspInit+0xe0>)
 8005564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005566:	f003 0301 	and.w	r3, r3, #1
 800556a:	60fb      	str	r3, [r7, #12]
 800556c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = VBAT_SENSING_Pin;
 800556e:	2301      	movs	r3, #1
 8005570:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005572:	2303      	movs	r3, #3
 8005574:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005576:	2300      	movs	r3, #0
 8005578:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBAT_SENSING_GPIO_Port, &GPIO_InitStruct);
 800557a:	f107 0314 	add.w	r3, r7, #20
 800557e:	4619      	mov	r1, r3
 8005580:	481d      	ldr	r0, [pc, #116]	@ (80055f8 <HAL_ADC_MspInit+0xe4>)
 8005582:	f002 fb81 	bl	8007c88 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8005586:	4b1d      	ldr	r3, [pc, #116]	@ (80055fc <HAL_ADC_MspInit+0xe8>)
 8005588:	4a1d      	ldr	r2, [pc, #116]	@ (8005600 <HAL_ADC_MspInit+0xec>)
 800558a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800558c:	4b1b      	ldr	r3, [pc, #108]	@ (80055fc <HAL_ADC_MspInit+0xe8>)
 800558e:	2200      	movs	r2, #0
 8005590:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005592:	4b1a      	ldr	r3, [pc, #104]	@ (80055fc <HAL_ADC_MspInit+0xe8>)
 8005594:	2200      	movs	r2, #0
 8005596:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005598:	4b18      	ldr	r3, [pc, #96]	@ (80055fc <HAL_ADC_MspInit+0xe8>)
 800559a:	2200      	movs	r2, #0
 800559c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800559e:	4b17      	ldr	r3, [pc, #92]	@ (80055fc <HAL_ADC_MspInit+0xe8>)
 80055a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80055a4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80055a6:	4b15      	ldr	r3, [pc, #84]	@ (80055fc <HAL_ADC_MspInit+0xe8>)
 80055a8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80055ac:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80055ae:	4b13      	ldr	r3, [pc, #76]	@ (80055fc <HAL_ADC_MspInit+0xe8>)
 80055b0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80055b4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80055b6:	4b11      	ldr	r3, [pc, #68]	@ (80055fc <HAL_ADC_MspInit+0xe8>)
 80055b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80055bc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80055be:	4b0f      	ldr	r3, [pc, #60]	@ (80055fc <HAL_ADC_MspInit+0xe8>)
 80055c0:	2200      	movs	r2, #0
 80055c2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80055c4:	4b0d      	ldr	r3, [pc, #52]	@ (80055fc <HAL_ADC_MspInit+0xe8>)
 80055c6:	2200      	movs	r2, #0
 80055c8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80055ca:	480c      	ldr	r0, [pc, #48]	@ (80055fc <HAL_ADC_MspInit+0xe8>)
 80055cc:	f001 ff40 	bl	8007450 <HAL_DMA_Init>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d001      	beq.n	80055da <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80055d6:	f7ff fdd5 	bl	8005184 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	4a07      	ldr	r2, [pc, #28]	@ (80055fc <HAL_ADC_MspInit+0xe8>)
 80055de:	639a      	str	r2, [r3, #56]	@ 0x38
 80055e0:	4a06      	ldr	r2, [pc, #24]	@ (80055fc <HAL_ADC_MspInit+0xe8>)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80055e6:	bf00      	nop
 80055e8:	3728      	adds	r7, #40	@ 0x28
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}
 80055ee:	bf00      	nop
 80055f0:	40012000 	.word	0x40012000
 80055f4:	40023800 	.word	0x40023800
 80055f8:	40020000 	.word	0x40020000
 80055fc:	200025fc 	.word	0x200025fc
 8005600:	40026410 	.word	0x40026410

08005604 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8005604:	b480      	push	{r7}
 8005606:	b085      	sub	sp, #20
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a0b      	ldr	r2, [pc, #44]	@ (8005640 <HAL_CRC_MspInit+0x3c>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d10d      	bne.n	8005632 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8005616:	2300      	movs	r3, #0
 8005618:	60fb      	str	r3, [r7, #12]
 800561a:	4b0a      	ldr	r3, [pc, #40]	@ (8005644 <HAL_CRC_MspInit+0x40>)
 800561c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800561e:	4a09      	ldr	r2, [pc, #36]	@ (8005644 <HAL_CRC_MspInit+0x40>)
 8005620:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005624:	6313      	str	r3, [r2, #48]	@ 0x30
 8005626:	4b07      	ldr	r3, [pc, #28]	@ (8005644 <HAL_CRC_MspInit+0x40>)
 8005628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800562a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800562e:	60fb      	str	r3, [r7, #12]
 8005630:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8005632:	bf00      	nop
 8005634:	3714      	adds	r7, #20
 8005636:	46bd      	mov	sp, r7
 8005638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563c:	4770      	bx	lr
 800563e:	bf00      	nop
 8005640:	40023000 	.word	0x40023000
 8005644:	40023800 	.word	0x40023800

08005648 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b08c      	sub	sp, #48	@ 0x30
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005650:	f107 031c 	add.w	r3, r7, #28
 8005654:	2200      	movs	r2, #0
 8005656:	601a      	str	r2, [r3, #0]
 8005658:	605a      	str	r2, [r3, #4]
 800565a:	609a      	str	r2, [r3, #8]
 800565c:	60da      	str	r2, [r3, #12]
 800565e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a3f      	ldr	r2, [pc, #252]	@ (8005764 <HAL_I2C_MspInit+0x11c>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d135      	bne.n	80056d6 <HAL_I2C_MspInit+0x8e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800566a:	2300      	movs	r3, #0
 800566c:	61bb      	str	r3, [r7, #24]
 800566e:	4b3e      	ldr	r3, [pc, #248]	@ (8005768 <HAL_I2C_MspInit+0x120>)
 8005670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005672:	4a3d      	ldr	r2, [pc, #244]	@ (8005768 <HAL_I2C_MspInit+0x120>)
 8005674:	f043 0302 	orr.w	r3, r3, #2
 8005678:	6313      	str	r3, [r2, #48]	@ 0x30
 800567a:	4b3b      	ldr	r3, [pc, #236]	@ (8005768 <HAL_I2C_MspInit+0x120>)
 800567c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800567e:	f003 0302 	and.w	r3, r3, #2
 8005682:	61bb      	str	r3, [r7, #24]
 8005684:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005686:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800568a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800568c:	2312      	movs	r3, #18
 800568e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005690:	2300      	movs	r3, #0
 8005692:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005694:	2303      	movs	r3, #3
 8005696:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005698:	2304      	movs	r3, #4
 800569a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800569c:	f107 031c 	add.w	r3, r7, #28
 80056a0:	4619      	mov	r1, r3
 80056a2:	4832      	ldr	r0, [pc, #200]	@ (800576c <HAL_I2C_MspInit+0x124>)
 80056a4:	f002 faf0 	bl	8007c88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80056a8:	2300      	movs	r3, #0
 80056aa:	617b      	str	r3, [r7, #20]
 80056ac:	4b2e      	ldr	r3, [pc, #184]	@ (8005768 <HAL_I2C_MspInit+0x120>)
 80056ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b0:	4a2d      	ldr	r2, [pc, #180]	@ (8005768 <HAL_I2C_MspInit+0x120>)
 80056b2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80056b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80056b8:	4b2b      	ldr	r3, [pc, #172]	@ (8005768 <HAL_I2C_MspInit+0x120>)
 80056ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80056c0:	617b      	str	r3, [r7, #20]
 80056c2:	697b      	ldr	r3, [r7, #20]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80056c4:	2200      	movs	r2, #0
 80056c6:	2100      	movs	r1, #0
 80056c8:	201f      	movs	r0, #31
 80056ca:	f001 fe2e 	bl	800732a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80056ce:	201f      	movs	r0, #31
 80056d0:	f001 fe47 	bl	8007362 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 80056d4:	e041      	b.n	800575a <HAL_I2C_MspInit+0x112>
  else if(hi2c->Instance==I2C2)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a25      	ldr	r2, [pc, #148]	@ (8005770 <HAL_I2C_MspInit+0x128>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d13c      	bne.n	800575a <HAL_I2C_MspInit+0x112>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80056e0:	2300      	movs	r3, #0
 80056e2:	613b      	str	r3, [r7, #16]
 80056e4:	4b20      	ldr	r3, [pc, #128]	@ (8005768 <HAL_I2C_MspInit+0x120>)
 80056e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056e8:	4a1f      	ldr	r2, [pc, #124]	@ (8005768 <HAL_I2C_MspInit+0x120>)
 80056ea:	f043 0302 	orr.w	r3, r3, #2
 80056ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80056f0:	4b1d      	ldr	r3, [pc, #116]	@ (8005768 <HAL_I2C_MspInit+0x120>)
 80056f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056f4:	f003 0302 	and.w	r3, r3, #2
 80056f8:	613b      	str	r3, [r7, #16]
 80056fa:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80056fc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8005700:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005702:	2312      	movs	r3, #18
 8005704:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005706:	2300      	movs	r3, #0
 8005708:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800570a:	2303      	movs	r3, #3
 800570c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800570e:	2304      	movs	r3, #4
 8005710:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005712:	f107 031c 	add.w	r3, r7, #28
 8005716:	4619      	mov	r1, r3
 8005718:	4814      	ldr	r0, [pc, #80]	@ (800576c <HAL_I2C_MspInit+0x124>)
 800571a:	f002 fab5 	bl	8007c88 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800571e:	2300      	movs	r3, #0
 8005720:	60fb      	str	r3, [r7, #12]
 8005722:	4b11      	ldr	r3, [pc, #68]	@ (8005768 <HAL_I2C_MspInit+0x120>)
 8005724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005726:	4a10      	ldr	r2, [pc, #64]	@ (8005768 <HAL_I2C_MspInit+0x120>)
 8005728:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800572c:	6413      	str	r3, [r2, #64]	@ 0x40
 800572e:	4b0e      	ldr	r3, [pc, #56]	@ (8005768 <HAL_I2C_MspInit+0x120>)
 8005730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005732:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005736:	60fb      	str	r3, [r7, #12]
 8005738:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 800573a:	2200      	movs	r2, #0
 800573c:	2100      	movs	r1, #0
 800573e:	2021      	movs	r0, #33	@ 0x21
 8005740:	f001 fdf3 	bl	800732a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8005744:	2021      	movs	r0, #33	@ 0x21
 8005746:	f001 fe0c 	bl	8007362 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 800574a:	2200      	movs	r2, #0
 800574c:	2100      	movs	r1, #0
 800574e:	2022      	movs	r0, #34	@ 0x22
 8005750:	f001 fdeb 	bl	800732a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8005754:	2022      	movs	r0, #34	@ 0x22
 8005756:	f001 fe04 	bl	8007362 <HAL_NVIC_EnableIRQ>
}
 800575a:	bf00      	nop
 800575c:	3730      	adds	r7, #48	@ 0x30
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}
 8005762:	bf00      	nop
 8005764:	40005400 	.word	0x40005400
 8005768:	40023800 	.word	0x40023800
 800576c:	40020400 	.word	0x40020400
 8005770:	40005800 	.word	0x40005800

08005774 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b082      	sub	sp, #8
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a1a      	ldr	r2, [pc, #104]	@ (80057ec <HAL_I2C_MspDeInit+0x78>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d113      	bne.n	80057ae <HAL_I2C_MspDeInit+0x3a>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8005786:	4b1a      	ldr	r3, [pc, #104]	@ (80057f0 <HAL_I2C_MspDeInit+0x7c>)
 8005788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800578a:	4a19      	ldr	r2, [pc, #100]	@ (80057f0 <HAL_I2C_MspDeInit+0x7c>)
 800578c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005790:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8005792:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005796:	4817      	ldr	r0, [pc, #92]	@ (80057f4 <HAL_I2C_MspDeInit+0x80>)
 8005798:	f002 fc12 	bl	8007fc0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 800579c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80057a0:	4814      	ldr	r0, [pc, #80]	@ (80057f4 <HAL_I2C_MspDeInit+0x80>)
 80057a2:	f002 fc0d 	bl	8007fc0 <HAL_GPIO_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 80057a6:	201f      	movs	r0, #31
 80057a8:	f001 fde9 	bl	800737e <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 80057ac:	e01a      	b.n	80057e4 <HAL_I2C_MspDeInit+0x70>
  else if(hi2c->Instance==I2C2)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a11      	ldr	r2, [pc, #68]	@ (80057f8 <HAL_I2C_MspDeInit+0x84>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d115      	bne.n	80057e4 <HAL_I2C_MspDeInit+0x70>
    __HAL_RCC_I2C2_CLK_DISABLE();
 80057b8:	4b0d      	ldr	r3, [pc, #52]	@ (80057f0 <HAL_I2C_MspDeInit+0x7c>)
 80057ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057bc:	4a0c      	ldr	r2, [pc, #48]	@ (80057f0 <HAL_I2C_MspDeInit+0x7c>)
 80057be:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80057c2:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 80057c4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80057c8:	480a      	ldr	r0, [pc, #40]	@ (80057f4 <HAL_I2C_MspDeInit+0x80>)
 80057ca:	f002 fbf9 	bl	8007fc0 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 80057ce:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80057d2:	4808      	ldr	r0, [pc, #32]	@ (80057f4 <HAL_I2C_MspDeInit+0x80>)
 80057d4:	f002 fbf4 	bl	8007fc0 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 80057d8:	2021      	movs	r0, #33	@ 0x21
 80057da:	f001 fdd0 	bl	800737e <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 80057de:	2022      	movs	r0, #34	@ 0x22
 80057e0:	f001 fdcd 	bl	800737e <HAL_NVIC_DisableIRQ>
}
 80057e4:	bf00      	nop
 80057e6:	3708      	adds	r7, #8
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}
 80057ec:	40005400 	.word	0x40005400
 80057f0:	40023800 	.word	0x40023800
 80057f4:	40020400 	.word	0x40020400
 80057f8:	40005800 	.word	0x40005800

080057fc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b08e      	sub	sp, #56	@ 0x38
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005804:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005808:	2200      	movs	r2, #0
 800580a:	601a      	str	r2, [r3, #0]
 800580c:	605a      	str	r2, [r3, #4]
 800580e:	609a      	str	r2, [r3, #8]
 8005810:	60da      	str	r2, [r3, #12]
 8005812:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a4b      	ldr	r2, [pc, #300]	@ (8005948 <HAL_SPI_MspInit+0x14c>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d12c      	bne.n	8005878 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800581e:	2300      	movs	r3, #0
 8005820:	623b      	str	r3, [r7, #32]
 8005822:	4b4a      	ldr	r3, [pc, #296]	@ (800594c <HAL_SPI_MspInit+0x150>)
 8005824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005826:	4a49      	ldr	r2, [pc, #292]	@ (800594c <HAL_SPI_MspInit+0x150>)
 8005828:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800582c:	6453      	str	r3, [r2, #68]	@ 0x44
 800582e:	4b47      	ldr	r3, [pc, #284]	@ (800594c <HAL_SPI_MspInit+0x150>)
 8005830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005832:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005836:	623b      	str	r3, [r7, #32]
 8005838:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800583a:	2300      	movs	r3, #0
 800583c:	61fb      	str	r3, [r7, #28]
 800583e:	4b43      	ldr	r3, [pc, #268]	@ (800594c <HAL_SPI_MspInit+0x150>)
 8005840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005842:	4a42      	ldr	r2, [pc, #264]	@ (800594c <HAL_SPI_MspInit+0x150>)
 8005844:	f043 0301 	orr.w	r3, r3, #1
 8005848:	6313      	str	r3, [r2, #48]	@ 0x30
 800584a:	4b40      	ldr	r3, [pc, #256]	@ (800594c <HAL_SPI_MspInit+0x150>)
 800584c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800584e:	f003 0301 	and.w	r3, r3, #1
 8005852:	61fb      	str	r3, [r7, #28]
 8005854:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005856:	23e0      	movs	r3, #224	@ 0xe0
 8005858:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800585a:	2302      	movs	r3, #2
 800585c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800585e:	2300      	movs	r3, #0
 8005860:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005862:	2303      	movs	r3, #3
 8005864:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005866:	2305      	movs	r3, #5
 8005868:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800586a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800586e:	4619      	mov	r1, r3
 8005870:	4837      	ldr	r0, [pc, #220]	@ (8005950 <HAL_SPI_MspInit+0x154>)
 8005872:	f002 fa09 	bl	8007c88 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8005876:	e063      	b.n	8005940 <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI2)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a35      	ldr	r2, [pc, #212]	@ (8005954 <HAL_SPI_MspInit+0x158>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d12d      	bne.n	80058de <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005882:	2300      	movs	r3, #0
 8005884:	61bb      	str	r3, [r7, #24]
 8005886:	4b31      	ldr	r3, [pc, #196]	@ (800594c <HAL_SPI_MspInit+0x150>)
 8005888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800588a:	4a30      	ldr	r2, [pc, #192]	@ (800594c <HAL_SPI_MspInit+0x150>)
 800588c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005890:	6413      	str	r3, [r2, #64]	@ 0x40
 8005892:	4b2e      	ldr	r3, [pc, #184]	@ (800594c <HAL_SPI_MspInit+0x150>)
 8005894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005896:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800589a:	61bb      	str	r3, [r7, #24]
 800589c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800589e:	2300      	movs	r3, #0
 80058a0:	617b      	str	r3, [r7, #20]
 80058a2:	4b2a      	ldr	r3, [pc, #168]	@ (800594c <HAL_SPI_MspInit+0x150>)
 80058a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058a6:	4a29      	ldr	r2, [pc, #164]	@ (800594c <HAL_SPI_MspInit+0x150>)
 80058a8:	f043 0302 	orr.w	r3, r3, #2
 80058ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80058ae:	4b27      	ldr	r3, [pc, #156]	@ (800594c <HAL_SPI_MspInit+0x150>)
 80058b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058b2:	f003 0302 	and.w	r3, r3, #2
 80058b6:	617b      	str	r3, [r7, #20]
 80058b8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80058ba:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80058be:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058c0:	2302      	movs	r3, #2
 80058c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058c4:	2300      	movs	r3, #0
 80058c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80058c8:	2303      	movs	r3, #3
 80058ca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80058cc:	2305      	movs	r3, #5
 80058ce:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80058d4:	4619      	mov	r1, r3
 80058d6:	4820      	ldr	r0, [pc, #128]	@ (8005958 <HAL_SPI_MspInit+0x15c>)
 80058d8:	f002 f9d6 	bl	8007c88 <HAL_GPIO_Init>
}
 80058dc:	e030      	b.n	8005940 <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI3)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a1e      	ldr	r2, [pc, #120]	@ (800595c <HAL_SPI_MspInit+0x160>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d12b      	bne.n	8005940 <HAL_SPI_MspInit+0x144>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80058e8:	2300      	movs	r3, #0
 80058ea:	613b      	str	r3, [r7, #16]
 80058ec:	4b17      	ldr	r3, [pc, #92]	@ (800594c <HAL_SPI_MspInit+0x150>)
 80058ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058f0:	4a16      	ldr	r2, [pc, #88]	@ (800594c <HAL_SPI_MspInit+0x150>)
 80058f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80058f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80058f8:	4b14      	ldr	r3, [pc, #80]	@ (800594c <HAL_SPI_MspInit+0x150>)
 80058fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005900:	613b      	str	r3, [r7, #16]
 8005902:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005904:	2300      	movs	r3, #0
 8005906:	60fb      	str	r3, [r7, #12]
 8005908:	4b10      	ldr	r3, [pc, #64]	@ (800594c <HAL_SPI_MspInit+0x150>)
 800590a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800590c:	4a0f      	ldr	r2, [pc, #60]	@ (800594c <HAL_SPI_MspInit+0x150>)
 800590e:	f043 0302 	orr.w	r3, r3, #2
 8005912:	6313      	str	r3, [r2, #48]	@ 0x30
 8005914:	4b0d      	ldr	r3, [pc, #52]	@ (800594c <HAL_SPI_MspInit+0x150>)
 8005916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005918:	f003 0302 	and.w	r3, r3, #2
 800591c:	60fb      	str	r3, [r7, #12]
 800591e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8005920:	2338      	movs	r3, #56	@ 0x38
 8005922:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005924:	2302      	movs	r3, #2
 8005926:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005928:	2300      	movs	r3, #0
 800592a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800592c:	2303      	movs	r3, #3
 800592e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005930:	2306      	movs	r3, #6
 8005932:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005934:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005938:	4619      	mov	r1, r3
 800593a:	4807      	ldr	r0, [pc, #28]	@ (8005958 <HAL_SPI_MspInit+0x15c>)
 800593c:	f002 f9a4 	bl	8007c88 <HAL_GPIO_Init>
}
 8005940:	bf00      	nop
 8005942:	3738      	adds	r7, #56	@ 0x38
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}
 8005948:	40013000 	.word	0x40013000
 800594c:	40023800 	.word	0x40023800
 8005950:	40020000 	.word	0x40020000
 8005954:	40003800 	.word	0x40003800
 8005958:	40020400 	.word	0x40020400
 800595c:	40003c00 	.word	0x40003c00

08005960 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b086      	sub	sp, #24
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a30      	ldr	r2, [pc, #192]	@ (8005a30 <HAL_TIM_Base_MspInit+0xd0>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d10e      	bne.n	8005990 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005972:	2300      	movs	r3, #0
 8005974:	617b      	str	r3, [r7, #20]
 8005976:	4b2f      	ldr	r3, [pc, #188]	@ (8005a34 <HAL_TIM_Base_MspInit+0xd4>)
 8005978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800597a:	4a2e      	ldr	r2, [pc, #184]	@ (8005a34 <HAL_TIM_Base_MspInit+0xd4>)
 800597c:	f043 0301 	orr.w	r3, r3, #1
 8005980:	6453      	str	r3, [r2, #68]	@ 0x44
 8005982:	4b2c      	ldr	r3, [pc, #176]	@ (8005a34 <HAL_TIM_Base_MspInit+0xd4>)
 8005984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005986:	f003 0301 	and.w	r3, r3, #1
 800598a:	617b      	str	r3, [r7, #20]
 800598c:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM7_MspInit 1 */

    /* USER CODE END TIM7_MspInit 1 */
  }

}
 800598e:	e04a      	b.n	8005a26 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM2)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005998:	d10e      	bne.n	80059b8 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800599a:	2300      	movs	r3, #0
 800599c:	613b      	str	r3, [r7, #16]
 800599e:	4b25      	ldr	r3, [pc, #148]	@ (8005a34 <HAL_TIM_Base_MspInit+0xd4>)
 80059a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a2:	4a24      	ldr	r2, [pc, #144]	@ (8005a34 <HAL_TIM_Base_MspInit+0xd4>)
 80059a4:	f043 0301 	orr.w	r3, r3, #1
 80059a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80059aa:	4b22      	ldr	r3, [pc, #136]	@ (8005a34 <HAL_TIM_Base_MspInit+0xd4>)
 80059ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ae:	f003 0301 	and.w	r3, r3, #1
 80059b2:	613b      	str	r3, [r7, #16]
 80059b4:	693b      	ldr	r3, [r7, #16]
}
 80059b6:	e036      	b.n	8005a26 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM6)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a1e      	ldr	r2, [pc, #120]	@ (8005a38 <HAL_TIM_Base_MspInit+0xd8>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d116      	bne.n	80059f0 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80059c2:	2300      	movs	r3, #0
 80059c4:	60fb      	str	r3, [r7, #12]
 80059c6:	4b1b      	ldr	r3, [pc, #108]	@ (8005a34 <HAL_TIM_Base_MspInit+0xd4>)
 80059c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ca:	4a1a      	ldr	r2, [pc, #104]	@ (8005a34 <HAL_TIM_Base_MspInit+0xd4>)
 80059cc:	f043 0310 	orr.w	r3, r3, #16
 80059d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80059d2:	4b18      	ldr	r3, [pc, #96]	@ (8005a34 <HAL_TIM_Base_MspInit+0xd4>)
 80059d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059d6:	f003 0310 	and.w	r3, r3, #16
 80059da:	60fb      	str	r3, [r7, #12]
 80059dc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80059de:	2200      	movs	r2, #0
 80059e0:	2100      	movs	r1, #0
 80059e2:	2036      	movs	r0, #54	@ 0x36
 80059e4:	f001 fca1 	bl	800732a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80059e8:	2036      	movs	r0, #54	@ 0x36
 80059ea:	f001 fcba 	bl	8007362 <HAL_NVIC_EnableIRQ>
}
 80059ee:	e01a      	b.n	8005a26 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM7)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a11      	ldr	r2, [pc, #68]	@ (8005a3c <HAL_TIM_Base_MspInit+0xdc>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d115      	bne.n	8005a26 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80059fa:	2300      	movs	r3, #0
 80059fc:	60bb      	str	r3, [r7, #8]
 80059fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005a34 <HAL_TIM_Base_MspInit+0xd4>)
 8005a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a02:	4a0c      	ldr	r2, [pc, #48]	@ (8005a34 <HAL_TIM_Base_MspInit+0xd4>)
 8005a04:	f043 0320 	orr.w	r3, r3, #32
 8005a08:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a0a:	4b0a      	ldr	r3, [pc, #40]	@ (8005a34 <HAL_TIM_Base_MspInit+0xd4>)
 8005a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a0e:	f003 0320 	and.w	r3, r3, #32
 8005a12:	60bb      	str	r3, [r7, #8]
 8005a14:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005a16:	2200      	movs	r2, #0
 8005a18:	2100      	movs	r1, #0
 8005a1a:	2037      	movs	r0, #55	@ 0x37
 8005a1c:	f001 fc85 	bl	800732a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005a20:	2037      	movs	r0, #55	@ 0x37
 8005a22:	f001 fc9e 	bl	8007362 <HAL_NVIC_EnableIRQ>
}
 8005a26:	bf00      	nop
 8005a28:	3718      	adds	r7, #24
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}
 8005a2e:	bf00      	nop
 8005a30:	40010000 	.word	0x40010000
 8005a34:	40023800 	.word	0x40023800
 8005a38:	40001000 	.word	0x40001000
 8005a3c:	40001400 	.word	0x40001400

08005a40 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b08a      	sub	sp, #40	@ 0x28
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a48:	f107 0314 	add.w	r3, r7, #20
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	601a      	str	r2, [r3, #0]
 8005a50:	605a      	str	r2, [r3, #4]
 8005a52:	609a      	str	r2, [r3, #8]
 8005a54:	60da      	str	r2, [r3, #12]
 8005a56:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a25      	ldr	r2, [pc, #148]	@ (8005af4 <HAL_TIM_MspPostInit+0xb4>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d11f      	bne.n	8005aa2 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a62:	2300      	movs	r3, #0
 8005a64:	613b      	str	r3, [r7, #16]
 8005a66:	4b24      	ldr	r3, [pc, #144]	@ (8005af8 <HAL_TIM_MspPostInit+0xb8>)
 8005a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a6a:	4a23      	ldr	r2, [pc, #140]	@ (8005af8 <HAL_TIM_MspPostInit+0xb8>)
 8005a6c:	f043 0301 	orr.w	r3, r3, #1
 8005a70:	6313      	str	r3, [r2, #48]	@ 0x30
 8005a72:	4b21      	ldr	r3, [pc, #132]	@ (8005af8 <HAL_TIM_MspPostInit+0xb8>)
 8005a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a76:	f003 0301 	and.w	r3, r3, #1
 8005a7a:	613b      	str	r3, [r7, #16]
 8005a7c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = TVC_SERVO_X_Pin|TVC_SERVO_Y_Pin;
 8005a7e:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8005a82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a84:	2302      	movs	r3, #2
 8005a86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a88:	2300      	movs	r3, #0
 8005a8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005a90:	2301      	movs	r3, #1
 8005a92:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a94:	f107 0314 	add.w	r3, r7, #20
 8005a98:	4619      	mov	r1, r3
 8005a9a:	4818      	ldr	r0, [pc, #96]	@ (8005afc <HAL_TIM_MspPostInit+0xbc>)
 8005a9c:	f002 f8f4 	bl	8007c88 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8005aa0:	e023      	b.n	8005aea <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM2)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005aaa:	d11e      	bne.n	8005aea <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005aac:	2300      	movs	r3, #0
 8005aae:	60fb      	str	r3, [r7, #12]
 8005ab0:	4b11      	ldr	r3, [pc, #68]	@ (8005af8 <HAL_TIM_MspPostInit+0xb8>)
 8005ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ab4:	4a10      	ldr	r2, [pc, #64]	@ (8005af8 <HAL_TIM_MspPostInit+0xb8>)
 8005ab6:	f043 0301 	orr.w	r3, r3, #1
 8005aba:	6313      	str	r3, [r2, #48]	@ 0x30
 8005abc:	4b0e      	ldr	r3, [pc, #56]	@ (8005af8 <HAL_TIM_MspPostInit+0xb8>)
 8005abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ac0:	f003 0301 	and.w	r3, r3, #1
 8005ac4:	60fb      	str	r3, [r7, #12]
 8005ac6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STATUS_R_Pin|STATUS_G_Pin|STATUS_B_Pin|BUZZER_Pin;
 8005ac8:	f248 030e 	movw	r3, #32782	@ 0x800e
 8005acc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ace:	2302      	movs	r3, #2
 8005ad0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005ada:	2301      	movs	r3, #1
 8005adc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ade:	f107 0314 	add.w	r3, r7, #20
 8005ae2:	4619      	mov	r1, r3
 8005ae4:	4805      	ldr	r0, [pc, #20]	@ (8005afc <HAL_TIM_MspPostInit+0xbc>)
 8005ae6:	f002 f8cf 	bl	8007c88 <HAL_GPIO_Init>
}
 8005aea:	bf00      	nop
 8005aec:	3728      	adds	r7, #40	@ 0x28
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}
 8005af2:	bf00      	nop
 8005af4:	40010000 	.word	0x40010000
 8005af8:	40023800 	.word	0x40023800
 8005afc:	40020000 	.word	0x40020000

08005b00 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b08a      	sub	sp, #40	@ 0x28
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b08:	f107 0314 	add.w	r3, r7, #20
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	601a      	str	r2, [r3, #0]
 8005b10:	605a      	str	r2, [r3, #4]
 8005b12:	609a      	str	r2, [r3, #8]
 8005b14:	60da      	str	r2, [r3, #12]
 8005b16:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a35      	ldr	r2, [pc, #212]	@ (8005bf4 <HAL_UART_MspInit+0xf4>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d163      	bne.n	8005bea <HAL_UART_MspInit+0xea>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005b22:	2300      	movs	r3, #0
 8005b24:	613b      	str	r3, [r7, #16]
 8005b26:	4b34      	ldr	r3, [pc, #208]	@ (8005bf8 <HAL_UART_MspInit+0xf8>)
 8005b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b2a:	4a33      	ldr	r2, [pc, #204]	@ (8005bf8 <HAL_UART_MspInit+0xf8>)
 8005b2c:	f043 0310 	orr.w	r3, r3, #16
 8005b30:	6453      	str	r3, [r2, #68]	@ 0x44
 8005b32:	4b31      	ldr	r3, [pc, #196]	@ (8005bf8 <HAL_UART_MspInit+0xf8>)
 8005b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b36:	f003 0310 	and.w	r3, r3, #16
 8005b3a:	613b      	str	r3, [r7, #16]
 8005b3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005b3e:	2300      	movs	r3, #0
 8005b40:	60fb      	str	r3, [r7, #12]
 8005b42:	4b2d      	ldr	r3, [pc, #180]	@ (8005bf8 <HAL_UART_MspInit+0xf8>)
 8005b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b46:	4a2c      	ldr	r2, [pc, #176]	@ (8005bf8 <HAL_UART_MspInit+0xf8>)
 8005b48:	f043 0302 	orr.w	r3, r3, #2
 8005b4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8005b4e:	4b2a      	ldr	r3, [pc, #168]	@ (8005bf8 <HAL_UART_MspInit+0xf8>)
 8005b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b52:	f003 0302 	and.w	r3, r3, #2
 8005b56:	60fb      	str	r3, [r7, #12]
 8005b58:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005b5a:	23c0      	movs	r3, #192	@ 0xc0
 8005b5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b5e:	2302      	movs	r3, #2
 8005b60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b62:	2300      	movs	r3, #0
 8005b64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b66:	2303      	movs	r3, #3
 8005b68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005b6a:	2307      	movs	r3, #7
 8005b6c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b6e:	f107 0314 	add.w	r3, r7, #20
 8005b72:	4619      	mov	r1, r3
 8005b74:	4821      	ldr	r0, [pc, #132]	@ (8005bfc <HAL_UART_MspInit+0xfc>)
 8005b76:	f002 f887 	bl	8007c88 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8005b7a:	4b21      	ldr	r3, [pc, #132]	@ (8005c00 <HAL_UART_MspInit+0x100>)
 8005b7c:	4a21      	ldr	r2, [pc, #132]	@ (8005c04 <HAL_UART_MspInit+0x104>)
 8005b7e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8005b80:	4b1f      	ldr	r3, [pc, #124]	@ (8005c00 <HAL_UART_MspInit+0x100>)
 8005b82:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005b86:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005b88:	4b1d      	ldr	r3, [pc, #116]	@ (8005c00 <HAL_UART_MspInit+0x100>)
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b8e:	4b1c      	ldr	r3, [pc, #112]	@ (8005c00 <HAL_UART_MspInit+0x100>)
 8005b90:	2200      	movs	r2, #0
 8005b92:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005b94:	4b1a      	ldr	r3, [pc, #104]	@ (8005c00 <HAL_UART_MspInit+0x100>)
 8005b96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b9a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005b9c:	4b18      	ldr	r3, [pc, #96]	@ (8005c00 <HAL_UART_MspInit+0x100>)
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005ba2:	4b17      	ldr	r3, [pc, #92]	@ (8005c00 <HAL_UART_MspInit+0x100>)
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8005ba8:	4b15      	ldr	r3, [pc, #84]	@ (8005c00 <HAL_UART_MspInit+0x100>)
 8005baa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005bae:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8005bb0:	4b13      	ldr	r3, [pc, #76]	@ (8005c00 <HAL_UART_MspInit+0x100>)
 8005bb2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005bb6:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005bb8:	4b11      	ldr	r3, [pc, #68]	@ (8005c00 <HAL_UART_MspInit+0x100>)
 8005bba:	2200      	movs	r2, #0
 8005bbc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005bbe:	4810      	ldr	r0, [pc, #64]	@ (8005c00 <HAL_UART_MspInit+0x100>)
 8005bc0:	f001 fc46 	bl	8007450 <HAL_DMA_Init>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d001      	beq.n	8005bce <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8005bca:	f7ff fadb 	bl	8005184 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a0b      	ldr	r2, [pc, #44]	@ (8005c00 <HAL_UART_MspInit+0x100>)
 8005bd2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005bd4:	4a0a      	ldr	r2, [pc, #40]	@ (8005c00 <HAL_UART_MspInit+0x100>)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005bda:	2200      	movs	r2, #0
 8005bdc:	2100      	movs	r1, #0
 8005bde:	2025      	movs	r0, #37	@ 0x25
 8005be0:	f001 fba3 	bl	800732a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005be4:	2025      	movs	r0, #37	@ 0x25
 8005be6:	f001 fbbc 	bl	8007362 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8005bea:	bf00      	nop
 8005bec:	3728      	adds	r7, #40	@ 0x28
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}
 8005bf2:	bf00      	nop
 8005bf4:	40011000 	.word	0x40011000
 8005bf8:	40023800 	.word	0x40023800
 8005bfc:	40020400 	.word	0x40020400
 8005c00:	2000297c 	.word	0x2000297c
 8005c04:	40026440 	.word	0x40026440

08005c08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005c0c:	bf00      	nop
 8005c0e:	e7fd      	b.n	8005c0c <NMI_Handler+0x4>

08005c10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005c10:	b480      	push	{r7}
 8005c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005c14:	bf00      	nop
 8005c16:	e7fd      	b.n	8005c14 <HardFault_Handler+0x4>

08005c18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005c1c:	bf00      	nop
 8005c1e:	e7fd      	b.n	8005c1c <MemManage_Handler+0x4>

08005c20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005c20:	b480      	push	{r7}
 8005c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005c24:	bf00      	nop
 8005c26:	e7fd      	b.n	8005c24 <BusFault_Handler+0x4>

08005c28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005c2c:	bf00      	nop
 8005c2e:	e7fd      	b.n	8005c2c <UsageFault_Handler+0x4>

08005c30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005c30:	b480      	push	{r7}
 8005c32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005c34:	bf00      	nop
 8005c36:	46bd      	mov	sp, r7
 8005c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3c:	4770      	bx	lr

08005c3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005c3e:	b480      	push	{r7}
 8005c40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005c42:	bf00      	nop
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005c50:	bf00      	nop
 8005c52:	46bd      	mov	sp, r7
 8005c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c58:	4770      	bx	lr
	...

08005c5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  if (Timer1 > 0)
 8005c60:	4b0b      	ldr	r3, [pc, #44]	@ (8005c90 <SysTick_Handler+0x34>)
 8005c62:	881b      	ldrh	r3, [r3, #0]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d005      	beq.n	8005c74 <SysTick_Handler+0x18>
	  Timer1--;
 8005c68:	4b09      	ldr	r3, [pc, #36]	@ (8005c90 <SysTick_Handler+0x34>)
 8005c6a:	881b      	ldrh	r3, [r3, #0]
 8005c6c:	3b01      	subs	r3, #1
 8005c6e:	b29a      	uxth	r2, r3
 8005c70:	4b07      	ldr	r3, [pc, #28]	@ (8005c90 <SysTick_Handler+0x34>)
 8005c72:	801a      	strh	r2, [r3, #0]
  if (Timer2 > 0)
 8005c74:	4b07      	ldr	r3, [pc, #28]	@ (8005c94 <SysTick_Handler+0x38>)
 8005c76:	881b      	ldrh	r3, [r3, #0]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d005      	beq.n	8005c88 <SysTick_Handler+0x2c>
	  Timer2--;
 8005c7c:	4b05      	ldr	r3, [pc, #20]	@ (8005c94 <SysTick_Handler+0x38>)
 8005c7e:	881b      	ldrh	r3, [r3, #0]
 8005c80:	3b01      	subs	r3, #1
 8005c82:	b29a      	uxth	r2, r3
 8005c84:	4b03      	ldr	r3, [pc, #12]	@ (8005c94 <SysTick_Handler+0x38>)
 8005c86:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005c88:	f000 fe04 	bl	8006894 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005c8c:	bf00      	nop
 8005c8e:	bd80      	pop	{r7, pc}
 8005c90:	20000414 	.word	0x20000414
 8005c94:	20000416 	.word	0x20000416

08005c98 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8005c9c:	4802      	ldr	r0, [pc, #8]	@ (8005ca8 <I2C1_EV_IRQHandler+0x10>)
 8005c9e:	f002 fd7b 	bl	8008798 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8005ca2:	bf00      	nop
 8005ca4:	bd80      	pop	{r7, pc}
 8005ca6:	bf00      	nop
 8005ca8:	20002664 	.word	0x20002664

08005cac <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8005cb0:	4802      	ldr	r0, [pc, #8]	@ (8005cbc <I2C2_EV_IRQHandler+0x10>)
 8005cb2:	f002 fd71 	bl	8008798 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8005cb6:	bf00      	nop
 8005cb8:	bd80      	pop	{r7, pc}
 8005cba:	bf00      	nop
 8005cbc:	200026b8 	.word	0x200026b8

08005cc0 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8005cc4:	4802      	ldr	r0, [pc, #8]	@ (8005cd0 <I2C2_ER_IRQHandler+0x10>)
 8005cc6:	f002 fed8 	bl	8008a7a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8005cca:	bf00      	nop
 8005ccc:	bd80      	pop	{r7, pc}
 8005cce:	bf00      	nop
 8005cd0:	200026b8 	.word	0x200026b8

08005cd4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005cd8:	4802      	ldr	r0, [pc, #8]	@ (8005ce4 <USART1_IRQHandler+0x10>)
 8005cda:	f008 f8b9 	bl	800de50 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005cde:	bf00      	nop
 8005ce0:	bd80      	pop	{r7, pc}
 8005ce2:	bf00      	nop
 8005ce4:	20002934 	.word	0x20002934

08005ce8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005cec:	4802      	ldr	r0, [pc, #8]	@ (8005cf8 <TIM6_DAC_IRQHandler+0x10>)
 8005cee:	f007 f877 	bl	800cde0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005cf2:	bf00      	nop
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	bf00      	nop
 8005cf8:	200028a4 	.word	0x200028a4

08005cfc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005d00:	4802      	ldr	r0, [pc, #8]	@ (8005d0c <TIM7_IRQHandler+0x10>)
 8005d02:	f007 f86d 	bl	800cde0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005d06:	bf00      	nop
 8005d08:	bd80      	pop	{r7, pc}
 8005d0a:	bf00      	nop
 8005d0c:	200028ec 	.word	0x200028ec

08005d10 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005d14:	4802      	ldr	r0, [pc, #8]	@ (8005d20 <DMA2_Stream0_IRQHandler+0x10>)
 8005d16:	f001 fd33 	bl	8007780 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8005d1a:	bf00      	nop
 8005d1c:	bd80      	pop	{r7, pc}
 8005d1e:	bf00      	nop
 8005d20:	200025fc 	.word	0x200025fc

08005d24 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8005d28:	4802      	ldr	r0, [pc, #8]	@ (8005d34 <DMA2_Stream2_IRQHandler+0x10>)
 8005d2a:	f001 fd29 	bl	8007780 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8005d2e:	bf00      	nop
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	bf00      	nop
 8005d34:	2000297c 	.word	0x2000297c

08005d38 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005d3c:	4802      	ldr	r0, [pc, #8]	@ (8005d48 <OTG_FS_IRQHandler+0x10>)
 8005d3e:	f004 fb34 	bl	800a3aa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8005d42:	bf00      	nop
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	bf00      	nop
 8005d48:	20007890 	.word	0x20007890

08005d4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	af00      	add	r7, sp, #0
  return 1;
 8005d50:	2301      	movs	r3, #1
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr

08005d5c <_kill>:

int _kill(int pid, int sig)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b082      	sub	sp, #8
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005d66:	f011 fec1 	bl	8017aec <__errno>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	2216      	movs	r2, #22
 8005d6e:	601a      	str	r2, [r3, #0]
  return -1;
 8005d70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3708      	adds	r7, #8
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}

08005d7c <_exit>:

void _exit (int status)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b082      	sub	sp, #8
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005d84:	f04f 31ff 	mov.w	r1, #4294967295
 8005d88:	6878      	ldr	r0, [r7, #4]
 8005d8a:	f7ff ffe7 	bl	8005d5c <_kill>
  while (1) {}    /* Make sure we hang here */
 8005d8e:	bf00      	nop
 8005d90:	e7fd      	b.n	8005d8e <_exit+0x12>

08005d92 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005d92:	b580      	push	{r7, lr}
 8005d94:	b086      	sub	sp, #24
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	60f8      	str	r0, [r7, #12]
 8005d9a:	60b9      	str	r1, [r7, #8]
 8005d9c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d9e:	2300      	movs	r3, #0
 8005da0:	617b      	str	r3, [r7, #20]
 8005da2:	e00a      	b.n	8005dba <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005da4:	f3af 8000 	nop.w
 8005da8:	4601      	mov	r1, r0
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	1c5a      	adds	r2, r3, #1
 8005dae:	60ba      	str	r2, [r7, #8]
 8005db0:	b2ca      	uxtb	r2, r1
 8005db2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	3301      	adds	r3, #1
 8005db8:	617b      	str	r3, [r7, #20]
 8005dba:	697a      	ldr	r2, [r7, #20]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	dbf0      	blt.n	8005da4 <_read+0x12>
  }

  return len;
 8005dc2:	687b      	ldr	r3, [r7, #4]
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3718      	adds	r7, #24
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}

08005dcc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b086      	sub	sp, #24
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	60f8      	str	r0, [r7, #12]
 8005dd4:	60b9      	str	r1, [r7, #8]
 8005dd6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005dd8:	2300      	movs	r3, #0
 8005dda:	617b      	str	r3, [r7, #20]
 8005ddc:	e009      	b.n	8005df2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	1c5a      	adds	r2, r3, #1
 8005de2:	60ba      	str	r2, [r7, #8]
 8005de4:	781b      	ldrb	r3, [r3, #0]
 8005de6:	4618      	mov	r0, r3
 8005de8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005dec:	697b      	ldr	r3, [r7, #20]
 8005dee:	3301      	adds	r3, #1
 8005df0:	617b      	str	r3, [r7, #20]
 8005df2:	697a      	ldr	r2, [r7, #20]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	429a      	cmp	r2, r3
 8005df8:	dbf1      	blt.n	8005dde <_write+0x12>
  }
  return len;
 8005dfa:	687b      	ldr	r3, [r7, #4]
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3718      	adds	r7, #24
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}

08005e04 <_close>:

int _close(int file)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b083      	sub	sp, #12
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005e0c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	370c      	adds	r7, #12
 8005e14:	46bd      	mov	sp, r7
 8005e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1a:	4770      	bx	lr

08005e1c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b083      	sub	sp, #12
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
 8005e24:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005e2c:	605a      	str	r2, [r3, #4]
  return 0;
 8005e2e:	2300      	movs	r3, #0
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	370c      	adds	r7, #12
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <_isatty>:

int _isatty(int file)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b083      	sub	sp, #12
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005e44:	2301      	movs	r3, #1
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	370c      	adds	r7, #12
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e50:	4770      	bx	lr

08005e52 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005e52:	b480      	push	{r7}
 8005e54:	b085      	sub	sp, #20
 8005e56:	af00      	add	r7, sp, #0
 8005e58:	60f8      	str	r0, [r7, #12]
 8005e5a:	60b9      	str	r1, [r7, #8]
 8005e5c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005e5e:	2300      	movs	r3, #0
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	3714      	adds	r7, #20
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr

08005e6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b086      	sub	sp, #24
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005e74:	4a14      	ldr	r2, [pc, #80]	@ (8005ec8 <_sbrk+0x5c>)
 8005e76:	4b15      	ldr	r3, [pc, #84]	@ (8005ecc <_sbrk+0x60>)
 8005e78:	1ad3      	subs	r3, r2, r3
 8005e7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005e80:	4b13      	ldr	r3, [pc, #76]	@ (8005ed0 <_sbrk+0x64>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d102      	bne.n	8005e8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005e88:	4b11      	ldr	r3, [pc, #68]	@ (8005ed0 <_sbrk+0x64>)
 8005e8a:	4a12      	ldr	r2, [pc, #72]	@ (8005ed4 <_sbrk+0x68>)
 8005e8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005e8e:	4b10      	ldr	r3, [pc, #64]	@ (8005ed0 <_sbrk+0x64>)
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	4413      	add	r3, r2
 8005e96:	693a      	ldr	r2, [r7, #16]
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	d207      	bcs.n	8005eac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005e9c:	f011 fe26 	bl	8017aec <__errno>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	220c      	movs	r2, #12
 8005ea4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8005eaa:	e009      	b.n	8005ec0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005eac:	4b08      	ldr	r3, [pc, #32]	@ (8005ed0 <_sbrk+0x64>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005eb2:	4b07      	ldr	r3, [pc, #28]	@ (8005ed0 <_sbrk+0x64>)
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4413      	add	r3, r2
 8005eba:	4a05      	ldr	r2, [pc, #20]	@ (8005ed0 <_sbrk+0x64>)
 8005ebc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	3718      	adds	r7, #24
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}
 8005ec8:	20020000 	.word	0x20020000
 8005ecc:	00000400 	.word	0x00000400
 8005ed0:	20002aa4 	.word	0x20002aa4
 8005ed4:	200080e0 	.word	0x200080e0

08005ed8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005edc:	4b06      	ldr	r3, [pc, #24]	@ (8005ef8 <SystemInit+0x20>)
 8005ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ee2:	4a05      	ldr	r2, [pc, #20]	@ (8005ef8 <SystemInit+0x20>)
 8005ee4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005ee8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005eec:	bf00      	nop
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr
 8005ef6:	bf00      	nop
 8005ef8:	e000ed00 	.word	0xe000ed00

08005efc <initialize_uart_dma>:
uint32_t valid_packets = 0;
uint32_t invalid_packets = 0;
uint32_t corrupted_packets = 0;
uint32_t missed_packets = 0;

void initialize_uart_dma() {
 8005efc:	b580      	push	{r7, lr}
 8005efe:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8005f00:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 8005f04:	4906      	ldr	r1, [pc, #24]	@ (8005f20 <initialize_uart_dma+0x24>)
 8005f06:	4807      	ldr	r0, [pc, #28]	@ (8005f24 <initialize_uart_dma+0x28>)
 8005f08:	f007 fe5a 	bl	800dbc0 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8005f0c:	4b06      	ldr	r3, [pc, #24]	@ (8005f28 <initialize_uart_dma+0x2c>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	4b05      	ldr	r3, [pc, #20]	@ (8005f28 <initialize_uart_dma+0x2c>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f022 0208 	bic.w	r2, r2, #8
 8005f1a:	601a      	str	r2, [r3, #0]
}
 8005f1c:	bf00      	nop
 8005f1e:	bd80      	pop	{r7, pc}
 8005f20:	20002b50 	.word	0x20002b50
 8005f24:	20002934 	.word	0x20002934
 8005f28:	2000297c 	.word	0x2000297c

08005f2c <HAL_UARTEx_RxEventCallback>:

extern void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8005f2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f2e:	b085      	sub	sp, #20
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
 8005f34:	460b      	mov	r3, r1
 8005f36:	807b      	strh	r3, [r7, #2]
	if (huart->Instance != USART1) return;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a8f      	ldr	r2, [pc, #572]	@ (800617c <HAL_UARTEx_RxEventCallback+0x250>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	f040 8115 	bne.w	800616e <HAL_UARTEx_RxEventCallback+0x242>

	rx_callback_counter++;
 8005f44:	4b8e      	ldr	r3, [pc, #568]	@ (8006180 <HAL_UARTEx_RxEventCallback+0x254>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	3301      	adds	r3, #1
 8005f4a:	4a8d      	ldr	r2, [pc, #564]	@ (8006180 <HAL_UARTEx_RxEventCallback+0x254>)
 8005f4c:	6013      	str	r3, [r2, #0]

	rx_tail = rx_head;
 8005f4e:	4b8d      	ldr	r3, [pc, #564]	@ (8006184 <HAL_UARTEx_RxEventCallback+0x258>)
 8005f50:	881a      	ldrh	r2, [r3, #0]
 8005f52:	4b8d      	ldr	r3, [pc, #564]	@ (8006188 <HAL_UARTEx_RxEventCallback+0x25c>)
 8005f54:	801a      	strh	r2, [r3, #0]

	if (Size == RX_BUFFER_SIZE) {
 8005f56:	887b      	ldrh	r3, [r7, #2]
 8005f58:	f5b3 5f58 	cmp.w	r3, #13824	@ 0x3600
 8005f5c:	d103      	bne.n	8005f66 <HAL_UARTEx_RxEventCallback+0x3a>
		rx_head = 0;
 8005f5e:	4b89      	ldr	r3, [pc, #548]	@ (8006184 <HAL_UARTEx_RxEventCallback+0x258>)
 8005f60:	2200      	movs	r2, #0
 8005f62:	801a      	strh	r2, [r3, #0]
 8005f64:	e002      	b.n	8005f6c <HAL_UARTEx_RxEventCallback+0x40>
	} else {
		rx_head = Size;
 8005f66:	4a87      	ldr	r2, [pc, #540]	@ (8006184 <HAL_UARTEx_RxEventCallback+0x258>)
 8005f68:	887b      	ldrh	r3, [r7, #2]
 8005f6a:	8013      	strh	r3, [r2, #0]
	}

	if (wrap_size != 0) {
 8005f6c:	4b87      	ldr	r3, [pc, #540]	@ (800618c <HAL_UARTEx_RxEventCallback+0x260>)
 8005f6e:	881b      	ldrh	r3, [r3, #0]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d033      	beq.n	8005fdc <HAL_UARTEx_RxEventCallback+0xb0>
		rx_bytes = Size + wrap_size;
 8005f74:	4b85      	ldr	r3, [pc, #532]	@ (800618c <HAL_UARTEx_RxEventCallback+0x260>)
 8005f76:	881a      	ldrh	r2, [r3, #0]
 8005f78:	887b      	ldrh	r3, [r7, #2]
 8005f7a:	4413      	add	r3, r2
 8005f7c:	b29a      	uxth	r2, r3
 8005f7e:	4b84      	ldr	r3, [pc, #528]	@ (8006190 <HAL_UARTEx_RxEventCallback+0x264>)
 8005f80:	801a      	strh	r2, [r3, #0]

		if (rx_bytes != PACKET_SIZE) {
 8005f82:	4b83      	ldr	r3, [pc, #524]	@ (8006190 <HAL_UARTEx_RxEventCallback+0x264>)
 8005f84:	881b      	ldrh	r3, [r3, #0]
 8005f86:	2b36      	cmp	r3, #54	@ 0x36
 8005f88:	d00e      	beq.n	8005fa8 <HAL_UARTEx_RxEventCallback+0x7c>
			invalid_packets++;
 8005f8a:	4b82      	ldr	r3, [pc, #520]	@ (8006194 <HAL_UARTEx_RxEventCallback+0x268>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	3301      	adds	r3, #1
 8005f90:	4a80      	ldr	r2, [pc, #512]	@ (8006194 <HAL_UARTEx_RxEventCallback+0x268>)
 8005f92:	6013      	str	r3, [r2, #0]
			wrap_size = 0;
 8005f94:	4b7d      	ldr	r3, [pc, #500]	@ (800618c <HAL_UARTEx_RxEventCallback+0x260>)
 8005f96:	2200      	movs	r2, #0
 8005f98:	801a      	strh	r2, [r3, #0]
			HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005fa0:	487d      	ldr	r0, [pc, #500]	@ (8006198 <HAL_UARTEx_RxEventCallback+0x26c>)
 8005fa2:	f002 f921 	bl	80081e8 <HAL_GPIO_WritePin>
			return;
 8005fa6:	e0e5      	b.n	8006174 <HAL_UARTEx_RxEventCallback+0x248>
		}

		memcpy(rx_data_buffer, &rx_dma_buffer[RX_BUFFER_SIZE - wrap_size], wrap_size);
 8005fa8:	4b78      	ldr	r3, [pc, #480]	@ (800618c <HAL_UARTEx_RxEventCallback+0x260>)
 8005faa:	881b      	ldrh	r3, [r3, #0]
 8005fac:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 8005fb0:	4a7a      	ldr	r2, [pc, #488]	@ (800619c <HAL_UARTEx_RxEventCallback+0x270>)
 8005fb2:	4413      	add	r3, r2
 8005fb4:	4a75      	ldr	r2, [pc, #468]	@ (800618c <HAL_UARTEx_RxEventCallback+0x260>)
 8005fb6:	8812      	ldrh	r2, [r2, #0]
 8005fb8:	4619      	mov	r1, r3
 8005fba:	4879      	ldr	r0, [pc, #484]	@ (80061a0 <HAL_UARTEx_RxEventCallback+0x274>)
 8005fbc:	f011 fdc3 	bl	8017b46 <memcpy>
		memcpy(&rx_data_buffer[wrap_size], rx_dma_buffer, Size);
 8005fc0:	4b72      	ldr	r3, [pc, #456]	@ (800618c <HAL_UARTEx_RxEventCallback+0x260>)
 8005fc2:	881b      	ldrh	r3, [r3, #0]
 8005fc4:	461a      	mov	r2, r3
 8005fc6:	4b76      	ldr	r3, [pc, #472]	@ (80061a0 <HAL_UARTEx_RxEventCallback+0x274>)
 8005fc8:	4413      	add	r3, r2
 8005fca:	887a      	ldrh	r2, [r7, #2]
 8005fcc:	4973      	ldr	r1, [pc, #460]	@ (800619c <HAL_UARTEx_RxEventCallback+0x270>)
 8005fce:	4618      	mov	r0, r3
 8005fd0:	f011 fdb9 	bl	8017b46 <memcpy>

		wrap_size = 0;
 8005fd4:	4b6d      	ldr	r3, [pc, #436]	@ (800618c <HAL_UARTEx_RxEventCallback+0x260>)
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	801a      	strh	r2, [r3, #0]
 8005fda:	e083      	b.n	80060e4 <HAL_UARTEx_RxEventCallback+0x1b8>
	} else {
		if (rx_tail > rx_head) {
 8005fdc:	4b6a      	ldr	r3, [pc, #424]	@ (8006188 <HAL_UARTEx_RxEventCallback+0x25c>)
 8005fde:	881a      	ldrh	r2, [r3, #0]
 8005fe0:	4b68      	ldr	r3, [pc, #416]	@ (8006184 <HAL_UARTEx_RxEventCallback+0x258>)
 8005fe2:	881b      	ldrh	r3, [r3, #0]
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d942      	bls.n	800606e <HAL_UARTEx_RxEventCallback+0x142>
			if (rx_head == 0) {
 8005fe8:	4b66      	ldr	r3, [pc, #408]	@ (8006184 <HAL_UARTEx_RxEventCallback+0x258>)
 8005fea:	881b      	ldrh	r3, [r3, #0]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d12f      	bne.n	8006050 <HAL_UARTEx_RxEventCallback+0x124>
				wrap_size = RX_BUFFER_SIZE - rx_tail;
 8005ff0:	4b65      	ldr	r3, [pc, #404]	@ (8006188 <HAL_UARTEx_RxEventCallback+0x25c>)
 8005ff2:	881b      	ldrh	r3, [r3, #0]
 8005ff4:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 8005ff8:	b29a      	uxth	r2, r3
 8005ffa:	4b64      	ldr	r3, [pc, #400]	@ (800618c <HAL_UARTEx_RxEventCallback+0x260>)
 8005ffc:	801a      	strh	r2, [r3, #0]
				if (wrap_size == PACKET_SIZE) {
 8005ffe:	4b63      	ldr	r3, [pc, #396]	@ (800618c <HAL_UARTEx_RxEventCallback+0x260>)
 8006000:	881b      	ldrh	r3, [r3, #0]
 8006002:	2b36      	cmp	r3, #54	@ 0x36
 8006004:	d11e      	bne.n	8006044 <HAL_UARTEx_RxEventCallback+0x118>
					memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8006006:	4b60      	ldr	r3, [pc, #384]	@ (8006188 <HAL_UARTEx_RxEventCallback+0x25c>)
 8006008:	881b      	ldrh	r3, [r3, #0]
 800600a:	461a      	mov	r2, r3
 800600c:	4b63      	ldr	r3, [pc, #396]	@ (800619c <HAL_UARTEx_RxEventCallback+0x270>)
 800600e:	4413      	add	r3, r2
 8006010:	4a63      	ldr	r2, [pc, #396]	@ (80061a0 <HAL_UARTEx_RxEventCallback+0x274>)
 8006012:	461c      	mov	r4, r3
 8006014:	4616      	mov	r6, r2
 8006016:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 800601a:	4635      	mov	r5, r6
 800601c:	4623      	mov	r3, r4
 800601e:	6818      	ldr	r0, [r3, #0]
 8006020:	6859      	ldr	r1, [r3, #4]
 8006022:	689a      	ldr	r2, [r3, #8]
 8006024:	68db      	ldr	r3, [r3, #12]
 8006026:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006028:	3410      	adds	r4, #16
 800602a:	3610      	adds	r6, #16
 800602c:	4564      	cmp	r4, ip
 800602e:	d1f4      	bne.n	800601a <HAL_UARTEx_RxEventCallback+0xee>
 8006030:	4633      	mov	r3, r6
 8006032:	4622      	mov	r2, r4
 8006034:	6810      	ldr	r0, [r2, #0]
 8006036:	6018      	str	r0, [r3, #0]
 8006038:	8892      	ldrh	r2, [r2, #4]
 800603a:	809a      	strh	r2, [r3, #4]
					wrap_size = 0;
 800603c:	4b53      	ldr	r3, [pc, #332]	@ (800618c <HAL_UARTEx_RxEventCallback+0x260>)
 800603e:	2200      	movs	r2, #0
 8006040:	801a      	strh	r2, [r3, #0]
 8006042:	e04f      	b.n	80060e4 <HAL_UARTEx_RxEventCallback+0x1b8>
				} else {
					rx_wrap_counter++;
 8006044:	4b57      	ldr	r3, [pc, #348]	@ (80061a4 <HAL_UARTEx_RxEventCallback+0x278>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	3301      	adds	r3, #1
 800604a:	4a56      	ldr	r2, [pc, #344]	@ (80061a4 <HAL_UARTEx_RxEventCallback+0x278>)
 800604c:	6013      	str	r3, [r2, #0]
					return;
 800604e:	e091      	b.n	8006174 <HAL_UARTEx_RxEventCallback+0x248>
				}
			} else {
				invalid_packets++;
 8006050:	4b50      	ldr	r3, [pc, #320]	@ (8006194 <HAL_UARTEx_RxEventCallback+0x268>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	3301      	adds	r3, #1
 8006056:	4a4f      	ldr	r2, [pc, #316]	@ (8006194 <HAL_UARTEx_RxEventCallback+0x268>)
 8006058:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 800605a:	4b4c      	ldr	r3, [pc, #304]	@ (800618c <HAL_UARTEx_RxEventCallback+0x260>)
 800605c:	2200      	movs	r2, #0
 800605e:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8006060:	2201      	movs	r2, #1
 8006062:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006066:	484c      	ldr	r0, [pc, #304]	@ (8006198 <HAL_UARTEx_RxEventCallback+0x26c>)
 8006068:	f002 f8be 	bl	80081e8 <HAL_GPIO_WritePin>
				return;
 800606c:	e082      	b.n	8006174 <HAL_UARTEx_RxEventCallback+0x248>
			}
		} else {
			rx_bytes = rx_head - rx_tail;
 800606e:	4b45      	ldr	r3, [pc, #276]	@ (8006184 <HAL_UARTEx_RxEventCallback+0x258>)
 8006070:	881a      	ldrh	r2, [r3, #0]
 8006072:	4b45      	ldr	r3, [pc, #276]	@ (8006188 <HAL_UARTEx_RxEventCallback+0x25c>)
 8006074:	881b      	ldrh	r3, [r3, #0]
 8006076:	1ad3      	subs	r3, r2, r3
 8006078:	b29a      	uxth	r2, r3
 800607a:	4b45      	ldr	r3, [pc, #276]	@ (8006190 <HAL_UARTEx_RxEventCallback+0x264>)
 800607c:	801a      	strh	r2, [r3, #0]

			if (rx_bytes == PACKET_SIZE) {
 800607e:	4b44      	ldr	r3, [pc, #272]	@ (8006190 <HAL_UARTEx_RxEventCallback+0x264>)
 8006080:	881b      	ldrh	r3, [r3, #0]
 8006082:	2b36      	cmp	r3, #54	@ 0x36
 8006084:	d11b      	bne.n	80060be <HAL_UARTEx_RxEventCallback+0x192>
				memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8006086:	4b40      	ldr	r3, [pc, #256]	@ (8006188 <HAL_UARTEx_RxEventCallback+0x25c>)
 8006088:	881b      	ldrh	r3, [r3, #0]
 800608a:	461a      	mov	r2, r3
 800608c:	4b43      	ldr	r3, [pc, #268]	@ (800619c <HAL_UARTEx_RxEventCallback+0x270>)
 800608e:	4413      	add	r3, r2
 8006090:	4a43      	ldr	r2, [pc, #268]	@ (80061a0 <HAL_UARTEx_RxEventCallback+0x274>)
 8006092:	461c      	mov	r4, r3
 8006094:	4616      	mov	r6, r2
 8006096:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 800609a:	4635      	mov	r5, r6
 800609c:	4623      	mov	r3, r4
 800609e:	6818      	ldr	r0, [r3, #0]
 80060a0:	6859      	ldr	r1, [r3, #4]
 80060a2:	689a      	ldr	r2, [r3, #8]
 80060a4:	68db      	ldr	r3, [r3, #12]
 80060a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80060a8:	3410      	adds	r4, #16
 80060aa:	3610      	adds	r6, #16
 80060ac:	4564      	cmp	r4, ip
 80060ae:	d1f4      	bne.n	800609a <HAL_UARTEx_RxEventCallback+0x16e>
 80060b0:	4633      	mov	r3, r6
 80060b2:	4622      	mov	r2, r4
 80060b4:	6810      	ldr	r0, [r2, #0]
 80060b6:	6018      	str	r0, [r3, #0]
 80060b8:	8892      	ldrh	r2, [r2, #4]
 80060ba:	809a      	strh	r2, [r3, #4]
 80060bc:	e012      	b.n	80060e4 <HAL_UARTEx_RxEventCallback+0x1b8>
			} else if (rx_bytes == 0) {
 80060be:	4b34      	ldr	r3, [pc, #208]	@ (8006190 <HAL_UARTEx_RxEventCallback+0x264>)
 80060c0:	881b      	ldrh	r3, [r3, #0]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d055      	beq.n	8006172 <HAL_UARTEx_RxEventCallback+0x246>
				return;
			} else {
				invalid_packets++;
 80060c6:	4b33      	ldr	r3, [pc, #204]	@ (8006194 <HAL_UARTEx_RxEventCallback+0x268>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	3301      	adds	r3, #1
 80060cc:	4a31      	ldr	r2, [pc, #196]	@ (8006194 <HAL_UARTEx_RxEventCallback+0x268>)
 80060ce:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 80060d0:	4b2e      	ldr	r3, [pc, #184]	@ (800618c <HAL_UARTEx_RxEventCallback+0x260>)
 80060d2:	2200      	movs	r2, #0
 80060d4:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 80060d6:	2201      	movs	r2, #1
 80060d8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80060dc:	482e      	ldr	r0, [pc, #184]	@ (8006198 <HAL_UARTEx_RxEventCallback+0x26c>)
 80060de:	f002 f883 	bl	80081e8 <HAL_GPIO_WritePin>
				return;
 80060e2:	e047      	b.n	8006174 <HAL_UARTEx_RxEventCallback+0x248>
			}
		}
	}

	bytes_to_packet(rx_data_buffer, write_packet);
 80060e4:	4b30      	ldr	r3, [pc, #192]	@ (80061a8 <HAL_UARTEx_RxEventCallback+0x27c>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4619      	mov	r1, r3
 80060ea:	482d      	ldr	r0, [pc, #180]	@ (80061a0 <HAL_UARTEx_RxEventCallback+0x274>)
 80060ec:	f000 fb48 	bl	8006780 <bytes_to_packet>
	uint8_t is_valid = validate_packet(write_packet);
 80060f0:	4b2d      	ldr	r3, [pc, #180]	@ (80061a8 <HAL_UARTEx_RxEventCallback+0x27c>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4618      	mov	r0, r3
 80060f6:	f000 f8df 	bl	80062b8 <validate_packet>
 80060fa:	4603      	mov	r3, r0
 80060fc:	73fb      	strb	r3, [r7, #15]

	if (is_valid) {
 80060fe:	7bfb      	ldrb	r3, [r7, #15]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d018      	beq.n	8006136 <HAL_UARTEx_RxEventCallback+0x20a>
		// Swap read/write buffers
		sensor_packet* temp = write_packet;
 8006104:	4b28      	ldr	r3, [pc, #160]	@ (80061a8 <HAL_UARTEx_RxEventCallback+0x27c>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	60bb      	str	r3, [r7, #8]
		write_packet = read_packet;
 800610a:	4b28      	ldr	r3, [pc, #160]	@ (80061ac <HAL_UARTEx_RxEventCallback+0x280>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4a26      	ldr	r2, [pc, #152]	@ (80061a8 <HAL_UARTEx_RxEventCallback+0x27c>)
 8006110:	6013      	str	r3, [r2, #0]
		read_packet = temp;
 8006112:	4a26      	ldr	r2, [pc, #152]	@ (80061ac <HAL_UARTEx_RxEventCallback+0x280>)
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	6013      	str	r3, [r2, #0]

		data_ready = 1;
 8006118:	4b25      	ldr	r3, [pc, #148]	@ (80061b0 <HAL_UARTEx_RxEventCallback+0x284>)
 800611a:	2201      	movs	r2, #1
 800611c:	701a      	strb	r2, [r3, #0]
		valid_packets++;
 800611e:	4b25      	ldr	r3, [pc, #148]	@ (80061b4 <HAL_UARTEx_RxEventCallback+0x288>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	3301      	adds	r3, #1
 8006124:	4a23      	ldr	r2, [pc, #140]	@ (80061b4 <HAL_UARTEx_RxEventCallback+0x288>)
 8006126:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, RESET);
 8006128:	2200      	movs	r2, #0
 800612a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800612e:	481a      	ldr	r0, [pc, #104]	@ (8006198 <HAL_UARTEx_RxEventCallback+0x26c>)
 8006130:	f002 f85a 	bl	80081e8 <HAL_GPIO_WritePin>
 8006134:	e00a      	b.n	800614c <HAL_UARTEx_RxEventCallback+0x220>
	} else {
		corrupted_packets++;
 8006136:	4b20      	ldr	r3, [pc, #128]	@ (80061b8 <HAL_UARTEx_RxEventCallback+0x28c>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	3301      	adds	r3, #1
 800613c:	4a1e      	ldr	r2, [pc, #120]	@ (80061b8 <HAL_UARTEx_RxEventCallback+0x28c>)
 800613e:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8006140:	2201      	movs	r2, #1
 8006142:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006146:	4814      	ldr	r0, [pc, #80]	@ (8006198 <HAL_UARTEx_RxEventCallback+0x26c>)
 8006148:	f002 f84e 	bl	80081e8 <HAL_GPIO_WritePin>
	}

	missed_packets = rx_callback_counter - (rx_wrap_counter + valid_packets + invalid_packets + corrupted_packets);
 800614c:	4b0c      	ldr	r3, [pc, #48]	@ (8006180 <HAL_UARTEx_RxEventCallback+0x254>)
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	4b14      	ldr	r3, [pc, #80]	@ (80061a4 <HAL_UARTEx_RxEventCallback+0x278>)
 8006152:	6819      	ldr	r1, [r3, #0]
 8006154:	4b17      	ldr	r3, [pc, #92]	@ (80061b4 <HAL_UARTEx_RxEventCallback+0x288>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4419      	add	r1, r3
 800615a:	4b0e      	ldr	r3, [pc, #56]	@ (8006194 <HAL_UARTEx_RxEventCallback+0x268>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4419      	add	r1, r3
 8006160:	4b15      	ldr	r3, [pc, #84]	@ (80061b8 <HAL_UARTEx_RxEventCallback+0x28c>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	440b      	add	r3, r1
 8006166:	1ad3      	subs	r3, r2, r3
 8006168:	4a14      	ldr	r2, [pc, #80]	@ (80061bc <HAL_UARTEx_RxEventCallback+0x290>)
 800616a:	6013      	str	r3, [r2, #0]
 800616c:	e002      	b.n	8006174 <HAL_UARTEx_RxEventCallback+0x248>
	if (huart->Instance != USART1) return;
 800616e:	bf00      	nop
 8006170:	e000      	b.n	8006174 <HAL_UARTEx_RxEventCallback+0x248>
				return;
 8006172:	bf00      	nop
}
 8006174:	3714      	adds	r7, #20
 8006176:	46bd      	mov	sp, r7
 8006178:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800617a:	bf00      	nop
 800617c:	40011000 	.word	0x40011000
 8006180:	20006158 	.word	0x20006158
 8006184:	20006152 	.word	0x20006152
 8006188:	20006150 	.word	0x20006150
 800618c:	20006156 	.word	0x20006156
 8006190:	20006154 	.word	0x20006154
 8006194:	20006164 	.word	0x20006164
 8006198:	40020800 	.word	0x40020800
 800619c:	20002b50 	.word	0x20002b50
 80061a0:	20002b18 	.word	0x20002b18
 80061a4:	2000615c 	.word	0x2000615c
 80061a8:	2000011c 	.word	0x2000011c
 80061ac:	20000120 	.word	0x20000120
 80061b0:	20002b16 	.word	0x20002b16
 80061b4:	20006160 	.word	0x20006160
 80061b8:	20006168 	.word	0x20006168
 80061bc:	2000616c 	.word	0x2000616c

080061c0 <HAL_UART_ErrorCallback>:

extern void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b082      	sub	sp, #8
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
	if (huart->Instance != USART1) return;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4a0c      	ldr	r2, [pc, #48]	@ (8006200 <HAL_UART_ErrorCallback+0x40>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d111      	bne.n	80061f6 <HAL_UART_ErrorCallback+0x36>

	HAL_UART_Abort(&huart1);
 80061d2:	480c      	ldr	r0, [pc, #48]	@ (8006204 <HAL_UART_ErrorCallback+0x44>)
 80061d4:	f007 fd51 	bl	800dc7a <HAL_UART_Abort>

	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 80061d8:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 80061dc:	490a      	ldr	r1, [pc, #40]	@ (8006208 <HAL_UART_ErrorCallback+0x48>)
 80061de:	4809      	ldr	r0, [pc, #36]	@ (8006204 <HAL_UART_ErrorCallback+0x44>)
 80061e0:	f007 fcee 	bl	800dbc0 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 80061e4:	4b09      	ldr	r3, [pc, #36]	@ (800620c <HAL_UART_ErrorCallback+0x4c>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	681a      	ldr	r2, [r3, #0]
 80061ea:	4b08      	ldr	r3, [pc, #32]	@ (800620c <HAL_UART_ErrorCallback+0x4c>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f022 0208 	bic.w	r2, r2, #8
 80061f2:	601a      	str	r2, [r3, #0]
 80061f4:	e000      	b.n	80061f8 <HAL_UART_ErrorCallback+0x38>
	if (huart->Instance != USART1) return;
 80061f6:	bf00      	nop
}
 80061f8:	3708      	adds	r7, #8
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}
 80061fe:	bf00      	nop
 8006200:	40011000 	.word	0x40011000
 8006204:	20002934 	.word	0x20002934
 8006208:	20002b50 	.word	0x20002b50
 800620c:	2000297c 	.word	0x2000297c

08006210 <uart_dma_is_data_ready>:

uint8_t uart_dma_is_data_ready() {
 8006210:	b480      	push	{r7}
 8006212:	af00      	add	r7, sp, #0
	return data_ready;
 8006214:	4b03      	ldr	r3, [pc, #12]	@ (8006224 <uart_dma_is_data_ready+0x14>)
 8006216:	781b      	ldrb	r3, [r3, #0]
 8006218:	b2db      	uxtb	r3, r3
}
 800621a:	4618      	mov	r0, r3
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr
 8006224:	20002b16 	.word	0x20002b16

08006228 <uart_dma_reset_data_ready>:

void uart_dma_reset_data_ready() {
 8006228:	b480      	push	{r7}
 800622a:	af00      	add	r7, sp, #0
	data_ready = 0;
 800622c:	4b03      	ldr	r3, [pc, #12]	@ (800623c <uart_dma_reset_data_ready+0x14>)
 800622e:	2200      	movs	r2, #0
 8006230:	701a      	strb	r2, [r3, #0]
}
 8006232:	bf00      	nop
 8006234:	46bd      	mov	sp, r7
 8006236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623a:	4770      	bx	lr
 800623c:	20002b16 	.word	0x20002b16

08006240 <uart_dma_get_latest_packet>:

sensor_packet* uart_dma_get_latest_packet() {
 8006240:	b480      	push	{r7}
 8006242:	af00      	add	r7, sp, #0
	return read_packet;
 8006244:	4b03      	ldr	r3, [pc, #12]	@ (8006254 <uart_dma_get_latest_packet+0x14>)
 8006246:	681b      	ldr	r3, [r3, #0]
}
 8006248:	4618      	mov	r0, r3
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr
 8006252:	bf00      	nop
 8006254:	20000120 	.word	0x20000120

08006258 <calculate_crc32>:
	{-0.00553700002f, -0.0103890002f, 1.19613802f}
};

extern CRC_HandleTypeDef hcrc;

uint32_t calculate_crc32(uint8_t *data, size_t len) {
 8006258:	b580      	push	{r7, lr}
 800625a:	b0a0      	sub	sp, #128	@ 0x80
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
 8006260:	6039      	str	r1, [r7, #0]
    size_t padded_len = (len + 3) & ~0x03;
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	3303      	adds	r3, #3
 8006266:	f023 0303 	bic.w	r3, r3, #3
 800626a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    size_t buffer_len = 2 * PACKET_SIZE;
 800626c:	236c      	movs	r3, #108	@ 0x6c
 800626e:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint8_t buffer[2 * PACKET_SIZE];

    if (padded_len > buffer_len) return 0;
 8006270:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006272:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006274:	429a      	cmp	r2, r3
 8006276:	d901      	bls.n	800627c <calculate_crc32+0x24>
 8006278:	2300      	movs	r3, #0
 800627a:	e016      	b.n	80062aa <calculate_crc32+0x52>

    memset(buffer, 0, buffer_len);
 800627c:	f107 030c 	add.w	r3, r7, #12
 8006280:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8006282:	2100      	movs	r1, #0
 8006284:	4618      	mov	r0, r3
 8006286:	f011 fb80 	bl	801798a <memset>
    memcpy(buffer, data, len);
 800628a:	f107 030c 	add.w	r3, r7, #12
 800628e:	683a      	ldr	r2, [r7, #0]
 8006290:	6879      	ldr	r1, [r7, #4]
 8006292:	4618      	mov	r0, r3
 8006294:	f011 fc57 	bl	8017b46 <memcpy>

    return HAL_CRC_Calculate(&hcrc, (uint32_t*)buffer, padded_len >> 2);
 8006298:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800629a:	089a      	lsrs	r2, r3, #2
 800629c:	f107 030c 	add.w	r3, r7, #12
 80062a0:	4619      	mov	r1, r3
 80062a2:	4804      	ldr	r0, [pc, #16]	@ (80062b4 <calculate_crc32+0x5c>)
 80062a4:	f001 f8a1 	bl	80073ea <HAL_CRC_Calculate>
 80062a8:	4603      	mov	r3, r0
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	3780      	adds	r7, #128	@ 0x80
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}
 80062b2:	bf00      	nop
 80062b4:	2000265c 	.word	0x2000265c

080062b8 <validate_packet>:
	packet->header = PACKET_HEADER;
	packet->data = *data;
	packet->crc = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
}

uint8_t validate_packet(sensor_packet *packet) {
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b084      	sub	sp, #16
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
    if (packet->header != PACKET_HEADER) return 0;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	881b      	ldrh	r3, [r3, #0]
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d001      	beq.n	80062d2 <validate_packet+0x1a>
 80062ce:	2300      	movs	r3, #0
 80062d0:	e00f      	b.n	80062f2 <validate_packet+0x3a>
    uint32_t expected = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	3302      	adds	r3, #2
 80062d6:	2130      	movs	r1, #48	@ 0x30
 80062d8:	4618      	mov	r0, r3
 80062da:	f7ff ffbd 	bl	8006258 <calculate_crc32>
 80062de:	60f8      	str	r0, [r7, #12]
    return (packet->crc == expected);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f8d3 3032 	ldr.w	r3, [r3, #50]	@ 0x32
 80062e6:	68fa      	ldr	r2, [r7, #12]
 80062e8:	429a      	cmp	r2, r3
 80062ea:	bf0c      	ite	eq
 80062ec:	2301      	moveq	r3, #1
 80062ee:	2300      	movne	r3, #0
 80062f0:	b2db      	uxtb	r3, r3
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	3710      	adds	r7, #16
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	0000      	movs	r0, r0
 80062fc:	0000      	movs	r0, r0
	...

08006300 <process_raw_sensor_data>:

void process_raw_sensor_data(raw_sensor_data* raw_data, sensor_data* data) {
 8006300:	b5b0      	push	{r4, r5, r7, lr}
 8006302:	b086      	sub	sp, #24
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
 8006308:	6039      	str	r1, [r7, #0]
	data->time = raw_data->time;
 800630a:	6879      	ldr	r1, [r7, #4]
 800630c:	680a      	ldr	r2, [r1, #0]
 800630e:	684b      	ldr	r3, [r1, #4]
 8006310:	6839      	ldr	r1, [r7, #0]
 8006312:	600a      	str	r2, [r1, #0]
 8006314:	604b      	str	r3, [r1, #4]

	data->pressure = PRESSURE_SCALER * raw_data->bmp390.pressure;
 8006316:	6879      	ldr	r1, [r7, #4]
 8006318:	f8d1 201a 	ldr.w	r2, [r1, #26]
 800631c:	f8d1 301e 	ldr.w	r3, [r1, #30]
 8006320:	4610      	mov	r0, r2
 8006322:	4619      	mov	r1, r3
 8006324:	f7fa fd88 	bl	8000e38 <__aeabi_ul2f>
 8006328:	ee07 0a10 	vmov	s14, r0
 800632c:	eddf 7ada 	vldr	s15, [pc, #872]	@ 8006698 <process_raw_sensor_data+0x398>
 8006330:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	ee17 2a90 	vmov	r2, s15
 800633a:	62da      	str	r2, [r3, #44]	@ 0x2c
	data->temperature = TEMPERATURE_SCALER * raw_data->bmp390.temperature;
 800633c:	6879      	ldr	r1, [r7, #4]
 800633e:	f8d1 2022 	ldr.w	r2, [r1, #34]	@ 0x22
 8006342:	f8d1 3026 	ldr.w	r3, [r1, #38]	@ 0x26
 8006346:	4610      	mov	r0, r2
 8006348:	4619      	mov	r1, r3
 800634a:	f7fa fd7d 	bl	8000e48 <__aeabi_l2f>
 800634e:	ee07 0a10 	vmov	s14, r0
 8006352:	eddf 7ad1 	vldr	s15, [pc, #836]	@ 8006698 <process_raw_sensor_data+0x398>
 8006356:	ee67 7a27 	vmul.f32	s15, s14, s15
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	ee17 2a90 	vmov	r2, s15
 8006360:	631a      	str	r2, [r3, #48]	@ 0x30

	// swap x-y
	data->ax = ACC_SCALER * (int16_t)raw_data->bno055.ay;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	895b      	ldrh	r3, [r3, #10]
 8006366:	b29b      	uxth	r3, r3
 8006368:	b21b      	sxth	r3, r3
 800636a:	ee07 3a90 	vmov	s15, r3
 800636e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006372:	ed9f 7ac9 	vldr	s14, [pc, #804]	@ 8006698 <process_raw_sensor_data+0x398>
 8006376:	ee67 7a87 	vmul.f32	s15, s15, s14
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	ee17 2a90 	vmov	r2, s15
 8006380:	609a      	str	r2, [r3, #8]
	data->gx = GYR_SCALER * (int16_t)raw_data->bno055.gy;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	8a1b      	ldrh	r3, [r3, #16]
 8006386:	b29b      	uxth	r3, r3
 8006388:	b21b      	sxth	r3, r3
 800638a:	ee07 3a90 	vmov	s15, r3
 800638e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006392:	ed9f 7ac2 	vldr	s14, [pc, #776]	@ 800669c <process_raw_sensor_data+0x39c>
 8006396:	ee67 7a87 	vmul.f32	s15, s15, s14
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	ee17 2a90 	vmov	r2, s15
 80063a0:	615a      	str	r2, [r3, #20]
	data->mx = MAG_SCALER * (int16_t)raw_data->bno055.my;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	8adb      	ldrh	r3, [r3, #22]
 80063a6:	b29b      	uxth	r3, r3
 80063a8:	b21b      	sxth	r3, r3
 80063aa:	ee07 3a90 	vmov	s15, r3
 80063ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80063b2:	ed9f 7abb 	vldr	s14, [pc, #748]	@ 80066a0 <process_raw_sensor_data+0x3a0>
 80063b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	ee17 2a90 	vmov	r2, s15
 80063c0:	621a      	str	r2, [r3, #32]

	// swap x-y
	data->ay = ACC_SCALER * (int16_t)raw_data->bno055.ax;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	891b      	ldrh	r3, [r3, #8]
 80063c6:	b29b      	uxth	r3, r3
 80063c8:	b21b      	sxth	r3, r3
 80063ca:	ee07 3a90 	vmov	s15, r3
 80063ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80063d2:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8006698 <process_raw_sensor_data+0x398>
 80063d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	ee17 2a90 	vmov	r2, s15
 80063e0:	60da      	str	r2, [r3, #12]
	data->gy = GYR_SCALER * (int16_t)raw_data->bno055.gx;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	89db      	ldrh	r3, [r3, #14]
 80063e6:	b29b      	uxth	r3, r3
 80063e8:	b21b      	sxth	r3, r3
 80063ea:	ee07 3a90 	vmov	s15, r3
 80063ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80063f2:	ed9f 7aaa 	vldr	s14, [pc, #680]	@ 800669c <process_raw_sensor_data+0x39c>
 80063f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	ee17 2a90 	vmov	r2, s15
 8006400:	619a      	str	r2, [r3, #24]
	data->my = MAG_SCALER * (int16_t)raw_data->bno055.mx;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	8a9b      	ldrh	r3, [r3, #20]
 8006406:	b29b      	uxth	r3, r3
 8006408:	b21b      	sxth	r3, r3
 800640a:	ee07 3a90 	vmov	s15, r3
 800640e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006412:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 80066a0 <process_raw_sensor_data+0x3a0>
 8006416:	ee67 7a87 	vmul.f32	s15, s15, s14
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	ee17 2a90 	vmov	r2, s15
 8006420:	625a      	str	r2, [r3, #36]	@ 0x24

	// invert z
	data->az = -ACC_SCALER * (int16_t)raw_data->bno055.az;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	899b      	ldrh	r3, [r3, #12]
 8006426:	b29b      	uxth	r3, r3
 8006428:	b21b      	sxth	r3, r3
 800642a:	ee07 3a90 	vmov	s15, r3
 800642e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006432:	ed9f 7a9c 	vldr	s14, [pc, #624]	@ 80066a4 <process_raw_sensor_data+0x3a4>
 8006436:	ee67 7a87 	vmul.f32	s15, s15, s14
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	ee17 2a90 	vmov	r2, s15
 8006440:	611a      	str	r2, [r3, #16]
	data->gz = -GYR_SCALER * (int16_t)raw_data->bno055.gz;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	8a5b      	ldrh	r3, [r3, #18]
 8006446:	b29b      	uxth	r3, r3
 8006448:	b21b      	sxth	r3, r3
 800644a:	ee07 3a90 	vmov	s15, r3
 800644e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006452:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 80066a8 <process_raw_sensor_data+0x3a8>
 8006456:	ee67 7a87 	vmul.f32	s15, s15, s14
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	ee17 2a90 	vmov	r2, s15
 8006460:	61da      	str	r2, [r3, #28]
	data->mz = -MAG_SCALER * (int16_t)raw_data->bno055.mz;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	8b1b      	ldrh	r3, [r3, #24]
 8006466:	b29b      	uxth	r3, r3
 8006468:	b21b      	sxth	r3, r3
 800646a:	ee07 3a90 	vmov	s15, r3
 800646e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006472:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 80066ac <process_raw_sensor_data+0x3ac>
 8006476:	ee67 7a87 	vmul.f32	s15, s15, s14
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	ee17 2a90 	vmov	r2, s15
 8006480:	629a      	str	r2, [r3, #40]	@ 0x28

	// remove biases
#ifndef CALIBRATE_ACC
	data->ax = (data->ax / CONSTANT_g - ACC_BIAS[0]) * ACC_SCALE_FACTOR[0][0] * CONSTANT_g;
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 80066b0 <process_raw_sensor_data+0x3b0>
 800648a:	ee07 3a90 	vmov	s15, r3
 800648e:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8006492:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 80066b4 <process_raw_sensor_data+0x3b4>
 8006496:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800649a:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 80066b8 <process_raw_sensor_data+0x3b8>
 800649e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80064a2:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 80066b0 <process_raw_sensor_data+0x3b0>
 80064a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	ee17 2a90 	vmov	r2, s15
 80064b0:	609a      	str	r2, [r3, #8]
	data->ay = (data->ay / CONSTANT_g - ACC_BIAS[1]) * ACC_SCALE_FACTOR[1][1] * CONSTANT_g;
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	68db      	ldr	r3, [r3, #12]
 80064b6:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 80066b0 <process_raw_sensor_data+0x3b0>
 80064ba:	ee07 3a90 	vmov	s15, r3
 80064be:	eec7 7a87 	vdiv.f32	s15, s15, s14
 80064c2:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 80066bc <process_raw_sensor_data+0x3bc>
 80064c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80064ca:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 80066c0 <process_raw_sensor_data+0x3c0>
 80064ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80064d2:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 80066b0 <process_raw_sensor_data+0x3b0>
 80064d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	ee17 2a90 	vmov	r2, s15
 80064e0:	60da      	str	r2, [r3, #12]
	data->az = (data->az / CONSTANT_g - ACC_BIAS[2]) * ACC_SCALE_FACTOR[2][2] * CONSTANT_g;
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	691b      	ldr	r3, [r3, #16]
 80064e6:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 80066b0 <process_raw_sensor_data+0x3b0>
 80064ea:	ee07 3a90 	vmov	s15, r3
 80064ee:	eec7 7a87 	vdiv.f32	s15, s15, s14
 80064f2:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 80066c4 <process_raw_sensor_data+0x3c4>
 80064f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80064fa:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 80066c8 <process_raw_sensor_data+0x3c8>
 80064fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006502:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 80066b0 <process_raw_sensor_data+0x3b0>
 8006506:	ee67 7a87 	vmul.f32	s15, s15, s14
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	ee17 2a90 	vmov	r2, s15
 8006510:	611a      	str	r2, [r3, #16]
#endif

#ifndef CALIBRATE_GYR
	data->gx = (data->gx - GYR_BIAS[0] / RAD_TO_DEG);
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	695b      	ldr	r3, [r3, #20]
 8006516:	4618      	mov	r0, r3
 8006518:	f7fa f826 	bl	8000568 <__aeabi_f2d>
 800651c:	4604      	mov	r4, r0
 800651e:	460d      	mov	r5, r1
 8006520:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 80066cc <process_raw_sensor_data+0x3cc>
 8006524:	eddf 7a6a 	vldr	s15, [pc, #424]	@ 80066d0 <process_raw_sensor_data+0x3d0>
 8006528:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800652c:	ee16 0a90 	vmov	r0, s13
 8006530:	f7fa f81a 	bl	8000568 <__aeabi_f2d>
 8006534:	a356      	add	r3, pc, #344	@ (adr r3, 8006690 <process_raw_sensor_data+0x390>)
 8006536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800653a:	f7fa f997 	bl	800086c <__aeabi_ddiv>
 800653e:	4602      	mov	r2, r0
 8006540:	460b      	mov	r3, r1
 8006542:	4620      	mov	r0, r4
 8006544:	4629      	mov	r1, r5
 8006546:	f7f9 feaf 	bl	80002a8 <__aeabi_dsub>
 800654a:	4602      	mov	r2, r0
 800654c:	460b      	mov	r3, r1
 800654e:	4610      	mov	r0, r2
 8006550:	4619      	mov	r1, r3
 8006552:	f7fa fb59 	bl	8000c08 <__aeabi_d2f>
 8006556:	4602      	mov	r2, r0
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	615a      	str	r2, [r3, #20]
	data->gy = (data->gy - GYR_BIAS[1] / RAD_TO_DEG);
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	699b      	ldr	r3, [r3, #24]
 8006560:	4618      	mov	r0, r3
 8006562:	f7fa f801 	bl	8000568 <__aeabi_f2d>
 8006566:	4604      	mov	r4, r0
 8006568:	460d      	mov	r5, r1
 800656a:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 80066d4 <process_raw_sensor_data+0x3d4>
 800656e:	eddf 7a58 	vldr	s15, [pc, #352]	@ 80066d0 <process_raw_sensor_data+0x3d0>
 8006572:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006576:	ee16 0a90 	vmov	r0, s13
 800657a:	f7f9 fff5 	bl	8000568 <__aeabi_f2d>
 800657e:	a344      	add	r3, pc, #272	@ (adr r3, 8006690 <process_raw_sensor_data+0x390>)
 8006580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006584:	f7fa f972 	bl	800086c <__aeabi_ddiv>
 8006588:	4602      	mov	r2, r0
 800658a:	460b      	mov	r3, r1
 800658c:	4620      	mov	r0, r4
 800658e:	4629      	mov	r1, r5
 8006590:	f7f9 fe8a 	bl	80002a8 <__aeabi_dsub>
 8006594:	4602      	mov	r2, r0
 8006596:	460b      	mov	r3, r1
 8006598:	4610      	mov	r0, r2
 800659a:	4619      	mov	r1, r3
 800659c:	f7fa fb34 	bl	8000c08 <__aeabi_d2f>
 80065a0:	4602      	mov	r2, r0
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	619a      	str	r2, [r3, #24]
	data->gz = (data->gz - GYR_BIAS[2] / RAD_TO_DEG);
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	69db      	ldr	r3, [r3, #28]
 80065aa:	4618      	mov	r0, r3
 80065ac:	f7f9 ffdc 	bl	8000568 <__aeabi_f2d>
 80065b0:	4604      	mov	r4, r0
 80065b2:	460d      	mov	r5, r1
 80065b4:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 80066d8 <process_raw_sensor_data+0x3d8>
 80065b8:	eddf 7a45 	vldr	s15, [pc, #276]	@ 80066d0 <process_raw_sensor_data+0x3d0>
 80065bc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80065c0:	ee16 0a90 	vmov	r0, s13
 80065c4:	f7f9 ffd0 	bl	8000568 <__aeabi_f2d>
 80065c8:	a331      	add	r3, pc, #196	@ (adr r3, 8006690 <process_raw_sensor_data+0x390>)
 80065ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ce:	f7fa f94d 	bl	800086c <__aeabi_ddiv>
 80065d2:	4602      	mov	r2, r0
 80065d4:	460b      	mov	r3, r1
 80065d6:	4620      	mov	r0, r4
 80065d8:	4629      	mov	r1, r5
 80065da:	f7f9 fe65 	bl	80002a8 <__aeabi_dsub>
 80065de:	4602      	mov	r2, r0
 80065e0:	460b      	mov	r3, r1
 80065e2:	4610      	mov	r0, r2
 80065e4:	4619      	mov	r1, r3
 80065e6:	f7fa fb0f 	bl	8000c08 <__aeabi_d2f>
 80065ea:	4602      	mov	r2, r0
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	61da      	str	r2, [r3, #28]
#endif

#ifndef CALIBRATE_MAG
	data->mx = (data->mx - MAG_BIAS[0]);
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	6a1b      	ldr	r3, [r3, #32]
 80065f4:	eddf 7a39 	vldr	s15, [pc, #228]	@ 80066dc <process_raw_sensor_data+0x3dc>
 80065f8:	ee07 3a10 	vmov	s14, r3
 80065fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	ee17 2a90 	vmov	r2, s15
 8006606:	621a      	str	r2, [r3, #32]
	data->my = (data->my - MAG_BIAS[1]);
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800660c:	eddf 7a34 	vldr	s15, [pc, #208]	@ 80066e0 <process_raw_sensor_data+0x3e0>
 8006610:	ee07 3a10 	vmov	s14, r3
 8006614:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	ee17 2a90 	vmov	r2, s15
 800661e:	625a      	str	r2, [r3, #36]	@ 0x24
	data->mz = (data->mz - MAG_BIAS[2]);
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006624:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 80066e4 <process_raw_sensor_data+0x3e4>
 8006628:	ee07 3a10 	vmov	s14, r3
 800662c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	ee17 2a90 	vmov	r2, s15
 8006636:	629a      	str	r2, [r3, #40]	@ 0x28

	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	6a1b      	ldr	r3, [r3, #32]
 800663c:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 80066e8 <process_raw_sensor_data+0x3e8>
 8006640:	ee07 3a10 	vmov	s14, r3
 8006644:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[0][1] +
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800664c:	eddf 7a27 	vldr	s15, [pc, #156]	@ 80066ec <process_raw_sensor_data+0x3ec>
 8006650:	ee06 3a90 	vmov	s13, r3
 8006654:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8006658:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[0][2];
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006660:	eddf 7a24 	vldr	s15, [pc, #144]	@ 80066f4 <process_raw_sensor_data+0x3f4>
 8006664:	ee06 3a90 	vmov	s13, r3
 8006668:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 800666c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006670:	edc7 7a05 	vstr	s15, [r7, #20]

	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	6a1b      	ldr	r3, [r3, #32]
 8006678:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 80066ec <process_raw_sensor_data+0x3ec>
 800667c:	ee07 3a10 	vmov	s14, r3
 8006680:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[1][1] +
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006688:	e03a      	b.n	8006700 <process_raw_sensor_data+0x400>
 800668a:	bf00      	nop
 800668c:	f3af 8000 	nop.w
 8006690:	54442d18 	.word	0x54442d18
 8006694:	400921fb 	.word	0x400921fb
 8006698:	3c23d70a 	.word	0x3c23d70a
 800669c:	3a91a2b4 	.word	0x3a91a2b4
 80066a0:	3d800000 	.word	0x3d800000
 80066a4:	bc23d70a 	.word	0xbc23d70a
 80066a8:	ba91a2b4 	.word	0xba91a2b4
 80066ac:	bd800000 	.word	0xbd800000
 80066b0:	411ce83e 	.word	0x411ce83e
 80066b4:	bdae147b 	.word	0xbdae147b
 80066b8:	3f7e17c8 	.word	0x3f7e17c8
 80066bc:	bd03126f 	.word	0xbd03126f
 80066c0:	3f7edefc 	.word	0x3f7edefc
 80066c4:	3cf5c290 	.word	0x3cf5c290
 80066c8:	3f7e46bc 	.word	0x3f7e46bc
 80066cc:	be089388 	.word	0xbe089388
 80066d0:	43340000 	.word	0x43340000
 80066d4:	bd3b114d 	.word	0xbd3b114d
 80066d8:	be151fea 	.word	0xbe151fea
 80066dc:	c1dc0000 	.word	0xc1dc0000
 80066e0:	c1926666 	.word	0xc1926666
 80066e4:	41d66666 	.word	0x41d66666
 80066e8:	3f97ea92 	.word	0x3f97ea92
 80066ec:	bd6cf638 	.word	0xbd6cf638
 80066f0:	3f92b242 	.word	0x3f92b242
 80066f4:	bbb56fb9 	.word	0xbbb56fb9
 80066f8:	bc2a36a0 	.word	0xbc2a36a0
 80066fc:	3f991b0d 	.word	0x3f991b0d
 8006700:	ed5f 7a05 	vldr	s15, [pc, #-20]	@ 80066f0 <process_raw_sensor_data+0x3f0>
 8006704:	ee06 3a90 	vmov	s13, r3
 8006708:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 800670c:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[1][2];
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006714:	ed5f 7a08 	vldr	s15, [pc, #-32]	@ 80066f8 <process_raw_sensor_data+0x3f8>
 8006718:	ee06 3a90 	vmov	s13, r3
 800671c:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8006720:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006724:	edc7 7a04 	vstr	s15, [r7, #16]

	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	6a1b      	ldr	r3, [r3, #32]
 800672c:	ed5f 7a0f 	vldr	s15, [pc, #-60]	@ 80066f4 <process_raw_sensor_data+0x3f4>
 8006730:	ee07 3a10 	vmov	s14, r3
 8006734:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[2][1] +
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800673c:	ed5f 7a12 	vldr	s15, [pc, #-72]	@ 80066f8 <process_raw_sensor_data+0x3f8>
 8006740:	ee06 3a90 	vmov	s13, r3
 8006744:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 8006748:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[2][2];
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006750:	ed5f 7a16 	vldr	s15, [pc, #-88]	@ 80066fc <process_raw_sensor_data+0x3fc>
 8006754:	ee06 3a90 	vmov	s13, r3
 8006758:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 800675c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006760:	edc7 7a03 	vstr	s15, [r7, #12]

	data->mx = cal_mx;
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	697a      	ldr	r2, [r7, #20]
 8006768:	621a      	str	r2, [r3, #32]
	data->my = cal_my;
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	693a      	ldr	r2, [r7, #16]
 800676e:	625a      	str	r2, [r3, #36]	@ 0x24
	data->mz = cal_mz;
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	68fa      	ldr	r2, [r7, #12]
 8006774:	629a      	str	r2, [r3, #40]	@ 0x28
#endif
}
 8006776:	bf00      	nop
 8006778:	3718      	adds	r7, #24
 800677a:	46bd      	mov	sp, r7
 800677c:	bdb0      	pop	{r4, r5, r7, pc}
 800677e:	bf00      	nop

08006780 <bytes_to_packet>:

void bytes_to_packet(uint8_t* bytes, sensor_packet* packet) {
 8006780:	b580      	push	{r7, lr}
 8006782:	b082      	sub	sp, #8
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	6039      	str	r1, [r7, #0]
	memcpy(packet, bytes, sizeof(sensor_packet));
 800678a:	2236      	movs	r2, #54	@ 0x36
 800678c:	6879      	ldr	r1, [r7, #4]
 800678e:	6838      	ldr	r0, [r7, #0]
 8006790:	f011 f9d9 	bl	8017b46 <memcpy>
}
 8006794:	bf00      	nop
 8006796:	3708      	adds	r7, #8
 8006798:	46bd      	mov	sp, r7
 800679a:	bd80      	pop	{r7, pc}

0800679c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800679c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80067d4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80067a0:	f7ff fb9a 	bl	8005ed8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80067a4:	480c      	ldr	r0, [pc, #48]	@ (80067d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80067a6:	490d      	ldr	r1, [pc, #52]	@ (80067dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80067a8:	4a0d      	ldr	r2, [pc, #52]	@ (80067e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80067aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80067ac:	e002      	b.n	80067b4 <LoopCopyDataInit>

080067ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80067ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80067b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80067b2:	3304      	adds	r3, #4

080067b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80067b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80067b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80067b8:	d3f9      	bcc.n	80067ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80067ba:	4a0a      	ldr	r2, [pc, #40]	@ (80067e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80067bc:	4c0a      	ldr	r4, [pc, #40]	@ (80067e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80067be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80067c0:	e001      	b.n	80067c6 <LoopFillZerobss>

080067c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80067c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80067c4:	3204      	adds	r2, #4

080067c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80067c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80067c8:	d3fb      	bcc.n	80067c2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80067ca:	f011 f995 	bl	8017af8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80067ce:	f7fd fedd 	bl	800458c <main>
  bx  lr    
 80067d2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80067d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80067d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80067dc:	200003f8 	.word	0x200003f8
  ldr r2, =_sidata
 80067e0:	0801b5e8 	.word	0x0801b5e8
  ldr r2, =_sbss
 80067e4:	200003f8 	.word	0x200003f8
  ldr r4, =_ebss
 80067e8:	200080e0 	.word	0x200080e0

080067ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80067ec:	e7fe      	b.n	80067ec <ADC_IRQHandler>
	...

080067f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80067f4:	4b0e      	ldr	r3, [pc, #56]	@ (8006830 <HAL_Init+0x40>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a0d      	ldr	r2, [pc, #52]	@ (8006830 <HAL_Init+0x40>)
 80067fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80067fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006800:	4b0b      	ldr	r3, [pc, #44]	@ (8006830 <HAL_Init+0x40>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a0a      	ldr	r2, [pc, #40]	@ (8006830 <HAL_Init+0x40>)
 8006806:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800680a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800680c:	4b08      	ldr	r3, [pc, #32]	@ (8006830 <HAL_Init+0x40>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a07      	ldr	r2, [pc, #28]	@ (8006830 <HAL_Init+0x40>)
 8006812:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006816:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006818:	2003      	movs	r0, #3
 800681a:	f000 fd7b 	bl	8007314 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800681e:	200f      	movs	r0, #15
 8006820:	f000 f808 	bl	8006834 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006824:	f7fe fe4e 	bl	80054c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006828:	2300      	movs	r3, #0
}
 800682a:	4618      	mov	r0, r3
 800682c:	bd80      	pop	{r7, pc}
 800682e:	bf00      	nop
 8006830:	40023c00 	.word	0x40023c00

08006834 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b082      	sub	sp, #8
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800683c:	4b12      	ldr	r3, [pc, #72]	@ (8006888 <HAL_InitTick+0x54>)
 800683e:	681a      	ldr	r2, [r3, #0]
 8006840:	4b12      	ldr	r3, [pc, #72]	@ (800688c <HAL_InitTick+0x58>)
 8006842:	781b      	ldrb	r3, [r3, #0]
 8006844:	4619      	mov	r1, r3
 8006846:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800684a:	fbb3 f3f1 	udiv	r3, r3, r1
 800684e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006852:	4618      	mov	r0, r3
 8006854:	f000 fda1 	bl	800739a <HAL_SYSTICK_Config>
 8006858:	4603      	mov	r3, r0
 800685a:	2b00      	cmp	r3, #0
 800685c:	d001      	beq.n	8006862 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e00e      	b.n	8006880 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2b0f      	cmp	r3, #15
 8006866:	d80a      	bhi.n	800687e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006868:	2200      	movs	r2, #0
 800686a:	6879      	ldr	r1, [r7, #4]
 800686c:	f04f 30ff 	mov.w	r0, #4294967295
 8006870:	f000 fd5b 	bl	800732a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006874:	4a06      	ldr	r2, [pc, #24]	@ (8006890 <HAL_InitTick+0x5c>)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800687a:	2300      	movs	r3, #0
 800687c:	e000      	b.n	8006880 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800687e:	2301      	movs	r3, #1
}
 8006880:	4618      	mov	r0, r3
 8006882:	3708      	adds	r7, #8
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}
 8006888:	20000118 	.word	0x20000118
 800688c:	20000128 	.word	0x20000128
 8006890:	20000124 	.word	0x20000124

08006894 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006894:	b480      	push	{r7}
 8006896:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006898:	4b06      	ldr	r3, [pc, #24]	@ (80068b4 <HAL_IncTick+0x20>)
 800689a:	781b      	ldrb	r3, [r3, #0]
 800689c:	461a      	mov	r2, r3
 800689e:	4b06      	ldr	r3, [pc, #24]	@ (80068b8 <HAL_IncTick+0x24>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4413      	add	r3, r2
 80068a4:	4a04      	ldr	r2, [pc, #16]	@ (80068b8 <HAL_IncTick+0x24>)
 80068a6:	6013      	str	r3, [r2, #0]
}
 80068a8:	bf00      	nop
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr
 80068b2:	bf00      	nop
 80068b4:	20000128 	.word	0x20000128
 80068b8:	20006170 	.word	0x20006170

080068bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80068bc:	b480      	push	{r7}
 80068be:	af00      	add	r7, sp, #0
  return uwTick;
 80068c0:	4b03      	ldr	r3, [pc, #12]	@ (80068d0 <HAL_GetTick+0x14>)
 80068c2:	681b      	ldr	r3, [r3, #0]
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr
 80068ce:	bf00      	nop
 80068d0:	20006170 	.word	0x20006170

080068d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b084      	sub	sp, #16
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80068dc:	f7ff ffee 	bl	80068bc <HAL_GetTick>
 80068e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068ec:	d005      	beq.n	80068fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80068ee:	4b0a      	ldr	r3, [pc, #40]	@ (8006918 <HAL_Delay+0x44>)
 80068f0:	781b      	ldrb	r3, [r3, #0]
 80068f2:	461a      	mov	r2, r3
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	4413      	add	r3, r2
 80068f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80068fa:	bf00      	nop
 80068fc:	f7ff ffde 	bl	80068bc <HAL_GetTick>
 8006900:	4602      	mov	r2, r0
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	1ad3      	subs	r3, r2, r3
 8006906:	68fa      	ldr	r2, [r7, #12]
 8006908:	429a      	cmp	r2, r3
 800690a:	d8f7      	bhi.n	80068fc <HAL_Delay+0x28>
  {
  }
}
 800690c:	bf00      	nop
 800690e:	bf00      	nop
 8006910:	3710      	adds	r7, #16
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}
 8006916:	bf00      	nop
 8006918:	20000128 	.word	0x20000128

0800691c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b084      	sub	sp, #16
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006924:	2300      	movs	r3, #0
 8006926:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d101      	bne.n	8006932 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	e033      	b.n	800699a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006936:	2b00      	cmp	r3, #0
 8006938:	d109      	bne.n	800694e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f7fe fdea 	bl	8005514 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2200      	movs	r2, #0
 8006944:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2200      	movs	r2, #0
 800694a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006952:	f003 0310 	and.w	r3, r3, #16
 8006956:	2b00      	cmp	r3, #0
 8006958:	d118      	bne.n	800698c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800695e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006962:	f023 0302 	bic.w	r3, r3, #2
 8006966:	f043 0202 	orr.w	r2, r3, #2
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f000 fa5e 	bl	8006e30 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2200      	movs	r2, #0
 8006978:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800697e:	f023 0303 	bic.w	r3, r3, #3
 8006982:	f043 0201 	orr.w	r2, r3, #1
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	641a      	str	r2, [r3, #64]	@ 0x40
 800698a:	e001      	b.n	8006990 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800698c:	2301      	movs	r3, #1
 800698e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2200      	movs	r2, #0
 8006994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006998:	7bfb      	ldrb	r3, [r7, #15]
}
 800699a:	4618      	mov	r0, r3
 800699c:	3710      	adds	r7, #16
 800699e:	46bd      	mov	sp, r7
 80069a0:	bd80      	pop	{r7, pc}
	...

080069a4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b086      	sub	sp, #24
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	60f8      	str	r0, [r7, #12]
 80069ac:	60b9      	str	r1, [r7, #8]
 80069ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80069b0:	2300      	movs	r3, #0
 80069b2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069ba:	2b01      	cmp	r3, #1
 80069bc:	d101      	bne.n	80069c2 <HAL_ADC_Start_DMA+0x1e>
 80069be:	2302      	movs	r3, #2
 80069c0:	e0e9      	b.n	8006b96 <HAL_ADC_Start_DMA+0x1f2>
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	2201      	movs	r2, #1
 80069c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	f003 0301 	and.w	r3, r3, #1
 80069d4:	2b01      	cmp	r3, #1
 80069d6:	d018      	beq.n	8006a0a <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	689a      	ldr	r2, [r3, #8]
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f042 0201 	orr.w	r2, r2, #1
 80069e6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80069e8:	4b6d      	ldr	r3, [pc, #436]	@ (8006ba0 <HAL_ADC_Start_DMA+0x1fc>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a6d      	ldr	r2, [pc, #436]	@ (8006ba4 <HAL_ADC_Start_DMA+0x200>)
 80069ee:	fba2 2303 	umull	r2, r3, r2, r3
 80069f2:	0c9a      	lsrs	r2, r3, #18
 80069f4:	4613      	mov	r3, r2
 80069f6:	005b      	lsls	r3, r3, #1
 80069f8:	4413      	add	r3, r2
 80069fa:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80069fc:	e002      	b.n	8006a04 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	3b01      	subs	r3, #1
 8006a02:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8006a04:	693b      	ldr	r3, [r7, #16]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d1f9      	bne.n	80069fe <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a18:	d107      	bne.n	8006a2a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	689a      	ldr	r2, [r3, #8]
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006a28:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	689b      	ldr	r3, [r3, #8]
 8006a30:	f003 0301 	and.w	r3, r3, #1
 8006a34:	2b01      	cmp	r3, #1
 8006a36:	f040 80a1 	bne.w	8006b7c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a3e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8006a42:	f023 0301 	bic.w	r3, r3, #1
 8006a46:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d007      	beq.n	8006a6c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a60:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006a64:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a70:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a78:	d106      	bne.n	8006a88 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a7e:	f023 0206 	bic.w	r2, r3, #6
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	645a      	str	r2, [r3, #68]	@ 0x44
 8006a86:	e002      	b.n	8006a8e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	2200      	movs	r2, #0
 8006a92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006a96:	4b44      	ldr	r3, [pc, #272]	@ (8006ba8 <HAL_ADC_Start_DMA+0x204>)
 8006a98:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a9e:	4a43      	ldr	r2, [pc, #268]	@ (8006bac <HAL_ADC_Start_DMA+0x208>)
 8006aa0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006aa6:	4a42      	ldr	r2, [pc, #264]	@ (8006bb0 <HAL_ADC_Start_DMA+0x20c>)
 8006aa8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006aae:	4a41      	ldr	r2, [pc, #260]	@ (8006bb4 <HAL_ADC_Start_DMA+0x210>)
 8006ab0:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8006aba:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	685a      	ldr	r2, [r3, #4]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8006aca:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	689a      	ldr	r2, [r3, #8]
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ada:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	334c      	adds	r3, #76	@ 0x4c
 8006ae6:	4619      	mov	r1, r3
 8006ae8:	68ba      	ldr	r2, [r7, #8]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f000 fd5e 	bl	80075ac <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	f003 031f 	and.w	r3, r3, #31
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d12a      	bne.n	8006b52 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a2d      	ldr	r2, [pc, #180]	@ (8006bb8 <HAL_ADC_Start_DMA+0x214>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d015      	beq.n	8006b32 <HAL_ADC_Start_DMA+0x18e>
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a2c      	ldr	r2, [pc, #176]	@ (8006bbc <HAL_ADC_Start_DMA+0x218>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d105      	bne.n	8006b1c <HAL_ADC_Start_DMA+0x178>
 8006b10:	4b25      	ldr	r3, [pc, #148]	@ (8006ba8 <HAL_ADC_Start_DMA+0x204>)
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	f003 031f 	and.w	r3, r3, #31
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d00a      	beq.n	8006b32 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a27      	ldr	r2, [pc, #156]	@ (8006bc0 <HAL_ADC_Start_DMA+0x21c>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d136      	bne.n	8006b94 <HAL_ADC_Start_DMA+0x1f0>
 8006b26:	4b20      	ldr	r3, [pc, #128]	@ (8006ba8 <HAL_ADC_Start_DMA+0x204>)
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	f003 0310 	and.w	r3, r3, #16
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d130      	bne.n	8006b94 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	689b      	ldr	r3, [r3, #8]
 8006b38:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d129      	bne.n	8006b94 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	689a      	ldr	r2, [r3, #8]
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8006b4e:	609a      	str	r2, [r3, #8]
 8006b50:	e020      	b.n	8006b94 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a18      	ldr	r2, [pc, #96]	@ (8006bb8 <HAL_ADC_Start_DMA+0x214>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d11b      	bne.n	8006b94 <HAL_ADC_Start_DMA+0x1f0>
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d114      	bne.n	8006b94 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	689a      	ldr	r2, [r3, #8]
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8006b78:	609a      	str	r2, [r3, #8]
 8006b7a:	e00b      	b.n	8006b94 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b80:	f043 0210 	orr.w	r2, r3, #16
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b8c:	f043 0201 	orr.w	r2, r3, #1
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8006b94:	2300      	movs	r3, #0
}
 8006b96:	4618      	mov	r0, r3
 8006b98:	3718      	adds	r7, #24
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bd80      	pop	{r7, pc}
 8006b9e:	bf00      	nop
 8006ba0:	20000118 	.word	0x20000118
 8006ba4:	431bde83 	.word	0x431bde83
 8006ba8:	40012300 	.word	0x40012300
 8006bac:	08007029 	.word	0x08007029
 8006bb0:	080070e3 	.word	0x080070e3
 8006bb4:	080070ff 	.word	0x080070ff
 8006bb8:	40012000 	.word	0x40012000
 8006bbc:	40012100 	.word	0x40012100
 8006bc0:	40012200 	.word	0x40012200

08006bc4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b083      	sub	sp, #12
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8006bcc:	bf00      	nop
 8006bce:	370c      	adds	r7, #12
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	4770      	bx	lr

08006bd8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b083      	sub	sp, #12
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8006be0:	bf00      	nop
 8006be2:	370c      	adds	r7, #12
 8006be4:	46bd      	mov	sp, r7
 8006be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bea:	4770      	bx	lr

08006bec <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b085      	sub	sp, #20
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
 8006bf4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c00:	2b01      	cmp	r3, #1
 8006c02:	d101      	bne.n	8006c08 <HAL_ADC_ConfigChannel+0x1c>
 8006c04:	2302      	movs	r3, #2
 8006c06:	e105      	b.n	8006e14 <HAL_ADC_ConfigChannel+0x228>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2201      	movs	r2, #1
 8006c0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	2b09      	cmp	r3, #9
 8006c16:	d925      	bls.n	8006c64 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	68d9      	ldr	r1, [r3, #12]
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	461a      	mov	r2, r3
 8006c26:	4613      	mov	r3, r2
 8006c28:	005b      	lsls	r3, r3, #1
 8006c2a:	4413      	add	r3, r2
 8006c2c:	3b1e      	subs	r3, #30
 8006c2e:	2207      	movs	r2, #7
 8006c30:	fa02 f303 	lsl.w	r3, r2, r3
 8006c34:	43da      	mvns	r2, r3
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	400a      	ands	r2, r1
 8006c3c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	68d9      	ldr	r1, [r3, #12]
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	689a      	ldr	r2, [r3, #8]
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	b29b      	uxth	r3, r3
 8006c4e:	4618      	mov	r0, r3
 8006c50:	4603      	mov	r3, r0
 8006c52:	005b      	lsls	r3, r3, #1
 8006c54:	4403      	add	r3, r0
 8006c56:	3b1e      	subs	r3, #30
 8006c58:	409a      	lsls	r2, r3
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	430a      	orrs	r2, r1
 8006c60:	60da      	str	r2, [r3, #12]
 8006c62:	e022      	b.n	8006caa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	6919      	ldr	r1, [r3, #16]
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	b29b      	uxth	r3, r3
 8006c70:	461a      	mov	r2, r3
 8006c72:	4613      	mov	r3, r2
 8006c74:	005b      	lsls	r3, r3, #1
 8006c76:	4413      	add	r3, r2
 8006c78:	2207      	movs	r2, #7
 8006c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c7e:	43da      	mvns	r2, r3
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	400a      	ands	r2, r1
 8006c86:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	6919      	ldr	r1, [r3, #16]
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	689a      	ldr	r2, [r3, #8]
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	b29b      	uxth	r3, r3
 8006c98:	4618      	mov	r0, r3
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	005b      	lsls	r3, r3, #1
 8006c9e:	4403      	add	r3, r0
 8006ca0:	409a      	lsls	r2, r3
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	430a      	orrs	r2, r1
 8006ca8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	2b06      	cmp	r3, #6
 8006cb0:	d824      	bhi.n	8006cfc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	685a      	ldr	r2, [r3, #4]
 8006cbc:	4613      	mov	r3, r2
 8006cbe:	009b      	lsls	r3, r3, #2
 8006cc0:	4413      	add	r3, r2
 8006cc2:	3b05      	subs	r3, #5
 8006cc4:	221f      	movs	r2, #31
 8006cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8006cca:	43da      	mvns	r2, r3
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	400a      	ands	r2, r1
 8006cd2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	b29b      	uxth	r3, r3
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	685a      	ldr	r2, [r3, #4]
 8006ce6:	4613      	mov	r3, r2
 8006ce8:	009b      	lsls	r3, r3, #2
 8006cea:	4413      	add	r3, r2
 8006cec:	3b05      	subs	r3, #5
 8006cee:	fa00 f203 	lsl.w	r2, r0, r3
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	430a      	orrs	r2, r1
 8006cf8:	635a      	str	r2, [r3, #52]	@ 0x34
 8006cfa:	e04c      	b.n	8006d96 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	2b0c      	cmp	r3, #12
 8006d02:	d824      	bhi.n	8006d4e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	685a      	ldr	r2, [r3, #4]
 8006d0e:	4613      	mov	r3, r2
 8006d10:	009b      	lsls	r3, r3, #2
 8006d12:	4413      	add	r3, r2
 8006d14:	3b23      	subs	r3, #35	@ 0x23
 8006d16:	221f      	movs	r2, #31
 8006d18:	fa02 f303 	lsl.w	r3, r2, r3
 8006d1c:	43da      	mvns	r2, r3
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	400a      	ands	r2, r1
 8006d24:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	b29b      	uxth	r3, r3
 8006d32:	4618      	mov	r0, r3
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	685a      	ldr	r2, [r3, #4]
 8006d38:	4613      	mov	r3, r2
 8006d3a:	009b      	lsls	r3, r3, #2
 8006d3c:	4413      	add	r3, r2
 8006d3e:	3b23      	subs	r3, #35	@ 0x23
 8006d40:	fa00 f203 	lsl.w	r2, r0, r3
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	430a      	orrs	r2, r1
 8006d4a:	631a      	str	r2, [r3, #48]	@ 0x30
 8006d4c:	e023      	b.n	8006d96 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	685a      	ldr	r2, [r3, #4]
 8006d58:	4613      	mov	r3, r2
 8006d5a:	009b      	lsls	r3, r3, #2
 8006d5c:	4413      	add	r3, r2
 8006d5e:	3b41      	subs	r3, #65	@ 0x41
 8006d60:	221f      	movs	r2, #31
 8006d62:	fa02 f303 	lsl.w	r3, r2, r3
 8006d66:	43da      	mvns	r2, r3
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	400a      	ands	r2, r1
 8006d6e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	b29b      	uxth	r3, r3
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	685a      	ldr	r2, [r3, #4]
 8006d82:	4613      	mov	r3, r2
 8006d84:	009b      	lsls	r3, r3, #2
 8006d86:	4413      	add	r3, r2
 8006d88:	3b41      	subs	r3, #65	@ 0x41
 8006d8a:	fa00 f203 	lsl.w	r2, r0, r3
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	430a      	orrs	r2, r1
 8006d94:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006d96:	4b22      	ldr	r3, [pc, #136]	@ (8006e20 <HAL_ADC_ConfigChannel+0x234>)
 8006d98:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a21      	ldr	r2, [pc, #132]	@ (8006e24 <HAL_ADC_ConfigChannel+0x238>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d109      	bne.n	8006db8 <HAL_ADC_ConfigChannel+0x1cc>
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	2b12      	cmp	r3, #18
 8006daa:	d105      	bne.n	8006db8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a19      	ldr	r2, [pc, #100]	@ (8006e24 <HAL_ADC_ConfigChannel+0x238>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d123      	bne.n	8006e0a <HAL_ADC_ConfigChannel+0x21e>
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	2b10      	cmp	r3, #16
 8006dc8:	d003      	beq.n	8006dd2 <HAL_ADC_ConfigChannel+0x1e6>
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	2b11      	cmp	r3, #17
 8006dd0:	d11b      	bne.n	8006e0a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	2b10      	cmp	r3, #16
 8006de4:	d111      	bne.n	8006e0a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006de6:	4b10      	ldr	r3, [pc, #64]	@ (8006e28 <HAL_ADC_ConfigChannel+0x23c>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a10      	ldr	r2, [pc, #64]	@ (8006e2c <HAL_ADC_ConfigChannel+0x240>)
 8006dec:	fba2 2303 	umull	r2, r3, r2, r3
 8006df0:	0c9a      	lsrs	r2, r3, #18
 8006df2:	4613      	mov	r3, r2
 8006df4:	009b      	lsls	r3, r3, #2
 8006df6:	4413      	add	r3, r2
 8006df8:	005b      	lsls	r3, r3, #1
 8006dfa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006dfc:	e002      	b.n	8006e04 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	3b01      	subs	r3, #1
 8006e02:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d1f9      	bne.n	8006dfe <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8006e12:	2300      	movs	r3, #0
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3714      	adds	r7, #20
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr
 8006e20:	40012300 	.word	0x40012300
 8006e24:	40012000 	.word	0x40012000
 8006e28:	20000118 	.word	0x20000118
 8006e2c:	431bde83 	.word	0x431bde83

08006e30 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b085      	sub	sp, #20
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006e38:	4b79      	ldr	r3, [pc, #484]	@ (8007020 <ADC_Init+0x1f0>)
 8006e3a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	685a      	ldr	r2, [r3, #4]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	431a      	orrs	r2, r3
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	685a      	ldr	r2, [r3, #4]
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e64:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	6859      	ldr	r1, [r3, #4]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	691b      	ldr	r3, [r3, #16]
 8006e70:	021a      	lsls	r2, r3, #8
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	430a      	orrs	r2, r1
 8006e78:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	685a      	ldr	r2, [r3, #4]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006e88:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	6859      	ldr	r1, [r3, #4]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	689a      	ldr	r2, [r3, #8]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	430a      	orrs	r2, r1
 8006e9a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	689a      	ldr	r2, [r3, #8]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006eaa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	6899      	ldr	r1, [r3, #8]
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	68da      	ldr	r2, [r3, #12]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	430a      	orrs	r2, r1
 8006ebc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ec2:	4a58      	ldr	r2, [pc, #352]	@ (8007024 <ADC_Init+0x1f4>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d022      	beq.n	8006f0e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	689a      	ldr	r2, [r3, #8]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006ed6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	6899      	ldr	r1, [r3, #8]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	430a      	orrs	r2, r1
 8006ee8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	689a      	ldr	r2, [r3, #8]
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006ef8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	6899      	ldr	r1, [r3, #8]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	430a      	orrs	r2, r1
 8006f0a:	609a      	str	r2, [r3, #8]
 8006f0c:	e00f      	b.n	8006f2e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	689a      	ldr	r2, [r3, #8]
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006f1c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	689a      	ldr	r2, [r3, #8]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006f2c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	689a      	ldr	r2, [r3, #8]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f022 0202 	bic.w	r2, r2, #2
 8006f3c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	6899      	ldr	r1, [r3, #8]
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	7e1b      	ldrb	r3, [r3, #24]
 8006f48:	005a      	lsls	r2, r3, #1
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	430a      	orrs	r2, r1
 8006f50:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d01b      	beq.n	8006f94 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	685a      	ldr	r2, [r3, #4]
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006f6a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	685a      	ldr	r2, [r3, #4]
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8006f7a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	6859      	ldr	r1, [r3, #4]
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f86:	3b01      	subs	r3, #1
 8006f88:	035a      	lsls	r2, r3, #13
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	430a      	orrs	r2, r1
 8006f90:	605a      	str	r2, [r3, #4]
 8006f92:	e007      	b.n	8006fa4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	685a      	ldr	r2, [r3, #4]
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006fa2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8006fb2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	69db      	ldr	r3, [r3, #28]
 8006fbe:	3b01      	subs	r3, #1
 8006fc0:	051a      	lsls	r2, r3, #20
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	430a      	orrs	r2, r1
 8006fc8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	689a      	ldr	r2, [r3, #8]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006fd8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	6899      	ldr	r1, [r3, #8]
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006fe6:	025a      	lsls	r2, r3, #9
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	430a      	orrs	r2, r1
 8006fee:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	689a      	ldr	r2, [r3, #8]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ffe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	6899      	ldr	r1, [r3, #8]
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	695b      	ldr	r3, [r3, #20]
 800700a:	029a      	lsls	r2, r3, #10
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	430a      	orrs	r2, r1
 8007012:	609a      	str	r2, [r3, #8]
}
 8007014:	bf00      	nop
 8007016:	3714      	adds	r7, #20
 8007018:	46bd      	mov	sp, r7
 800701a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701e:	4770      	bx	lr
 8007020:	40012300 	.word	0x40012300
 8007024:	0f000001 	.word	0x0f000001

08007028 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b084      	sub	sp, #16
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007034:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800703a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800703e:	2b00      	cmp	r3, #0
 8007040:	d13c      	bne.n	80070bc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007046:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	689b      	ldr	r3, [r3, #8]
 8007054:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007058:	2b00      	cmp	r3, #0
 800705a:	d12b      	bne.n	80070b4 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007060:	2b00      	cmp	r3, #0
 8007062:	d127      	bne.n	80070b4 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800706a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800706e:	2b00      	cmp	r3, #0
 8007070:	d006      	beq.n	8007080 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	689b      	ldr	r3, [r3, #8]
 8007078:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800707c:	2b00      	cmp	r3, #0
 800707e:	d119      	bne.n	80070b4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	685a      	ldr	r2, [r3, #4]
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f022 0220 	bic.w	r2, r2, #32
 800708e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007094:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d105      	bne.n	80070b4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ac:	f043 0201 	orr.w	r2, r3, #1
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80070b4:	68f8      	ldr	r0, [r7, #12]
 80070b6:	f7fc fc8d 	bl	80039d4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80070ba:	e00e      	b.n	80070da <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070c0:	f003 0310 	and.w	r3, r3, #16
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d003      	beq.n	80070d0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80070c8:	68f8      	ldr	r0, [r7, #12]
 80070ca:	f7ff fd85 	bl	8006bd8 <HAL_ADC_ErrorCallback>
}
 80070ce:	e004      	b.n	80070da <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	4798      	blx	r3
}
 80070da:	bf00      	nop
 80070dc:	3710      	adds	r7, #16
 80070de:	46bd      	mov	sp, r7
 80070e0:	bd80      	pop	{r7, pc}

080070e2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80070e2:	b580      	push	{r7, lr}
 80070e4:	b084      	sub	sp, #16
 80070e6:	af00      	add	r7, sp, #0
 80070e8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070ee:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80070f0:	68f8      	ldr	r0, [r7, #12]
 80070f2:	f7ff fd67 	bl	8006bc4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80070f6:	bf00      	nop
 80070f8:	3710      	adds	r7, #16
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}

080070fe <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80070fe:	b580      	push	{r7, lr}
 8007100:	b084      	sub	sp, #16
 8007102:	af00      	add	r7, sp, #0
 8007104:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800710a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2240      	movs	r2, #64	@ 0x40
 8007110:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007116:	f043 0204 	orr.w	r2, r3, #4
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800711e:	68f8      	ldr	r0, [r7, #12]
 8007120:	f7ff fd5a 	bl	8006bd8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007124:	bf00      	nop
 8007126:	3710      	adds	r7, #16
 8007128:	46bd      	mov	sp, r7
 800712a:	bd80      	pop	{r7, pc}

0800712c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800712c:	b480      	push	{r7}
 800712e:	b085      	sub	sp, #20
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f003 0307 	and.w	r3, r3, #7
 800713a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800713c:	4b0c      	ldr	r3, [pc, #48]	@ (8007170 <__NVIC_SetPriorityGrouping+0x44>)
 800713e:	68db      	ldr	r3, [r3, #12]
 8007140:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007142:	68ba      	ldr	r2, [r7, #8]
 8007144:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007148:	4013      	ands	r3, r2
 800714a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007154:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007158:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800715c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800715e:	4a04      	ldr	r2, [pc, #16]	@ (8007170 <__NVIC_SetPriorityGrouping+0x44>)
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	60d3      	str	r3, [r2, #12]
}
 8007164:	bf00      	nop
 8007166:	3714      	adds	r7, #20
 8007168:	46bd      	mov	sp, r7
 800716a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716e:	4770      	bx	lr
 8007170:	e000ed00 	.word	0xe000ed00

08007174 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007174:	b480      	push	{r7}
 8007176:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007178:	4b04      	ldr	r3, [pc, #16]	@ (800718c <__NVIC_GetPriorityGrouping+0x18>)
 800717a:	68db      	ldr	r3, [r3, #12]
 800717c:	0a1b      	lsrs	r3, r3, #8
 800717e:	f003 0307 	and.w	r3, r3, #7
}
 8007182:	4618      	mov	r0, r3
 8007184:	46bd      	mov	sp, r7
 8007186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718a:	4770      	bx	lr
 800718c:	e000ed00 	.word	0xe000ed00

08007190 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007190:	b480      	push	{r7}
 8007192:	b083      	sub	sp, #12
 8007194:	af00      	add	r7, sp, #0
 8007196:	4603      	mov	r3, r0
 8007198:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800719a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	db0b      	blt.n	80071ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80071a2:	79fb      	ldrb	r3, [r7, #7]
 80071a4:	f003 021f 	and.w	r2, r3, #31
 80071a8:	4907      	ldr	r1, [pc, #28]	@ (80071c8 <__NVIC_EnableIRQ+0x38>)
 80071aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071ae:	095b      	lsrs	r3, r3, #5
 80071b0:	2001      	movs	r0, #1
 80071b2:	fa00 f202 	lsl.w	r2, r0, r2
 80071b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80071ba:	bf00      	nop
 80071bc:	370c      	adds	r7, #12
 80071be:	46bd      	mov	sp, r7
 80071c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c4:	4770      	bx	lr
 80071c6:	bf00      	nop
 80071c8:	e000e100 	.word	0xe000e100

080071cc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80071cc:	b480      	push	{r7}
 80071ce:	b083      	sub	sp, #12
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	4603      	mov	r3, r0
 80071d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80071d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	db12      	blt.n	8007204 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80071de:	79fb      	ldrb	r3, [r7, #7]
 80071e0:	f003 021f 	and.w	r2, r3, #31
 80071e4:	490a      	ldr	r1, [pc, #40]	@ (8007210 <__NVIC_DisableIRQ+0x44>)
 80071e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071ea:	095b      	lsrs	r3, r3, #5
 80071ec:	2001      	movs	r0, #1
 80071ee:	fa00 f202 	lsl.w	r2, r0, r2
 80071f2:	3320      	adds	r3, #32
 80071f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80071f8:	f3bf 8f4f 	dsb	sy
}
 80071fc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80071fe:	f3bf 8f6f 	isb	sy
}
 8007202:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8007204:	bf00      	nop
 8007206:	370c      	adds	r7, #12
 8007208:	46bd      	mov	sp, r7
 800720a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720e:	4770      	bx	lr
 8007210:	e000e100 	.word	0xe000e100

08007214 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007214:	b480      	push	{r7}
 8007216:	b083      	sub	sp, #12
 8007218:	af00      	add	r7, sp, #0
 800721a:	4603      	mov	r3, r0
 800721c:	6039      	str	r1, [r7, #0]
 800721e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007220:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007224:	2b00      	cmp	r3, #0
 8007226:	db0a      	blt.n	800723e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	b2da      	uxtb	r2, r3
 800722c:	490c      	ldr	r1, [pc, #48]	@ (8007260 <__NVIC_SetPriority+0x4c>)
 800722e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007232:	0112      	lsls	r2, r2, #4
 8007234:	b2d2      	uxtb	r2, r2
 8007236:	440b      	add	r3, r1
 8007238:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800723c:	e00a      	b.n	8007254 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	b2da      	uxtb	r2, r3
 8007242:	4908      	ldr	r1, [pc, #32]	@ (8007264 <__NVIC_SetPriority+0x50>)
 8007244:	79fb      	ldrb	r3, [r7, #7]
 8007246:	f003 030f 	and.w	r3, r3, #15
 800724a:	3b04      	subs	r3, #4
 800724c:	0112      	lsls	r2, r2, #4
 800724e:	b2d2      	uxtb	r2, r2
 8007250:	440b      	add	r3, r1
 8007252:	761a      	strb	r2, [r3, #24]
}
 8007254:	bf00      	nop
 8007256:	370c      	adds	r7, #12
 8007258:	46bd      	mov	sp, r7
 800725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725e:	4770      	bx	lr
 8007260:	e000e100 	.word	0xe000e100
 8007264:	e000ed00 	.word	0xe000ed00

08007268 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007268:	b480      	push	{r7}
 800726a:	b089      	sub	sp, #36	@ 0x24
 800726c:	af00      	add	r7, sp, #0
 800726e:	60f8      	str	r0, [r7, #12]
 8007270:	60b9      	str	r1, [r7, #8]
 8007272:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	f003 0307 	and.w	r3, r3, #7
 800727a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800727c:	69fb      	ldr	r3, [r7, #28]
 800727e:	f1c3 0307 	rsb	r3, r3, #7
 8007282:	2b04      	cmp	r3, #4
 8007284:	bf28      	it	cs
 8007286:	2304      	movcs	r3, #4
 8007288:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800728a:	69fb      	ldr	r3, [r7, #28]
 800728c:	3304      	adds	r3, #4
 800728e:	2b06      	cmp	r3, #6
 8007290:	d902      	bls.n	8007298 <NVIC_EncodePriority+0x30>
 8007292:	69fb      	ldr	r3, [r7, #28]
 8007294:	3b03      	subs	r3, #3
 8007296:	e000      	b.n	800729a <NVIC_EncodePriority+0x32>
 8007298:	2300      	movs	r3, #0
 800729a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800729c:	f04f 32ff 	mov.w	r2, #4294967295
 80072a0:	69bb      	ldr	r3, [r7, #24]
 80072a2:	fa02 f303 	lsl.w	r3, r2, r3
 80072a6:	43da      	mvns	r2, r3
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	401a      	ands	r2, r3
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80072b0:	f04f 31ff 	mov.w	r1, #4294967295
 80072b4:	697b      	ldr	r3, [r7, #20]
 80072b6:	fa01 f303 	lsl.w	r3, r1, r3
 80072ba:	43d9      	mvns	r1, r3
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80072c0:	4313      	orrs	r3, r2
         );
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3724      	adds	r7, #36	@ 0x24
 80072c6:	46bd      	mov	sp, r7
 80072c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072cc:	4770      	bx	lr
	...

080072d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b082      	sub	sp, #8
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	3b01      	subs	r3, #1
 80072dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80072e0:	d301      	bcc.n	80072e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80072e2:	2301      	movs	r3, #1
 80072e4:	e00f      	b.n	8007306 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80072e6:	4a0a      	ldr	r2, [pc, #40]	@ (8007310 <SysTick_Config+0x40>)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	3b01      	subs	r3, #1
 80072ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80072ee:	210f      	movs	r1, #15
 80072f0:	f04f 30ff 	mov.w	r0, #4294967295
 80072f4:	f7ff ff8e 	bl	8007214 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80072f8:	4b05      	ldr	r3, [pc, #20]	@ (8007310 <SysTick_Config+0x40>)
 80072fa:	2200      	movs	r2, #0
 80072fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80072fe:	4b04      	ldr	r3, [pc, #16]	@ (8007310 <SysTick_Config+0x40>)
 8007300:	2207      	movs	r2, #7
 8007302:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007304:	2300      	movs	r3, #0
}
 8007306:	4618      	mov	r0, r3
 8007308:	3708      	adds	r7, #8
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}
 800730e:	bf00      	nop
 8007310:	e000e010 	.word	0xe000e010

08007314 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b082      	sub	sp, #8
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	f7ff ff05 	bl	800712c <__NVIC_SetPriorityGrouping>
}
 8007322:	bf00      	nop
 8007324:	3708      	adds	r7, #8
 8007326:	46bd      	mov	sp, r7
 8007328:	bd80      	pop	{r7, pc}

0800732a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800732a:	b580      	push	{r7, lr}
 800732c:	b086      	sub	sp, #24
 800732e:	af00      	add	r7, sp, #0
 8007330:	4603      	mov	r3, r0
 8007332:	60b9      	str	r1, [r7, #8]
 8007334:	607a      	str	r2, [r7, #4]
 8007336:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007338:	2300      	movs	r3, #0
 800733a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800733c:	f7ff ff1a 	bl	8007174 <__NVIC_GetPriorityGrouping>
 8007340:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007342:	687a      	ldr	r2, [r7, #4]
 8007344:	68b9      	ldr	r1, [r7, #8]
 8007346:	6978      	ldr	r0, [r7, #20]
 8007348:	f7ff ff8e 	bl	8007268 <NVIC_EncodePriority>
 800734c:	4602      	mov	r2, r0
 800734e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007352:	4611      	mov	r1, r2
 8007354:	4618      	mov	r0, r3
 8007356:	f7ff ff5d 	bl	8007214 <__NVIC_SetPriority>
}
 800735a:	bf00      	nop
 800735c:	3718      	adds	r7, #24
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}

08007362 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007362:	b580      	push	{r7, lr}
 8007364:	b082      	sub	sp, #8
 8007366:	af00      	add	r7, sp, #0
 8007368:	4603      	mov	r3, r0
 800736a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800736c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007370:	4618      	mov	r0, r3
 8007372:	f7ff ff0d 	bl	8007190 <__NVIC_EnableIRQ>
}
 8007376:	bf00      	nop
 8007378:	3708      	adds	r7, #8
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}

0800737e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800737e:	b580      	push	{r7, lr}
 8007380:	b082      	sub	sp, #8
 8007382:	af00      	add	r7, sp, #0
 8007384:	4603      	mov	r3, r0
 8007386:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8007388:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800738c:	4618      	mov	r0, r3
 800738e:	f7ff ff1d 	bl	80071cc <__NVIC_DisableIRQ>
}
 8007392:	bf00      	nop
 8007394:	3708      	adds	r7, #8
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}

0800739a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800739a:	b580      	push	{r7, lr}
 800739c:	b082      	sub	sp, #8
 800739e:	af00      	add	r7, sp, #0
 80073a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f7ff ff94 	bl	80072d0 <SysTick_Config>
 80073a8:	4603      	mov	r3, r0
}
 80073aa:	4618      	mov	r0, r3
 80073ac:	3708      	adds	r7, #8
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bd80      	pop	{r7, pc}

080073b2 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80073b2:	b580      	push	{r7, lr}
 80073b4:	b082      	sub	sp, #8
 80073b6:	af00      	add	r7, sp, #0
 80073b8:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d101      	bne.n	80073c4 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80073c0:	2301      	movs	r3, #1
 80073c2:	e00e      	b.n	80073e2 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	795b      	ldrb	r3, [r3, #5]
 80073c8:	b2db      	uxtb	r3, r3
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d105      	bne.n	80073da <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2200      	movs	r2, #0
 80073d2:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	f7fe f915 	bl	8005604 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2201      	movs	r2, #1
 80073de:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80073e0:	2300      	movs	r3, #0
}
 80073e2:	4618      	mov	r0, r3
 80073e4:	3708      	adds	r7, #8
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}

080073ea <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80073ea:	b480      	push	{r7}
 80073ec:	b087      	sub	sp, #28
 80073ee:	af00      	add	r7, sp, #0
 80073f0:	60f8      	str	r0, [r7, #12]
 80073f2:	60b9      	str	r1, [r7, #8]
 80073f4:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80073f6:	2300      	movs	r3, #0
 80073f8:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	2202      	movs	r2, #2
 80073fe:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	689a      	ldr	r2, [r3, #8]
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f042 0201 	orr.w	r2, r2, #1
 800740e:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8007410:	2300      	movs	r3, #0
 8007412:	617b      	str	r3, [r7, #20]
 8007414:	e00a      	b.n	800742c <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 8007416:	697b      	ldr	r3, [r7, #20]
 8007418:	009b      	lsls	r3, r3, #2
 800741a:	68ba      	ldr	r2, [r7, #8]
 800741c:	441a      	add	r2, r3
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	6812      	ldr	r2, [r2, #0]
 8007424:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	3301      	adds	r3, #1
 800742a:	617b      	str	r3, [r7, #20]
 800742c:	697a      	ldr	r2, [r7, #20]
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	429a      	cmp	r2, r3
 8007432:	d3f0      	bcc.n	8007416 <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	2201      	movs	r2, #1
 8007440:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8007442:	693b      	ldr	r3, [r7, #16]
}
 8007444:	4618      	mov	r0, r3
 8007446:	371c      	adds	r7, #28
 8007448:	46bd      	mov	sp, r7
 800744a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744e:	4770      	bx	lr

08007450 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b086      	sub	sp, #24
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007458:	2300      	movs	r3, #0
 800745a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800745c:	f7ff fa2e 	bl	80068bc <HAL_GetTick>
 8007460:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d101      	bne.n	800746c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8007468:	2301      	movs	r3, #1
 800746a:	e099      	b.n	80075a0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2202      	movs	r2, #2
 8007470:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2200      	movs	r2, #0
 8007478:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f022 0201 	bic.w	r2, r2, #1
 800748a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800748c:	e00f      	b.n	80074ae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800748e:	f7ff fa15 	bl	80068bc <HAL_GetTick>
 8007492:	4602      	mov	r2, r0
 8007494:	693b      	ldr	r3, [r7, #16]
 8007496:	1ad3      	subs	r3, r2, r3
 8007498:	2b05      	cmp	r3, #5
 800749a:	d908      	bls.n	80074ae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2220      	movs	r2, #32
 80074a0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2203      	movs	r2, #3
 80074a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80074aa:	2303      	movs	r3, #3
 80074ac:	e078      	b.n	80075a0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f003 0301 	and.w	r3, r3, #1
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d1e8      	bne.n	800748e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80074c4:	697a      	ldr	r2, [r7, #20]
 80074c6:	4b38      	ldr	r3, [pc, #224]	@ (80075a8 <HAL_DMA_Init+0x158>)
 80074c8:	4013      	ands	r3, r2
 80074ca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	685a      	ldr	r2, [r3, #4]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	689b      	ldr	r3, [r3, #8]
 80074d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80074da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	691b      	ldr	r3, [r3, #16]
 80074e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80074e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	699b      	ldr	r3, [r3, #24]
 80074ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80074f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6a1b      	ldr	r3, [r3, #32]
 80074f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80074fa:	697a      	ldr	r2, [r7, #20]
 80074fc:	4313      	orrs	r3, r2
 80074fe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007504:	2b04      	cmp	r3, #4
 8007506:	d107      	bne.n	8007518 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007510:	4313      	orrs	r3, r2
 8007512:	697a      	ldr	r2, [r7, #20]
 8007514:	4313      	orrs	r3, r2
 8007516:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	697a      	ldr	r2, [r7, #20]
 800751e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	695b      	ldr	r3, [r3, #20]
 8007526:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	f023 0307 	bic.w	r3, r3, #7
 800752e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007534:	697a      	ldr	r2, [r7, #20]
 8007536:	4313      	orrs	r3, r2
 8007538:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800753e:	2b04      	cmp	r3, #4
 8007540:	d117      	bne.n	8007572 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007546:	697a      	ldr	r2, [r7, #20]
 8007548:	4313      	orrs	r3, r2
 800754a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007550:	2b00      	cmp	r3, #0
 8007552:	d00e      	beq.n	8007572 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007554:	6878      	ldr	r0, [r7, #4]
 8007556:	f000 fb1b 	bl	8007b90 <DMA_CheckFifoParam>
 800755a:	4603      	mov	r3, r0
 800755c:	2b00      	cmp	r3, #0
 800755e:	d008      	beq.n	8007572 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2240      	movs	r2, #64	@ 0x40
 8007564:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2201      	movs	r2, #1
 800756a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800756e:	2301      	movs	r3, #1
 8007570:	e016      	b.n	80075a0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	697a      	ldr	r2, [r7, #20]
 8007578:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f000 fad2 	bl	8007b24 <DMA_CalcBaseAndBitshift>
 8007580:	4603      	mov	r3, r0
 8007582:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007588:	223f      	movs	r2, #63	@ 0x3f
 800758a:	409a      	lsls	r2, r3
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2200      	movs	r2, #0
 8007594:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2201      	movs	r2, #1
 800759a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800759e:	2300      	movs	r3, #0
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	3718      	adds	r7, #24
 80075a4:	46bd      	mov	sp, r7
 80075a6:	bd80      	pop	{r7, pc}
 80075a8:	f010803f 	.word	0xf010803f

080075ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b086      	sub	sp, #24
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	60f8      	str	r0, [r7, #12]
 80075b4:	60b9      	str	r1, [r7, #8]
 80075b6:	607a      	str	r2, [r7, #4]
 80075b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80075ba:	2300      	movs	r3, #0
 80075bc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075c2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80075ca:	2b01      	cmp	r3, #1
 80075cc:	d101      	bne.n	80075d2 <HAL_DMA_Start_IT+0x26>
 80075ce:	2302      	movs	r3, #2
 80075d0:	e040      	b.n	8007654 <HAL_DMA_Start_IT+0xa8>
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2201      	movs	r2, #1
 80075d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80075e0:	b2db      	uxtb	r3, r3
 80075e2:	2b01      	cmp	r3, #1
 80075e4:	d12f      	bne.n	8007646 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2202      	movs	r2, #2
 80075ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2200      	movs	r2, #0
 80075f2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	687a      	ldr	r2, [r7, #4]
 80075f8:	68b9      	ldr	r1, [r7, #8]
 80075fa:	68f8      	ldr	r0, [r7, #12]
 80075fc:	f000 fa64 	bl	8007ac8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007604:	223f      	movs	r2, #63	@ 0x3f
 8007606:	409a      	lsls	r2, r3
 8007608:	693b      	ldr	r3, [r7, #16]
 800760a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	681a      	ldr	r2, [r3, #0]
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f042 0216 	orr.w	r2, r2, #22
 800761a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007620:	2b00      	cmp	r3, #0
 8007622:	d007      	beq.n	8007634 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	681a      	ldr	r2, [r3, #0]
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f042 0208 	orr.w	r2, r2, #8
 8007632:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	681a      	ldr	r2, [r3, #0]
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f042 0201 	orr.w	r2, r2, #1
 8007642:	601a      	str	r2, [r3, #0]
 8007644:	e005      	b.n	8007652 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	2200      	movs	r2, #0
 800764a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800764e:	2302      	movs	r3, #2
 8007650:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007652:	7dfb      	ldrb	r3, [r7, #23]
}
 8007654:	4618      	mov	r0, r3
 8007656:	3718      	adds	r7, #24
 8007658:	46bd      	mov	sp, r7
 800765a:	bd80      	pop	{r7, pc}

0800765c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b084      	sub	sp, #16
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007668:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800766a:	f7ff f927 	bl	80068bc <HAL_GetTick>
 800766e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007676:	b2db      	uxtb	r3, r3
 8007678:	2b02      	cmp	r3, #2
 800767a:	d008      	beq.n	800768e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2280      	movs	r2, #128	@ 0x80
 8007680:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2200      	movs	r2, #0
 8007686:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	e052      	b.n	8007734 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	681a      	ldr	r2, [r3, #0]
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f022 0216 	bic.w	r2, r2, #22
 800769c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	695a      	ldr	r2, [r3, #20]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80076ac:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d103      	bne.n	80076be <HAL_DMA_Abort+0x62>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d007      	beq.n	80076ce <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	681a      	ldr	r2, [r3, #0]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f022 0208 	bic.w	r2, r2, #8
 80076cc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	681a      	ldr	r2, [r3, #0]
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f022 0201 	bic.w	r2, r2, #1
 80076dc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80076de:	e013      	b.n	8007708 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80076e0:	f7ff f8ec 	bl	80068bc <HAL_GetTick>
 80076e4:	4602      	mov	r2, r0
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	1ad3      	subs	r3, r2, r3
 80076ea:	2b05      	cmp	r3, #5
 80076ec:	d90c      	bls.n	8007708 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2220      	movs	r2, #32
 80076f2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2203      	movs	r2, #3
 80076f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2200      	movs	r2, #0
 8007700:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8007704:	2303      	movs	r3, #3
 8007706:	e015      	b.n	8007734 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f003 0301 	and.w	r3, r3, #1
 8007712:	2b00      	cmp	r3, #0
 8007714:	d1e4      	bne.n	80076e0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800771a:	223f      	movs	r2, #63	@ 0x3f
 800771c:	409a      	lsls	r2, r3
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2201      	movs	r2, #1
 8007726:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2200      	movs	r2, #0
 800772e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8007732:	2300      	movs	r3, #0
}
 8007734:	4618      	mov	r0, r3
 8007736:	3710      	adds	r7, #16
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}

0800773c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800773c:	b480      	push	{r7}
 800773e:	b083      	sub	sp, #12
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800774a:	b2db      	uxtb	r3, r3
 800774c:	2b02      	cmp	r3, #2
 800774e:	d004      	beq.n	800775a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2280      	movs	r2, #128	@ 0x80
 8007754:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8007756:	2301      	movs	r3, #1
 8007758:	e00c      	b.n	8007774 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2205      	movs	r2, #5
 800775e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	681a      	ldr	r2, [r3, #0]
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f022 0201 	bic.w	r2, r2, #1
 8007770:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007772:	2300      	movs	r3, #0
}
 8007774:	4618      	mov	r0, r3
 8007776:	370c      	adds	r7, #12
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr

08007780 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b086      	sub	sp, #24
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007788:	2300      	movs	r3, #0
 800778a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800778c:	4b8e      	ldr	r3, [pc, #568]	@ (80079c8 <HAL_DMA_IRQHandler+0x248>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a8e      	ldr	r2, [pc, #568]	@ (80079cc <HAL_DMA_IRQHandler+0x24c>)
 8007792:	fba2 2303 	umull	r2, r3, r2, r3
 8007796:	0a9b      	lsrs	r3, r3, #10
 8007798:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800779e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80077a0:	693b      	ldr	r3, [r7, #16]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077aa:	2208      	movs	r2, #8
 80077ac:	409a      	lsls	r2, r3
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	4013      	ands	r3, r2
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d01a      	beq.n	80077ec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f003 0304 	and.w	r3, r3, #4
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d013      	beq.n	80077ec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	681a      	ldr	r2, [r3, #0]
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f022 0204 	bic.w	r2, r2, #4
 80077d2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077d8:	2208      	movs	r2, #8
 80077da:	409a      	lsls	r2, r3
 80077dc:	693b      	ldr	r3, [r7, #16]
 80077de:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077e4:	f043 0201 	orr.w	r2, r3, #1
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077f0:	2201      	movs	r2, #1
 80077f2:	409a      	lsls	r2, r3
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	4013      	ands	r3, r2
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d012      	beq.n	8007822 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	695b      	ldr	r3, [r3, #20]
 8007802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007806:	2b00      	cmp	r3, #0
 8007808:	d00b      	beq.n	8007822 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800780e:	2201      	movs	r2, #1
 8007810:	409a      	lsls	r2, r3
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800781a:	f043 0202 	orr.w	r2, r3, #2
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007826:	2204      	movs	r2, #4
 8007828:	409a      	lsls	r2, r3
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	4013      	ands	r3, r2
 800782e:	2b00      	cmp	r3, #0
 8007830:	d012      	beq.n	8007858 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f003 0302 	and.w	r3, r3, #2
 800783c:	2b00      	cmp	r3, #0
 800783e:	d00b      	beq.n	8007858 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007844:	2204      	movs	r2, #4
 8007846:	409a      	lsls	r2, r3
 8007848:	693b      	ldr	r3, [r7, #16]
 800784a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007850:	f043 0204 	orr.w	r2, r3, #4
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800785c:	2210      	movs	r2, #16
 800785e:	409a      	lsls	r2, r3
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	4013      	ands	r3, r2
 8007864:	2b00      	cmp	r3, #0
 8007866:	d043      	beq.n	80078f0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f003 0308 	and.w	r3, r3, #8
 8007872:	2b00      	cmp	r3, #0
 8007874:	d03c      	beq.n	80078f0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800787a:	2210      	movs	r2, #16
 800787c:	409a      	lsls	r2, r3
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800788c:	2b00      	cmp	r3, #0
 800788e:	d018      	beq.n	80078c2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800789a:	2b00      	cmp	r3, #0
 800789c:	d108      	bne.n	80078b0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d024      	beq.n	80078f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078aa:	6878      	ldr	r0, [r7, #4]
 80078ac:	4798      	blx	r3
 80078ae:	e01f      	b.n	80078f0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d01b      	beq.n	80078f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078bc:	6878      	ldr	r0, [r7, #4]
 80078be:	4798      	blx	r3
 80078c0:	e016      	b.n	80078f0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d107      	bne.n	80078e0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	681a      	ldr	r2, [r3, #0]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f022 0208 	bic.w	r2, r2, #8
 80078de:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d003      	beq.n	80078f0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078f4:	2220      	movs	r2, #32
 80078f6:	409a      	lsls	r2, r3
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	4013      	ands	r3, r2
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	f000 808f 	beq.w	8007a20 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f003 0310 	and.w	r3, r3, #16
 800790c:	2b00      	cmp	r3, #0
 800790e:	f000 8087 	beq.w	8007a20 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007916:	2220      	movs	r2, #32
 8007918:	409a      	lsls	r2, r3
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007924:	b2db      	uxtb	r3, r3
 8007926:	2b05      	cmp	r3, #5
 8007928:	d136      	bne.n	8007998 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	681a      	ldr	r2, [r3, #0]
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f022 0216 	bic.w	r2, r2, #22
 8007938:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	695a      	ldr	r2, [r3, #20]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007948:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800794e:	2b00      	cmp	r3, #0
 8007950:	d103      	bne.n	800795a <HAL_DMA_IRQHandler+0x1da>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007956:	2b00      	cmp	r3, #0
 8007958:	d007      	beq.n	800796a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	681a      	ldr	r2, [r3, #0]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f022 0208 	bic.w	r2, r2, #8
 8007968:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800796e:	223f      	movs	r2, #63	@ 0x3f
 8007970:	409a      	lsls	r2, r3
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2201      	movs	r2, #1
 800797a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2200      	movs	r2, #0
 8007982:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800798a:	2b00      	cmp	r3, #0
 800798c:	d07e      	beq.n	8007a8c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007992:	6878      	ldr	r0, [r7, #4]
 8007994:	4798      	blx	r3
        }
        return;
 8007996:	e079      	b.n	8007a8c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d01d      	beq.n	80079e2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d10d      	bne.n	80079d0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d031      	beq.n	8007a20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	4798      	blx	r3
 80079c4:	e02c      	b.n	8007a20 <HAL_DMA_IRQHandler+0x2a0>
 80079c6:	bf00      	nop
 80079c8:	20000118 	.word	0x20000118
 80079cc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d023      	beq.n	8007a20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	4798      	blx	r3
 80079e0:	e01e      	b.n	8007a20 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d10f      	bne.n	8007a10 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	681a      	ldr	r2, [r3, #0]
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f022 0210 	bic.w	r2, r2, #16
 80079fe:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2201      	movs	r2, #1
 8007a04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d003      	beq.n	8007a20 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d032      	beq.n	8007a8e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a2c:	f003 0301 	and.w	r3, r3, #1
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d022      	beq.n	8007a7a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2205      	movs	r2, #5
 8007a38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	681a      	ldr	r2, [r3, #0]
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f022 0201 	bic.w	r2, r2, #1
 8007a4a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	3301      	adds	r3, #1
 8007a50:	60bb      	str	r3, [r7, #8]
 8007a52:	697a      	ldr	r2, [r7, #20]
 8007a54:	429a      	cmp	r2, r3
 8007a56:	d307      	bcc.n	8007a68 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f003 0301 	and.w	r3, r3, #1
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d1f2      	bne.n	8007a4c <HAL_DMA_IRQHandler+0x2cc>
 8007a66:	e000      	b.n	8007a6a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8007a68:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2200      	movs	r2, #0
 8007a76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d005      	beq.n	8007a8e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a86:	6878      	ldr	r0, [r7, #4]
 8007a88:	4798      	blx	r3
 8007a8a:	e000      	b.n	8007a8e <HAL_DMA_IRQHandler+0x30e>
        return;
 8007a8c:	bf00      	nop
    }
  }
}
 8007a8e:	3718      	adds	r7, #24
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}

08007a94 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b083      	sub	sp, #12
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007aa2:	b2db      	uxtb	r3, r3
}
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	370c      	adds	r7, #12
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aae:	4770      	bx	lr

08007ab0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b083      	sub	sp, #12
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8007abc:	4618      	mov	r0, r3
 8007abe:	370c      	adds	r7, #12
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac6:	4770      	bx	lr

08007ac8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b085      	sub	sp, #20
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	60f8      	str	r0, [r7, #12]
 8007ad0:	60b9      	str	r1, [r7, #8]
 8007ad2:	607a      	str	r2, [r7, #4]
 8007ad4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	681a      	ldr	r2, [r3, #0]
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007ae4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	683a      	ldr	r2, [r7, #0]
 8007aec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	689b      	ldr	r3, [r3, #8]
 8007af2:	2b40      	cmp	r3, #64	@ 0x40
 8007af4:	d108      	bne.n	8007b08 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	687a      	ldr	r2, [r7, #4]
 8007afc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	68ba      	ldr	r2, [r7, #8]
 8007b04:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007b06:	e007      	b.n	8007b18 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	68ba      	ldr	r2, [r7, #8]
 8007b0e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	687a      	ldr	r2, [r7, #4]
 8007b16:	60da      	str	r2, [r3, #12]
}
 8007b18:	bf00      	nop
 8007b1a:	3714      	adds	r7, #20
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b22:	4770      	bx	lr

08007b24 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007b24:	b480      	push	{r7}
 8007b26:	b085      	sub	sp, #20
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	b2db      	uxtb	r3, r3
 8007b32:	3b10      	subs	r3, #16
 8007b34:	4a14      	ldr	r2, [pc, #80]	@ (8007b88 <DMA_CalcBaseAndBitshift+0x64>)
 8007b36:	fba2 2303 	umull	r2, r3, r2, r3
 8007b3a:	091b      	lsrs	r3, r3, #4
 8007b3c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007b3e:	4a13      	ldr	r2, [pc, #76]	@ (8007b8c <DMA_CalcBaseAndBitshift+0x68>)
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	4413      	add	r3, r2
 8007b44:	781b      	ldrb	r3, [r3, #0]
 8007b46:	461a      	mov	r2, r3
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	2b03      	cmp	r3, #3
 8007b50:	d909      	bls.n	8007b66 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8007b5a:	f023 0303 	bic.w	r3, r3, #3
 8007b5e:	1d1a      	adds	r2, r3, #4
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	659a      	str	r2, [r3, #88]	@ 0x58
 8007b64:	e007      	b.n	8007b76 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8007b6e:	f023 0303 	bic.w	r3, r3, #3
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	3714      	adds	r7, #20
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b84:	4770      	bx	lr
 8007b86:	bf00      	nop
 8007b88:	aaaaaaab 	.word	0xaaaaaaab
 8007b8c:	0801ad24 	.word	0x0801ad24

08007b90 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b085      	sub	sp, #20
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ba0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	699b      	ldr	r3, [r3, #24]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d11f      	bne.n	8007bea <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	2b03      	cmp	r3, #3
 8007bae:	d856      	bhi.n	8007c5e <DMA_CheckFifoParam+0xce>
 8007bb0:	a201      	add	r2, pc, #4	@ (adr r2, 8007bb8 <DMA_CheckFifoParam+0x28>)
 8007bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bb6:	bf00      	nop
 8007bb8:	08007bc9 	.word	0x08007bc9
 8007bbc:	08007bdb 	.word	0x08007bdb
 8007bc0:	08007bc9 	.word	0x08007bc9
 8007bc4:	08007c5f 	.word	0x08007c5f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bcc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d046      	beq.n	8007c62 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007bd8:	e043      	b.n	8007c62 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bde:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007be2:	d140      	bne.n	8007c66 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007be4:	2301      	movs	r3, #1
 8007be6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007be8:	e03d      	b.n	8007c66 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	699b      	ldr	r3, [r3, #24]
 8007bee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007bf2:	d121      	bne.n	8007c38 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	2b03      	cmp	r3, #3
 8007bf8:	d837      	bhi.n	8007c6a <DMA_CheckFifoParam+0xda>
 8007bfa:	a201      	add	r2, pc, #4	@ (adr r2, 8007c00 <DMA_CheckFifoParam+0x70>)
 8007bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c00:	08007c11 	.word	0x08007c11
 8007c04:	08007c17 	.word	0x08007c17
 8007c08:	08007c11 	.word	0x08007c11
 8007c0c:	08007c29 	.word	0x08007c29
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007c10:	2301      	movs	r3, #1
 8007c12:	73fb      	strb	r3, [r7, #15]
      break;
 8007c14:	e030      	b.n	8007c78 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c1a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d025      	beq.n	8007c6e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8007c22:	2301      	movs	r3, #1
 8007c24:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007c26:	e022      	b.n	8007c6e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c2c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007c30:	d11f      	bne.n	8007c72 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8007c32:	2301      	movs	r3, #1
 8007c34:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007c36:	e01c      	b.n	8007c72 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	2b02      	cmp	r3, #2
 8007c3c:	d903      	bls.n	8007c46 <DMA_CheckFifoParam+0xb6>
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	2b03      	cmp	r3, #3
 8007c42:	d003      	beq.n	8007c4c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007c44:	e018      	b.n	8007c78 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8007c46:	2301      	movs	r3, #1
 8007c48:	73fb      	strb	r3, [r7, #15]
      break;
 8007c4a:	e015      	b.n	8007c78 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c50:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d00e      	beq.n	8007c76 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8007c58:	2301      	movs	r3, #1
 8007c5a:	73fb      	strb	r3, [r7, #15]
      break;
 8007c5c:	e00b      	b.n	8007c76 <DMA_CheckFifoParam+0xe6>
      break;
 8007c5e:	bf00      	nop
 8007c60:	e00a      	b.n	8007c78 <DMA_CheckFifoParam+0xe8>
      break;
 8007c62:	bf00      	nop
 8007c64:	e008      	b.n	8007c78 <DMA_CheckFifoParam+0xe8>
      break;
 8007c66:	bf00      	nop
 8007c68:	e006      	b.n	8007c78 <DMA_CheckFifoParam+0xe8>
      break;
 8007c6a:	bf00      	nop
 8007c6c:	e004      	b.n	8007c78 <DMA_CheckFifoParam+0xe8>
      break;
 8007c6e:	bf00      	nop
 8007c70:	e002      	b.n	8007c78 <DMA_CheckFifoParam+0xe8>
      break;   
 8007c72:	bf00      	nop
 8007c74:	e000      	b.n	8007c78 <DMA_CheckFifoParam+0xe8>
      break;
 8007c76:	bf00      	nop
    }
  } 
  
  return status; 
 8007c78:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	3714      	adds	r7, #20
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c84:	4770      	bx	lr
 8007c86:	bf00      	nop

08007c88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b089      	sub	sp, #36	@ 0x24
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
 8007c90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007c92:	2300      	movs	r3, #0
 8007c94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007c96:	2300      	movs	r3, #0
 8007c98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	61fb      	str	r3, [r7, #28]
 8007ca2:	e16b      	b.n	8007f7c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007ca4:	2201      	movs	r2, #1
 8007ca6:	69fb      	ldr	r3, [r7, #28]
 8007ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8007cac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	697a      	ldr	r2, [r7, #20]
 8007cb4:	4013      	ands	r3, r2
 8007cb6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007cb8:	693a      	ldr	r2, [r7, #16]
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	429a      	cmp	r2, r3
 8007cbe:	f040 815a 	bne.w	8007f76 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	f003 0303 	and.w	r3, r3, #3
 8007cca:	2b01      	cmp	r3, #1
 8007ccc:	d005      	beq.n	8007cda <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007cd6:	2b02      	cmp	r3, #2
 8007cd8:	d130      	bne.n	8007d3c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	689b      	ldr	r3, [r3, #8]
 8007cde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007ce0:	69fb      	ldr	r3, [r7, #28]
 8007ce2:	005b      	lsls	r3, r3, #1
 8007ce4:	2203      	movs	r2, #3
 8007ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8007cea:	43db      	mvns	r3, r3
 8007cec:	69ba      	ldr	r2, [r7, #24]
 8007cee:	4013      	ands	r3, r2
 8007cf0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	68da      	ldr	r2, [r3, #12]
 8007cf6:	69fb      	ldr	r3, [r7, #28]
 8007cf8:	005b      	lsls	r3, r3, #1
 8007cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8007cfe:	69ba      	ldr	r2, [r7, #24]
 8007d00:	4313      	orrs	r3, r2
 8007d02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	69ba      	ldr	r2, [r7, #24]
 8007d08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	685b      	ldr	r3, [r3, #4]
 8007d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007d10:	2201      	movs	r2, #1
 8007d12:	69fb      	ldr	r3, [r7, #28]
 8007d14:	fa02 f303 	lsl.w	r3, r2, r3
 8007d18:	43db      	mvns	r3, r3
 8007d1a:	69ba      	ldr	r2, [r7, #24]
 8007d1c:	4013      	ands	r3, r2
 8007d1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	685b      	ldr	r3, [r3, #4]
 8007d24:	091b      	lsrs	r3, r3, #4
 8007d26:	f003 0201 	and.w	r2, r3, #1
 8007d2a:	69fb      	ldr	r3, [r7, #28]
 8007d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8007d30:	69ba      	ldr	r2, [r7, #24]
 8007d32:	4313      	orrs	r3, r2
 8007d34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	69ba      	ldr	r2, [r7, #24]
 8007d3a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	685b      	ldr	r3, [r3, #4]
 8007d40:	f003 0303 	and.w	r3, r3, #3
 8007d44:	2b03      	cmp	r3, #3
 8007d46:	d017      	beq.n	8007d78 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	68db      	ldr	r3, [r3, #12]
 8007d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007d4e:	69fb      	ldr	r3, [r7, #28]
 8007d50:	005b      	lsls	r3, r3, #1
 8007d52:	2203      	movs	r2, #3
 8007d54:	fa02 f303 	lsl.w	r3, r2, r3
 8007d58:	43db      	mvns	r3, r3
 8007d5a:	69ba      	ldr	r2, [r7, #24]
 8007d5c:	4013      	ands	r3, r2
 8007d5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	689a      	ldr	r2, [r3, #8]
 8007d64:	69fb      	ldr	r3, [r7, #28]
 8007d66:	005b      	lsls	r3, r3, #1
 8007d68:	fa02 f303 	lsl.w	r3, r2, r3
 8007d6c:	69ba      	ldr	r2, [r7, #24]
 8007d6e:	4313      	orrs	r3, r2
 8007d70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	69ba      	ldr	r2, [r7, #24]
 8007d76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	685b      	ldr	r3, [r3, #4]
 8007d7c:	f003 0303 	and.w	r3, r3, #3
 8007d80:	2b02      	cmp	r3, #2
 8007d82:	d123      	bne.n	8007dcc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007d84:	69fb      	ldr	r3, [r7, #28]
 8007d86:	08da      	lsrs	r2, r3, #3
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	3208      	adds	r2, #8
 8007d8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d90:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007d92:	69fb      	ldr	r3, [r7, #28]
 8007d94:	f003 0307 	and.w	r3, r3, #7
 8007d98:	009b      	lsls	r3, r3, #2
 8007d9a:	220f      	movs	r2, #15
 8007d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8007da0:	43db      	mvns	r3, r3
 8007da2:	69ba      	ldr	r2, [r7, #24]
 8007da4:	4013      	ands	r3, r2
 8007da6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	691a      	ldr	r2, [r3, #16]
 8007dac:	69fb      	ldr	r3, [r7, #28]
 8007dae:	f003 0307 	and.w	r3, r3, #7
 8007db2:	009b      	lsls	r3, r3, #2
 8007db4:	fa02 f303 	lsl.w	r3, r2, r3
 8007db8:	69ba      	ldr	r2, [r7, #24]
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007dbe:	69fb      	ldr	r3, [r7, #28]
 8007dc0:	08da      	lsrs	r2, r3, #3
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	3208      	adds	r2, #8
 8007dc6:	69b9      	ldr	r1, [r7, #24]
 8007dc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007dd2:	69fb      	ldr	r3, [r7, #28]
 8007dd4:	005b      	lsls	r3, r3, #1
 8007dd6:	2203      	movs	r2, #3
 8007dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8007ddc:	43db      	mvns	r3, r3
 8007dde:	69ba      	ldr	r2, [r7, #24]
 8007de0:	4013      	ands	r3, r2
 8007de2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	685b      	ldr	r3, [r3, #4]
 8007de8:	f003 0203 	and.w	r2, r3, #3
 8007dec:	69fb      	ldr	r3, [r7, #28]
 8007dee:	005b      	lsls	r3, r3, #1
 8007df0:	fa02 f303 	lsl.w	r3, r2, r3
 8007df4:	69ba      	ldr	r2, [r7, #24]
 8007df6:	4313      	orrs	r3, r2
 8007df8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	69ba      	ldr	r2, [r7, #24]
 8007dfe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	685b      	ldr	r3, [r3, #4]
 8007e04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	f000 80b4 	beq.w	8007f76 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007e0e:	2300      	movs	r3, #0
 8007e10:	60fb      	str	r3, [r7, #12]
 8007e12:	4b60      	ldr	r3, [pc, #384]	@ (8007f94 <HAL_GPIO_Init+0x30c>)
 8007e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e16:	4a5f      	ldr	r2, [pc, #380]	@ (8007f94 <HAL_GPIO_Init+0x30c>)
 8007e18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007e1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8007e1e:	4b5d      	ldr	r3, [pc, #372]	@ (8007f94 <HAL_GPIO_Init+0x30c>)
 8007e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007e26:	60fb      	str	r3, [r7, #12]
 8007e28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007e2a:	4a5b      	ldr	r2, [pc, #364]	@ (8007f98 <HAL_GPIO_Init+0x310>)
 8007e2c:	69fb      	ldr	r3, [r7, #28]
 8007e2e:	089b      	lsrs	r3, r3, #2
 8007e30:	3302      	adds	r3, #2
 8007e32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007e38:	69fb      	ldr	r3, [r7, #28]
 8007e3a:	f003 0303 	and.w	r3, r3, #3
 8007e3e:	009b      	lsls	r3, r3, #2
 8007e40:	220f      	movs	r2, #15
 8007e42:	fa02 f303 	lsl.w	r3, r2, r3
 8007e46:	43db      	mvns	r3, r3
 8007e48:	69ba      	ldr	r2, [r7, #24]
 8007e4a:	4013      	ands	r3, r2
 8007e4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	4a52      	ldr	r2, [pc, #328]	@ (8007f9c <HAL_GPIO_Init+0x314>)
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d02b      	beq.n	8007eae <HAL_GPIO_Init+0x226>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	4a51      	ldr	r2, [pc, #324]	@ (8007fa0 <HAL_GPIO_Init+0x318>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d025      	beq.n	8007eaa <HAL_GPIO_Init+0x222>
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	4a50      	ldr	r2, [pc, #320]	@ (8007fa4 <HAL_GPIO_Init+0x31c>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d01f      	beq.n	8007ea6 <HAL_GPIO_Init+0x21e>
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	4a4f      	ldr	r2, [pc, #316]	@ (8007fa8 <HAL_GPIO_Init+0x320>)
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	d019      	beq.n	8007ea2 <HAL_GPIO_Init+0x21a>
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	4a4e      	ldr	r2, [pc, #312]	@ (8007fac <HAL_GPIO_Init+0x324>)
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d013      	beq.n	8007e9e <HAL_GPIO_Init+0x216>
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	4a4d      	ldr	r2, [pc, #308]	@ (8007fb0 <HAL_GPIO_Init+0x328>)
 8007e7a:	4293      	cmp	r3, r2
 8007e7c:	d00d      	beq.n	8007e9a <HAL_GPIO_Init+0x212>
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	4a4c      	ldr	r2, [pc, #304]	@ (8007fb4 <HAL_GPIO_Init+0x32c>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d007      	beq.n	8007e96 <HAL_GPIO_Init+0x20e>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	4a4b      	ldr	r2, [pc, #300]	@ (8007fb8 <HAL_GPIO_Init+0x330>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d101      	bne.n	8007e92 <HAL_GPIO_Init+0x20a>
 8007e8e:	2307      	movs	r3, #7
 8007e90:	e00e      	b.n	8007eb0 <HAL_GPIO_Init+0x228>
 8007e92:	2308      	movs	r3, #8
 8007e94:	e00c      	b.n	8007eb0 <HAL_GPIO_Init+0x228>
 8007e96:	2306      	movs	r3, #6
 8007e98:	e00a      	b.n	8007eb0 <HAL_GPIO_Init+0x228>
 8007e9a:	2305      	movs	r3, #5
 8007e9c:	e008      	b.n	8007eb0 <HAL_GPIO_Init+0x228>
 8007e9e:	2304      	movs	r3, #4
 8007ea0:	e006      	b.n	8007eb0 <HAL_GPIO_Init+0x228>
 8007ea2:	2303      	movs	r3, #3
 8007ea4:	e004      	b.n	8007eb0 <HAL_GPIO_Init+0x228>
 8007ea6:	2302      	movs	r3, #2
 8007ea8:	e002      	b.n	8007eb0 <HAL_GPIO_Init+0x228>
 8007eaa:	2301      	movs	r3, #1
 8007eac:	e000      	b.n	8007eb0 <HAL_GPIO_Init+0x228>
 8007eae:	2300      	movs	r3, #0
 8007eb0:	69fa      	ldr	r2, [r7, #28]
 8007eb2:	f002 0203 	and.w	r2, r2, #3
 8007eb6:	0092      	lsls	r2, r2, #2
 8007eb8:	4093      	lsls	r3, r2
 8007eba:	69ba      	ldr	r2, [r7, #24]
 8007ebc:	4313      	orrs	r3, r2
 8007ebe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007ec0:	4935      	ldr	r1, [pc, #212]	@ (8007f98 <HAL_GPIO_Init+0x310>)
 8007ec2:	69fb      	ldr	r3, [r7, #28]
 8007ec4:	089b      	lsrs	r3, r3, #2
 8007ec6:	3302      	adds	r3, #2
 8007ec8:	69ba      	ldr	r2, [r7, #24]
 8007eca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007ece:	4b3b      	ldr	r3, [pc, #236]	@ (8007fbc <HAL_GPIO_Init+0x334>)
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007ed4:	693b      	ldr	r3, [r7, #16]
 8007ed6:	43db      	mvns	r3, r3
 8007ed8:	69ba      	ldr	r2, [r7, #24]
 8007eda:	4013      	ands	r3, r2
 8007edc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d003      	beq.n	8007ef2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8007eea:	69ba      	ldr	r2, [r7, #24]
 8007eec:	693b      	ldr	r3, [r7, #16]
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007ef2:	4a32      	ldr	r2, [pc, #200]	@ (8007fbc <HAL_GPIO_Init+0x334>)
 8007ef4:	69bb      	ldr	r3, [r7, #24]
 8007ef6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007ef8:	4b30      	ldr	r3, [pc, #192]	@ (8007fbc <HAL_GPIO_Init+0x334>)
 8007efa:	68db      	ldr	r3, [r3, #12]
 8007efc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007efe:	693b      	ldr	r3, [r7, #16]
 8007f00:	43db      	mvns	r3, r3
 8007f02:	69ba      	ldr	r2, [r7, #24]
 8007f04:	4013      	ands	r3, r2
 8007f06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	685b      	ldr	r3, [r3, #4]
 8007f0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d003      	beq.n	8007f1c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007f14:	69ba      	ldr	r2, [r7, #24]
 8007f16:	693b      	ldr	r3, [r7, #16]
 8007f18:	4313      	orrs	r3, r2
 8007f1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007f1c:	4a27      	ldr	r2, [pc, #156]	@ (8007fbc <HAL_GPIO_Init+0x334>)
 8007f1e:	69bb      	ldr	r3, [r7, #24]
 8007f20:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007f22:	4b26      	ldr	r3, [pc, #152]	@ (8007fbc <HAL_GPIO_Init+0x334>)
 8007f24:	685b      	ldr	r3, [r3, #4]
 8007f26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007f28:	693b      	ldr	r3, [r7, #16]
 8007f2a:	43db      	mvns	r3, r3
 8007f2c:	69ba      	ldr	r2, [r7, #24]
 8007f2e:	4013      	ands	r3, r2
 8007f30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	685b      	ldr	r3, [r3, #4]
 8007f36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d003      	beq.n	8007f46 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007f3e:	69ba      	ldr	r2, [r7, #24]
 8007f40:	693b      	ldr	r3, [r7, #16]
 8007f42:	4313      	orrs	r3, r2
 8007f44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007f46:	4a1d      	ldr	r2, [pc, #116]	@ (8007fbc <HAL_GPIO_Init+0x334>)
 8007f48:	69bb      	ldr	r3, [r7, #24]
 8007f4a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007f4c:	4b1b      	ldr	r3, [pc, #108]	@ (8007fbc <HAL_GPIO_Init+0x334>)
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	43db      	mvns	r3, r3
 8007f56:	69ba      	ldr	r2, [r7, #24]
 8007f58:	4013      	ands	r3, r2
 8007f5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d003      	beq.n	8007f70 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007f68:	69ba      	ldr	r2, [r7, #24]
 8007f6a:	693b      	ldr	r3, [r7, #16]
 8007f6c:	4313      	orrs	r3, r2
 8007f6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007f70:	4a12      	ldr	r2, [pc, #72]	@ (8007fbc <HAL_GPIO_Init+0x334>)
 8007f72:	69bb      	ldr	r3, [r7, #24]
 8007f74:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007f76:	69fb      	ldr	r3, [r7, #28]
 8007f78:	3301      	adds	r3, #1
 8007f7a:	61fb      	str	r3, [r7, #28]
 8007f7c:	69fb      	ldr	r3, [r7, #28]
 8007f7e:	2b0f      	cmp	r3, #15
 8007f80:	f67f ae90 	bls.w	8007ca4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007f84:	bf00      	nop
 8007f86:	bf00      	nop
 8007f88:	3724      	adds	r7, #36	@ 0x24
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f90:	4770      	bx	lr
 8007f92:	bf00      	nop
 8007f94:	40023800 	.word	0x40023800
 8007f98:	40013800 	.word	0x40013800
 8007f9c:	40020000 	.word	0x40020000
 8007fa0:	40020400 	.word	0x40020400
 8007fa4:	40020800 	.word	0x40020800
 8007fa8:	40020c00 	.word	0x40020c00
 8007fac:	40021000 	.word	0x40021000
 8007fb0:	40021400 	.word	0x40021400
 8007fb4:	40021800 	.word	0x40021800
 8007fb8:	40021c00 	.word	0x40021c00
 8007fbc:	40013c00 	.word	0x40013c00

08007fc0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b087      	sub	sp, #28
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
 8007fc8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8007fce:	2300      	movs	r3, #0
 8007fd0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	617b      	str	r3, [r7, #20]
 8007fda:	e0cd      	b.n	8008178 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007fdc:	2201      	movs	r2, #1
 8007fde:	697b      	ldr	r3, [r7, #20]
 8007fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8007fe4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8007fe6:	683a      	ldr	r2, [r7, #0]
 8007fe8:	693b      	ldr	r3, [r7, #16]
 8007fea:	4013      	ands	r3, r2
 8007fec:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8007fee:	68fa      	ldr	r2, [r7, #12]
 8007ff0:	693b      	ldr	r3, [r7, #16]
 8007ff2:	429a      	cmp	r2, r3
 8007ff4:	f040 80bd 	bne.w	8008172 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8007ff8:	4a65      	ldr	r2, [pc, #404]	@ (8008190 <HAL_GPIO_DeInit+0x1d0>)
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	089b      	lsrs	r3, r3, #2
 8007ffe:	3302      	adds	r3, #2
 8008000:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008004:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	f003 0303 	and.w	r3, r3, #3
 800800c:	009b      	lsls	r3, r3, #2
 800800e:	220f      	movs	r2, #15
 8008010:	fa02 f303 	lsl.w	r3, r2, r3
 8008014:	68ba      	ldr	r2, [r7, #8]
 8008016:	4013      	ands	r3, r2
 8008018:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	4a5d      	ldr	r2, [pc, #372]	@ (8008194 <HAL_GPIO_DeInit+0x1d4>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d02b      	beq.n	800807a <HAL_GPIO_DeInit+0xba>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	4a5c      	ldr	r2, [pc, #368]	@ (8008198 <HAL_GPIO_DeInit+0x1d8>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d025      	beq.n	8008076 <HAL_GPIO_DeInit+0xb6>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	4a5b      	ldr	r2, [pc, #364]	@ (800819c <HAL_GPIO_DeInit+0x1dc>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d01f      	beq.n	8008072 <HAL_GPIO_DeInit+0xb2>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	4a5a      	ldr	r2, [pc, #360]	@ (80081a0 <HAL_GPIO_DeInit+0x1e0>)
 8008036:	4293      	cmp	r3, r2
 8008038:	d019      	beq.n	800806e <HAL_GPIO_DeInit+0xae>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	4a59      	ldr	r2, [pc, #356]	@ (80081a4 <HAL_GPIO_DeInit+0x1e4>)
 800803e:	4293      	cmp	r3, r2
 8008040:	d013      	beq.n	800806a <HAL_GPIO_DeInit+0xaa>
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	4a58      	ldr	r2, [pc, #352]	@ (80081a8 <HAL_GPIO_DeInit+0x1e8>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d00d      	beq.n	8008066 <HAL_GPIO_DeInit+0xa6>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	4a57      	ldr	r2, [pc, #348]	@ (80081ac <HAL_GPIO_DeInit+0x1ec>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d007      	beq.n	8008062 <HAL_GPIO_DeInit+0xa2>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	4a56      	ldr	r2, [pc, #344]	@ (80081b0 <HAL_GPIO_DeInit+0x1f0>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d101      	bne.n	800805e <HAL_GPIO_DeInit+0x9e>
 800805a:	2307      	movs	r3, #7
 800805c:	e00e      	b.n	800807c <HAL_GPIO_DeInit+0xbc>
 800805e:	2308      	movs	r3, #8
 8008060:	e00c      	b.n	800807c <HAL_GPIO_DeInit+0xbc>
 8008062:	2306      	movs	r3, #6
 8008064:	e00a      	b.n	800807c <HAL_GPIO_DeInit+0xbc>
 8008066:	2305      	movs	r3, #5
 8008068:	e008      	b.n	800807c <HAL_GPIO_DeInit+0xbc>
 800806a:	2304      	movs	r3, #4
 800806c:	e006      	b.n	800807c <HAL_GPIO_DeInit+0xbc>
 800806e:	2303      	movs	r3, #3
 8008070:	e004      	b.n	800807c <HAL_GPIO_DeInit+0xbc>
 8008072:	2302      	movs	r3, #2
 8008074:	e002      	b.n	800807c <HAL_GPIO_DeInit+0xbc>
 8008076:	2301      	movs	r3, #1
 8008078:	e000      	b.n	800807c <HAL_GPIO_DeInit+0xbc>
 800807a:	2300      	movs	r3, #0
 800807c:	697a      	ldr	r2, [r7, #20]
 800807e:	f002 0203 	and.w	r2, r2, #3
 8008082:	0092      	lsls	r2, r2, #2
 8008084:	4093      	lsls	r3, r2
 8008086:	68ba      	ldr	r2, [r7, #8]
 8008088:	429a      	cmp	r2, r3
 800808a:	d132      	bne.n	80080f2 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800808c:	4b49      	ldr	r3, [pc, #292]	@ (80081b4 <HAL_GPIO_DeInit+0x1f4>)
 800808e:	681a      	ldr	r2, [r3, #0]
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	43db      	mvns	r3, r3
 8008094:	4947      	ldr	r1, [pc, #284]	@ (80081b4 <HAL_GPIO_DeInit+0x1f4>)
 8008096:	4013      	ands	r3, r2
 8008098:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800809a:	4b46      	ldr	r3, [pc, #280]	@ (80081b4 <HAL_GPIO_DeInit+0x1f4>)
 800809c:	685a      	ldr	r2, [r3, #4]
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	43db      	mvns	r3, r3
 80080a2:	4944      	ldr	r1, [pc, #272]	@ (80081b4 <HAL_GPIO_DeInit+0x1f4>)
 80080a4:	4013      	ands	r3, r2
 80080a6:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80080a8:	4b42      	ldr	r3, [pc, #264]	@ (80081b4 <HAL_GPIO_DeInit+0x1f4>)
 80080aa:	68da      	ldr	r2, [r3, #12]
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	43db      	mvns	r3, r3
 80080b0:	4940      	ldr	r1, [pc, #256]	@ (80081b4 <HAL_GPIO_DeInit+0x1f4>)
 80080b2:	4013      	ands	r3, r2
 80080b4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80080b6:	4b3f      	ldr	r3, [pc, #252]	@ (80081b4 <HAL_GPIO_DeInit+0x1f4>)
 80080b8:	689a      	ldr	r2, [r3, #8]
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	43db      	mvns	r3, r3
 80080be:	493d      	ldr	r1, [pc, #244]	@ (80081b4 <HAL_GPIO_DeInit+0x1f4>)
 80080c0:	4013      	ands	r3, r2
 80080c2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80080c4:	697b      	ldr	r3, [r7, #20]
 80080c6:	f003 0303 	and.w	r3, r3, #3
 80080ca:	009b      	lsls	r3, r3, #2
 80080cc:	220f      	movs	r2, #15
 80080ce:	fa02 f303 	lsl.w	r3, r2, r3
 80080d2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80080d4:	4a2e      	ldr	r2, [pc, #184]	@ (8008190 <HAL_GPIO_DeInit+0x1d0>)
 80080d6:	697b      	ldr	r3, [r7, #20]
 80080d8:	089b      	lsrs	r3, r3, #2
 80080da:	3302      	adds	r3, #2
 80080dc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	43da      	mvns	r2, r3
 80080e4:	482a      	ldr	r0, [pc, #168]	@ (8008190 <HAL_GPIO_DeInit+0x1d0>)
 80080e6:	697b      	ldr	r3, [r7, #20]
 80080e8:	089b      	lsrs	r3, r3, #2
 80080ea:	400a      	ands	r2, r1
 80080ec:	3302      	adds	r3, #2
 80080ee:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681a      	ldr	r2, [r3, #0]
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	005b      	lsls	r3, r3, #1
 80080fa:	2103      	movs	r1, #3
 80080fc:	fa01 f303 	lsl.w	r3, r1, r3
 8008100:	43db      	mvns	r3, r3
 8008102:	401a      	ands	r2, r3
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008108:	697b      	ldr	r3, [r7, #20]
 800810a:	08da      	lsrs	r2, r3, #3
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	3208      	adds	r2, #8
 8008110:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008114:	697b      	ldr	r3, [r7, #20]
 8008116:	f003 0307 	and.w	r3, r3, #7
 800811a:	009b      	lsls	r3, r3, #2
 800811c:	220f      	movs	r2, #15
 800811e:	fa02 f303 	lsl.w	r3, r2, r3
 8008122:	43db      	mvns	r3, r3
 8008124:	697a      	ldr	r2, [r7, #20]
 8008126:	08d2      	lsrs	r2, r2, #3
 8008128:	4019      	ands	r1, r3
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	3208      	adds	r2, #8
 800812e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	68da      	ldr	r2, [r3, #12]
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	005b      	lsls	r3, r3, #1
 800813a:	2103      	movs	r1, #3
 800813c:	fa01 f303 	lsl.w	r3, r1, r3
 8008140:	43db      	mvns	r3, r3
 8008142:	401a      	ands	r2, r3
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	685a      	ldr	r2, [r3, #4]
 800814c:	2101      	movs	r1, #1
 800814e:	697b      	ldr	r3, [r7, #20]
 8008150:	fa01 f303 	lsl.w	r3, r1, r3
 8008154:	43db      	mvns	r3, r3
 8008156:	401a      	ands	r2, r3
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	689a      	ldr	r2, [r3, #8]
 8008160:	697b      	ldr	r3, [r7, #20]
 8008162:	005b      	lsls	r3, r3, #1
 8008164:	2103      	movs	r1, #3
 8008166:	fa01 f303 	lsl.w	r3, r1, r3
 800816a:	43db      	mvns	r3, r3
 800816c:	401a      	ands	r2, r3
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008172:	697b      	ldr	r3, [r7, #20]
 8008174:	3301      	adds	r3, #1
 8008176:	617b      	str	r3, [r7, #20]
 8008178:	697b      	ldr	r3, [r7, #20]
 800817a:	2b0f      	cmp	r3, #15
 800817c:	f67f af2e 	bls.w	8007fdc <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8008180:	bf00      	nop
 8008182:	bf00      	nop
 8008184:	371c      	adds	r7, #28
 8008186:	46bd      	mov	sp, r7
 8008188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818c:	4770      	bx	lr
 800818e:	bf00      	nop
 8008190:	40013800 	.word	0x40013800
 8008194:	40020000 	.word	0x40020000
 8008198:	40020400 	.word	0x40020400
 800819c:	40020800 	.word	0x40020800
 80081a0:	40020c00 	.word	0x40020c00
 80081a4:	40021000 	.word	0x40021000
 80081a8:	40021400 	.word	0x40021400
 80081ac:	40021800 	.word	0x40021800
 80081b0:	40021c00 	.word	0x40021c00
 80081b4:	40013c00 	.word	0x40013c00

080081b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80081b8:	b480      	push	{r7}
 80081ba:	b085      	sub	sp, #20
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
 80081c0:	460b      	mov	r3, r1
 80081c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	691a      	ldr	r2, [r3, #16]
 80081c8:	887b      	ldrh	r3, [r7, #2]
 80081ca:	4013      	ands	r3, r2
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d002      	beq.n	80081d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80081d0:	2301      	movs	r3, #1
 80081d2:	73fb      	strb	r3, [r7, #15]
 80081d4:	e001      	b.n	80081da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80081d6:	2300      	movs	r3, #0
 80081d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80081da:	7bfb      	ldrb	r3, [r7, #15]
}
 80081dc:	4618      	mov	r0, r3
 80081de:	3714      	adds	r7, #20
 80081e0:	46bd      	mov	sp, r7
 80081e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e6:	4770      	bx	lr

080081e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80081e8:	b480      	push	{r7}
 80081ea:	b083      	sub	sp, #12
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
 80081f0:	460b      	mov	r3, r1
 80081f2:	807b      	strh	r3, [r7, #2]
 80081f4:	4613      	mov	r3, r2
 80081f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80081f8:	787b      	ldrb	r3, [r7, #1]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d003      	beq.n	8008206 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80081fe:	887a      	ldrh	r2, [r7, #2]
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008204:	e003      	b.n	800820e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008206:	887b      	ldrh	r3, [r7, #2]
 8008208:	041a      	lsls	r2, r3, #16
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	619a      	str	r2, [r3, #24]
}
 800820e:	bf00      	nop
 8008210:	370c      	adds	r7, #12
 8008212:	46bd      	mov	sp, r7
 8008214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008218:	4770      	bx	lr

0800821a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800821a:	b480      	push	{r7}
 800821c:	b085      	sub	sp, #20
 800821e:	af00      	add	r7, sp, #0
 8008220:	6078      	str	r0, [r7, #4]
 8008222:	460b      	mov	r3, r1
 8008224:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	695b      	ldr	r3, [r3, #20]
 800822a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800822c:	887a      	ldrh	r2, [r7, #2]
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	4013      	ands	r3, r2
 8008232:	041a      	lsls	r2, r3, #16
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	43d9      	mvns	r1, r3
 8008238:	887b      	ldrh	r3, [r7, #2]
 800823a:	400b      	ands	r3, r1
 800823c:	431a      	orrs	r2, r3
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	619a      	str	r2, [r3, #24]
}
 8008242:	bf00      	nop
 8008244:	3714      	adds	r7, #20
 8008246:	46bd      	mov	sp, r7
 8008248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824c:	4770      	bx	lr
	...

08008250 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b084      	sub	sp, #16
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d101      	bne.n	8008262 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800825e:	2301      	movs	r3, #1
 8008260:	e12b      	b.n	80084ba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008268:	b2db      	uxtb	r3, r3
 800826a:	2b00      	cmp	r3, #0
 800826c:	d106      	bne.n	800827c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2200      	movs	r2, #0
 8008272:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f7fd f9e6 	bl	8005648 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2224      	movs	r2, #36	@ 0x24
 8008280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	681a      	ldr	r2, [r3, #0]
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f022 0201 	bic.w	r2, r2, #1
 8008292:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	681a      	ldr	r2, [r3, #0]
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80082a2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	681a      	ldr	r2, [r3, #0]
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80082b2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80082b4:	f003 fdb8 	bl	800be28 <HAL_RCC_GetPCLK1Freq>
 80082b8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	685b      	ldr	r3, [r3, #4]
 80082be:	4a81      	ldr	r2, [pc, #516]	@ (80084c4 <HAL_I2C_Init+0x274>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d807      	bhi.n	80082d4 <HAL_I2C_Init+0x84>
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	4a80      	ldr	r2, [pc, #512]	@ (80084c8 <HAL_I2C_Init+0x278>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	bf94      	ite	ls
 80082cc:	2301      	movls	r3, #1
 80082ce:	2300      	movhi	r3, #0
 80082d0:	b2db      	uxtb	r3, r3
 80082d2:	e006      	b.n	80082e2 <HAL_I2C_Init+0x92>
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	4a7d      	ldr	r2, [pc, #500]	@ (80084cc <HAL_I2C_Init+0x27c>)
 80082d8:	4293      	cmp	r3, r2
 80082da:	bf94      	ite	ls
 80082dc:	2301      	movls	r3, #1
 80082de:	2300      	movhi	r3, #0
 80082e0:	b2db      	uxtb	r3, r3
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d001      	beq.n	80082ea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80082e6:	2301      	movs	r3, #1
 80082e8:	e0e7      	b.n	80084ba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	4a78      	ldr	r2, [pc, #480]	@ (80084d0 <HAL_I2C_Init+0x280>)
 80082ee:	fba2 2303 	umull	r2, r3, r2, r3
 80082f2:	0c9b      	lsrs	r3, r3, #18
 80082f4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	685b      	ldr	r3, [r3, #4]
 80082fc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	68ba      	ldr	r2, [r7, #8]
 8008306:	430a      	orrs	r2, r1
 8008308:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	6a1b      	ldr	r3, [r3, #32]
 8008310:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	685b      	ldr	r3, [r3, #4]
 8008318:	4a6a      	ldr	r2, [pc, #424]	@ (80084c4 <HAL_I2C_Init+0x274>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d802      	bhi.n	8008324 <HAL_I2C_Init+0xd4>
 800831e:	68bb      	ldr	r3, [r7, #8]
 8008320:	3301      	adds	r3, #1
 8008322:	e009      	b.n	8008338 <HAL_I2C_Init+0xe8>
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800832a:	fb02 f303 	mul.w	r3, r2, r3
 800832e:	4a69      	ldr	r2, [pc, #420]	@ (80084d4 <HAL_I2C_Init+0x284>)
 8008330:	fba2 2303 	umull	r2, r3, r2, r3
 8008334:	099b      	lsrs	r3, r3, #6
 8008336:	3301      	adds	r3, #1
 8008338:	687a      	ldr	r2, [r7, #4]
 800833a:	6812      	ldr	r2, [r2, #0]
 800833c:	430b      	orrs	r3, r1
 800833e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	69db      	ldr	r3, [r3, #28]
 8008346:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800834a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	685b      	ldr	r3, [r3, #4]
 8008352:	495c      	ldr	r1, [pc, #368]	@ (80084c4 <HAL_I2C_Init+0x274>)
 8008354:	428b      	cmp	r3, r1
 8008356:	d819      	bhi.n	800838c <HAL_I2C_Init+0x13c>
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	1e59      	subs	r1, r3, #1
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	685b      	ldr	r3, [r3, #4]
 8008360:	005b      	lsls	r3, r3, #1
 8008362:	fbb1 f3f3 	udiv	r3, r1, r3
 8008366:	1c59      	adds	r1, r3, #1
 8008368:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800836c:	400b      	ands	r3, r1
 800836e:	2b00      	cmp	r3, #0
 8008370:	d00a      	beq.n	8008388 <HAL_I2C_Init+0x138>
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	1e59      	subs	r1, r3, #1
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	685b      	ldr	r3, [r3, #4]
 800837a:	005b      	lsls	r3, r3, #1
 800837c:	fbb1 f3f3 	udiv	r3, r1, r3
 8008380:	3301      	adds	r3, #1
 8008382:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008386:	e051      	b.n	800842c <HAL_I2C_Init+0x1dc>
 8008388:	2304      	movs	r3, #4
 800838a:	e04f      	b.n	800842c <HAL_I2C_Init+0x1dc>
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d111      	bne.n	80083b8 <HAL_I2C_Init+0x168>
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	1e58      	subs	r0, r3, #1
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	6859      	ldr	r1, [r3, #4]
 800839c:	460b      	mov	r3, r1
 800839e:	005b      	lsls	r3, r3, #1
 80083a0:	440b      	add	r3, r1
 80083a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80083a6:	3301      	adds	r3, #1
 80083a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	bf0c      	ite	eq
 80083b0:	2301      	moveq	r3, #1
 80083b2:	2300      	movne	r3, #0
 80083b4:	b2db      	uxtb	r3, r3
 80083b6:	e012      	b.n	80083de <HAL_I2C_Init+0x18e>
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	1e58      	subs	r0, r3, #1
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6859      	ldr	r1, [r3, #4]
 80083c0:	460b      	mov	r3, r1
 80083c2:	009b      	lsls	r3, r3, #2
 80083c4:	440b      	add	r3, r1
 80083c6:	0099      	lsls	r1, r3, #2
 80083c8:	440b      	add	r3, r1
 80083ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80083ce:	3301      	adds	r3, #1
 80083d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	bf0c      	ite	eq
 80083d8:	2301      	moveq	r3, #1
 80083da:	2300      	movne	r3, #0
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d001      	beq.n	80083e6 <HAL_I2C_Init+0x196>
 80083e2:	2301      	movs	r3, #1
 80083e4:	e022      	b.n	800842c <HAL_I2C_Init+0x1dc>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	689b      	ldr	r3, [r3, #8]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d10e      	bne.n	800840c <HAL_I2C_Init+0x1bc>
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	1e58      	subs	r0, r3, #1
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6859      	ldr	r1, [r3, #4]
 80083f6:	460b      	mov	r3, r1
 80083f8:	005b      	lsls	r3, r3, #1
 80083fa:	440b      	add	r3, r1
 80083fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8008400:	3301      	adds	r3, #1
 8008402:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008406:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800840a:	e00f      	b.n	800842c <HAL_I2C_Init+0x1dc>
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	1e58      	subs	r0, r3, #1
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6859      	ldr	r1, [r3, #4]
 8008414:	460b      	mov	r3, r1
 8008416:	009b      	lsls	r3, r3, #2
 8008418:	440b      	add	r3, r1
 800841a:	0099      	lsls	r1, r3, #2
 800841c:	440b      	add	r3, r1
 800841e:	fbb0 f3f3 	udiv	r3, r0, r3
 8008422:	3301      	adds	r3, #1
 8008424:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008428:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800842c:	6879      	ldr	r1, [r7, #4]
 800842e:	6809      	ldr	r1, [r1, #0]
 8008430:	4313      	orrs	r3, r2
 8008432:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	69da      	ldr	r2, [r3, #28]
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6a1b      	ldr	r3, [r3, #32]
 8008446:	431a      	orrs	r2, r3
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	430a      	orrs	r2, r1
 800844e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	689b      	ldr	r3, [r3, #8]
 8008456:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800845a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800845e:	687a      	ldr	r2, [r7, #4]
 8008460:	6911      	ldr	r1, [r2, #16]
 8008462:	687a      	ldr	r2, [r7, #4]
 8008464:	68d2      	ldr	r2, [r2, #12]
 8008466:	4311      	orrs	r1, r2
 8008468:	687a      	ldr	r2, [r7, #4]
 800846a:	6812      	ldr	r2, [r2, #0]
 800846c:	430b      	orrs	r3, r1
 800846e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	68db      	ldr	r3, [r3, #12]
 8008476:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	695a      	ldr	r2, [r3, #20]
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	699b      	ldr	r3, [r3, #24]
 8008482:	431a      	orrs	r2, r3
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	430a      	orrs	r2, r1
 800848a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	681a      	ldr	r2, [r3, #0]
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f042 0201 	orr.w	r2, r2, #1
 800849a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2200      	movs	r2, #0
 80084a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2220      	movs	r2, #32
 80084a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2200      	movs	r2, #0
 80084ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2200      	movs	r2, #0
 80084b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80084b8:	2300      	movs	r3, #0
}
 80084ba:	4618      	mov	r0, r3
 80084bc:	3710      	adds	r7, #16
 80084be:	46bd      	mov	sp, r7
 80084c0:	bd80      	pop	{r7, pc}
 80084c2:	bf00      	nop
 80084c4:	000186a0 	.word	0x000186a0
 80084c8:	001e847f 	.word	0x001e847f
 80084cc:	003d08ff 	.word	0x003d08ff
 80084d0:	431bde83 	.word	0x431bde83
 80084d4:	10624dd3 	.word	0x10624dd3

080084d8 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b082      	sub	sp, #8
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d101      	bne.n	80084ea <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80084e6:	2301      	movs	r3, #1
 80084e8:	e021      	b.n	800852e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2224      	movs	r2, #36	@ 0x24
 80084ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	681a      	ldr	r2, [r3, #0]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f022 0201 	bic.w	r2, r2, #1
 8008500:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	f7fd f936 	bl	8005774 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2200      	movs	r2, #0
 800850c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	2200      	movs	r2, #0
 8008512:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2200      	movs	r2, #0
 800851a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2200      	movs	r2, #0
 8008520:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2200      	movs	r2, #0
 8008528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800852c:	2300      	movs	r3, #0
}
 800852e:	4618      	mov	r0, r3
 8008530:	3708      	adds	r7, #8
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}

08008536 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8008536:	b480      	push	{r7}
 8008538:	b083      	sub	sp, #12
 800853a:	af00      	add	r7, sp, #0
 800853c:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	695b      	ldr	r3, [r3, #20]
 8008544:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008548:	2b80      	cmp	r3, #128	@ 0x80
 800854a:	d103      	bne.n	8008554 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	2200      	movs	r2, #0
 8008552:	611a      	str	r2, [r3, #16]
  }
}
 8008554:	bf00      	nop
 8008556:	370c      	adds	r7, #12
 8008558:	46bd      	mov	sp, r7
 800855a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855e:	4770      	bx	lr

08008560 <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8008560:	b480      	push	{r7}
 8008562:	b087      	sub	sp, #28
 8008564:	af00      	add	r7, sp, #0
 8008566:	60f8      	str	r0, [r7, #12]
 8008568:	60b9      	str	r1, [r7, #8]
 800856a:	603b      	str	r3, [r7, #0]
 800856c:	4613      	mov	r3, r2
 800856e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008576:	b2db      	uxtb	r3, r3
 8008578:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800857c:	2b28      	cmp	r3, #40	@ 0x28
 800857e:	d15b      	bne.n	8008638 <HAL_I2C_Slave_Seq_Transmit_IT+0xd8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d002      	beq.n	800858c <HAL_I2C_Slave_Seq_Transmit_IT+0x2c>
 8008586:	88fb      	ldrh	r3, [r7, #6]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d101      	bne.n	8008590 <HAL_I2C_Slave_Seq_Transmit_IT+0x30>
    {
      return  HAL_ERROR;
 800858c:	2301      	movs	r3, #1
 800858e:	e054      	b.n	800863a <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008596:	2b01      	cmp	r3, #1
 8008598:	d101      	bne.n	800859e <HAL_I2C_Slave_Seq_Transmit_IT+0x3e>
 800859a:	2302      	movs	r3, #2
 800859c:	e04d      	b.n	800863a <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	2201      	movs	r2, #1
 80085a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f003 0301 	and.w	r3, r3, #1
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	d007      	beq.n	80085c4 <HAL_I2C_Slave_Seq_Transmit_IT+0x64>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	681a      	ldr	r2, [r3, #0]
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f042 0201 	orr.w	r2, r2, #1
 80085c2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	681a      	ldr	r2, [r3, #0]
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80085d2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	2229      	movs	r2, #41	@ 0x29
 80085d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	2220      	movs	r2, #32
 80085e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2200      	movs	r2, #0
 80085e8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	68ba      	ldr	r2, [r7, #8]
 80085ee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	88fa      	ldrh	r2, [r7, #6]
 80085f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085fa:	b29a      	uxth	r2, r3
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	683a      	ldr	r2, [r7, #0]
 8008604:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008606:	2300      	movs	r3, #0
 8008608:	617b      	str	r3, [r7, #20]
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	695b      	ldr	r3, [r3, #20]
 8008610:	617b      	str	r3, [r7, #20]
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	699b      	ldr	r3, [r3, #24]
 8008618:	617b      	str	r3, [r7, #20]
 800861a:	697b      	ldr	r3, [r7, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2200      	movs	r2, #0
 8008620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	685a      	ldr	r2, [r3, #4]
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8008632:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8008634:	2300      	movs	r3, #0
 8008636:	e000      	b.n	800863a <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
  }
  else
  {
    return HAL_BUSY;
 8008638:	2302      	movs	r3, #2
  }
}
 800863a:	4618      	mov	r0, r3
 800863c:	371c      	adds	r7, #28
 800863e:	46bd      	mov	sp, r7
 8008640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008644:	4770      	bx	lr

08008646 <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8008646:	b480      	push	{r7}
 8008648:	b087      	sub	sp, #28
 800864a:	af00      	add	r7, sp, #0
 800864c:	60f8      	str	r0, [r7, #12]
 800864e:	60b9      	str	r1, [r7, #8]
 8008650:	603b      	str	r3, [r7, #0]
 8008652:	4613      	mov	r3, r2
 8008654:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800865c:	b2db      	uxtb	r3, r3
 800865e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008662:	2b28      	cmp	r3, #40	@ 0x28
 8008664:	d15b      	bne.n	800871e <HAL_I2C_Slave_Seq_Receive_IT+0xd8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d002      	beq.n	8008672 <HAL_I2C_Slave_Seq_Receive_IT+0x2c>
 800866c:	88fb      	ldrh	r3, [r7, #6]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d101      	bne.n	8008676 <HAL_I2C_Slave_Seq_Receive_IT+0x30>
    {
      return  HAL_ERROR;
 8008672:	2301      	movs	r3, #1
 8008674:	e054      	b.n	8008720 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800867c:	2b01      	cmp	r3, #1
 800867e:	d101      	bne.n	8008684 <HAL_I2C_Slave_Seq_Receive_IT+0x3e>
 8008680:	2302      	movs	r3, #2
 8008682:	e04d      	b.n	8008720 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2201      	movs	r2, #1
 8008688:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f003 0301 	and.w	r3, r3, #1
 8008696:	2b01      	cmp	r3, #1
 8008698:	d007      	beq.n	80086aa <HAL_I2C_Slave_Seq_Receive_IT+0x64>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	681a      	ldr	r2, [r3, #0]
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f042 0201 	orr.w	r2, r2, #1
 80086a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	681a      	ldr	r2, [r3, #0]
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80086b8:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	222a      	movs	r2, #42	@ 0x2a
 80086be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	2220      	movs	r2, #32
 80086c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	2200      	movs	r2, #0
 80086ce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	68ba      	ldr	r2, [r7, #8]
 80086d4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	88fa      	ldrh	r2, [r7, #6]
 80086da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80086e0:	b29a      	uxth	r2, r3
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	683a      	ldr	r2, [r7, #0]
 80086ea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80086ec:	2300      	movs	r3, #0
 80086ee:	617b      	str	r3, [r7, #20]
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	695b      	ldr	r3, [r3, #20]
 80086f6:	617b      	str	r3, [r7, #20]
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	699b      	ldr	r3, [r3, #24]
 80086fe:	617b      	str	r3, [r7, #20]
 8008700:	697b      	ldr	r3, [r7, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	2200      	movs	r2, #0
 8008706:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	685a      	ldr	r2, [r3, #4]
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8008718:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800871a:	2300      	movs	r3, #0
 800871c:	e000      	b.n	8008720 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
  }
  else
  {
    return HAL_BUSY;
 800871e:	2302      	movs	r3, #2
  }
}
 8008720:	4618      	mov	r0, r3
 8008722:	371c      	adds	r7, #28
 8008724:	46bd      	mov	sp, r7
 8008726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872a:	4770      	bx	lr

0800872c <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 800872c:	b480      	push	{r7}
 800872e:	b083      	sub	sp, #12
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800873a:	b2db      	uxtb	r3, r3
 800873c:	2b20      	cmp	r3, #32
 800873e:	d124      	bne.n	800878a <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2228      	movs	r2, #40	@ 0x28
 8008744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f003 0301 	and.w	r3, r3, #1
 8008752:	2b01      	cmp	r3, #1
 8008754:	d007      	beq.n	8008766 <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	681a      	ldr	r2, [r3, #0]
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f042 0201 	orr.w	r2, r2, #1
 8008764:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	681a      	ldr	r2, [r3, #0]
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008774:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	685a      	ldr	r2, [r3, #4]
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8008784:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8008786:	2300      	movs	r3, #0
 8008788:	e000      	b.n	800878c <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800878a:	2302      	movs	r3, #2
  }
}
 800878c:	4618      	mov	r0, r3
 800878e:	370c      	adds	r7, #12
 8008790:	46bd      	mov	sp, r7
 8008792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008796:	4770      	bx	lr

08008798 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	b088      	sub	sp, #32
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80087a0:	2300      	movs	r3, #0
 80087a2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	685b      	ldr	r3, [r3, #4]
 80087aa:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087b0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80087b8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80087c0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80087c2:	7bfb      	ldrb	r3, [r7, #15]
 80087c4:	2b10      	cmp	r3, #16
 80087c6:	d003      	beq.n	80087d0 <HAL_I2C_EV_IRQHandler+0x38>
 80087c8:	7bfb      	ldrb	r3, [r7, #15]
 80087ca:	2b40      	cmp	r3, #64	@ 0x40
 80087cc:	f040 80c1 	bne.w	8008952 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	699b      	ldr	r3, [r3, #24]
 80087d6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	695b      	ldr	r3, [r3, #20]
 80087de:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80087e0:	69fb      	ldr	r3, [r7, #28]
 80087e2:	f003 0301 	and.w	r3, r3, #1
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d10d      	bne.n	8008806 <HAL_I2C_EV_IRQHandler+0x6e>
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80087f0:	d003      	beq.n	80087fa <HAL_I2C_EV_IRQHandler+0x62>
 80087f2:	693b      	ldr	r3, [r7, #16]
 80087f4:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80087f8:	d101      	bne.n	80087fe <HAL_I2C_EV_IRQHandler+0x66>
 80087fa:	2301      	movs	r3, #1
 80087fc:	e000      	b.n	8008800 <HAL_I2C_EV_IRQHandler+0x68>
 80087fe:	2300      	movs	r3, #0
 8008800:	2b01      	cmp	r3, #1
 8008802:	f000 8132 	beq.w	8008a6a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008806:	69fb      	ldr	r3, [r7, #28]
 8008808:	f003 0301 	and.w	r3, r3, #1
 800880c:	2b00      	cmp	r3, #0
 800880e:	d00c      	beq.n	800882a <HAL_I2C_EV_IRQHandler+0x92>
 8008810:	697b      	ldr	r3, [r7, #20]
 8008812:	0a5b      	lsrs	r3, r3, #9
 8008814:	f003 0301 	and.w	r3, r3, #1
 8008818:	2b00      	cmp	r3, #0
 800881a:	d006      	beq.n	800882a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	f001 fc65 	bl	800a0ec <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	f000 fd69 	bl	80092fa <I2C_Master_SB>
 8008828:	e092      	b.n	8008950 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800882a:	69fb      	ldr	r3, [r7, #28]
 800882c:	08db      	lsrs	r3, r3, #3
 800882e:	f003 0301 	and.w	r3, r3, #1
 8008832:	2b00      	cmp	r3, #0
 8008834:	d009      	beq.n	800884a <HAL_I2C_EV_IRQHandler+0xb2>
 8008836:	697b      	ldr	r3, [r7, #20]
 8008838:	0a5b      	lsrs	r3, r3, #9
 800883a:	f003 0301 	and.w	r3, r3, #1
 800883e:	2b00      	cmp	r3, #0
 8008840:	d003      	beq.n	800884a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8008842:	6878      	ldr	r0, [r7, #4]
 8008844:	f000 fddf 	bl	8009406 <I2C_Master_ADD10>
 8008848:	e082      	b.n	8008950 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800884a:	69fb      	ldr	r3, [r7, #28]
 800884c:	085b      	lsrs	r3, r3, #1
 800884e:	f003 0301 	and.w	r3, r3, #1
 8008852:	2b00      	cmp	r3, #0
 8008854:	d009      	beq.n	800886a <HAL_I2C_EV_IRQHandler+0xd2>
 8008856:	697b      	ldr	r3, [r7, #20]
 8008858:	0a5b      	lsrs	r3, r3, #9
 800885a:	f003 0301 	and.w	r3, r3, #1
 800885e:	2b00      	cmp	r3, #0
 8008860:	d003      	beq.n	800886a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 fdf9 	bl	800945a <I2C_Master_ADDR>
 8008868:	e072      	b.n	8008950 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800886a:	69bb      	ldr	r3, [r7, #24]
 800886c:	089b      	lsrs	r3, r3, #2
 800886e:	f003 0301 	and.w	r3, r3, #1
 8008872:	2b00      	cmp	r3, #0
 8008874:	d03b      	beq.n	80088ee <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	685b      	ldr	r3, [r3, #4]
 800887c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008880:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008884:	f000 80f3 	beq.w	8008a6e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008888:	69fb      	ldr	r3, [r7, #28]
 800888a:	09db      	lsrs	r3, r3, #7
 800888c:	f003 0301 	and.w	r3, r3, #1
 8008890:	2b00      	cmp	r3, #0
 8008892:	d00f      	beq.n	80088b4 <HAL_I2C_EV_IRQHandler+0x11c>
 8008894:	697b      	ldr	r3, [r7, #20]
 8008896:	0a9b      	lsrs	r3, r3, #10
 8008898:	f003 0301 	and.w	r3, r3, #1
 800889c:	2b00      	cmp	r3, #0
 800889e:	d009      	beq.n	80088b4 <HAL_I2C_EV_IRQHandler+0x11c>
 80088a0:	69fb      	ldr	r3, [r7, #28]
 80088a2:	089b      	lsrs	r3, r3, #2
 80088a4:	f003 0301 	and.w	r3, r3, #1
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d103      	bne.n	80088b4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80088ac:	6878      	ldr	r0, [r7, #4]
 80088ae:	f000 f9bd 	bl	8008c2c <I2C_MasterTransmit_TXE>
 80088b2:	e04d      	b.n	8008950 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80088b4:	69fb      	ldr	r3, [r7, #28]
 80088b6:	089b      	lsrs	r3, r3, #2
 80088b8:	f003 0301 	and.w	r3, r3, #1
 80088bc:	2b00      	cmp	r3, #0
 80088be:	f000 80d6 	beq.w	8008a6e <HAL_I2C_EV_IRQHandler+0x2d6>
 80088c2:	697b      	ldr	r3, [r7, #20]
 80088c4:	0a5b      	lsrs	r3, r3, #9
 80088c6:	f003 0301 	and.w	r3, r3, #1
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	f000 80cf 	beq.w	8008a6e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80088d0:	7bbb      	ldrb	r3, [r7, #14]
 80088d2:	2b21      	cmp	r3, #33	@ 0x21
 80088d4:	d103      	bne.n	80088de <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	f000 fa44 	bl	8008d64 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80088dc:	e0c7      	b.n	8008a6e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80088de:	7bfb      	ldrb	r3, [r7, #15]
 80088e0:	2b40      	cmp	r3, #64	@ 0x40
 80088e2:	f040 80c4 	bne.w	8008a6e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f000 fab2 	bl	8008e50 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80088ec:	e0bf      	b.n	8008a6e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	685b      	ldr	r3, [r3, #4]
 80088f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80088f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80088fc:	f000 80b7 	beq.w	8008a6e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008900:	69fb      	ldr	r3, [r7, #28]
 8008902:	099b      	lsrs	r3, r3, #6
 8008904:	f003 0301 	and.w	r3, r3, #1
 8008908:	2b00      	cmp	r3, #0
 800890a:	d00f      	beq.n	800892c <HAL_I2C_EV_IRQHandler+0x194>
 800890c:	697b      	ldr	r3, [r7, #20]
 800890e:	0a9b      	lsrs	r3, r3, #10
 8008910:	f003 0301 	and.w	r3, r3, #1
 8008914:	2b00      	cmp	r3, #0
 8008916:	d009      	beq.n	800892c <HAL_I2C_EV_IRQHandler+0x194>
 8008918:	69fb      	ldr	r3, [r7, #28]
 800891a:	089b      	lsrs	r3, r3, #2
 800891c:	f003 0301 	and.w	r3, r3, #1
 8008920:	2b00      	cmp	r3, #0
 8008922:	d103      	bne.n	800892c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	f000 fb2b 	bl	8008f80 <I2C_MasterReceive_RXNE>
 800892a:	e011      	b.n	8008950 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800892c:	69fb      	ldr	r3, [r7, #28]
 800892e:	089b      	lsrs	r3, r3, #2
 8008930:	f003 0301 	and.w	r3, r3, #1
 8008934:	2b00      	cmp	r3, #0
 8008936:	f000 809a 	beq.w	8008a6e <HAL_I2C_EV_IRQHandler+0x2d6>
 800893a:	697b      	ldr	r3, [r7, #20]
 800893c:	0a5b      	lsrs	r3, r3, #9
 800893e:	f003 0301 	and.w	r3, r3, #1
 8008942:	2b00      	cmp	r3, #0
 8008944:	f000 8093 	beq.w	8008a6e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8008948:	6878      	ldr	r0, [r7, #4]
 800894a:	f000 fbe1 	bl	8009110 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800894e:	e08e      	b.n	8008a6e <HAL_I2C_EV_IRQHandler+0x2d6>
 8008950:	e08d      	b.n	8008a6e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008956:	2b00      	cmp	r3, #0
 8008958:	d004      	beq.n	8008964 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	695b      	ldr	r3, [r3, #20]
 8008960:	61fb      	str	r3, [r7, #28]
 8008962:	e007      	b.n	8008974 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	699b      	ldr	r3, [r3, #24]
 800896a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	695b      	ldr	r3, [r3, #20]
 8008972:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008974:	69fb      	ldr	r3, [r7, #28]
 8008976:	085b      	lsrs	r3, r3, #1
 8008978:	f003 0301 	and.w	r3, r3, #1
 800897c:	2b00      	cmp	r3, #0
 800897e:	d012      	beq.n	80089a6 <HAL_I2C_EV_IRQHandler+0x20e>
 8008980:	697b      	ldr	r3, [r7, #20]
 8008982:	0a5b      	lsrs	r3, r3, #9
 8008984:	f003 0301 	and.w	r3, r3, #1
 8008988:	2b00      	cmp	r3, #0
 800898a:	d00c      	beq.n	80089a6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008990:	2b00      	cmp	r3, #0
 8008992:	d003      	beq.n	800899c <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	699b      	ldr	r3, [r3, #24]
 800899a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800899c:	69b9      	ldr	r1, [r7, #24]
 800899e:	6878      	ldr	r0, [r7, #4]
 80089a0:	f000 ffaa 	bl	80098f8 <I2C_Slave_ADDR>
 80089a4:	e066      	b.n	8008a74 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80089a6:	69fb      	ldr	r3, [r7, #28]
 80089a8:	091b      	lsrs	r3, r3, #4
 80089aa:	f003 0301 	and.w	r3, r3, #1
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d009      	beq.n	80089c6 <HAL_I2C_EV_IRQHandler+0x22e>
 80089b2:	697b      	ldr	r3, [r7, #20]
 80089b4:	0a5b      	lsrs	r3, r3, #9
 80089b6:	f003 0301 	and.w	r3, r3, #1
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d003      	beq.n	80089c6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f000 ffe4 	bl	800998c <I2C_Slave_STOPF>
 80089c4:	e056      	b.n	8008a74 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80089c6:	7bbb      	ldrb	r3, [r7, #14]
 80089c8:	2b21      	cmp	r3, #33	@ 0x21
 80089ca:	d002      	beq.n	80089d2 <HAL_I2C_EV_IRQHandler+0x23a>
 80089cc:	7bbb      	ldrb	r3, [r7, #14]
 80089ce:	2b29      	cmp	r3, #41	@ 0x29
 80089d0:	d125      	bne.n	8008a1e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80089d2:	69fb      	ldr	r3, [r7, #28]
 80089d4:	09db      	lsrs	r3, r3, #7
 80089d6:	f003 0301 	and.w	r3, r3, #1
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d00f      	beq.n	80089fe <HAL_I2C_EV_IRQHandler+0x266>
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	0a9b      	lsrs	r3, r3, #10
 80089e2:	f003 0301 	and.w	r3, r3, #1
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d009      	beq.n	80089fe <HAL_I2C_EV_IRQHandler+0x266>
 80089ea:	69fb      	ldr	r3, [r7, #28]
 80089ec:	089b      	lsrs	r3, r3, #2
 80089ee:	f003 0301 	and.w	r3, r3, #1
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d103      	bne.n	80089fe <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80089f6:	6878      	ldr	r0, [r7, #4]
 80089f8:	f000 fec0 	bl	800977c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80089fc:	e039      	b.n	8008a72 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80089fe:	69fb      	ldr	r3, [r7, #28]
 8008a00:	089b      	lsrs	r3, r3, #2
 8008a02:	f003 0301 	and.w	r3, r3, #1
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d033      	beq.n	8008a72 <HAL_I2C_EV_IRQHandler+0x2da>
 8008a0a:	697b      	ldr	r3, [r7, #20]
 8008a0c:	0a5b      	lsrs	r3, r3, #9
 8008a0e:	f003 0301 	and.w	r3, r3, #1
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d02d      	beq.n	8008a72 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f000 feed 	bl	80097f6 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008a1c:	e029      	b.n	8008a72 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008a1e:	69fb      	ldr	r3, [r7, #28]
 8008a20:	099b      	lsrs	r3, r3, #6
 8008a22:	f003 0301 	and.w	r3, r3, #1
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d00f      	beq.n	8008a4a <HAL_I2C_EV_IRQHandler+0x2b2>
 8008a2a:	697b      	ldr	r3, [r7, #20]
 8008a2c:	0a9b      	lsrs	r3, r3, #10
 8008a2e:	f003 0301 	and.w	r3, r3, #1
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d009      	beq.n	8008a4a <HAL_I2C_EV_IRQHandler+0x2b2>
 8008a36:	69fb      	ldr	r3, [r7, #28]
 8008a38:	089b      	lsrs	r3, r3, #2
 8008a3a:	f003 0301 	and.w	r3, r3, #1
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d103      	bne.n	8008a4a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f000 fef8 	bl	8009838 <I2C_SlaveReceive_RXNE>
 8008a48:	e014      	b.n	8008a74 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008a4a:	69fb      	ldr	r3, [r7, #28]
 8008a4c:	089b      	lsrs	r3, r3, #2
 8008a4e:	f003 0301 	and.w	r3, r3, #1
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d00e      	beq.n	8008a74 <HAL_I2C_EV_IRQHandler+0x2dc>
 8008a56:	697b      	ldr	r3, [r7, #20]
 8008a58:	0a5b      	lsrs	r3, r3, #9
 8008a5a:	f003 0301 	and.w	r3, r3, #1
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d008      	beq.n	8008a74 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f000 ff26 	bl	80098b4 <I2C_SlaveReceive_BTF>
 8008a68:	e004      	b.n	8008a74 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8008a6a:	bf00      	nop
 8008a6c:	e002      	b.n	8008a74 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008a6e:	bf00      	nop
 8008a70:	e000      	b.n	8008a74 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008a72:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8008a74:	3720      	adds	r7, #32
 8008a76:	46bd      	mov	sp, r7
 8008a78:	bd80      	pop	{r7, pc}

08008a7a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008a7a:	b580      	push	{r7, lr}
 8008a7c:	b08a      	sub	sp, #40	@ 0x28
 8008a7e:	af00      	add	r7, sp, #0
 8008a80:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	695b      	ldr	r3, [r3, #20]
 8008a88:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	685b      	ldr	r3, [r3, #4]
 8008a90:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8008a92:	2300      	movs	r3, #0
 8008a94:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008a9c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008a9e:	6a3b      	ldr	r3, [r7, #32]
 8008aa0:	0a1b      	lsrs	r3, r3, #8
 8008aa2:	f003 0301 	and.w	r3, r3, #1
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d00e      	beq.n	8008ac8 <HAL_I2C_ER_IRQHandler+0x4e>
 8008aaa:	69fb      	ldr	r3, [r7, #28]
 8008aac:	0a1b      	lsrs	r3, r3, #8
 8008aae:	f003 0301 	and.w	r3, r3, #1
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d008      	beq.n	8008ac8 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8008ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ab8:	f043 0301 	orr.w	r3, r3, #1
 8008abc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008ac6:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008ac8:	6a3b      	ldr	r3, [r7, #32]
 8008aca:	0a5b      	lsrs	r3, r3, #9
 8008acc:	f003 0301 	and.w	r3, r3, #1
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d00e      	beq.n	8008af2 <HAL_I2C_ER_IRQHandler+0x78>
 8008ad4:	69fb      	ldr	r3, [r7, #28]
 8008ad6:	0a1b      	lsrs	r3, r3, #8
 8008ad8:	f003 0301 	and.w	r3, r3, #1
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d008      	beq.n	8008af2 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8008ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ae2:	f043 0302 	orr.w	r3, r3, #2
 8008ae6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8008af0:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008af2:	6a3b      	ldr	r3, [r7, #32]
 8008af4:	0a9b      	lsrs	r3, r3, #10
 8008af6:	f003 0301 	and.w	r3, r3, #1
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d03f      	beq.n	8008b7e <HAL_I2C_ER_IRQHandler+0x104>
 8008afe:	69fb      	ldr	r3, [r7, #28]
 8008b00:	0a1b      	lsrs	r3, r3, #8
 8008b02:	f003 0301 	and.w	r3, r3, #1
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d039      	beq.n	8008b7e <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8008b0a:	7efb      	ldrb	r3, [r7, #27]
 8008b0c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b12:	b29b      	uxth	r3, r3
 8008b14:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008b1c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b22:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8008b24:	7ebb      	ldrb	r3, [r7, #26]
 8008b26:	2b20      	cmp	r3, #32
 8008b28:	d112      	bne.n	8008b50 <HAL_I2C_ER_IRQHandler+0xd6>
 8008b2a:	697b      	ldr	r3, [r7, #20]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d10f      	bne.n	8008b50 <HAL_I2C_ER_IRQHandler+0xd6>
 8008b30:	7cfb      	ldrb	r3, [r7, #19]
 8008b32:	2b21      	cmp	r3, #33	@ 0x21
 8008b34:	d008      	beq.n	8008b48 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8008b36:	7cfb      	ldrb	r3, [r7, #19]
 8008b38:	2b29      	cmp	r3, #41	@ 0x29
 8008b3a:	d005      	beq.n	8008b48 <HAL_I2C_ER_IRQHandler+0xce>
 8008b3c:	7cfb      	ldrb	r3, [r7, #19]
 8008b3e:	2b28      	cmp	r3, #40	@ 0x28
 8008b40:	d106      	bne.n	8008b50 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	2b21      	cmp	r3, #33	@ 0x21
 8008b46:	d103      	bne.n	8008b50 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f001 f84f 	bl	8009bec <I2C_Slave_AF>
 8008b4e:	e016      	b.n	8008b7e <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008b58:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8008b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b5c:	f043 0304 	orr.w	r3, r3, #4
 8008b60:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8008b62:	7efb      	ldrb	r3, [r7, #27]
 8008b64:	2b10      	cmp	r3, #16
 8008b66:	d002      	beq.n	8008b6e <HAL_I2C_ER_IRQHandler+0xf4>
 8008b68:	7efb      	ldrb	r3, [r7, #27]
 8008b6a:	2b40      	cmp	r3, #64	@ 0x40
 8008b6c:	d107      	bne.n	8008b7e <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	681a      	ldr	r2, [r3, #0]
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b7c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008b7e:	6a3b      	ldr	r3, [r7, #32]
 8008b80:	0adb      	lsrs	r3, r3, #11
 8008b82:	f003 0301 	and.w	r3, r3, #1
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d00e      	beq.n	8008ba8 <HAL_I2C_ER_IRQHandler+0x12e>
 8008b8a:	69fb      	ldr	r3, [r7, #28]
 8008b8c:	0a1b      	lsrs	r3, r3, #8
 8008b8e:	f003 0301 	and.w	r3, r3, #1
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d008      	beq.n	8008ba8 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8008b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b98:	f043 0308 	orr.w	r3, r3, #8
 8008b9c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8008ba6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8008ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d008      	beq.n	8008bc0 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bb4:	431a      	orrs	r2, r3
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8008bba:	6878      	ldr	r0, [r7, #4]
 8008bbc:	f001 f88a 	bl	8009cd4 <I2C_ITError>
  }
}
 8008bc0:	bf00      	nop
 8008bc2:	3728      	adds	r7, #40	@ 0x28
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd80      	pop	{r7, pc}

08008bc8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008bc8:	b480      	push	{r7}
 8008bca:	b083      	sub	sp, #12
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8008bd0:	bf00      	nop
 8008bd2:	370c      	adds	r7, #12
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bda:	4770      	bx	lr

08008bdc <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b083      	sub	sp, #12
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8008be4:	bf00      	nop
 8008be6:	370c      	adds	r7, #12
 8008be8:	46bd      	mov	sp, r7
 8008bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bee:	4770      	bx	lr

08008bf0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008bf0:	b480      	push	{r7}
 8008bf2:	b083      	sub	sp, #12
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8008bf8:	bf00      	nop
 8008bfa:	370c      	adds	r7, #12
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c02:	4770      	bx	lr

08008c04 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008c04:	b480      	push	{r7}
 8008c06:	b083      	sub	sp, #12
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8008c0c:	bf00      	nop
 8008c0e:	370c      	adds	r7, #12
 8008c10:	46bd      	mov	sp, r7
 8008c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c16:	4770      	bx	lr

08008c18 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008c18:	b480      	push	{r7}
 8008c1a:	b083      	sub	sp, #12
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8008c20:	bf00      	nop
 8008c22:	370c      	adds	r7, #12
 8008c24:	46bd      	mov	sp, r7
 8008c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2a:	4770      	bx	lr

08008c2c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b084      	sub	sp, #16
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008c3a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008c42:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c48:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d150      	bne.n	8008cf4 <I2C_MasterTransmit_TXE+0xc8>
 8008c52:	7bfb      	ldrb	r3, [r7, #15]
 8008c54:	2b21      	cmp	r3, #33	@ 0x21
 8008c56:	d14d      	bne.n	8008cf4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	2b08      	cmp	r3, #8
 8008c5c:	d01d      	beq.n	8008c9a <I2C_MasterTransmit_TXE+0x6e>
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	2b20      	cmp	r3, #32
 8008c62:	d01a      	beq.n	8008c9a <I2C_MasterTransmit_TXE+0x6e>
 8008c64:	68bb      	ldr	r3, [r7, #8]
 8008c66:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008c6a:	d016      	beq.n	8008c9a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	685a      	ldr	r2, [r3, #4]
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008c7a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2211      	movs	r2, #17
 8008c80:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	2200      	movs	r2, #0
 8008c86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2220      	movs	r2, #32
 8008c8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f7ff ff98 	bl	8008bc8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008c98:	e060      	b.n	8008d5c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	685a      	ldr	r2, [r3, #4]
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008ca8:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	681a      	ldr	r2, [r3, #0]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008cb8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2220      	movs	r2, #32
 8008cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008cce:	b2db      	uxtb	r3, r3
 8008cd0:	2b40      	cmp	r3, #64	@ 0x40
 8008cd2:	d107      	bne.n	8008ce4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f7ff ff87 	bl	8008bf0 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008ce2:	e03b      	b.n	8008d5c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f7ff ff6b 	bl	8008bc8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008cf2:	e033      	b.n	8008d5c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8008cf4:	7bfb      	ldrb	r3, [r7, #15]
 8008cf6:	2b21      	cmp	r3, #33	@ 0x21
 8008cf8:	d005      	beq.n	8008d06 <I2C_MasterTransmit_TXE+0xda>
 8008cfa:	7bbb      	ldrb	r3, [r7, #14]
 8008cfc:	2b40      	cmp	r3, #64	@ 0x40
 8008cfe:	d12d      	bne.n	8008d5c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8008d00:	7bfb      	ldrb	r3, [r7, #15]
 8008d02:	2b22      	cmp	r3, #34	@ 0x22
 8008d04:	d12a      	bne.n	8008d5c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d0a:	b29b      	uxth	r3, r3
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d108      	bne.n	8008d22 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	685a      	ldr	r2, [r3, #4]
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008d1e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8008d20:	e01c      	b.n	8008d5c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008d28:	b2db      	uxtb	r3, r3
 8008d2a:	2b40      	cmp	r3, #64	@ 0x40
 8008d2c:	d103      	bne.n	8008d36 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8008d2e:	6878      	ldr	r0, [r7, #4]
 8008d30:	f000 f88e 	bl	8008e50 <I2C_MemoryTransmit_TXE_BTF>
}
 8008d34:	e012      	b.n	8008d5c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d3a:	781a      	ldrb	r2, [r3, #0]
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d46:	1c5a      	adds	r2, r3, #1
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d50:	b29b      	uxth	r3, r3
 8008d52:	3b01      	subs	r3, #1
 8008d54:	b29a      	uxth	r2, r3
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008d5a:	e7ff      	b.n	8008d5c <I2C_MasterTransmit_TXE+0x130>
 8008d5c:	bf00      	nop
 8008d5e:	3710      	adds	r7, #16
 8008d60:	46bd      	mov	sp, r7
 8008d62:	bd80      	pop	{r7, pc}

08008d64 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b084      	sub	sp, #16
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d70:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d78:	b2db      	uxtb	r3, r3
 8008d7a:	2b21      	cmp	r3, #33	@ 0x21
 8008d7c:	d164      	bne.n	8008e48 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d82:	b29b      	uxth	r3, r3
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d012      	beq.n	8008dae <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d8c:	781a      	ldrb	r2, [r3, #0]
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d98:	1c5a      	adds	r2, r3, #1
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008da2:	b29b      	uxth	r3, r3
 8008da4:	3b01      	subs	r3, #1
 8008da6:	b29a      	uxth	r2, r3
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8008dac:	e04c      	b.n	8008e48 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	2b08      	cmp	r3, #8
 8008db2:	d01d      	beq.n	8008df0 <I2C_MasterTransmit_BTF+0x8c>
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	2b20      	cmp	r3, #32
 8008db8:	d01a      	beq.n	8008df0 <I2C_MasterTransmit_BTF+0x8c>
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008dc0:	d016      	beq.n	8008df0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	685a      	ldr	r2, [r3, #4]
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008dd0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2211      	movs	r2, #17
 8008dd6:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2220      	movs	r2, #32
 8008de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	f7ff feed 	bl	8008bc8 <HAL_I2C_MasterTxCpltCallback>
}
 8008dee:	e02b      	b.n	8008e48 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	685a      	ldr	r2, [r3, #4]
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008dfe:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	681a      	ldr	r2, [r3, #0]
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008e0e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2200      	movs	r2, #0
 8008e14:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2220      	movs	r2, #32
 8008e1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008e24:	b2db      	uxtb	r3, r3
 8008e26:	2b40      	cmp	r3, #64	@ 0x40
 8008e28:	d107      	bne.n	8008e3a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8008e32:	6878      	ldr	r0, [r7, #4]
 8008e34:	f7ff fedc 	bl	8008bf0 <HAL_I2C_MemTxCpltCallback>
}
 8008e38:	e006      	b.n	8008e48 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	f7ff fec0 	bl	8008bc8 <HAL_I2C_MasterTxCpltCallback>
}
 8008e48:	bf00      	nop
 8008e4a:	3710      	adds	r7, #16
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bd80      	pop	{r7, pc}

08008e50 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b084      	sub	sp, #16
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008e5e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d11d      	bne.n	8008ea4 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e6c:	2b01      	cmp	r3, #1
 8008e6e:	d10b      	bne.n	8008e88 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e74:	b2da      	uxtb	r2, r3
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e80:	1c9a      	adds	r2, r3, #2
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8008e86:	e077      	b.n	8008f78 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e8c:	b29b      	uxth	r3, r3
 8008e8e:	121b      	asrs	r3, r3, #8
 8008e90:	b2da      	uxtb	r2, r3
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e9c:	1c5a      	adds	r2, r3, #1
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008ea2:	e069      	b.n	8008f78 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ea8:	2b01      	cmp	r3, #1
 8008eaa:	d10b      	bne.n	8008ec4 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008eb0:	b2da      	uxtb	r2, r3
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ebc:	1c5a      	adds	r2, r3, #1
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008ec2:	e059      	b.n	8008f78 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ec8:	2b02      	cmp	r3, #2
 8008eca:	d152      	bne.n	8008f72 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8008ecc:	7bfb      	ldrb	r3, [r7, #15]
 8008ece:	2b22      	cmp	r3, #34	@ 0x22
 8008ed0:	d10d      	bne.n	8008eee <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	681a      	ldr	r2, [r3, #0]
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008ee0:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ee6:	1c5a      	adds	r2, r3, #1
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008eec:	e044      	b.n	8008f78 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ef2:	b29b      	uxth	r3, r3
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d015      	beq.n	8008f24 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8008ef8:	7bfb      	ldrb	r3, [r7, #15]
 8008efa:	2b21      	cmp	r3, #33	@ 0x21
 8008efc:	d112      	bne.n	8008f24 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f02:	781a      	ldrb	r2, [r3, #0]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f0e:	1c5a      	adds	r2, r3, #1
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f18:	b29b      	uxth	r3, r3
 8008f1a:	3b01      	subs	r3, #1
 8008f1c:	b29a      	uxth	r2, r3
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008f22:	e029      	b.n	8008f78 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f28:	b29b      	uxth	r3, r3
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d124      	bne.n	8008f78 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8008f2e:	7bfb      	ldrb	r3, [r7, #15]
 8008f30:	2b21      	cmp	r3, #33	@ 0x21
 8008f32:	d121      	bne.n	8008f78 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	685a      	ldr	r2, [r3, #4]
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008f42:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	681a      	ldr	r2, [r3, #0]
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008f52:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2200      	movs	r2, #0
 8008f58:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2220      	movs	r2, #32
 8008f5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2200      	movs	r2, #0
 8008f66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	f7ff fe40 	bl	8008bf0 <HAL_I2C_MemTxCpltCallback>
}
 8008f70:	e002      	b.n	8008f78 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f7ff fadf 	bl	8008536 <I2C_Flush_DR>
}
 8008f78:	bf00      	nop
 8008f7a:	3710      	adds	r7, #16
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}

08008f80 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b084      	sub	sp, #16
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008f8e:	b2db      	uxtb	r3, r3
 8008f90:	2b22      	cmp	r3, #34	@ 0x22
 8008f92:	f040 80b9 	bne.w	8009108 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f9a:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008fa0:	b29b      	uxth	r3, r3
 8008fa2:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	2b03      	cmp	r3, #3
 8008fa8:	d921      	bls.n	8008fee <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	691a      	ldr	r2, [r3, #16]
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fb4:	b2d2      	uxtb	r2, r2
 8008fb6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fbc:	1c5a      	adds	r2, r3, #1
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008fc6:	b29b      	uxth	r3, r3
 8008fc8:	3b01      	subs	r3, #1
 8008fca:	b29a      	uxth	r2, r3
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008fd4:	b29b      	uxth	r3, r3
 8008fd6:	2b03      	cmp	r3, #3
 8008fd8:	f040 8096 	bne.w	8009108 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	685a      	ldr	r2, [r3, #4]
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008fea:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8008fec:	e08c      	b.n	8009108 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ff2:	2b02      	cmp	r3, #2
 8008ff4:	d07f      	beq.n	80090f6 <I2C_MasterReceive_RXNE+0x176>
 8008ff6:	68bb      	ldr	r3, [r7, #8]
 8008ff8:	2b01      	cmp	r3, #1
 8008ffa:	d002      	beq.n	8009002 <I2C_MasterReceive_RXNE+0x82>
 8008ffc:	68bb      	ldr	r3, [r7, #8]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d179      	bne.n	80090f6 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f001 f840 	bl	800a088 <I2C_WaitOnSTOPRequestThroughIT>
 8009008:	4603      	mov	r3, r0
 800900a:	2b00      	cmp	r3, #0
 800900c:	d14c      	bne.n	80090a8 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	681a      	ldr	r2, [r3, #0]
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800901c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	685a      	ldr	r2, [r3, #4]
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800902c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	691a      	ldr	r2, [r3, #16]
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009038:	b2d2      	uxtb	r2, r2
 800903a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009040:	1c5a      	adds	r2, r3, #1
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800904a:	b29b      	uxth	r3, r3
 800904c:	3b01      	subs	r3, #1
 800904e:	b29a      	uxth	r2, r3
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2220      	movs	r2, #32
 8009058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009062:	b2db      	uxtb	r3, r3
 8009064:	2b40      	cmp	r3, #64	@ 0x40
 8009066:	d10a      	bne.n	800907e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2200      	movs	r2, #0
 800906c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2200      	movs	r2, #0
 8009074:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8009076:	6878      	ldr	r0, [r7, #4]
 8009078:	f7ff fdc4 	bl	8008c04 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800907c:	e044      	b.n	8009108 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2200      	movs	r2, #0
 8009082:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	2b08      	cmp	r3, #8
 800908a:	d002      	beq.n	8009092 <I2C_MasterReceive_RXNE+0x112>
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	2b20      	cmp	r3, #32
 8009090:	d103      	bne.n	800909a <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2200      	movs	r2, #0
 8009096:	631a      	str	r2, [r3, #48]	@ 0x30
 8009098:	e002      	b.n	80090a0 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2212      	movs	r2, #18
 800909e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f7ff fd9b 	bl	8008bdc <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80090a6:	e02f      	b.n	8009108 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	685a      	ldr	r2, [r3, #4]
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80090b6:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	691a      	ldr	r2, [r3, #16]
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090c2:	b2d2      	uxtb	r2, r2
 80090c4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090ca:	1c5a      	adds	r2, r3, #1
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090d4:	b29b      	uxth	r3, r3
 80090d6:	3b01      	subs	r3, #1
 80090d8:	b29a      	uxth	r2, r3
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2220      	movs	r2, #32
 80090e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2200      	movs	r2, #0
 80090ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80090ee:	6878      	ldr	r0, [r7, #4]
 80090f0:	f7fb f87e 	bl	80041f0 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80090f4:	e008      	b.n	8009108 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	685a      	ldr	r2, [r3, #4]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009104:	605a      	str	r2, [r3, #4]
}
 8009106:	e7ff      	b.n	8009108 <I2C_MasterReceive_RXNE+0x188>
 8009108:	bf00      	nop
 800910a:	3710      	adds	r7, #16
 800910c:	46bd      	mov	sp, r7
 800910e:	bd80      	pop	{r7, pc}

08009110 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b084      	sub	sp, #16
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800911c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009122:	b29b      	uxth	r3, r3
 8009124:	2b04      	cmp	r3, #4
 8009126:	d11b      	bne.n	8009160 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	685a      	ldr	r2, [r3, #4]
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009136:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	691a      	ldr	r2, [r3, #16]
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009142:	b2d2      	uxtb	r2, r2
 8009144:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800914a:	1c5a      	adds	r2, r3, #1
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009154:	b29b      	uxth	r3, r3
 8009156:	3b01      	subs	r3, #1
 8009158:	b29a      	uxth	r2, r3
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800915e:	e0c8      	b.n	80092f2 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009164:	b29b      	uxth	r3, r3
 8009166:	2b03      	cmp	r3, #3
 8009168:	d129      	bne.n	80091be <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	685a      	ldr	r2, [r3, #4]
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009178:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	2b04      	cmp	r3, #4
 800917e:	d00a      	beq.n	8009196 <I2C_MasterReceive_BTF+0x86>
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	2b02      	cmp	r3, #2
 8009184:	d007      	beq.n	8009196 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	681a      	ldr	r2, [r3, #0]
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009194:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	691a      	ldr	r2, [r3, #16]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091a0:	b2d2      	uxtb	r2, r2
 80091a2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091a8:	1c5a      	adds	r2, r3, #1
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091b2:	b29b      	uxth	r3, r3
 80091b4:	3b01      	subs	r3, #1
 80091b6:	b29a      	uxth	r2, r3
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80091bc:	e099      	b.n	80092f2 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091c2:	b29b      	uxth	r3, r3
 80091c4:	2b02      	cmp	r3, #2
 80091c6:	f040 8081 	bne.w	80092cc <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	2b01      	cmp	r3, #1
 80091ce:	d002      	beq.n	80091d6 <I2C_MasterReceive_BTF+0xc6>
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	2b10      	cmp	r3, #16
 80091d4:	d108      	bne.n	80091e8 <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	681a      	ldr	r2, [r3, #0]
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80091e4:	601a      	str	r2, [r3, #0]
 80091e6:	e019      	b.n	800921c <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	2b04      	cmp	r3, #4
 80091ec:	d002      	beq.n	80091f4 <I2C_MasterReceive_BTF+0xe4>
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	2b02      	cmp	r3, #2
 80091f2:	d108      	bne.n	8009206 <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	681a      	ldr	r2, [r3, #0]
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009202:	601a      	str	r2, [r3, #0]
 8009204:	e00a      	b.n	800921c <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	2b10      	cmp	r3, #16
 800920a:	d007      	beq.n	800921c <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	681a      	ldr	r2, [r3, #0]
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800921a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	691a      	ldr	r2, [r3, #16]
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009226:	b2d2      	uxtb	r2, r2
 8009228:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800922e:	1c5a      	adds	r2, r3, #1
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009238:	b29b      	uxth	r3, r3
 800923a:	3b01      	subs	r3, #1
 800923c:	b29a      	uxth	r2, r3
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	691a      	ldr	r2, [r3, #16]
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800924c:	b2d2      	uxtb	r2, r2
 800924e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009254:	1c5a      	adds	r2, r3, #1
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800925e:	b29b      	uxth	r3, r3
 8009260:	3b01      	subs	r3, #1
 8009262:	b29a      	uxth	r2, r3
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	685a      	ldr	r2, [r3, #4]
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8009276:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2220      	movs	r2, #32
 800927c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009286:	b2db      	uxtb	r3, r3
 8009288:	2b40      	cmp	r3, #64	@ 0x40
 800928a:	d10a      	bne.n	80092a2 <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2200      	movs	r2, #0
 8009290:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2200      	movs	r2, #0
 8009298:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f7ff fcb2 	bl	8008c04 <HAL_I2C_MemRxCpltCallback>
}
 80092a0:	e027      	b.n	80092f2 <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2200      	movs	r2, #0
 80092a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	2b08      	cmp	r3, #8
 80092ae:	d002      	beq.n	80092b6 <I2C_MasterReceive_BTF+0x1a6>
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	2b20      	cmp	r3, #32
 80092b4:	d103      	bne.n	80092be <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2200      	movs	r2, #0
 80092ba:	631a      	str	r2, [r3, #48]	@ 0x30
 80092bc:	e002      	b.n	80092c4 <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	2212      	movs	r2, #18
 80092c2:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80092c4:	6878      	ldr	r0, [r7, #4]
 80092c6:	f7ff fc89 	bl	8008bdc <HAL_I2C_MasterRxCpltCallback>
}
 80092ca:	e012      	b.n	80092f2 <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	691a      	ldr	r2, [r3, #16]
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092d6:	b2d2      	uxtb	r2, r2
 80092d8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092de:	1c5a      	adds	r2, r3, #1
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092e8:	b29b      	uxth	r3, r3
 80092ea:	3b01      	subs	r3, #1
 80092ec:	b29a      	uxth	r2, r3
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80092f2:	bf00      	nop
 80092f4:	3710      	adds	r7, #16
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}

080092fa <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80092fa:	b480      	push	{r7}
 80092fc:	b083      	sub	sp, #12
 80092fe:	af00      	add	r7, sp, #0
 8009300:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009308:	b2db      	uxtb	r3, r3
 800930a:	2b40      	cmp	r3, #64	@ 0x40
 800930c:	d117      	bne.n	800933e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009312:	2b00      	cmp	r3, #0
 8009314:	d109      	bne.n	800932a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800931a:	b2db      	uxtb	r3, r3
 800931c:	461a      	mov	r2, r3
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8009326:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8009328:	e067      	b.n	80093fa <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800932e:	b2db      	uxtb	r3, r3
 8009330:	f043 0301 	orr.w	r3, r3, #1
 8009334:	b2da      	uxtb	r2, r3
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	611a      	str	r2, [r3, #16]
}
 800933c:	e05d      	b.n	80093fa <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	691b      	ldr	r3, [r3, #16]
 8009342:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009346:	d133      	bne.n	80093b0 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800934e:	b2db      	uxtb	r3, r3
 8009350:	2b21      	cmp	r3, #33	@ 0x21
 8009352:	d109      	bne.n	8009368 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009358:	b2db      	uxtb	r3, r3
 800935a:	461a      	mov	r2, r3
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8009364:	611a      	str	r2, [r3, #16]
 8009366:	e008      	b.n	800937a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800936c:	b2db      	uxtb	r3, r3
 800936e:	f043 0301 	orr.w	r3, r3, #1
 8009372:	b2da      	uxtb	r2, r3
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800937e:	2b00      	cmp	r3, #0
 8009380:	d004      	beq.n	800938c <I2C_Master_SB+0x92>
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009386:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009388:	2b00      	cmp	r3, #0
 800938a:	d108      	bne.n	800939e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009390:	2b00      	cmp	r3, #0
 8009392:	d032      	beq.n	80093fa <I2C_Master_SB+0x100>
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009398:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800939a:	2b00      	cmp	r3, #0
 800939c:	d02d      	beq.n	80093fa <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	685a      	ldr	r2, [r3, #4]
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80093ac:	605a      	str	r2, [r3, #4]
}
 80093ae:	e024      	b.n	80093fa <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d10e      	bne.n	80093d6 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093bc:	b29b      	uxth	r3, r3
 80093be:	11db      	asrs	r3, r3, #7
 80093c0:	b2db      	uxtb	r3, r3
 80093c2:	f003 0306 	and.w	r3, r3, #6
 80093c6:	b2db      	uxtb	r3, r3
 80093c8:	f063 030f 	orn	r3, r3, #15
 80093cc:	b2da      	uxtb	r2, r3
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	611a      	str	r2, [r3, #16]
}
 80093d4:	e011      	b.n	80093fa <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093da:	2b01      	cmp	r3, #1
 80093dc:	d10d      	bne.n	80093fa <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093e2:	b29b      	uxth	r3, r3
 80093e4:	11db      	asrs	r3, r3, #7
 80093e6:	b2db      	uxtb	r3, r3
 80093e8:	f003 0306 	and.w	r3, r3, #6
 80093ec:	b2db      	uxtb	r3, r3
 80093ee:	f063 030e 	orn	r3, r3, #14
 80093f2:	b2da      	uxtb	r2, r3
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	611a      	str	r2, [r3, #16]
}
 80093fa:	bf00      	nop
 80093fc:	370c      	adds	r7, #12
 80093fe:	46bd      	mov	sp, r7
 8009400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009404:	4770      	bx	lr

08009406 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8009406:	b480      	push	{r7}
 8009408:	b083      	sub	sp, #12
 800940a:	af00      	add	r7, sp, #0
 800940c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009412:	b2da      	uxtb	r2, r3
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800941e:	2b00      	cmp	r3, #0
 8009420:	d004      	beq.n	800942c <I2C_Master_ADD10+0x26>
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009426:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009428:	2b00      	cmp	r3, #0
 800942a:	d108      	bne.n	800943e <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009430:	2b00      	cmp	r3, #0
 8009432:	d00c      	beq.n	800944e <I2C_Master_ADD10+0x48>
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009438:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800943a:	2b00      	cmp	r3, #0
 800943c:	d007      	beq.n	800944e <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	685a      	ldr	r2, [r3, #4]
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800944c:	605a      	str	r2, [r3, #4]
  }
}
 800944e:	bf00      	nop
 8009450:	370c      	adds	r7, #12
 8009452:	46bd      	mov	sp, r7
 8009454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009458:	4770      	bx	lr

0800945a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800945a:	b480      	push	{r7}
 800945c:	b091      	sub	sp, #68	@ 0x44
 800945e:	af00      	add	r7, sp, #0
 8009460:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009468:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009470:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009476:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800947e:	b2db      	uxtb	r3, r3
 8009480:	2b22      	cmp	r3, #34	@ 0x22
 8009482:	f040 8169 	bne.w	8009758 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800948a:	2b00      	cmp	r3, #0
 800948c:	d10f      	bne.n	80094ae <I2C_Master_ADDR+0x54>
 800948e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009492:	2b40      	cmp	r3, #64	@ 0x40
 8009494:	d10b      	bne.n	80094ae <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009496:	2300      	movs	r3, #0
 8009498:	633b      	str	r3, [r7, #48]	@ 0x30
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	695b      	ldr	r3, [r3, #20]
 80094a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	699b      	ldr	r3, [r3, #24]
 80094a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80094aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094ac:	e160      	b.n	8009770 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d11d      	bne.n	80094f2 <I2C_Master_ADDR+0x98>
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	691b      	ldr	r3, [r3, #16]
 80094ba:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80094be:	d118      	bne.n	80094f2 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80094c0:	2300      	movs	r3, #0
 80094c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	695b      	ldr	r3, [r3, #20]
 80094ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	699b      	ldr	r3, [r3, #24]
 80094d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80094d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	681a      	ldr	r2, [r3, #0]
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80094e4:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094ea:	1c5a      	adds	r2, r3, #1
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	651a      	str	r2, [r3, #80]	@ 0x50
 80094f0:	e13e      	b.n	8009770 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80094f6:	b29b      	uxth	r3, r3
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d113      	bne.n	8009524 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80094fc:	2300      	movs	r3, #0
 80094fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	695b      	ldr	r3, [r3, #20]
 8009506:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	699b      	ldr	r3, [r3, #24]
 800950e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009510:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	681a      	ldr	r2, [r3, #0]
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009520:	601a      	str	r2, [r3, #0]
 8009522:	e115      	b.n	8009750 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009528:	b29b      	uxth	r3, r3
 800952a:	2b01      	cmp	r3, #1
 800952c:	f040 808a 	bne.w	8009644 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8009530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009532:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009536:	d137      	bne.n	80095a8 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	681a      	ldr	r2, [r3, #0]
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009546:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	685b      	ldr	r3, [r3, #4]
 800954e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009552:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009556:	d113      	bne.n	8009580 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	681a      	ldr	r2, [r3, #0]
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009566:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009568:	2300      	movs	r3, #0
 800956a:	627b      	str	r3, [r7, #36]	@ 0x24
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	695b      	ldr	r3, [r3, #20]
 8009572:	627b      	str	r3, [r7, #36]	@ 0x24
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	699b      	ldr	r3, [r3, #24]
 800957a:	627b      	str	r3, [r7, #36]	@ 0x24
 800957c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800957e:	e0e7      	b.n	8009750 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009580:	2300      	movs	r3, #0
 8009582:	623b      	str	r3, [r7, #32]
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	695b      	ldr	r3, [r3, #20]
 800958a:	623b      	str	r3, [r7, #32]
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	699b      	ldr	r3, [r3, #24]
 8009592:	623b      	str	r3, [r7, #32]
 8009594:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	681a      	ldr	r2, [r3, #0]
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80095a4:	601a      	str	r2, [r3, #0]
 80095a6:	e0d3      	b.n	8009750 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80095a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095aa:	2b08      	cmp	r3, #8
 80095ac:	d02e      	beq.n	800960c <I2C_Master_ADDR+0x1b2>
 80095ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095b0:	2b20      	cmp	r3, #32
 80095b2:	d02b      	beq.n	800960c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80095b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095b6:	2b12      	cmp	r3, #18
 80095b8:	d102      	bne.n	80095c0 <I2C_Master_ADDR+0x166>
 80095ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095bc:	2b01      	cmp	r3, #1
 80095be:	d125      	bne.n	800960c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80095c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095c2:	2b04      	cmp	r3, #4
 80095c4:	d00e      	beq.n	80095e4 <I2C_Master_ADDR+0x18a>
 80095c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095c8:	2b02      	cmp	r3, #2
 80095ca:	d00b      	beq.n	80095e4 <I2C_Master_ADDR+0x18a>
 80095cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ce:	2b10      	cmp	r3, #16
 80095d0:	d008      	beq.n	80095e4 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	681a      	ldr	r2, [r3, #0]
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80095e0:	601a      	str	r2, [r3, #0]
 80095e2:	e007      	b.n	80095f4 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	681a      	ldr	r2, [r3, #0]
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80095f2:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80095f4:	2300      	movs	r3, #0
 80095f6:	61fb      	str	r3, [r7, #28]
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	695b      	ldr	r3, [r3, #20]
 80095fe:	61fb      	str	r3, [r7, #28]
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	699b      	ldr	r3, [r3, #24]
 8009606:	61fb      	str	r3, [r7, #28]
 8009608:	69fb      	ldr	r3, [r7, #28]
 800960a:	e0a1      	b.n	8009750 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	681a      	ldr	r2, [r3, #0]
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800961a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800961c:	2300      	movs	r3, #0
 800961e:	61bb      	str	r3, [r7, #24]
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	695b      	ldr	r3, [r3, #20]
 8009626:	61bb      	str	r3, [r7, #24]
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	699b      	ldr	r3, [r3, #24]
 800962e:	61bb      	str	r3, [r7, #24]
 8009630:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	681a      	ldr	r2, [r3, #0]
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009640:	601a      	str	r2, [r3, #0]
 8009642:	e085      	b.n	8009750 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009648:	b29b      	uxth	r3, r3
 800964a:	2b02      	cmp	r3, #2
 800964c:	d14d      	bne.n	80096ea <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800964e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009650:	2b04      	cmp	r3, #4
 8009652:	d016      	beq.n	8009682 <I2C_Master_ADDR+0x228>
 8009654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009656:	2b02      	cmp	r3, #2
 8009658:	d013      	beq.n	8009682 <I2C_Master_ADDR+0x228>
 800965a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800965c:	2b10      	cmp	r3, #16
 800965e:	d010      	beq.n	8009682 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	681a      	ldr	r2, [r3, #0]
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800966e:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	681a      	ldr	r2, [r3, #0]
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800967e:	601a      	str	r2, [r3, #0]
 8009680:	e007      	b.n	8009692 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	681a      	ldr	r2, [r3, #0]
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009690:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	685b      	ldr	r3, [r3, #4]
 8009698:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800969c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80096a0:	d117      	bne.n	80096d2 <I2C_Master_ADDR+0x278>
 80096a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096a4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80096a8:	d00b      	beq.n	80096c2 <I2C_Master_ADDR+0x268>
 80096aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ac:	2b01      	cmp	r3, #1
 80096ae:	d008      	beq.n	80096c2 <I2C_Master_ADDR+0x268>
 80096b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096b2:	2b08      	cmp	r3, #8
 80096b4:	d005      	beq.n	80096c2 <I2C_Master_ADDR+0x268>
 80096b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096b8:	2b10      	cmp	r3, #16
 80096ba:	d002      	beq.n	80096c2 <I2C_Master_ADDR+0x268>
 80096bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096be:	2b20      	cmp	r3, #32
 80096c0:	d107      	bne.n	80096d2 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	685a      	ldr	r2, [r3, #4]
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80096d0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80096d2:	2300      	movs	r3, #0
 80096d4:	617b      	str	r3, [r7, #20]
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	695b      	ldr	r3, [r3, #20]
 80096dc:	617b      	str	r3, [r7, #20]
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	699b      	ldr	r3, [r3, #24]
 80096e4:	617b      	str	r3, [r7, #20]
 80096e6:	697b      	ldr	r3, [r7, #20]
 80096e8:	e032      	b.n	8009750 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	681a      	ldr	r2, [r3, #0]
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80096f8:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	685b      	ldr	r3, [r3, #4]
 8009700:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009704:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009708:	d117      	bne.n	800973a <I2C_Master_ADDR+0x2e0>
 800970a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800970c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009710:	d00b      	beq.n	800972a <I2C_Master_ADDR+0x2d0>
 8009712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009714:	2b01      	cmp	r3, #1
 8009716:	d008      	beq.n	800972a <I2C_Master_ADDR+0x2d0>
 8009718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800971a:	2b08      	cmp	r3, #8
 800971c:	d005      	beq.n	800972a <I2C_Master_ADDR+0x2d0>
 800971e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009720:	2b10      	cmp	r3, #16
 8009722:	d002      	beq.n	800972a <I2C_Master_ADDR+0x2d0>
 8009724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009726:	2b20      	cmp	r3, #32
 8009728:	d107      	bne.n	800973a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	685a      	ldr	r2, [r3, #4]
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009738:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800973a:	2300      	movs	r3, #0
 800973c:	613b      	str	r3, [r7, #16]
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	695b      	ldr	r3, [r3, #20]
 8009744:	613b      	str	r3, [r7, #16]
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	699b      	ldr	r3, [r3, #24]
 800974c:	613b      	str	r3, [r7, #16]
 800974e:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2200      	movs	r2, #0
 8009754:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8009756:	e00b      	b.n	8009770 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009758:	2300      	movs	r3, #0
 800975a:	60fb      	str	r3, [r7, #12]
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	695b      	ldr	r3, [r3, #20]
 8009762:	60fb      	str	r3, [r7, #12]
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	699b      	ldr	r3, [r3, #24]
 800976a:	60fb      	str	r3, [r7, #12]
 800976c:	68fb      	ldr	r3, [r7, #12]
}
 800976e:	e7ff      	b.n	8009770 <I2C_Master_ADDR+0x316>
 8009770:	bf00      	nop
 8009772:	3744      	adds	r7, #68	@ 0x44
 8009774:	46bd      	mov	sp, r7
 8009776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977a:	4770      	bx	lr

0800977c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b084      	sub	sp, #16
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800978a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009790:	b29b      	uxth	r3, r3
 8009792:	2b00      	cmp	r3, #0
 8009794:	d02b      	beq.n	80097ee <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800979a:	781a      	ldrb	r2, [r3, #0]
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097a6:	1c5a      	adds	r2, r3, #1
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097b0:	b29b      	uxth	r3, r3
 80097b2:	3b01      	subs	r3, #1
 80097b4:	b29a      	uxth	r2, r3
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097be:	b29b      	uxth	r3, r3
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d114      	bne.n	80097ee <I2C_SlaveTransmit_TXE+0x72>
 80097c4:	7bfb      	ldrb	r3, [r7, #15]
 80097c6:	2b29      	cmp	r3, #41	@ 0x29
 80097c8:	d111      	bne.n	80097ee <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	685a      	ldr	r2, [r3, #4]
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80097d8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	2221      	movs	r2, #33	@ 0x21
 80097de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2228      	movs	r2, #40	@ 0x28
 80097e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80097e8:	6878      	ldr	r0, [r7, #4]
 80097ea:	f7fa fcef 	bl	80041cc <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80097ee:	bf00      	nop
 80097f0:	3710      	adds	r7, #16
 80097f2:	46bd      	mov	sp, r7
 80097f4:	bd80      	pop	{r7, pc}

080097f6 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80097f6:	b480      	push	{r7}
 80097f8:	b083      	sub	sp, #12
 80097fa:	af00      	add	r7, sp, #0
 80097fc:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009802:	b29b      	uxth	r3, r3
 8009804:	2b00      	cmp	r3, #0
 8009806:	d011      	beq.n	800982c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800980c:	781a      	ldrb	r2, [r3, #0]
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009818:	1c5a      	adds	r2, r3, #1
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009822:	b29b      	uxth	r3, r3
 8009824:	3b01      	subs	r3, #1
 8009826:	b29a      	uxth	r2, r3
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800982c:	bf00      	nop
 800982e:	370c      	adds	r7, #12
 8009830:	46bd      	mov	sp, r7
 8009832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009836:	4770      	bx	lr

08009838 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b084      	sub	sp, #16
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009846:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800984c:	b29b      	uxth	r3, r3
 800984e:	2b00      	cmp	r3, #0
 8009850:	d02c      	beq.n	80098ac <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	691a      	ldr	r2, [r3, #16]
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800985c:	b2d2      	uxtb	r2, r2
 800985e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009864:	1c5a      	adds	r2, r3, #1
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800986e:	b29b      	uxth	r3, r3
 8009870:	3b01      	subs	r3, #1
 8009872:	b29a      	uxth	r2, r3
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800987c:	b29b      	uxth	r3, r3
 800987e:	2b00      	cmp	r3, #0
 8009880:	d114      	bne.n	80098ac <I2C_SlaveReceive_RXNE+0x74>
 8009882:	7bfb      	ldrb	r3, [r7, #15]
 8009884:	2b2a      	cmp	r3, #42	@ 0x2a
 8009886:	d111      	bne.n	80098ac <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	685a      	ldr	r2, [r3, #4]
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009896:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2222      	movs	r2, #34	@ 0x22
 800989c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	2228      	movs	r2, #40	@ 0x28
 80098a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f7fa fc64 	bl	8004174 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80098ac:	bf00      	nop
 80098ae:	3710      	adds	r7, #16
 80098b0:	46bd      	mov	sp, r7
 80098b2:	bd80      	pop	{r7, pc}

080098b4 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80098b4:	b480      	push	{r7}
 80098b6:	b083      	sub	sp, #12
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80098c0:	b29b      	uxth	r3, r3
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d012      	beq.n	80098ec <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	691a      	ldr	r2, [r3, #16]
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098d0:	b2d2      	uxtb	r2, r2
 80098d2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098d8:	1c5a      	adds	r2, r3, #1
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80098e2:	b29b      	uxth	r3, r3
 80098e4:	3b01      	subs	r3, #1
 80098e6:	b29a      	uxth	r2, r3
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80098ec:	bf00      	nop
 80098ee:	370c      	adds	r7, #12
 80098f0:	46bd      	mov	sp, r7
 80098f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f6:	4770      	bx	lr

080098f8 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b084      	sub	sp, #16
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
 8009900:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8009902:	2300      	movs	r3, #0
 8009904:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800990c:	b2db      	uxtb	r3, r3
 800990e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009912:	2b28      	cmp	r3, #40	@ 0x28
 8009914:	d127      	bne.n	8009966 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	685a      	ldr	r2, [r3, #4]
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009924:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8009926:	683b      	ldr	r3, [r7, #0]
 8009928:	089b      	lsrs	r3, r3, #2
 800992a:	f003 0301 	and.w	r3, r3, #1
 800992e:	2b00      	cmp	r3, #0
 8009930:	d101      	bne.n	8009936 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8009932:	2301      	movs	r3, #1
 8009934:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	09db      	lsrs	r3, r3, #7
 800993a:	f003 0301 	and.w	r3, r3, #1
 800993e:	2b00      	cmp	r3, #0
 8009940:	d103      	bne.n	800994a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	68db      	ldr	r3, [r3, #12]
 8009946:	81bb      	strh	r3, [r7, #12]
 8009948:	e002      	b.n	8009950 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	699b      	ldr	r3, [r3, #24]
 800994e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2200      	movs	r2, #0
 8009954:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8009958:	89ba      	ldrh	r2, [r7, #12]
 800995a:	7bfb      	ldrb	r3, [r7, #15]
 800995c:	4619      	mov	r1, r3
 800995e:	6878      	ldr	r0, [r7, #4]
 8009960:	f7fa fbcc 	bl	80040fc <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8009964:	e00e      	b.n	8009984 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009966:	2300      	movs	r3, #0
 8009968:	60bb      	str	r3, [r7, #8]
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	695b      	ldr	r3, [r3, #20]
 8009970:	60bb      	str	r3, [r7, #8]
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	699b      	ldr	r3, [r3, #24]
 8009978:	60bb      	str	r3, [r7, #8]
 800997a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2200      	movs	r2, #0
 8009980:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8009984:	bf00      	nop
 8009986:	3710      	adds	r7, #16
 8009988:	46bd      	mov	sp, r7
 800998a:	bd80      	pop	{r7, pc}

0800998c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800998c:	b580      	push	{r7, lr}
 800998e:	b084      	sub	sp, #16
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800999a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	685a      	ldr	r2, [r3, #4]
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80099aa:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80099ac:	2300      	movs	r3, #0
 80099ae:	60bb      	str	r3, [r7, #8]
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	695b      	ldr	r3, [r3, #20]
 80099b6:	60bb      	str	r3, [r7, #8]
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	681a      	ldr	r2, [r3, #0]
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	f042 0201 	orr.w	r2, r2, #1
 80099c6:	601a      	str	r2, [r3, #0]
 80099c8:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	681a      	ldr	r2, [r3, #0]
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80099d8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	685b      	ldr	r3, [r3, #4]
 80099e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80099e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099e8:	d172      	bne.n	8009ad0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80099ea:	7bfb      	ldrb	r3, [r7, #15]
 80099ec:	2b22      	cmp	r3, #34	@ 0x22
 80099ee:	d002      	beq.n	80099f6 <I2C_Slave_STOPF+0x6a>
 80099f0:	7bfb      	ldrb	r3, [r7, #15]
 80099f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80099f4:	d135      	bne.n	8009a62 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	685b      	ldr	r3, [r3, #4]
 80099fe:	b29a      	uxth	r2, r3
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a08:	b29b      	uxth	r3, r3
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d005      	beq.n	8009a1a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a12:	f043 0204 	orr.w	r2, r3, #4
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	685a      	ldr	r2, [r3, #4]
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009a28:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a2e:	4618      	mov	r0, r3
 8009a30:	f7fe f830 	bl	8007a94 <HAL_DMA_GetState>
 8009a34:	4603      	mov	r3, r0
 8009a36:	2b01      	cmp	r3, #1
 8009a38:	d049      	beq.n	8009ace <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a3e:	4a69      	ldr	r2, [pc, #420]	@ (8009be4 <I2C_Slave_STOPF+0x258>)
 8009a40:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a46:	4618      	mov	r0, r3
 8009a48:	f7fd fe78 	bl	800773c <HAL_DMA_Abort_IT>
 8009a4c:	4603      	mov	r3, r0
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d03d      	beq.n	8009ace <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a58:	687a      	ldr	r2, [r7, #4]
 8009a5a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009a5c:	4610      	mov	r0, r2
 8009a5e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009a60:	e035      	b.n	8009ace <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	685b      	ldr	r3, [r3, #4]
 8009a6a:	b29a      	uxth	r2, r3
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a74:	b29b      	uxth	r3, r3
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d005      	beq.n	8009a86 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a7e:	f043 0204 	orr.w	r2, r3, #4
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	685a      	ldr	r2, [r3, #4]
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009a94:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	f7fd fffa 	bl	8007a94 <HAL_DMA_GetState>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	2b01      	cmp	r3, #1
 8009aa4:	d014      	beq.n	8009ad0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009aaa:	4a4e      	ldr	r2, [pc, #312]	@ (8009be4 <I2C_Slave_STOPF+0x258>)
 8009aac:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	f7fd fe42 	bl	800773c <HAL_DMA_Abort_IT>
 8009ab8:	4603      	mov	r3, r0
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d008      	beq.n	8009ad0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ac2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ac4:	687a      	ldr	r2, [r7, #4]
 8009ac6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009ac8:	4610      	mov	r0, r2
 8009aca:	4798      	blx	r3
 8009acc:	e000      	b.n	8009ad0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009ace:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ad4:	b29b      	uxth	r3, r3
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d03e      	beq.n	8009b58 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	695b      	ldr	r3, [r3, #20]
 8009ae0:	f003 0304 	and.w	r3, r3, #4
 8009ae4:	2b04      	cmp	r3, #4
 8009ae6:	d112      	bne.n	8009b0e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	691a      	ldr	r2, [r3, #16]
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009af2:	b2d2      	uxtb	r2, r2
 8009af4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009afa:	1c5a      	adds	r2, r3, #1
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b04:	b29b      	uxth	r3, r3
 8009b06:	3b01      	subs	r3, #1
 8009b08:	b29a      	uxth	r2, r3
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	695b      	ldr	r3, [r3, #20]
 8009b14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b18:	2b40      	cmp	r3, #64	@ 0x40
 8009b1a:	d112      	bne.n	8009b42 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	691a      	ldr	r2, [r3, #16]
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b26:	b2d2      	uxtb	r2, r2
 8009b28:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b2e:	1c5a      	adds	r2, r3, #1
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b38:	b29b      	uxth	r3, r3
 8009b3a:	3b01      	subs	r3, #1
 8009b3c:	b29a      	uxth	r2, r3
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b46:	b29b      	uxth	r3, r3
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d005      	beq.n	8009b58 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b50:	f043 0204 	orr.w	r2, r3, #4
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d003      	beq.n	8009b68 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8009b60:	6878      	ldr	r0, [r7, #4]
 8009b62:	f000 f8b7 	bl	8009cd4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8009b66:	e039      	b.n	8009bdc <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8009b68:	7bfb      	ldrb	r3, [r7, #15]
 8009b6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b6c:	d109      	bne.n	8009b82 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	2200      	movs	r2, #0
 8009b72:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	2228      	movs	r2, #40	@ 0x28
 8009b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009b7c:	6878      	ldr	r0, [r7, #4]
 8009b7e:	f7fa faf9 	bl	8004174 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009b88:	b2db      	uxtb	r3, r3
 8009b8a:	2b28      	cmp	r3, #40	@ 0x28
 8009b8c:	d111      	bne.n	8009bb2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	4a15      	ldr	r2, [pc, #84]	@ (8009be8 <I2C_Slave_STOPF+0x25c>)
 8009b92:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2200      	movs	r2, #0
 8009b98:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2220      	movs	r2, #32
 8009b9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8009baa:	6878      	ldr	r0, [r7, #4]
 8009bac:	f7fa fa94 	bl	80040d8 <HAL_I2C_ListenCpltCallback>
}
 8009bb0:	e014      	b.n	8009bdc <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bb6:	2b22      	cmp	r3, #34	@ 0x22
 8009bb8:	d002      	beq.n	8009bc0 <I2C_Slave_STOPF+0x234>
 8009bba:	7bfb      	ldrb	r3, [r7, #15]
 8009bbc:	2b22      	cmp	r3, #34	@ 0x22
 8009bbe:	d10d      	bne.n	8009bdc <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2220      	movs	r2, #32
 8009bca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009bd6:	6878      	ldr	r0, [r7, #4]
 8009bd8:	f7fa facc 	bl	8004174 <HAL_I2C_SlaveRxCpltCallback>
}
 8009bdc:	bf00      	nop
 8009bde:	3710      	adds	r7, #16
 8009be0:	46bd      	mov	sp, r7
 8009be2:	bd80      	pop	{r7, pc}
 8009be4:	08009f39 	.word	0x08009f39
 8009be8:	ffff0000 	.word	0xffff0000

08009bec <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8009bec:	b580      	push	{r7, lr}
 8009bee:	b084      	sub	sp, #16
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009bfa:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c00:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	2b08      	cmp	r3, #8
 8009c06:	d002      	beq.n	8009c0e <I2C_Slave_AF+0x22>
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	2b20      	cmp	r3, #32
 8009c0c:	d129      	bne.n	8009c62 <I2C_Slave_AF+0x76>
 8009c0e:	7bfb      	ldrb	r3, [r7, #15]
 8009c10:	2b28      	cmp	r3, #40	@ 0x28
 8009c12:	d126      	bne.n	8009c62 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	4a2e      	ldr	r2, [pc, #184]	@ (8009cd0 <I2C_Slave_AF+0xe4>)
 8009c18:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	685a      	ldr	r2, [r3, #4]
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8009c28:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009c32:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	681a      	ldr	r2, [r3, #0]
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009c42:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2200      	movs	r2, #0
 8009c48:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2220      	movs	r2, #32
 8009c4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	2200      	movs	r2, #0
 8009c56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f7fa fa3c 	bl	80040d8 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8009c60:	e031      	b.n	8009cc6 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8009c62:	7bfb      	ldrb	r3, [r7, #15]
 8009c64:	2b21      	cmp	r3, #33	@ 0x21
 8009c66:	d129      	bne.n	8009cbc <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	4a19      	ldr	r2, [pc, #100]	@ (8009cd0 <I2C_Slave_AF+0xe4>)
 8009c6c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2221      	movs	r2, #33	@ 0x21
 8009c72:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2220      	movs	r2, #32
 8009c78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	685a      	ldr	r2, [r3, #4]
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8009c92:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009c9c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	681a      	ldr	r2, [r3, #0]
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009cac:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8009cae:	6878      	ldr	r0, [r7, #4]
 8009cb0:	f7fe fc41 	bl	8008536 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009cb4:	6878      	ldr	r0, [r7, #4]
 8009cb6:	f7fa fa89 	bl	80041cc <HAL_I2C_SlaveTxCpltCallback>
}
 8009cba:	e004      	b.n	8009cc6 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009cc4:	615a      	str	r2, [r3, #20]
}
 8009cc6:	bf00      	nop
 8009cc8:	3710      	adds	r7, #16
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	bd80      	pop	{r7, pc}
 8009cce:	bf00      	nop
 8009cd0:	ffff0000 	.word	0xffff0000

08009cd4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b084      	sub	sp, #16
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009ce2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009cea:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8009cec:	7bbb      	ldrb	r3, [r7, #14]
 8009cee:	2b10      	cmp	r3, #16
 8009cf0:	d002      	beq.n	8009cf8 <I2C_ITError+0x24>
 8009cf2:	7bbb      	ldrb	r3, [r7, #14]
 8009cf4:	2b40      	cmp	r3, #64	@ 0x40
 8009cf6:	d10a      	bne.n	8009d0e <I2C_ITError+0x3a>
 8009cf8:	7bfb      	ldrb	r3, [r7, #15]
 8009cfa:	2b22      	cmp	r3, #34	@ 0x22
 8009cfc:	d107      	bne.n	8009d0e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	681a      	ldr	r2, [r3, #0]
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009d0c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009d0e:	7bfb      	ldrb	r3, [r7, #15]
 8009d10:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009d14:	2b28      	cmp	r3, #40	@ 0x28
 8009d16:	d107      	bne.n	8009d28 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	2228      	movs	r2, #40	@ 0x28
 8009d22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8009d26:	e015      	b.n	8009d54 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	685b      	ldr	r3, [r3, #4]
 8009d2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009d32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009d36:	d00a      	beq.n	8009d4e <I2C_ITError+0x7a>
 8009d38:	7bfb      	ldrb	r3, [r7, #15]
 8009d3a:	2b60      	cmp	r3, #96	@ 0x60
 8009d3c:	d007      	beq.n	8009d4e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	2220      	movs	r2, #32
 8009d42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	2200      	movs	r2, #0
 8009d4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	2200      	movs	r2, #0
 8009d52:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	685b      	ldr	r3, [r3, #4]
 8009d5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009d5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009d62:	d162      	bne.n	8009e2a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	685a      	ldr	r2, [r3, #4]
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009d72:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d78:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009d7c:	b2db      	uxtb	r3, r3
 8009d7e:	2b01      	cmp	r3, #1
 8009d80:	d020      	beq.n	8009dc4 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d86:	4a6a      	ldr	r2, [pc, #424]	@ (8009f30 <I2C_ITError+0x25c>)
 8009d88:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d8e:	4618      	mov	r0, r3
 8009d90:	f7fd fcd4 	bl	800773c <HAL_DMA_Abort_IT>
 8009d94:	4603      	mov	r3, r0
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	f000 8089 	beq.w	8009eae <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	681a      	ldr	r2, [r3, #0]
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	f022 0201 	bic.w	r2, r2, #1
 8009daa:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	2220      	movs	r2, #32
 8009db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009db8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009dba:	687a      	ldr	r2, [r7, #4]
 8009dbc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009dbe:	4610      	mov	r0, r2
 8009dc0:	4798      	blx	r3
 8009dc2:	e074      	b.n	8009eae <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dc8:	4a59      	ldr	r2, [pc, #356]	@ (8009f30 <I2C_ITError+0x25c>)
 8009dca:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dd0:	4618      	mov	r0, r3
 8009dd2:	f7fd fcb3 	bl	800773c <HAL_DMA_Abort_IT>
 8009dd6:	4603      	mov	r3, r0
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d068      	beq.n	8009eae <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	695b      	ldr	r3, [r3, #20]
 8009de2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009de6:	2b40      	cmp	r3, #64	@ 0x40
 8009de8:	d10b      	bne.n	8009e02 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	691a      	ldr	r2, [r3, #16]
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009df4:	b2d2      	uxtb	r2, r2
 8009df6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dfc:	1c5a      	adds	r2, r3, #1
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	681a      	ldr	r2, [r3, #0]
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	f022 0201 	bic.w	r2, r2, #1
 8009e10:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2220      	movs	r2, #32
 8009e16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e20:	687a      	ldr	r2, [r7, #4]
 8009e22:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009e24:	4610      	mov	r0, r2
 8009e26:	4798      	blx	r3
 8009e28:	e041      	b.n	8009eae <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009e30:	b2db      	uxtb	r3, r3
 8009e32:	2b60      	cmp	r3, #96	@ 0x60
 8009e34:	d125      	bne.n	8009e82 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2220      	movs	r2, #32
 8009e3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	2200      	movs	r2, #0
 8009e42:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	695b      	ldr	r3, [r3, #20]
 8009e4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e4e:	2b40      	cmp	r3, #64	@ 0x40
 8009e50:	d10b      	bne.n	8009e6a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	691a      	ldr	r2, [r3, #16]
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e5c:	b2d2      	uxtb	r2, r2
 8009e5e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e64:	1c5a      	adds	r2, r3, #1
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	681a      	ldr	r2, [r3, #0]
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	f022 0201 	bic.w	r2, r2, #1
 8009e78:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8009e7a:	6878      	ldr	r0, [r7, #4]
 8009e7c:	f7fe fecc 	bl	8008c18 <HAL_I2C_AbortCpltCallback>
 8009e80:	e015      	b.n	8009eae <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	695b      	ldr	r3, [r3, #20]
 8009e88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e8c:	2b40      	cmp	r3, #64	@ 0x40
 8009e8e:	d10b      	bne.n	8009ea8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	691a      	ldr	r2, [r3, #16]
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e9a:	b2d2      	uxtb	r2, r2
 8009e9c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ea2:	1c5a      	adds	r2, r3, #1
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8009ea8:	6878      	ldr	r0, [r7, #4]
 8009eaa:	f7fa f9a1 	bl	80041f0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009eb2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8009eb4:	68bb      	ldr	r3, [r7, #8]
 8009eb6:	f003 0301 	and.w	r3, r3, #1
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d10e      	bne.n	8009edc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8009ebe:	68bb      	ldr	r3, [r7, #8]
 8009ec0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d109      	bne.n	8009edc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8009ec8:	68bb      	ldr	r3, [r7, #8]
 8009eca:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d104      	bne.n	8009edc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8009ed2:	68bb      	ldr	r3, [r7, #8]
 8009ed4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d007      	beq.n	8009eec <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	685a      	ldr	r2, [r3, #4]
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8009eea:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009ef2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ef8:	f003 0304 	and.w	r3, r3, #4
 8009efc:	2b04      	cmp	r3, #4
 8009efe:	d113      	bne.n	8009f28 <I2C_ITError+0x254>
 8009f00:	7bfb      	ldrb	r3, [r7, #15]
 8009f02:	2b28      	cmp	r3, #40	@ 0x28
 8009f04:	d110      	bne.n	8009f28 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	4a0a      	ldr	r2, [pc, #40]	@ (8009f34 <I2C_ITError+0x260>)
 8009f0a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2200      	movs	r2, #0
 8009f10:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2220      	movs	r2, #32
 8009f16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f7fa f8d8 	bl	80040d8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009f28:	bf00      	nop
 8009f2a:	3710      	adds	r7, #16
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	bd80      	pop	{r7, pc}
 8009f30:	08009f39 	.word	0x08009f39
 8009f34:	ffff0000 	.word	0xffff0000

08009f38 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b086      	sub	sp, #24
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009f40:	2300      	movs	r3, #0
 8009f42:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f48:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009f4a:	697b      	ldr	r3, [r7, #20]
 8009f4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009f50:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8009f52:	4b4b      	ldr	r3, [pc, #300]	@ (800a080 <I2C_DMAAbort+0x148>)
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	08db      	lsrs	r3, r3, #3
 8009f58:	4a4a      	ldr	r2, [pc, #296]	@ (800a084 <I2C_DMAAbort+0x14c>)
 8009f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8009f5e:	0a1a      	lsrs	r2, r3, #8
 8009f60:	4613      	mov	r3, r2
 8009f62:	009b      	lsls	r3, r3, #2
 8009f64:	4413      	add	r3, r2
 8009f66:	00da      	lsls	r2, r3, #3
 8009f68:	1ad3      	subs	r3, r2, r3
 8009f6a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d106      	bne.n	8009f80 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009f72:	697b      	ldr	r3, [r7, #20]
 8009f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f76:	f043 0220 	orr.w	r2, r3, #32
 8009f7a:	697b      	ldr	r3, [r7, #20]
 8009f7c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8009f7e:	e00a      	b.n	8009f96 <I2C_DMAAbort+0x5e>
    }
    count--;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	3b01      	subs	r3, #1
 8009f84:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8009f86:	697b      	ldr	r3, [r7, #20]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009f90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f94:	d0ea      	beq.n	8009f6c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8009f96:	697b      	ldr	r3, [r7, #20]
 8009f98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d003      	beq.n	8009fa6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8009f9e:	697b      	ldr	r3, [r7, #20]
 8009fa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8009fa6:	697b      	ldr	r3, [r7, #20]
 8009fa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d003      	beq.n	8009fb6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8009fae:	697b      	ldr	r3, [r7, #20]
 8009fb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009fb6:	697b      	ldr	r3, [r7, #20]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	681a      	ldr	r2, [r3, #0]
 8009fbc:	697b      	ldr	r3, [r7, #20]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009fc4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8009fc6:	697b      	ldr	r3, [r7, #20]
 8009fc8:	2200      	movs	r2, #0
 8009fca:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8009fcc:	697b      	ldr	r3, [r7, #20]
 8009fce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d003      	beq.n	8009fdc <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009fd4:	697b      	ldr	r3, [r7, #20]
 8009fd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009fd8:	2200      	movs	r2, #0
 8009fda:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8009fdc:	697b      	ldr	r3, [r7, #20]
 8009fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d003      	beq.n	8009fec <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009fe4:	697b      	ldr	r3, [r7, #20]
 8009fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fe8:	2200      	movs	r2, #0
 8009fea:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8009fec:	697b      	ldr	r3, [r7, #20]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	681a      	ldr	r2, [r3, #0]
 8009ff2:	697b      	ldr	r3, [r7, #20]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	f022 0201 	bic.w	r2, r2, #1
 8009ffa:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009ffc:	697b      	ldr	r3, [r7, #20]
 8009ffe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a002:	b2db      	uxtb	r3, r3
 800a004:	2b60      	cmp	r3, #96	@ 0x60
 800a006:	d10e      	bne.n	800a026 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800a008:	697b      	ldr	r3, [r7, #20]
 800a00a:	2220      	movs	r2, #32
 800a00c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800a010:	697b      	ldr	r3, [r7, #20]
 800a012:	2200      	movs	r2, #0
 800a014:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800a018:	697b      	ldr	r3, [r7, #20]
 800a01a:	2200      	movs	r2, #0
 800a01c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800a01e:	6978      	ldr	r0, [r7, #20]
 800a020:	f7fe fdfa 	bl	8008c18 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a024:	e027      	b.n	800a076 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800a026:	7cfb      	ldrb	r3, [r7, #19]
 800a028:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a02c:	2b28      	cmp	r3, #40	@ 0x28
 800a02e:	d117      	bne.n	800a060 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800a030:	697b      	ldr	r3, [r7, #20]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	681a      	ldr	r2, [r3, #0]
 800a036:	697b      	ldr	r3, [r7, #20]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	f042 0201 	orr.w	r2, r2, #1
 800a03e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a040:	697b      	ldr	r3, [r7, #20]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	681a      	ldr	r2, [r3, #0]
 800a046:	697b      	ldr	r3, [r7, #20]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a04e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	2200      	movs	r2, #0
 800a054:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800a056:	697b      	ldr	r3, [r7, #20]
 800a058:	2228      	movs	r2, #40	@ 0x28
 800a05a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800a05e:	e007      	b.n	800a070 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800a060:	697b      	ldr	r3, [r7, #20]
 800a062:	2220      	movs	r2, #32
 800a064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a068:	697b      	ldr	r3, [r7, #20]
 800a06a:	2200      	movs	r2, #0
 800a06c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800a070:	6978      	ldr	r0, [r7, #20]
 800a072:	f7fa f8bd 	bl	80041f0 <HAL_I2C_ErrorCallback>
}
 800a076:	bf00      	nop
 800a078:	3718      	adds	r7, #24
 800a07a:	46bd      	mov	sp, r7
 800a07c:	bd80      	pop	{r7, pc}
 800a07e:	bf00      	nop
 800a080:	20000118 	.word	0x20000118
 800a084:	14f8b589 	.word	0x14f8b589

0800a088 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800a088:	b480      	push	{r7}
 800a08a:	b085      	sub	sp, #20
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a090:	2300      	movs	r3, #0
 800a092:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800a094:	4b13      	ldr	r3, [pc, #76]	@ (800a0e4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	08db      	lsrs	r3, r3, #3
 800a09a:	4a13      	ldr	r2, [pc, #76]	@ (800a0e8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800a09c:	fba2 2303 	umull	r2, r3, r2, r3
 800a0a0:	0a1a      	lsrs	r2, r3, #8
 800a0a2:	4613      	mov	r3, r2
 800a0a4:	009b      	lsls	r3, r3, #2
 800a0a6:	4413      	add	r3, r2
 800a0a8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	3b01      	subs	r3, #1
 800a0ae:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d107      	bne.n	800a0c6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0ba:	f043 0220 	orr.w	r2, r3, #32
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800a0c2:	2301      	movs	r3, #1
 800a0c4:	e008      	b.n	800a0d8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a0d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a0d4:	d0e9      	beq.n	800a0aa <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800a0d6:	2300      	movs	r3, #0
}
 800a0d8:	4618      	mov	r0, r3
 800a0da:	3714      	adds	r7, #20
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e2:	4770      	bx	lr
 800a0e4:	20000118 	.word	0x20000118
 800a0e8:	14f8b589 	.word	0x14f8b589

0800a0ec <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800a0ec:	b480      	push	{r7}
 800a0ee:	b083      	sub	sp, #12
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0f8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800a0fc:	d103      	bne.n	800a106 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2201      	movs	r2, #1
 800a102:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800a104:	e007      	b.n	800a116 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a10a:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800a10e:	d102      	bne.n	800a116 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2208      	movs	r2, #8
 800a114:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800a116:	bf00      	nop
 800a118:	370c      	adds	r7, #12
 800a11a:	46bd      	mov	sp, r7
 800a11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a120:	4770      	bx	lr

0800a122 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800a122:	b580      	push	{r7, lr}
 800a124:	b086      	sub	sp, #24
 800a126:	af02      	add	r7, sp, #8
 800a128:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d101      	bne.n	800a134 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800a130:	2301      	movs	r3, #1
 800a132:	e101      	b.n	800a338 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800a140:	b2db      	uxtb	r3, r3
 800a142:	2b00      	cmp	r3, #0
 800a144:	d106      	bne.n	800a154 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	2200      	movs	r2, #0
 800a14a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800a14e:	6878      	ldr	r0, [r7, #4]
 800a150:	f00b fbe0 	bl	8015914 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	2203      	movs	r2, #3
 800a158:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800a15c:	68bb      	ldr	r3, [r7, #8]
 800a15e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a162:	d102      	bne.n	800a16a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2200      	movs	r2, #0
 800a168:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	4618      	mov	r0, r3
 800a170:	f005 f807 	bl	800f182 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	6818      	ldr	r0, [r3, #0]
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	7c1a      	ldrb	r2, [r3, #16]
 800a17c:	f88d 2000 	strb.w	r2, [sp]
 800a180:	3304      	adds	r3, #4
 800a182:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a184:	f004 fee6 	bl	800ef54 <USB_CoreInit>
 800a188:	4603      	mov	r3, r0
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d005      	beq.n	800a19a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	2202      	movs	r2, #2
 800a192:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800a196:	2301      	movs	r3, #1
 800a198:	e0ce      	b.n	800a338 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	2100      	movs	r1, #0
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	f004 ffff 	bl	800f1a4 <USB_SetCurrentMode>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d005      	beq.n	800a1b8 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	2202      	movs	r2, #2
 800a1b0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	e0bf      	b.n	800a338 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	73fb      	strb	r3, [r7, #15]
 800a1bc:	e04a      	b.n	800a254 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800a1be:	7bfa      	ldrb	r2, [r7, #15]
 800a1c0:	6879      	ldr	r1, [r7, #4]
 800a1c2:	4613      	mov	r3, r2
 800a1c4:	00db      	lsls	r3, r3, #3
 800a1c6:	4413      	add	r3, r2
 800a1c8:	009b      	lsls	r3, r3, #2
 800a1ca:	440b      	add	r3, r1
 800a1cc:	3315      	adds	r3, #21
 800a1ce:	2201      	movs	r2, #1
 800a1d0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800a1d2:	7bfa      	ldrb	r2, [r7, #15]
 800a1d4:	6879      	ldr	r1, [r7, #4]
 800a1d6:	4613      	mov	r3, r2
 800a1d8:	00db      	lsls	r3, r3, #3
 800a1da:	4413      	add	r3, r2
 800a1dc:	009b      	lsls	r3, r3, #2
 800a1de:	440b      	add	r3, r1
 800a1e0:	3314      	adds	r3, #20
 800a1e2:	7bfa      	ldrb	r2, [r7, #15]
 800a1e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800a1e6:	7bfa      	ldrb	r2, [r7, #15]
 800a1e8:	7bfb      	ldrb	r3, [r7, #15]
 800a1ea:	b298      	uxth	r0, r3
 800a1ec:	6879      	ldr	r1, [r7, #4]
 800a1ee:	4613      	mov	r3, r2
 800a1f0:	00db      	lsls	r3, r3, #3
 800a1f2:	4413      	add	r3, r2
 800a1f4:	009b      	lsls	r3, r3, #2
 800a1f6:	440b      	add	r3, r1
 800a1f8:	332e      	adds	r3, #46	@ 0x2e
 800a1fa:	4602      	mov	r2, r0
 800a1fc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a1fe:	7bfa      	ldrb	r2, [r7, #15]
 800a200:	6879      	ldr	r1, [r7, #4]
 800a202:	4613      	mov	r3, r2
 800a204:	00db      	lsls	r3, r3, #3
 800a206:	4413      	add	r3, r2
 800a208:	009b      	lsls	r3, r3, #2
 800a20a:	440b      	add	r3, r1
 800a20c:	3318      	adds	r3, #24
 800a20e:	2200      	movs	r2, #0
 800a210:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800a212:	7bfa      	ldrb	r2, [r7, #15]
 800a214:	6879      	ldr	r1, [r7, #4]
 800a216:	4613      	mov	r3, r2
 800a218:	00db      	lsls	r3, r3, #3
 800a21a:	4413      	add	r3, r2
 800a21c:	009b      	lsls	r3, r3, #2
 800a21e:	440b      	add	r3, r1
 800a220:	331c      	adds	r3, #28
 800a222:	2200      	movs	r2, #0
 800a224:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800a226:	7bfa      	ldrb	r2, [r7, #15]
 800a228:	6879      	ldr	r1, [r7, #4]
 800a22a:	4613      	mov	r3, r2
 800a22c:	00db      	lsls	r3, r3, #3
 800a22e:	4413      	add	r3, r2
 800a230:	009b      	lsls	r3, r3, #2
 800a232:	440b      	add	r3, r1
 800a234:	3320      	adds	r3, #32
 800a236:	2200      	movs	r2, #0
 800a238:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800a23a:	7bfa      	ldrb	r2, [r7, #15]
 800a23c:	6879      	ldr	r1, [r7, #4]
 800a23e:	4613      	mov	r3, r2
 800a240:	00db      	lsls	r3, r3, #3
 800a242:	4413      	add	r3, r2
 800a244:	009b      	lsls	r3, r3, #2
 800a246:	440b      	add	r3, r1
 800a248:	3324      	adds	r3, #36	@ 0x24
 800a24a:	2200      	movs	r2, #0
 800a24c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a24e:	7bfb      	ldrb	r3, [r7, #15]
 800a250:	3301      	adds	r3, #1
 800a252:	73fb      	strb	r3, [r7, #15]
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	791b      	ldrb	r3, [r3, #4]
 800a258:	7bfa      	ldrb	r2, [r7, #15]
 800a25a:	429a      	cmp	r2, r3
 800a25c:	d3af      	bcc.n	800a1be <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a25e:	2300      	movs	r3, #0
 800a260:	73fb      	strb	r3, [r7, #15]
 800a262:	e044      	b.n	800a2ee <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800a264:	7bfa      	ldrb	r2, [r7, #15]
 800a266:	6879      	ldr	r1, [r7, #4]
 800a268:	4613      	mov	r3, r2
 800a26a:	00db      	lsls	r3, r3, #3
 800a26c:	4413      	add	r3, r2
 800a26e:	009b      	lsls	r3, r3, #2
 800a270:	440b      	add	r3, r1
 800a272:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800a276:	2200      	movs	r2, #0
 800a278:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800a27a:	7bfa      	ldrb	r2, [r7, #15]
 800a27c:	6879      	ldr	r1, [r7, #4]
 800a27e:	4613      	mov	r3, r2
 800a280:	00db      	lsls	r3, r3, #3
 800a282:	4413      	add	r3, r2
 800a284:	009b      	lsls	r3, r3, #2
 800a286:	440b      	add	r3, r1
 800a288:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800a28c:	7bfa      	ldrb	r2, [r7, #15]
 800a28e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800a290:	7bfa      	ldrb	r2, [r7, #15]
 800a292:	6879      	ldr	r1, [r7, #4]
 800a294:	4613      	mov	r3, r2
 800a296:	00db      	lsls	r3, r3, #3
 800a298:	4413      	add	r3, r2
 800a29a:	009b      	lsls	r3, r3, #2
 800a29c:	440b      	add	r3, r1
 800a29e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800a2a6:	7bfa      	ldrb	r2, [r7, #15]
 800a2a8:	6879      	ldr	r1, [r7, #4]
 800a2aa:	4613      	mov	r3, r2
 800a2ac:	00db      	lsls	r3, r3, #3
 800a2ae:	4413      	add	r3, r2
 800a2b0:	009b      	lsls	r3, r3, #2
 800a2b2:	440b      	add	r3, r1
 800a2b4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800a2bc:	7bfa      	ldrb	r2, [r7, #15]
 800a2be:	6879      	ldr	r1, [r7, #4]
 800a2c0:	4613      	mov	r3, r2
 800a2c2:	00db      	lsls	r3, r3, #3
 800a2c4:	4413      	add	r3, r2
 800a2c6:	009b      	lsls	r3, r3, #2
 800a2c8:	440b      	add	r3, r1
 800a2ca:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800a2d2:	7bfa      	ldrb	r2, [r7, #15]
 800a2d4:	6879      	ldr	r1, [r7, #4]
 800a2d6:	4613      	mov	r3, r2
 800a2d8:	00db      	lsls	r3, r3, #3
 800a2da:	4413      	add	r3, r2
 800a2dc:	009b      	lsls	r3, r3, #2
 800a2de:	440b      	add	r3, r1
 800a2e0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a2e8:	7bfb      	ldrb	r3, [r7, #15]
 800a2ea:	3301      	adds	r3, #1
 800a2ec:	73fb      	strb	r3, [r7, #15]
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	791b      	ldrb	r3, [r3, #4]
 800a2f2:	7bfa      	ldrb	r2, [r7, #15]
 800a2f4:	429a      	cmp	r2, r3
 800a2f6:	d3b5      	bcc.n	800a264 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	6818      	ldr	r0, [r3, #0]
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	7c1a      	ldrb	r2, [r3, #16]
 800a300:	f88d 2000 	strb.w	r2, [sp]
 800a304:	3304      	adds	r3, #4
 800a306:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a308:	f004 ff98 	bl	800f23c <USB_DevInit>
 800a30c:	4603      	mov	r3, r0
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d005      	beq.n	800a31e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	2202      	movs	r2, #2
 800a316:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800a31a:	2301      	movs	r3, #1
 800a31c:	e00c      	b.n	800a338 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2200      	movs	r2, #0
 800a322:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2201      	movs	r2, #1
 800a328:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	4618      	mov	r0, r3
 800a332:	f005 ffe2 	bl	80102fa <USB_DevDisconnect>

  return HAL_OK;
 800a336:	2300      	movs	r3, #0
}
 800a338:	4618      	mov	r0, r3
 800a33a:	3710      	adds	r7, #16
 800a33c:	46bd      	mov	sp, r7
 800a33e:	bd80      	pop	{r7, pc}

0800a340 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800a340:	b580      	push	{r7, lr}
 800a342:	b084      	sub	sp, #16
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800a354:	2b01      	cmp	r3, #1
 800a356:	d101      	bne.n	800a35c <HAL_PCD_Start+0x1c>
 800a358:	2302      	movs	r3, #2
 800a35a:	e022      	b.n	800a3a2 <HAL_PCD_Start+0x62>
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	2201      	movs	r2, #1
 800a360:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	68db      	ldr	r3, [r3, #12]
 800a368:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d009      	beq.n	800a384 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800a374:	2b01      	cmp	r3, #1
 800a376:	d105      	bne.n	800a384 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a37c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	4618      	mov	r0, r3
 800a38a:	f004 fee9 	bl	800f160 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	4618      	mov	r0, r3
 800a394:	f005 ff90 	bl	80102b8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	2200      	movs	r2, #0
 800a39c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800a3a0:	2300      	movs	r3, #0
}
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	3710      	adds	r7, #16
 800a3a6:	46bd      	mov	sp, r7
 800a3a8:	bd80      	pop	{r7, pc}

0800a3aa <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800a3aa:	b590      	push	{r4, r7, lr}
 800a3ac:	b08d      	sub	sp, #52	@ 0x34
 800a3ae:	af00      	add	r7, sp, #0
 800a3b0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3b8:	6a3b      	ldr	r3, [r7, #32]
 800a3ba:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	f006 f84e 	bl	8010462 <USB_GetMode>
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	f040 848c 	bne.w	800ace6 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	f005 ffb2 	bl	801033c <USB_ReadInterrupts>
 800a3d8:	4603      	mov	r3, r0
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	f000 8482 	beq.w	800ace4 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800a3e0:	69fb      	ldr	r3, [r7, #28]
 800a3e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3e6:	689b      	ldr	r3, [r3, #8]
 800a3e8:	0a1b      	lsrs	r3, r3, #8
 800a3ea:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	f005 ff9f 	bl	801033c <USB_ReadInterrupts>
 800a3fe:	4603      	mov	r3, r0
 800a400:	f003 0302 	and.w	r3, r3, #2
 800a404:	2b02      	cmp	r3, #2
 800a406:	d107      	bne.n	800a418 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	695a      	ldr	r2, [r3, #20]
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	f002 0202 	and.w	r2, r2, #2
 800a416:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	4618      	mov	r0, r3
 800a41e:	f005 ff8d 	bl	801033c <USB_ReadInterrupts>
 800a422:	4603      	mov	r3, r0
 800a424:	f003 0310 	and.w	r3, r3, #16
 800a428:	2b10      	cmp	r3, #16
 800a42a:	d161      	bne.n	800a4f0 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	699a      	ldr	r2, [r3, #24]
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f022 0210 	bic.w	r2, r2, #16
 800a43a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800a43c:	6a3b      	ldr	r3, [r7, #32]
 800a43e:	6a1b      	ldr	r3, [r3, #32]
 800a440:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800a442:	69bb      	ldr	r3, [r7, #24]
 800a444:	f003 020f 	and.w	r2, r3, #15
 800a448:	4613      	mov	r3, r2
 800a44a:	00db      	lsls	r3, r3, #3
 800a44c:	4413      	add	r3, r2
 800a44e:	009b      	lsls	r3, r3, #2
 800a450:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a454:	687a      	ldr	r2, [r7, #4]
 800a456:	4413      	add	r3, r2
 800a458:	3304      	adds	r3, #4
 800a45a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800a45c:	69bb      	ldr	r3, [r7, #24]
 800a45e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800a462:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a466:	d124      	bne.n	800a4b2 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800a468:	69ba      	ldr	r2, [r7, #24]
 800a46a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800a46e:	4013      	ands	r3, r2
 800a470:	2b00      	cmp	r3, #0
 800a472:	d035      	beq.n	800a4e0 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800a474:	697b      	ldr	r3, [r7, #20]
 800a476:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800a478:	69bb      	ldr	r3, [r7, #24]
 800a47a:	091b      	lsrs	r3, r3, #4
 800a47c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800a47e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a482:	b29b      	uxth	r3, r3
 800a484:	461a      	mov	r2, r3
 800a486:	6a38      	ldr	r0, [r7, #32]
 800a488:	f005 fdc4 	bl	8010014 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a48c:	697b      	ldr	r3, [r7, #20]
 800a48e:	68da      	ldr	r2, [r3, #12]
 800a490:	69bb      	ldr	r3, [r7, #24]
 800a492:	091b      	lsrs	r3, r3, #4
 800a494:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a498:	441a      	add	r2, r3
 800a49a:	697b      	ldr	r3, [r7, #20]
 800a49c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a49e:	697b      	ldr	r3, [r7, #20]
 800a4a0:	695a      	ldr	r2, [r3, #20]
 800a4a2:	69bb      	ldr	r3, [r7, #24]
 800a4a4:	091b      	lsrs	r3, r3, #4
 800a4a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a4aa:	441a      	add	r2, r3
 800a4ac:	697b      	ldr	r3, [r7, #20]
 800a4ae:	615a      	str	r2, [r3, #20]
 800a4b0:	e016      	b.n	800a4e0 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800a4b2:	69bb      	ldr	r3, [r7, #24]
 800a4b4:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800a4b8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800a4bc:	d110      	bne.n	800a4e0 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a4c4:	2208      	movs	r2, #8
 800a4c6:	4619      	mov	r1, r3
 800a4c8:	6a38      	ldr	r0, [r7, #32]
 800a4ca:	f005 fda3 	bl	8010014 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a4ce:	697b      	ldr	r3, [r7, #20]
 800a4d0:	695a      	ldr	r2, [r3, #20]
 800a4d2:	69bb      	ldr	r3, [r7, #24]
 800a4d4:	091b      	lsrs	r3, r3, #4
 800a4d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a4da:	441a      	add	r2, r3
 800a4dc:	697b      	ldr	r3, [r7, #20]
 800a4de:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	699a      	ldr	r2, [r3, #24]
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	f042 0210 	orr.w	r2, r2, #16
 800a4ee:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	f005 ff21 	bl	801033c <USB_ReadInterrupts>
 800a4fa:	4603      	mov	r3, r0
 800a4fc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a500:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a504:	f040 80a7 	bne.w	800a656 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800a508:	2300      	movs	r3, #0
 800a50a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	4618      	mov	r0, r3
 800a512:	f005 ff26 	bl	8010362 <USB_ReadDevAllOutEpInterrupt>
 800a516:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800a518:	e099      	b.n	800a64e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800a51a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a51c:	f003 0301 	and.w	r3, r3, #1
 800a520:	2b00      	cmp	r3, #0
 800a522:	f000 808e 	beq.w	800a642 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a52c:	b2d2      	uxtb	r2, r2
 800a52e:	4611      	mov	r1, r2
 800a530:	4618      	mov	r0, r3
 800a532:	f005 ff4a 	bl	80103ca <USB_ReadDevOutEPInterrupt>
 800a536:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800a538:	693b      	ldr	r3, [r7, #16]
 800a53a:	f003 0301 	and.w	r3, r3, #1
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d00c      	beq.n	800a55c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800a542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a544:	015a      	lsls	r2, r3, #5
 800a546:	69fb      	ldr	r3, [r7, #28]
 800a548:	4413      	add	r3, r2
 800a54a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a54e:	461a      	mov	r2, r3
 800a550:	2301      	movs	r3, #1
 800a552:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800a554:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	f000 fea4 	bl	800b2a4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800a55c:	693b      	ldr	r3, [r7, #16]
 800a55e:	f003 0308 	and.w	r3, r3, #8
 800a562:	2b00      	cmp	r3, #0
 800a564:	d00c      	beq.n	800a580 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800a566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a568:	015a      	lsls	r2, r3, #5
 800a56a:	69fb      	ldr	r3, [r7, #28]
 800a56c:	4413      	add	r3, r2
 800a56e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a572:	461a      	mov	r2, r3
 800a574:	2308      	movs	r3, #8
 800a576:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800a578:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a57a:	6878      	ldr	r0, [r7, #4]
 800a57c:	f000 ff7a 	bl	800b474 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800a580:	693b      	ldr	r3, [r7, #16]
 800a582:	f003 0310 	and.w	r3, r3, #16
 800a586:	2b00      	cmp	r3, #0
 800a588:	d008      	beq.n	800a59c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800a58a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a58c:	015a      	lsls	r2, r3, #5
 800a58e:	69fb      	ldr	r3, [r7, #28]
 800a590:	4413      	add	r3, r2
 800a592:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a596:	461a      	mov	r2, r3
 800a598:	2310      	movs	r3, #16
 800a59a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800a59c:	693b      	ldr	r3, [r7, #16]
 800a59e:	f003 0302 	and.w	r3, r3, #2
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d030      	beq.n	800a608 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800a5a6:	6a3b      	ldr	r3, [r7, #32]
 800a5a8:	695b      	ldr	r3, [r3, #20]
 800a5aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5ae:	2b80      	cmp	r3, #128	@ 0x80
 800a5b0:	d109      	bne.n	800a5c6 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800a5b2:	69fb      	ldr	r3, [r7, #28]
 800a5b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5b8:	685b      	ldr	r3, [r3, #4]
 800a5ba:	69fa      	ldr	r2, [r7, #28]
 800a5bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a5c0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a5c4:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800a5c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a5c8:	4613      	mov	r3, r2
 800a5ca:	00db      	lsls	r3, r3, #3
 800a5cc:	4413      	add	r3, r2
 800a5ce:	009b      	lsls	r3, r3, #2
 800a5d0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a5d4:	687a      	ldr	r2, [r7, #4]
 800a5d6:	4413      	add	r3, r2
 800a5d8:	3304      	adds	r3, #4
 800a5da:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800a5dc:	697b      	ldr	r3, [r7, #20]
 800a5de:	78db      	ldrb	r3, [r3, #3]
 800a5e0:	2b01      	cmp	r3, #1
 800a5e2:	d108      	bne.n	800a5f6 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800a5e4:	697b      	ldr	r3, [r7, #20]
 800a5e6:	2200      	movs	r2, #0
 800a5e8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800a5ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5ec:	b2db      	uxtb	r3, r3
 800a5ee:	4619      	mov	r1, r3
 800a5f0:	6878      	ldr	r0, [r7, #4]
 800a5f2:	f00b fa95 	bl	8015b20 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800a5f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5f8:	015a      	lsls	r2, r3, #5
 800a5fa:	69fb      	ldr	r3, [r7, #28]
 800a5fc:	4413      	add	r3, r2
 800a5fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a602:	461a      	mov	r2, r3
 800a604:	2302      	movs	r3, #2
 800a606:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a608:	693b      	ldr	r3, [r7, #16]
 800a60a:	f003 0320 	and.w	r3, r3, #32
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d008      	beq.n	800a624 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a614:	015a      	lsls	r2, r3, #5
 800a616:	69fb      	ldr	r3, [r7, #28]
 800a618:	4413      	add	r3, r2
 800a61a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a61e:	461a      	mov	r2, r3
 800a620:	2320      	movs	r3, #32
 800a622:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800a624:	693b      	ldr	r3, [r7, #16]
 800a626:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d009      	beq.n	800a642 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800a62e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a630:	015a      	lsls	r2, r3, #5
 800a632:	69fb      	ldr	r3, [r7, #28]
 800a634:	4413      	add	r3, r2
 800a636:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a63a:	461a      	mov	r2, r3
 800a63c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a640:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800a642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a644:	3301      	adds	r3, #1
 800a646:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800a648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a64a:	085b      	lsrs	r3, r3, #1
 800a64c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800a64e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a650:	2b00      	cmp	r3, #0
 800a652:	f47f af62 	bne.w	800a51a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	4618      	mov	r0, r3
 800a65c:	f005 fe6e 	bl	801033c <USB_ReadInterrupts>
 800a660:	4603      	mov	r3, r0
 800a662:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a666:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a66a:	f040 80db 	bne.w	800a824 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	4618      	mov	r0, r3
 800a674:	f005 fe8f 	bl	8010396 <USB_ReadDevAllInEpInterrupt>
 800a678:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800a67a:	2300      	movs	r3, #0
 800a67c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800a67e:	e0cd      	b.n	800a81c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800a680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a682:	f003 0301 	and.w	r3, r3, #1
 800a686:	2b00      	cmp	r3, #0
 800a688:	f000 80c2 	beq.w	800a810 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a692:	b2d2      	uxtb	r2, r2
 800a694:	4611      	mov	r1, r2
 800a696:	4618      	mov	r0, r3
 800a698:	f005 feb5 	bl	8010406 <USB_ReadDevInEPInterrupt>
 800a69c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800a69e:	693b      	ldr	r3, [r7, #16]
 800a6a0:	f003 0301 	and.w	r3, r3, #1
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d057      	beq.n	800a758 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a6a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6aa:	f003 030f 	and.w	r3, r3, #15
 800a6ae:	2201      	movs	r2, #1
 800a6b0:	fa02 f303 	lsl.w	r3, r2, r3
 800a6b4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a6b6:	69fb      	ldr	r3, [r7, #28]
 800a6b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	43db      	mvns	r3, r3
 800a6c2:	69f9      	ldr	r1, [r7, #28]
 800a6c4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a6c8:	4013      	ands	r3, r2
 800a6ca:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800a6cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6ce:	015a      	lsls	r2, r3, #5
 800a6d0:	69fb      	ldr	r3, [r7, #28]
 800a6d2:	4413      	add	r3, r2
 800a6d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6d8:	461a      	mov	r2, r3
 800a6da:	2301      	movs	r3, #1
 800a6dc:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	799b      	ldrb	r3, [r3, #6]
 800a6e2:	2b01      	cmp	r3, #1
 800a6e4:	d132      	bne.n	800a74c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800a6e6:	6879      	ldr	r1, [r7, #4]
 800a6e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6ea:	4613      	mov	r3, r2
 800a6ec:	00db      	lsls	r3, r3, #3
 800a6ee:	4413      	add	r3, r2
 800a6f0:	009b      	lsls	r3, r3, #2
 800a6f2:	440b      	add	r3, r1
 800a6f4:	3320      	adds	r3, #32
 800a6f6:	6819      	ldr	r1, [r3, #0]
 800a6f8:	6878      	ldr	r0, [r7, #4]
 800a6fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6fc:	4613      	mov	r3, r2
 800a6fe:	00db      	lsls	r3, r3, #3
 800a700:	4413      	add	r3, r2
 800a702:	009b      	lsls	r3, r3, #2
 800a704:	4403      	add	r3, r0
 800a706:	331c      	adds	r3, #28
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	4419      	add	r1, r3
 800a70c:	6878      	ldr	r0, [r7, #4]
 800a70e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a710:	4613      	mov	r3, r2
 800a712:	00db      	lsls	r3, r3, #3
 800a714:	4413      	add	r3, r2
 800a716:	009b      	lsls	r3, r3, #2
 800a718:	4403      	add	r3, r0
 800a71a:	3320      	adds	r3, #32
 800a71c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800a71e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a720:	2b00      	cmp	r3, #0
 800a722:	d113      	bne.n	800a74c <HAL_PCD_IRQHandler+0x3a2>
 800a724:	6879      	ldr	r1, [r7, #4]
 800a726:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a728:	4613      	mov	r3, r2
 800a72a:	00db      	lsls	r3, r3, #3
 800a72c:	4413      	add	r3, r2
 800a72e:	009b      	lsls	r3, r3, #2
 800a730:	440b      	add	r3, r1
 800a732:	3324      	adds	r3, #36	@ 0x24
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	2b00      	cmp	r3, #0
 800a738:	d108      	bne.n	800a74c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	6818      	ldr	r0, [r3, #0]
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a744:	461a      	mov	r2, r3
 800a746:	2101      	movs	r1, #1
 800a748:	f005 febc 	bl	80104c4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800a74c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a74e:	b2db      	uxtb	r3, r3
 800a750:	4619      	mov	r1, r3
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	f00b f95f 	bl	8015a16 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800a758:	693b      	ldr	r3, [r7, #16]
 800a75a:	f003 0308 	and.w	r3, r3, #8
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d008      	beq.n	800a774 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800a762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a764:	015a      	lsls	r2, r3, #5
 800a766:	69fb      	ldr	r3, [r7, #28]
 800a768:	4413      	add	r3, r2
 800a76a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a76e:	461a      	mov	r2, r3
 800a770:	2308      	movs	r3, #8
 800a772:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800a774:	693b      	ldr	r3, [r7, #16]
 800a776:	f003 0310 	and.w	r3, r3, #16
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d008      	beq.n	800a790 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800a77e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a780:	015a      	lsls	r2, r3, #5
 800a782:	69fb      	ldr	r3, [r7, #28]
 800a784:	4413      	add	r3, r2
 800a786:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a78a:	461a      	mov	r2, r3
 800a78c:	2310      	movs	r3, #16
 800a78e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800a790:	693b      	ldr	r3, [r7, #16]
 800a792:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a796:	2b00      	cmp	r3, #0
 800a798:	d008      	beq.n	800a7ac <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800a79a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a79c:	015a      	lsls	r2, r3, #5
 800a79e:	69fb      	ldr	r3, [r7, #28]
 800a7a0:	4413      	add	r3, r2
 800a7a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7a6:	461a      	mov	r2, r3
 800a7a8:	2340      	movs	r3, #64	@ 0x40
 800a7aa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800a7ac:	693b      	ldr	r3, [r7, #16]
 800a7ae:	f003 0302 	and.w	r3, r3, #2
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d023      	beq.n	800a7fe <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800a7b6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a7b8:	6a38      	ldr	r0, [r7, #32]
 800a7ba:	f004 fea3 	bl	800f504 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800a7be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a7c0:	4613      	mov	r3, r2
 800a7c2:	00db      	lsls	r3, r3, #3
 800a7c4:	4413      	add	r3, r2
 800a7c6:	009b      	lsls	r3, r3, #2
 800a7c8:	3310      	adds	r3, #16
 800a7ca:	687a      	ldr	r2, [r7, #4]
 800a7cc:	4413      	add	r3, r2
 800a7ce:	3304      	adds	r3, #4
 800a7d0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800a7d2:	697b      	ldr	r3, [r7, #20]
 800a7d4:	78db      	ldrb	r3, [r3, #3]
 800a7d6:	2b01      	cmp	r3, #1
 800a7d8:	d108      	bne.n	800a7ec <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800a7da:	697b      	ldr	r3, [r7, #20]
 800a7dc:	2200      	movs	r2, #0
 800a7de:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800a7e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7e2:	b2db      	uxtb	r3, r3
 800a7e4:	4619      	mov	r1, r3
 800a7e6:	6878      	ldr	r0, [r7, #4]
 800a7e8:	f00b f9ac 	bl	8015b44 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800a7ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7ee:	015a      	lsls	r2, r3, #5
 800a7f0:	69fb      	ldr	r3, [r7, #28]
 800a7f2:	4413      	add	r3, r2
 800a7f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7f8:	461a      	mov	r2, r3
 800a7fa:	2302      	movs	r3, #2
 800a7fc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800a7fe:	693b      	ldr	r3, [r7, #16]
 800a800:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a804:	2b00      	cmp	r3, #0
 800a806:	d003      	beq.n	800a810 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800a808:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a80a:	6878      	ldr	r0, [r7, #4]
 800a80c:	f000 fcbd 	bl	800b18a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800a810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a812:	3301      	adds	r3, #1
 800a814:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800a816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a818:	085b      	lsrs	r3, r3, #1
 800a81a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800a81c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a81e:	2b00      	cmp	r3, #0
 800a820:	f47f af2e 	bne.w	800a680 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	4618      	mov	r0, r3
 800a82a:	f005 fd87 	bl	801033c <USB_ReadInterrupts>
 800a82e:	4603      	mov	r3, r0
 800a830:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a834:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a838:	d122      	bne.n	800a880 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a83a:	69fb      	ldr	r3, [r7, #28]
 800a83c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a840:	685b      	ldr	r3, [r3, #4]
 800a842:	69fa      	ldr	r2, [r7, #28]
 800a844:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a848:	f023 0301 	bic.w	r3, r3, #1
 800a84c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800a854:	2b01      	cmp	r3, #1
 800a856:	d108      	bne.n	800a86a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	2200      	movs	r2, #0
 800a85c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800a860:	2100      	movs	r1, #0
 800a862:	6878      	ldr	r0, [r7, #4]
 800a864:	f000 fea4 	bl	800b5b0 <HAL_PCDEx_LPM_Callback>
 800a868:	e002      	b.n	800a870 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800a86a:	6878      	ldr	r0, [r7, #4]
 800a86c:	f00b f94a 	bl	8015b04 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	695a      	ldr	r2, [r3, #20]
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800a87e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	4618      	mov	r0, r3
 800a886:	f005 fd59 	bl	801033c <USB_ReadInterrupts>
 800a88a:	4603      	mov	r3, r0
 800a88c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a890:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a894:	d112      	bne.n	800a8bc <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800a896:	69fb      	ldr	r3, [r7, #28]
 800a898:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a89c:	689b      	ldr	r3, [r3, #8]
 800a89e:	f003 0301 	and.w	r3, r3, #1
 800a8a2:	2b01      	cmp	r3, #1
 800a8a4:	d102      	bne.n	800a8ac <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800a8a6:	6878      	ldr	r0, [r7, #4]
 800a8a8:	f00b f906 	bl	8015ab8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	695a      	ldr	r2, [r3, #20]
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800a8ba:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	f005 fd3b 	bl	801033c <USB_ReadInterrupts>
 800a8c6:	4603      	mov	r3, r0
 800a8c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a8cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a8d0:	f040 80b7 	bne.w	800aa42 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a8d4:	69fb      	ldr	r3, [r7, #28]
 800a8d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8da:	685b      	ldr	r3, [r3, #4]
 800a8dc:	69fa      	ldr	r2, [r7, #28]
 800a8de:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a8e2:	f023 0301 	bic.w	r3, r3, #1
 800a8e6:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	2110      	movs	r1, #16
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	f004 fe08 	bl	800f504 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a8f8:	e046      	b.n	800a988 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800a8fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8fc:	015a      	lsls	r2, r3, #5
 800a8fe:	69fb      	ldr	r3, [r7, #28]
 800a900:	4413      	add	r3, r2
 800a902:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a906:	461a      	mov	r2, r3
 800a908:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a90c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a90e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a910:	015a      	lsls	r2, r3, #5
 800a912:	69fb      	ldr	r3, [r7, #28]
 800a914:	4413      	add	r3, r2
 800a916:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a91e:	0151      	lsls	r1, r2, #5
 800a920:	69fa      	ldr	r2, [r7, #28]
 800a922:	440a      	add	r2, r1
 800a924:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a928:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a92c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800a92e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a930:	015a      	lsls	r2, r3, #5
 800a932:	69fb      	ldr	r3, [r7, #28]
 800a934:	4413      	add	r3, r2
 800a936:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a93a:	461a      	mov	r2, r3
 800a93c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a940:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a944:	015a      	lsls	r2, r3, #5
 800a946:	69fb      	ldr	r3, [r7, #28]
 800a948:	4413      	add	r3, r2
 800a94a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a952:	0151      	lsls	r1, r2, #5
 800a954:	69fa      	ldr	r2, [r7, #28]
 800a956:	440a      	add	r2, r1
 800a958:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a95c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a960:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a964:	015a      	lsls	r2, r3, #5
 800a966:	69fb      	ldr	r3, [r7, #28]
 800a968:	4413      	add	r3, r2
 800a96a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a972:	0151      	lsls	r1, r2, #5
 800a974:	69fa      	ldr	r2, [r7, #28]
 800a976:	440a      	add	r2, r1
 800a978:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a97c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a980:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a984:	3301      	adds	r3, #1
 800a986:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	791b      	ldrb	r3, [r3, #4]
 800a98c:	461a      	mov	r2, r3
 800a98e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a990:	4293      	cmp	r3, r2
 800a992:	d3b2      	bcc.n	800a8fa <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800a994:	69fb      	ldr	r3, [r7, #28]
 800a996:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a99a:	69db      	ldr	r3, [r3, #28]
 800a99c:	69fa      	ldr	r2, [r7, #28]
 800a99e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a9a2:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800a9a6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	7bdb      	ldrb	r3, [r3, #15]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d016      	beq.n	800a9de <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800a9b0:	69fb      	ldr	r3, [r7, #28]
 800a9b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a9b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a9ba:	69fa      	ldr	r2, [r7, #28]
 800a9bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a9c0:	f043 030b 	orr.w	r3, r3, #11
 800a9c4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800a9c8:	69fb      	ldr	r3, [r7, #28]
 800a9ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a9ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9d0:	69fa      	ldr	r2, [r7, #28]
 800a9d2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a9d6:	f043 030b 	orr.w	r3, r3, #11
 800a9da:	6453      	str	r3, [r2, #68]	@ 0x44
 800a9dc:	e015      	b.n	800aa0a <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800a9de:	69fb      	ldr	r3, [r7, #28]
 800a9e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a9e4:	695b      	ldr	r3, [r3, #20]
 800a9e6:	69fa      	ldr	r2, [r7, #28]
 800a9e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a9ec:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a9f0:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800a9f4:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800a9f6:	69fb      	ldr	r3, [r7, #28]
 800a9f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a9fc:	691b      	ldr	r3, [r3, #16]
 800a9fe:	69fa      	ldr	r2, [r7, #28]
 800aa00:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aa04:	f043 030b 	orr.w	r3, r3, #11
 800aa08:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800aa0a:	69fb      	ldr	r3, [r7, #28]
 800aa0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	69fa      	ldr	r2, [r7, #28]
 800aa14:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aa18:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800aa1c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6818      	ldr	r0, [r3, #0]
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800aa2c:	461a      	mov	r2, r3
 800aa2e:	f005 fd49 	bl	80104c4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	695a      	ldr	r2, [r3, #20]
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800aa40:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	4618      	mov	r0, r3
 800aa48:	f005 fc78 	bl	801033c <USB_ReadInterrupts>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800aa52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aa56:	d123      	bne.n	800aaa0 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	f005 fd0e 	bl	801047e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	4618      	mov	r0, r3
 800aa68:	f004 fdc5 	bl	800f5f6 <USB_GetDevSpeed>
 800aa6c:	4603      	mov	r3, r0
 800aa6e:	461a      	mov	r2, r3
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681c      	ldr	r4, [r3, #0]
 800aa78:	f001 f9ca 	bl	800be10 <HAL_RCC_GetHCLKFreq>
 800aa7c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800aa82:	461a      	mov	r2, r3
 800aa84:	4620      	mov	r0, r4
 800aa86:	f004 fac9 	bl	800f01c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800aa8a:	6878      	ldr	r0, [r7, #4]
 800aa8c:	f00a ffeb 	bl	8015a66 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	695a      	ldr	r2, [r3, #20]
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800aa9e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	f005 fc49 	bl	801033c <USB_ReadInterrupts>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	f003 0308 	and.w	r3, r3, #8
 800aab0:	2b08      	cmp	r3, #8
 800aab2:	d10a      	bne.n	800aaca <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800aab4:	6878      	ldr	r0, [r7, #4]
 800aab6:	f00a ffc8 	bl	8015a4a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	695a      	ldr	r2, [r3, #20]
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	f002 0208 	and.w	r2, r2, #8
 800aac8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	4618      	mov	r0, r3
 800aad0:	f005 fc34 	bl	801033c <USB_ReadInterrupts>
 800aad4:	4603      	mov	r3, r0
 800aad6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aada:	2b80      	cmp	r3, #128	@ 0x80
 800aadc:	d123      	bne.n	800ab26 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800aade:	6a3b      	ldr	r3, [r7, #32]
 800aae0:	699b      	ldr	r3, [r3, #24]
 800aae2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800aae6:	6a3b      	ldr	r3, [r7, #32]
 800aae8:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800aaea:	2301      	movs	r3, #1
 800aaec:	627b      	str	r3, [r7, #36]	@ 0x24
 800aaee:	e014      	b.n	800ab1a <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800aaf0:	6879      	ldr	r1, [r7, #4]
 800aaf2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aaf4:	4613      	mov	r3, r2
 800aaf6:	00db      	lsls	r3, r3, #3
 800aaf8:	4413      	add	r3, r2
 800aafa:	009b      	lsls	r3, r3, #2
 800aafc:	440b      	add	r3, r1
 800aafe:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800ab02:	781b      	ldrb	r3, [r3, #0]
 800ab04:	2b01      	cmp	r3, #1
 800ab06:	d105      	bne.n	800ab14 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800ab08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab0a:	b2db      	uxtb	r3, r3
 800ab0c:	4619      	mov	r1, r3
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	f000 fb0a 	bl	800b128 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ab14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab16:	3301      	adds	r3, #1
 800ab18:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	791b      	ldrb	r3, [r3, #4]
 800ab1e:	461a      	mov	r2, r3
 800ab20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab22:	4293      	cmp	r3, r2
 800ab24:	d3e4      	bcc.n	800aaf0 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	f005 fc06 	bl	801033c <USB_ReadInterrupts>
 800ab30:	4603      	mov	r3, r0
 800ab32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ab36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab3a:	d13c      	bne.n	800abb6 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ab3c:	2301      	movs	r3, #1
 800ab3e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab40:	e02b      	b.n	800ab9a <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800ab42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab44:	015a      	lsls	r2, r3, #5
 800ab46:	69fb      	ldr	r3, [r7, #28]
 800ab48:	4413      	add	r3, r2
 800ab4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800ab52:	6879      	ldr	r1, [r7, #4]
 800ab54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab56:	4613      	mov	r3, r2
 800ab58:	00db      	lsls	r3, r3, #3
 800ab5a:	4413      	add	r3, r2
 800ab5c:	009b      	lsls	r3, r3, #2
 800ab5e:	440b      	add	r3, r1
 800ab60:	3318      	adds	r3, #24
 800ab62:	781b      	ldrb	r3, [r3, #0]
 800ab64:	2b01      	cmp	r3, #1
 800ab66:	d115      	bne.n	800ab94 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800ab68:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	da12      	bge.n	800ab94 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800ab6e:	6879      	ldr	r1, [r7, #4]
 800ab70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab72:	4613      	mov	r3, r2
 800ab74:	00db      	lsls	r3, r3, #3
 800ab76:	4413      	add	r3, r2
 800ab78:	009b      	lsls	r3, r3, #2
 800ab7a:	440b      	add	r3, r1
 800ab7c:	3317      	adds	r3, #23
 800ab7e:	2201      	movs	r2, #1
 800ab80:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800ab82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab84:	b2db      	uxtb	r3, r3
 800ab86:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ab8a:	b2db      	uxtb	r3, r3
 800ab8c:	4619      	mov	r1, r3
 800ab8e:	6878      	ldr	r0, [r7, #4]
 800ab90:	f000 faca 	bl	800b128 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ab94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab96:	3301      	adds	r3, #1
 800ab98:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	791b      	ldrb	r3, [r3, #4]
 800ab9e:	461a      	mov	r2, r3
 800aba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aba2:	4293      	cmp	r3, r2
 800aba4:	d3cd      	bcc.n	800ab42 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	695a      	ldr	r2, [r3, #20]
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800abb4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	4618      	mov	r0, r3
 800abbc:	f005 fbbe 	bl	801033c <USB_ReadInterrupts>
 800abc0:	4603      	mov	r3, r0
 800abc2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800abc6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800abca:	d156      	bne.n	800ac7a <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800abcc:	2301      	movs	r3, #1
 800abce:	627b      	str	r3, [r7, #36]	@ 0x24
 800abd0:	e045      	b.n	800ac5e <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800abd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abd4:	015a      	lsls	r2, r3, #5
 800abd6:	69fb      	ldr	r3, [r7, #28]
 800abd8:	4413      	add	r3, r2
 800abda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800abe2:	6879      	ldr	r1, [r7, #4]
 800abe4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800abe6:	4613      	mov	r3, r2
 800abe8:	00db      	lsls	r3, r3, #3
 800abea:	4413      	add	r3, r2
 800abec:	009b      	lsls	r3, r3, #2
 800abee:	440b      	add	r3, r1
 800abf0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800abf4:	781b      	ldrb	r3, [r3, #0]
 800abf6:	2b01      	cmp	r3, #1
 800abf8:	d12e      	bne.n	800ac58 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800abfa:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	da2b      	bge.n	800ac58 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800ac00:	69bb      	ldr	r3, [r7, #24]
 800ac02:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800ac0c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800ac10:	429a      	cmp	r2, r3
 800ac12:	d121      	bne.n	800ac58 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800ac14:	6879      	ldr	r1, [r7, #4]
 800ac16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac18:	4613      	mov	r3, r2
 800ac1a:	00db      	lsls	r3, r3, #3
 800ac1c:	4413      	add	r3, r2
 800ac1e:	009b      	lsls	r3, r3, #2
 800ac20:	440b      	add	r3, r1
 800ac22:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800ac26:	2201      	movs	r2, #1
 800ac28:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800ac2a:	6a3b      	ldr	r3, [r7, #32]
 800ac2c:	699b      	ldr	r3, [r3, #24]
 800ac2e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800ac32:	6a3b      	ldr	r3, [r7, #32]
 800ac34:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800ac36:	6a3b      	ldr	r3, [r7, #32]
 800ac38:	695b      	ldr	r3, [r3, #20]
 800ac3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d10a      	bne.n	800ac58 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800ac42:	69fb      	ldr	r3, [r7, #28]
 800ac44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac48:	685b      	ldr	r3, [r3, #4]
 800ac4a:	69fa      	ldr	r2, [r7, #28]
 800ac4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ac50:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ac54:	6053      	str	r3, [r2, #4]
            break;
 800ac56:	e008      	b.n	800ac6a <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ac58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac5a:	3301      	adds	r3, #1
 800ac5c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	791b      	ldrb	r3, [r3, #4]
 800ac62:	461a      	mov	r2, r3
 800ac64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac66:	4293      	cmp	r3, r2
 800ac68:	d3b3      	bcc.n	800abd2 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	695a      	ldr	r2, [r3, #20]
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800ac78:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	4618      	mov	r0, r3
 800ac80:	f005 fb5c 	bl	801033c <USB_ReadInterrupts>
 800ac84:	4603      	mov	r3, r0
 800ac86:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ac8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac8e:	d10a      	bne.n	800aca6 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800ac90:	6878      	ldr	r0, [r7, #4]
 800ac92:	f00a ff69 	bl	8015b68 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	695a      	ldr	r2, [r3, #20]
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800aca4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	4618      	mov	r0, r3
 800acac:	f005 fb46 	bl	801033c <USB_ReadInterrupts>
 800acb0:	4603      	mov	r3, r0
 800acb2:	f003 0304 	and.w	r3, r3, #4
 800acb6:	2b04      	cmp	r3, #4
 800acb8:	d115      	bne.n	800ace6 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	685b      	ldr	r3, [r3, #4]
 800acc0:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800acc2:	69bb      	ldr	r3, [r7, #24]
 800acc4:	f003 0304 	and.w	r3, r3, #4
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d002      	beq.n	800acd2 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800accc:	6878      	ldr	r0, [r7, #4]
 800acce:	f00a ff59 	bl	8015b84 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	6859      	ldr	r1, [r3, #4]
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	69ba      	ldr	r2, [r7, #24]
 800acde:	430a      	orrs	r2, r1
 800ace0:	605a      	str	r2, [r3, #4]
 800ace2:	e000      	b.n	800ace6 <HAL_PCD_IRQHandler+0x93c>
      return;
 800ace4:	bf00      	nop
    }
  }
}
 800ace6:	3734      	adds	r7, #52	@ 0x34
 800ace8:	46bd      	mov	sp, r7
 800acea:	bd90      	pop	{r4, r7, pc}

0800acec <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	b082      	sub	sp, #8
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
 800acf4:	460b      	mov	r3, r1
 800acf6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800acfe:	2b01      	cmp	r3, #1
 800ad00:	d101      	bne.n	800ad06 <HAL_PCD_SetAddress+0x1a>
 800ad02:	2302      	movs	r3, #2
 800ad04:	e012      	b.n	800ad2c <HAL_PCD_SetAddress+0x40>
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	2201      	movs	r2, #1
 800ad0a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	78fa      	ldrb	r2, [r7, #3]
 800ad12:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	78fa      	ldrb	r2, [r7, #3]
 800ad1a:	4611      	mov	r1, r2
 800ad1c:	4618      	mov	r0, r3
 800ad1e:	f005 faa5 	bl	801026c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	2200      	movs	r2, #0
 800ad26:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800ad2a:	2300      	movs	r3, #0
}
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	3708      	adds	r7, #8
 800ad30:	46bd      	mov	sp, r7
 800ad32:	bd80      	pop	{r7, pc}

0800ad34 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b084      	sub	sp, #16
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	6078      	str	r0, [r7, #4]
 800ad3c:	4608      	mov	r0, r1
 800ad3e:	4611      	mov	r1, r2
 800ad40:	461a      	mov	r2, r3
 800ad42:	4603      	mov	r3, r0
 800ad44:	70fb      	strb	r3, [r7, #3]
 800ad46:	460b      	mov	r3, r1
 800ad48:	803b      	strh	r3, [r7, #0]
 800ad4a:	4613      	mov	r3, r2
 800ad4c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800ad4e:	2300      	movs	r3, #0
 800ad50:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800ad52:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	da0f      	bge.n	800ad7a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ad5a:	78fb      	ldrb	r3, [r7, #3]
 800ad5c:	f003 020f 	and.w	r2, r3, #15
 800ad60:	4613      	mov	r3, r2
 800ad62:	00db      	lsls	r3, r3, #3
 800ad64:	4413      	add	r3, r2
 800ad66:	009b      	lsls	r3, r3, #2
 800ad68:	3310      	adds	r3, #16
 800ad6a:	687a      	ldr	r2, [r7, #4]
 800ad6c:	4413      	add	r3, r2
 800ad6e:	3304      	adds	r3, #4
 800ad70:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	2201      	movs	r2, #1
 800ad76:	705a      	strb	r2, [r3, #1]
 800ad78:	e00f      	b.n	800ad9a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ad7a:	78fb      	ldrb	r3, [r7, #3]
 800ad7c:	f003 020f 	and.w	r2, r3, #15
 800ad80:	4613      	mov	r3, r2
 800ad82:	00db      	lsls	r3, r3, #3
 800ad84:	4413      	add	r3, r2
 800ad86:	009b      	lsls	r3, r3, #2
 800ad88:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ad8c:	687a      	ldr	r2, [r7, #4]
 800ad8e:	4413      	add	r3, r2
 800ad90:	3304      	adds	r3, #4
 800ad92:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	2200      	movs	r2, #0
 800ad98:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800ad9a:	78fb      	ldrb	r3, [r7, #3]
 800ad9c:	f003 030f 	and.w	r3, r3, #15
 800ada0:	b2da      	uxtb	r2, r3
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800ada6:	883b      	ldrh	r3, [r7, #0]
 800ada8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	78ba      	ldrb	r2, [r7, #2]
 800adb4:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	785b      	ldrb	r3, [r3, #1]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d004      	beq.n	800adc8 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	781b      	ldrb	r3, [r3, #0]
 800adc2:	461a      	mov	r2, r3
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800adc8:	78bb      	ldrb	r3, [r7, #2]
 800adca:	2b02      	cmp	r3, #2
 800adcc:	d102      	bne.n	800add4 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	2200      	movs	r2, #0
 800add2:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800adda:	2b01      	cmp	r3, #1
 800addc:	d101      	bne.n	800ade2 <HAL_PCD_EP_Open+0xae>
 800adde:	2302      	movs	r3, #2
 800ade0:	e00e      	b.n	800ae00 <HAL_PCD_EP_Open+0xcc>
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	2201      	movs	r2, #1
 800ade6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	68f9      	ldr	r1, [r7, #12]
 800adf0:	4618      	mov	r0, r3
 800adf2:	f004 fc25 	bl	800f640 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	2200      	movs	r2, #0
 800adfa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800adfe:	7afb      	ldrb	r3, [r7, #11]
}
 800ae00:	4618      	mov	r0, r3
 800ae02:	3710      	adds	r7, #16
 800ae04:	46bd      	mov	sp, r7
 800ae06:	bd80      	pop	{r7, pc}

0800ae08 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ae08:	b580      	push	{r7, lr}
 800ae0a:	b084      	sub	sp, #16
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
 800ae10:	460b      	mov	r3, r1
 800ae12:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800ae14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	da0f      	bge.n	800ae3c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ae1c:	78fb      	ldrb	r3, [r7, #3]
 800ae1e:	f003 020f 	and.w	r2, r3, #15
 800ae22:	4613      	mov	r3, r2
 800ae24:	00db      	lsls	r3, r3, #3
 800ae26:	4413      	add	r3, r2
 800ae28:	009b      	lsls	r3, r3, #2
 800ae2a:	3310      	adds	r3, #16
 800ae2c:	687a      	ldr	r2, [r7, #4]
 800ae2e:	4413      	add	r3, r2
 800ae30:	3304      	adds	r3, #4
 800ae32:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	2201      	movs	r2, #1
 800ae38:	705a      	strb	r2, [r3, #1]
 800ae3a:	e00f      	b.n	800ae5c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ae3c:	78fb      	ldrb	r3, [r7, #3]
 800ae3e:	f003 020f 	and.w	r2, r3, #15
 800ae42:	4613      	mov	r3, r2
 800ae44:	00db      	lsls	r3, r3, #3
 800ae46:	4413      	add	r3, r2
 800ae48:	009b      	lsls	r3, r3, #2
 800ae4a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ae4e:	687a      	ldr	r2, [r7, #4]
 800ae50:	4413      	add	r3, r2
 800ae52:	3304      	adds	r3, #4
 800ae54:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	2200      	movs	r2, #0
 800ae5a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800ae5c:	78fb      	ldrb	r3, [r7, #3]
 800ae5e:	f003 030f 	and.w	r3, r3, #15
 800ae62:	b2da      	uxtb	r2, r3
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800ae6e:	2b01      	cmp	r3, #1
 800ae70:	d101      	bne.n	800ae76 <HAL_PCD_EP_Close+0x6e>
 800ae72:	2302      	movs	r3, #2
 800ae74:	e00e      	b.n	800ae94 <HAL_PCD_EP_Close+0x8c>
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	2201      	movs	r2, #1
 800ae7a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	68f9      	ldr	r1, [r7, #12]
 800ae84:	4618      	mov	r0, r3
 800ae86:	f004 fc63 	bl	800f750 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	2200      	movs	r2, #0
 800ae8e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800ae92:	2300      	movs	r3, #0
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	3710      	adds	r7, #16
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}

0800ae9c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b086      	sub	sp, #24
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	60f8      	str	r0, [r7, #12]
 800aea4:	607a      	str	r2, [r7, #4]
 800aea6:	603b      	str	r3, [r7, #0]
 800aea8:	460b      	mov	r3, r1
 800aeaa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800aeac:	7afb      	ldrb	r3, [r7, #11]
 800aeae:	f003 020f 	and.w	r2, r3, #15
 800aeb2:	4613      	mov	r3, r2
 800aeb4:	00db      	lsls	r3, r3, #3
 800aeb6:	4413      	add	r3, r2
 800aeb8:	009b      	lsls	r3, r3, #2
 800aeba:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800aebe:	68fa      	ldr	r2, [r7, #12]
 800aec0:	4413      	add	r3, r2
 800aec2:	3304      	adds	r3, #4
 800aec4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800aec6:	697b      	ldr	r3, [r7, #20]
 800aec8:	687a      	ldr	r2, [r7, #4]
 800aeca:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800aecc:	697b      	ldr	r3, [r7, #20]
 800aece:	683a      	ldr	r2, [r7, #0]
 800aed0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800aed2:	697b      	ldr	r3, [r7, #20]
 800aed4:	2200      	movs	r2, #0
 800aed6:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800aed8:	697b      	ldr	r3, [r7, #20]
 800aeda:	2200      	movs	r2, #0
 800aedc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800aede:	7afb      	ldrb	r3, [r7, #11]
 800aee0:	f003 030f 	and.w	r3, r3, #15
 800aee4:	b2da      	uxtb	r2, r3
 800aee6:	697b      	ldr	r3, [r7, #20]
 800aee8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	799b      	ldrb	r3, [r3, #6]
 800aeee:	2b01      	cmp	r3, #1
 800aef0:	d102      	bne.n	800aef8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800aef2:	687a      	ldr	r2, [r7, #4]
 800aef4:	697b      	ldr	r3, [r7, #20]
 800aef6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	6818      	ldr	r0, [r3, #0]
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	799b      	ldrb	r3, [r3, #6]
 800af00:	461a      	mov	r2, r3
 800af02:	6979      	ldr	r1, [r7, #20]
 800af04:	f004 fd00 	bl	800f908 <USB_EPStartXfer>

  return HAL_OK;
 800af08:	2300      	movs	r3, #0
}
 800af0a:	4618      	mov	r0, r3
 800af0c:	3718      	adds	r7, #24
 800af0e:	46bd      	mov	sp, r7
 800af10:	bd80      	pop	{r7, pc}

0800af12 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800af12:	b480      	push	{r7}
 800af14:	b083      	sub	sp, #12
 800af16:	af00      	add	r7, sp, #0
 800af18:	6078      	str	r0, [r7, #4]
 800af1a:	460b      	mov	r3, r1
 800af1c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800af1e:	78fb      	ldrb	r3, [r7, #3]
 800af20:	f003 020f 	and.w	r2, r3, #15
 800af24:	6879      	ldr	r1, [r7, #4]
 800af26:	4613      	mov	r3, r2
 800af28:	00db      	lsls	r3, r3, #3
 800af2a:	4413      	add	r3, r2
 800af2c:	009b      	lsls	r3, r3, #2
 800af2e:	440b      	add	r3, r1
 800af30:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800af34:	681b      	ldr	r3, [r3, #0]
}
 800af36:	4618      	mov	r0, r3
 800af38:	370c      	adds	r7, #12
 800af3a:	46bd      	mov	sp, r7
 800af3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af40:	4770      	bx	lr

0800af42 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800af42:	b580      	push	{r7, lr}
 800af44:	b086      	sub	sp, #24
 800af46:	af00      	add	r7, sp, #0
 800af48:	60f8      	str	r0, [r7, #12]
 800af4a:	607a      	str	r2, [r7, #4]
 800af4c:	603b      	str	r3, [r7, #0]
 800af4e:	460b      	mov	r3, r1
 800af50:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800af52:	7afb      	ldrb	r3, [r7, #11]
 800af54:	f003 020f 	and.w	r2, r3, #15
 800af58:	4613      	mov	r3, r2
 800af5a:	00db      	lsls	r3, r3, #3
 800af5c:	4413      	add	r3, r2
 800af5e:	009b      	lsls	r3, r3, #2
 800af60:	3310      	adds	r3, #16
 800af62:	68fa      	ldr	r2, [r7, #12]
 800af64:	4413      	add	r3, r2
 800af66:	3304      	adds	r3, #4
 800af68:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800af6a:	697b      	ldr	r3, [r7, #20]
 800af6c:	687a      	ldr	r2, [r7, #4]
 800af6e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800af70:	697b      	ldr	r3, [r7, #20]
 800af72:	683a      	ldr	r2, [r7, #0]
 800af74:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800af76:	697b      	ldr	r3, [r7, #20]
 800af78:	2200      	movs	r2, #0
 800af7a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800af7c:	697b      	ldr	r3, [r7, #20]
 800af7e:	2201      	movs	r2, #1
 800af80:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800af82:	7afb      	ldrb	r3, [r7, #11]
 800af84:	f003 030f 	and.w	r3, r3, #15
 800af88:	b2da      	uxtb	r2, r3
 800af8a:	697b      	ldr	r3, [r7, #20]
 800af8c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	799b      	ldrb	r3, [r3, #6]
 800af92:	2b01      	cmp	r3, #1
 800af94:	d102      	bne.n	800af9c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800af96:	687a      	ldr	r2, [r7, #4]
 800af98:	697b      	ldr	r3, [r7, #20]
 800af9a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	6818      	ldr	r0, [r3, #0]
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	799b      	ldrb	r3, [r3, #6]
 800afa4:	461a      	mov	r2, r3
 800afa6:	6979      	ldr	r1, [r7, #20]
 800afa8:	f004 fcae 	bl	800f908 <USB_EPStartXfer>

  return HAL_OK;
 800afac:	2300      	movs	r3, #0
}
 800afae:	4618      	mov	r0, r3
 800afb0:	3718      	adds	r7, #24
 800afb2:	46bd      	mov	sp, r7
 800afb4:	bd80      	pop	{r7, pc}

0800afb6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800afb6:	b580      	push	{r7, lr}
 800afb8:	b084      	sub	sp, #16
 800afba:	af00      	add	r7, sp, #0
 800afbc:	6078      	str	r0, [r7, #4]
 800afbe:	460b      	mov	r3, r1
 800afc0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800afc2:	78fb      	ldrb	r3, [r7, #3]
 800afc4:	f003 030f 	and.w	r3, r3, #15
 800afc8:	687a      	ldr	r2, [r7, #4]
 800afca:	7912      	ldrb	r2, [r2, #4]
 800afcc:	4293      	cmp	r3, r2
 800afce:	d901      	bls.n	800afd4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800afd0:	2301      	movs	r3, #1
 800afd2:	e04f      	b.n	800b074 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800afd4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800afd8:	2b00      	cmp	r3, #0
 800afda:	da0f      	bge.n	800affc <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800afdc:	78fb      	ldrb	r3, [r7, #3]
 800afde:	f003 020f 	and.w	r2, r3, #15
 800afe2:	4613      	mov	r3, r2
 800afe4:	00db      	lsls	r3, r3, #3
 800afe6:	4413      	add	r3, r2
 800afe8:	009b      	lsls	r3, r3, #2
 800afea:	3310      	adds	r3, #16
 800afec:	687a      	ldr	r2, [r7, #4]
 800afee:	4413      	add	r3, r2
 800aff0:	3304      	adds	r3, #4
 800aff2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	2201      	movs	r2, #1
 800aff8:	705a      	strb	r2, [r3, #1]
 800affa:	e00d      	b.n	800b018 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800affc:	78fa      	ldrb	r2, [r7, #3]
 800affe:	4613      	mov	r3, r2
 800b000:	00db      	lsls	r3, r3, #3
 800b002:	4413      	add	r3, r2
 800b004:	009b      	lsls	r3, r3, #2
 800b006:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b00a:	687a      	ldr	r2, [r7, #4]
 800b00c:	4413      	add	r3, r2
 800b00e:	3304      	adds	r3, #4
 800b010:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	2200      	movs	r2, #0
 800b016:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	2201      	movs	r2, #1
 800b01c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b01e:	78fb      	ldrb	r3, [r7, #3]
 800b020:	f003 030f 	and.w	r3, r3, #15
 800b024:	b2da      	uxtb	r2, r3
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800b030:	2b01      	cmp	r3, #1
 800b032:	d101      	bne.n	800b038 <HAL_PCD_EP_SetStall+0x82>
 800b034:	2302      	movs	r3, #2
 800b036:	e01d      	b.n	800b074 <HAL_PCD_EP_SetStall+0xbe>
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	2201      	movs	r2, #1
 800b03c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	68f9      	ldr	r1, [r7, #12]
 800b046:	4618      	mov	r0, r3
 800b048:	f005 f83c 	bl	80100c4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800b04c:	78fb      	ldrb	r3, [r7, #3]
 800b04e:	f003 030f 	and.w	r3, r3, #15
 800b052:	2b00      	cmp	r3, #0
 800b054:	d109      	bne.n	800b06a <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	6818      	ldr	r0, [r3, #0]
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	7999      	ldrb	r1, [r3, #6]
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b064:	461a      	mov	r2, r3
 800b066:	f005 fa2d 	bl	80104c4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	2200      	movs	r2, #0
 800b06e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800b072:	2300      	movs	r3, #0
}
 800b074:	4618      	mov	r0, r3
 800b076:	3710      	adds	r7, #16
 800b078:	46bd      	mov	sp, r7
 800b07a:	bd80      	pop	{r7, pc}

0800b07c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b084      	sub	sp, #16
 800b080:	af00      	add	r7, sp, #0
 800b082:	6078      	str	r0, [r7, #4]
 800b084:	460b      	mov	r3, r1
 800b086:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800b088:	78fb      	ldrb	r3, [r7, #3]
 800b08a:	f003 030f 	and.w	r3, r3, #15
 800b08e:	687a      	ldr	r2, [r7, #4]
 800b090:	7912      	ldrb	r2, [r2, #4]
 800b092:	4293      	cmp	r3, r2
 800b094:	d901      	bls.n	800b09a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800b096:	2301      	movs	r3, #1
 800b098:	e042      	b.n	800b120 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800b09a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	da0f      	bge.n	800b0c2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b0a2:	78fb      	ldrb	r3, [r7, #3]
 800b0a4:	f003 020f 	and.w	r2, r3, #15
 800b0a8:	4613      	mov	r3, r2
 800b0aa:	00db      	lsls	r3, r3, #3
 800b0ac:	4413      	add	r3, r2
 800b0ae:	009b      	lsls	r3, r3, #2
 800b0b0:	3310      	adds	r3, #16
 800b0b2:	687a      	ldr	r2, [r7, #4]
 800b0b4:	4413      	add	r3, r2
 800b0b6:	3304      	adds	r3, #4
 800b0b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	2201      	movs	r2, #1
 800b0be:	705a      	strb	r2, [r3, #1]
 800b0c0:	e00f      	b.n	800b0e2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b0c2:	78fb      	ldrb	r3, [r7, #3]
 800b0c4:	f003 020f 	and.w	r2, r3, #15
 800b0c8:	4613      	mov	r3, r2
 800b0ca:	00db      	lsls	r3, r3, #3
 800b0cc:	4413      	add	r3, r2
 800b0ce:	009b      	lsls	r3, r3, #2
 800b0d0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b0d4:	687a      	ldr	r2, [r7, #4]
 800b0d6:	4413      	add	r3, r2
 800b0d8:	3304      	adds	r3, #4
 800b0da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	2200      	movs	r2, #0
 800b0e0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b0e8:	78fb      	ldrb	r3, [r7, #3]
 800b0ea:	f003 030f 	and.w	r3, r3, #15
 800b0ee:	b2da      	uxtb	r2, r3
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800b0fa:	2b01      	cmp	r3, #1
 800b0fc:	d101      	bne.n	800b102 <HAL_PCD_EP_ClrStall+0x86>
 800b0fe:	2302      	movs	r3, #2
 800b100:	e00e      	b.n	800b120 <HAL_PCD_EP_ClrStall+0xa4>
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	2201      	movs	r2, #1
 800b106:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	68f9      	ldr	r1, [r7, #12]
 800b110:	4618      	mov	r0, r3
 800b112:	f005 f845 	bl	80101a0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	2200      	movs	r2, #0
 800b11a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800b11e:	2300      	movs	r3, #0
}
 800b120:	4618      	mov	r0, r3
 800b122:	3710      	adds	r7, #16
 800b124:	46bd      	mov	sp, r7
 800b126:	bd80      	pop	{r7, pc}

0800b128 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b084      	sub	sp, #16
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
 800b130:	460b      	mov	r3, r1
 800b132:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800b134:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b138:	2b00      	cmp	r3, #0
 800b13a:	da0c      	bge.n	800b156 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b13c:	78fb      	ldrb	r3, [r7, #3]
 800b13e:	f003 020f 	and.w	r2, r3, #15
 800b142:	4613      	mov	r3, r2
 800b144:	00db      	lsls	r3, r3, #3
 800b146:	4413      	add	r3, r2
 800b148:	009b      	lsls	r3, r3, #2
 800b14a:	3310      	adds	r3, #16
 800b14c:	687a      	ldr	r2, [r7, #4]
 800b14e:	4413      	add	r3, r2
 800b150:	3304      	adds	r3, #4
 800b152:	60fb      	str	r3, [r7, #12]
 800b154:	e00c      	b.n	800b170 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b156:	78fb      	ldrb	r3, [r7, #3]
 800b158:	f003 020f 	and.w	r2, r3, #15
 800b15c:	4613      	mov	r3, r2
 800b15e:	00db      	lsls	r3, r3, #3
 800b160:	4413      	add	r3, r2
 800b162:	009b      	lsls	r3, r3, #2
 800b164:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b168:	687a      	ldr	r2, [r7, #4]
 800b16a:	4413      	add	r3, r2
 800b16c:	3304      	adds	r3, #4
 800b16e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	68f9      	ldr	r1, [r7, #12]
 800b176:	4618      	mov	r0, r3
 800b178:	f004 fe64 	bl	800fe44 <USB_EPStopXfer>
 800b17c:	4603      	mov	r3, r0
 800b17e:	72fb      	strb	r3, [r7, #11]

  return ret;
 800b180:	7afb      	ldrb	r3, [r7, #11]
}
 800b182:	4618      	mov	r0, r3
 800b184:	3710      	adds	r7, #16
 800b186:	46bd      	mov	sp, r7
 800b188:	bd80      	pop	{r7, pc}

0800b18a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b18a:	b580      	push	{r7, lr}
 800b18c:	b08a      	sub	sp, #40	@ 0x28
 800b18e:	af02      	add	r7, sp, #8
 800b190:	6078      	str	r0, [r7, #4]
 800b192:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b19a:	697b      	ldr	r3, [r7, #20]
 800b19c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800b19e:	683a      	ldr	r2, [r7, #0]
 800b1a0:	4613      	mov	r3, r2
 800b1a2:	00db      	lsls	r3, r3, #3
 800b1a4:	4413      	add	r3, r2
 800b1a6:	009b      	lsls	r3, r3, #2
 800b1a8:	3310      	adds	r3, #16
 800b1aa:	687a      	ldr	r2, [r7, #4]
 800b1ac:	4413      	add	r3, r2
 800b1ae:	3304      	adds	r3, #4
 800b1b0:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	695a      	ldr	r2, [r3, #20]
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	691b      	ldr	r3, [r3, #16]
 800b1ba:	429a      	cmp	r2, r3
 800b1bc:	d901      	bls.n	800b1c2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800b1be:	2301      	movs	r3, #1
 800b1c0:	e06b      	b.n	800b29a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	691a      	ldr	r2, [r3, #16]
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	695b      	ldr	r3, [r3, #20]
 800b1ca:	1ad3      	subs	r3, r2, r3
 800b1cc:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	689b      	ldr	r3, [r3, #8]
 800b1d2:	69fa      	ldr	r2, [r7, #28]
 800b1d4:	429a      	cmp	r2, r3
 800b1d6:	d902      	bls.n	800b1de <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	689b      	ldr	r3, [r3, #8]
 800b1dc:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800b1de:	69fb      	ldr	r3, [r7, #28]
 800b1e0:	3303      	adds	r3, #3
 800b1e2:	089b      	lsrs	r3, r3, #2
 800b1e4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b1e6:	e02a      	b.n	800b23e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	691a      	ldr	r2, [r3, #16]
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	695b      	ldr	r3, [r3, #20]
 800b1f0:	1ad3      	subs	r3, r2, r3
 800b1f2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	689b      	ldr	r3, [r3, #8]
 800b1f8:	69fa      	ldr	r2, [r7, #28]
 800b1fa:	429a      	cmp	r2, r3
 800b1fc:	d902      	bls.n	800b204 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	689b      	ldr	r3, [r3, #8]
 800b202:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800b204:	69fb      	ldr	r3, [r7, #28]
 800b206:	3303      	adds	r3, #3
 800b208:	089b      	lsrs	r3, r3, #2
 800b20a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	68d9      	ldr	r1, [r3, #12]
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	b2da      	uxtb	r2, r3
 800b214:	69fb      	ldr	r3, [r7, #28]
 800b216:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800b21c:	9300      	str	r3, [sp, #0]
 800b21e:	4603      	mov	r3, r0
 800b220:	6978      	ldr	r0, [r7, #20]
 800b222:	f004 feb9 	bl	800ff98 <USB_WritePacket>

    ep->xfer_buff  += len;
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	68da      	ldr	r2, [r3, #12]
 800b22a:	69fb      	ldr	r3, [r7, #28]
 800b22c:	441a      	add	r2, r3
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	695a      	ldr	r2, [r3, #20]
 800b236:	69fb      	ldr	r3, [r7, #28]
 800b238:	441a      	add	r2, r3
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b23e:	683b      	ldr	r3, [r7, #0]
 800b240:	015a      	lsls	r2, r3, #5
 800b242:	693b      	ldr	r3, [r7, #16]
 800b244:	4413      	add	r3, r2
 800b246:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b24a:	699b      	ldr	r3, [r3, #24]
 800b24c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800b24e:	69ba      	ldr	r2, [r7, #24]
 800b250:	429a      	cmp	r2, r3
 800b252:	d809      	bhi.n	800b268 <PCD_WriteEmptyTxFifo+0xde>
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	695a      	ldr	r2, [r3, #20]
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b25c:	429a      	cmp	r2, r3
 800b25e:	d203      	bcs.n	800b268 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	691b      	ldr	r3, [r3, #16]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d1bf      	bne.n	800b1e8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	691a      	ldr	r2, [r3, #16]
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	695b      	ldr	r3, [r3, #20]
 800b270:	429a      	cmp	r2, r3
 800b272:	d811      	bhi.n	800b298 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	f003 030f 	and.w	r3, r3, #15
 800b27a:	2201      	movs	r2, #1
 800b27c:	fa02 f303 	lsl.w	r3, r2, r3
 800b280:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800b282:	693b      	ldr	r3, [r7, #16]
 800b284:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b288:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b28a:	68bb      	ldr	r3, [r7, #8]
 800b28c:	43db      	mvns	r3, r3
 800b28e:	6939      	ldr	r1, [r7, #16]
 800b290:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b294:	4013      	ands	r3, r2
 800b296:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800b298:	2300      	movs	r3, #0
}
 800b29a:	4618      	mov	r0, r3
 800b29c:	3720      	adds	r7, #32
 800b29e:	46bd      	mov	sp, r7
 800b2a0:	bd80      	pop	{r7, pc}
	...

0800b2a4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	b088      	sub	sp, #32
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
 800b2ac:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2b4:	69fb      	ldr	r3, [r7, #28]
 800b2b6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b2b8:	69fb      	ldr	r3, [r7, #28]
 800b2ba:	333c      	adds	r3, #60	@ 0x3c
 800b2bc:	3304      	adds	r3, #4
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	015a      	lsls	r2, r3, #5
 800b2c6:	69bb      	ldr	r3, [r7, #24]
 800b2c8:	4413      	add	r3, r2
 800b2ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b2ce:	689b      	ldr	r3, [r3, #8]
 800b2d0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	799b      	ldrb	r3, [r3, #6]
 800b2d6:	2b01      	cmp	r3, #1
 800b2d8:	d17b      	bne.n	800b3d2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800b2da:	693b      	ldr	r3, [r7, #16]
 800b2dc:	f003 0308 	and.w	r3, r3, #8
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d015      	beq.n	800b310 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b2e4:	697b      	ldr	r3, [r7, #20]
 800b2e6:	4a61      	ldr	r2, [pc, #388]	@ (800b46c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800b2e8:	4293      	cmp	r3, r2
 800b2ea:	f240 80b9 	bls.w	800b460 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b2ee:	693b      	ldr	r3, [r7, #16]
 800b2f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	f000 80b3 	beq.w	800b460 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b2fa:	683b      	ldr	r3, [r7, #0]
 800b2fc:	015a      	lsls	r2, r3, #5
 800b2fe:	69bb      	ldr	r3, [r7, #24]
 800b300:	4413      	add	r3, r2
 800b302:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b306:	461a      	mov	r2, r3
 800b308:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b30c:	6093      	str	r3, [r2, #8]
 800b30e:	e0a7      	b.n	800b460 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800b310:	693b      	ldr	r3, [r7, #16]
 800b312:	f003 0320 	and.w	r3, r3, #32
 800b316:	2b00      	cmp	r3, #0
 800b318:	d009      	beq.n	800b32e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b31a:	683b      	ldr	r3, [r7, #0]
 800b31c:	015a      	lsls	r2, r3, #5
 800b31e:	69bb      	ldr	r3, [r7, #24]
 800b320:	4413      	add	r3, r2
 800b322:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b326:	461a      	mov	r2, r3
 800b328:	2320      	movs	r3, #32
 800b32a:	6093      	str	r3, [r2, #8]
 800b32c:	e098      	b.n	800b460 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800b32e:	693b      	ldr	r3, [r7, #16]
 800b330:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b334:	2b00      	cmp	r3, #0
 800b336:	f040 8093 	bne.w	800b460 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b33a:	697b      	ldr	r3, [r7, #20]
 800b33c:	4a4b      	ldr	r2, [pc, #300]	@ (800b46c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800b33e:	4293      	cmp	r3, r2
 800b340:	d90f      	bls.n	800b362 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b342:	693b      	ldr	r3, [r7, #16]
 800b344:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d00a      	beq.n	800b362 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b34c:	683b      	ldr	r3, [r7, #0]
 800b34e:	015a      	lsls	r2, r3, #5
 800b350:	69bb      	ldr	r3, [r7, #24]
 800b352:	4413      	add	r3, r2
 800b354:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b358:	461a      	mov	r2, r3
 800b35a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b35e:	6093      	str	r3, [r2, #8]
 800b360:	e07e      	b.n	800b460 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800b362:	683a      	ldr	r2, [r7, #0]
 800b364:	4613      	mov	r3, r2
 800b366:	00db      	lsls	r3, r3, #3
 800b368:	4413      	add	r3, r2
 800b36a:	009b      	lsls	r3, r3, #2
 800b36c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b370:	687a      	ldr	r2, [r7, #4]
 800b372:	4413      	add	r3, r2
 800b374:	3304      	adds	r3, #4
 800b376:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	6a1a      	ldr	r2, [r3, #32]
 800b37c:	683b      	ldr	r3, [r7, #0]
 800b37e:	0159      	lsls	r1, r3, #5
 800b380:	69bb      	ldr	r3, [r7, #24]
 800b382:	440b      	add	r3, r1
 800b384:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b388:	691b      	ldr	r3, [r3, #16]
 800b38a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b38e:	1ad2      	subs	r2, r2, r3
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d114      	bne.n	800b3c4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	691b      	ldr	r3, [r3, #16]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d109      	bne.n	800b3b6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	6818      	ldr	r0, [r3, #0]
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b3ac:	461a      	mov	r2, r3
 800b3ae:	2101      	movs	r1, #1
 800b3b0:	f005 f888 	bl	80104c4 <USB_EP0_OutStart>
 800b3b4:	e006      	b.n	800b3c4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	68da      	ldr	r2, [r3, #12]
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	695b      	ldr	r3, [r3, #20]
 800b3be:	441a      	add	r2, r3
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b3c4:	683b      	ldr	r3, [r7, #0]
 800b3c6:	b2db      	uxtb	r3, r3
 800b3c8:	4619      	mov	r1, r3
 800b3ca:	6878      	ldr	r0, [r7, #4]
 800b3cc:	f00a fb08 	bl	80159e0 <HAL_PCD_DataOutStageCallback>
 800b3d0:	e046      	b.n	800b460 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800b3d2:	697b      	ldr	r3, [r7, #20]
 800b3d4:	4a26      	ldr	r2, [pc, #152]	@ (800b470 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800b3d6:	4293      	cmp	r3, r2
 800b3d8:	d124      	bne.n	800b424 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800b3da:	693b      	ldr	r3, [r7, #16]
 800b3dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d00a      	beq.n	800b3fa <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	015a      	lsls	r2, r3, #5
 800b3e8:	69bb      	ldr	r3, [r7, #24]
 800b3ea:	4413      	add	r3, r2
 800b3ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3f0:	461a      	mov	r2, r3
 800b3f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b3f6:	6093      	str	r3, [r2, #8]
 800b3f8:	e032      	b.n	800b460 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800b3fa:	693b      	ldr	r3, [r7, #16]
 800b3fc:	f003 0320 	and.w	r3, r3, #32
 800b400:	2b00      	cmp	r3, #0
 800b402:	d008      	beq.n	800b416 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	015a      	lsls	r2, r3, #5
 800b408:	69bb      	ldr	r3, [r7, #24]
 800b40a:	4413      	add	r3, r2
 800b40c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b410:	461a      	mov	r2, r3
 800b412:	2320      	movs	r3, #32
 800b414:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b416:	683b      	ldr	r3, [r7, #0]
 800b418:	b2db      	uxtb	r3, r3
 800b41a:	4619      	mov	r1, r3
 800b41c:	6878      	ldr	r0, [r7, #4]
 800b41e:	f00a fadf 	bl	80159e0 <HAL_PCD_DataOutStageCallback>
 800b422:	e01d      	b.n	800b460 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800b424:	683b      	ldr	r3, [r7, #0]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d114      	bne.n	800b454 <PCD_EP_OutXfrComplete_int+0x1b0>
 800b42a:	6879      	ldr	r1, [r7, #4]
 800b42c:	683a      	ldr	r2, [r7, #0]
 800b42e:	4613      	mov	r3, r2
 800b430:	00db      	lsls	r3, r3, #3
 800b432:	4413      	add	r3, r2
 800b434:	009b      	lsls	r3, r3, #2
 800b436:	440b      	add	r3, r1
 800b438:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d108      	bne.n	800b454 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	6818      	ldr	r0, [r3, #0]
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b44c:	461a      	mov	r2, r3
 800b44e:	2100      	movs	r1, #0
 800b450:	f005 f838 	bl	80104c4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b454:	683b      	ldr	r3, [r7, #0]
 800b456:	b2db      	uxtb	r3, r3
 800b458:	4619      	mov	r1, r3
 800b45a:	6878      	ldr	r0, [r7, #4]
 800b45c:	f00a fac0 	bl	80159e0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800b460:	2300      	movs	r3, #0
}
 800b462:	4618      	mov	r0, r3
 800b464:	3720      	adds	r7, #32
 800b466:	46bd      	mov	sp, r7
 800b468:	bd80      	pop	{r7, pc}
 800b46a:	bf00      	nop
 800b46c:	4f54300a 	.word	0x4f54300a
 800b470:	4f54310a 	.word	0x4f54310a

0800b474 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b474:	b580      	push	{r7, lr}
 800b476:	b086      	sub	sp, #24
 800b478:	af00      	add	r7, sp, #0
 800b47a:	6078      	str	r0, [r7, #4]
 800b47c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b484:	697b      	ldr	r3, [r7, #20]
 800b486:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b488:	697b      	ldr	r3, [r7, #20]
 800b48a:	333c      	adds	r3, #60	@ 0x3c
 800b48c:	3304      	adds	r3, #4
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	015a      	lsls	r2, r3, #5
 800b496:	693b      	ldr	r3, [r7, #16]
 800b498:	4413      	add	r3, r2
 800b49a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b49e:	689b      	ldr	r3, [r3, #8]
 800b4a0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	4a15      	ldr	r2, [pc, #84]	@ (800b4fc <PCD_EP_OutSetupPacket_int+0x88>)
 800b4a6:	4293      	cmp	r3, r2
 800b4a8:	d90e      	bls.n	800b4c8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d009      	beq.n	800b4c8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b4b4:	683b      	ldr	r3, [r7, #0]
 800b4b6:	015a      	lsls	r2, r3, #5
 800b4b8:	693b      	ldr	r3, [r7, #16]
 800b4ba:	4413      	add	r3, r2
 800b4bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4c0:	461a      	mov	r2, r3
 800b4c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b4c6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800b4c8:	6878      	ldr	r0, [r7, #4]
 800b4ca:	f00a fa77 	bl	80159bc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	4a0a      	ldr	r2, [pc, #40]	@ (800b4fc <PCD_EP_OutSetupPacket_int+0x88>)
 800b4d2:	4293      	cmp	r3, r2
 800b4d4:	d90c      	bls.n	800b4f0 <PCD_EP_OutSetupPacket_int+0x7c>
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	799b      	ldrb	r3, [r3, #6]
 800b4da:	2b01      	cmp	r3, #1
 800b4dc:	d108      	bne.n	800b4f0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	6818      	ldr	r0, [r3, #0]
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b4e8:	461a      	mov	r2, r3
 800b4ea:	2101      	movs	r1, #1
 800b4ec:	f004 ffea 	bl	80104c4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800b4f0:	2300      	movs	r3, #0
}
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	3718      	adds	r7, #24
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	bd80      	pop	{r7, pc}
 800b4fa:	bf00      	nop
 800b4fc:	4f54300a 	.word	0x4f54300a

0800b500 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800b500:	b480      	push	{r7}
 800b502:	b085      	sub	sp, #20
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
 800b508:	460b      	mov	r3, r1
 800b50a:	70fb      	strb	r3, [r7, #3]
 800b50c:	4613      	mov	r3, r2
 800b50e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b516:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800b518:	78fb      	ldrb	r3, [r7, #3]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d107      	bne.n	800b52e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800b51e:	883b      	ldrh	r3, [r7, #0]
 800b520:	0419      	lsls	r1, r3, #16
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	68ba      	ldr	r2, [r7, #8]
 800b528:	430a      	orrs	r2, r1
 800b52a:	629a      	str	r2, [r3, #40]	@ 0x28
 800b52c:	e028      	b.n	800b580 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b534:	0c1b      	lsrs	r3, r3, #16
 800b536:	68ba      	ldr	r2, [r7, #8]
 800b538:	4413      	add	r3, r2
 800b53a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800b53c:	2300      	movs	r3, #0
 800b53e:	73fb      	strb	r3, [r7, #15]
 800b540:	e00d      	b.n	800b55e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	681a      	ldr	r2, [r3, #0]
 800b546:	7bfb      	ldrb	r3, [r7, #15]
 800b548:	3340      	adds	r3, #64	@ 0x40
 800b54a:	009b      	lsls	r3, r3, #2
 800b54c:	4413      	add	r3, r2
 800b54e:	685b      	ldr	r3, [r3, #4]
 800b550:	0c1b      	lsrs	r3, r3, #16
 800b552:	68ba      	ldr	r2, [r7, #8]
 800b554:	4413      	add	r3, r2
 800b556:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800b558:	7bfb      	ldrb	r3, [r7, #15]
 800b55a:	3301      	adds	r3, #1
 800b55c:	73fb      	strb	r3, [r7, #15]
 800b55e:	7bfa      	ldrb	r2, [r7, #15]
 800b560:	78fb      	ldrb	r3, [r7, #3]
 800b562:	3b01      	subs	r3, #1
 800b564:	429a      	cmp	r2, r3
 800b566:	d3ec      	bcc.n	800b542 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800b568:	883b      	ldrh	r3, [r7, #0]
 800b56a:	0418      	lsls	r0, r3, #16
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	6819      	ldr	r1, [r3, #0]
 800b570:	78fb      	ldrb	r3, [r7, #3]
 800b572:	3b01      	subs	r3, #1
 800b574:	68ba      	ldr	r2, [r7, #8]
 800b576:	4302      	orrs	r2, r0
 800b578:	3340      	adds	r3, #64	@ 0x40
 800b57a:	009b      	lsls	r3, r3, #2
 800b57c:	440b      	add	r3, r1
 800b57e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800b580:	2300      	movs	r3, #0
}
 800b582:	4618      	mov	r0, r3
 800b584:	3714      	adds	r7, #20
 800b586:	46bd      	mov	sp, r7
 800b588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58c:	4770      	bx	lr

0800b58e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800b58e:	b480      	push	{r7}
 800b590:	b083      	sub	sp, #12
 800b592:	af00      	add	r7, sp, #0
 800b594:	6078      	str	r0, [r7, #4]
 800b596:	460b      	mov	r3, r1
 800b598:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	887a      	ldrh	r2, [r7, #2]
 800b5a0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800b5a2:	2300      	movs	r3, #0
}
 800b5a4:	4618      	mov	r0, r3
 800b5a6:	370c      	adds	r7, #12
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ae:	4770      	bx	lr

0800b5b0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800b5b0:	b480      	push	{r7}
 800b5b2:	b083      	sub	sp, #12
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
 800b5b8:	460b      	mov	r3, r1
 800b5ba:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800b5bc:	bf00      	nop
 800b5be:	370c      	adds	r7, #12
 800b5c0:	46bd      	mov	sp, r7
 800b5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c6:	4770      	bx	lr

0800b5c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	b086      	sub	sp, #24
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d101      	bne.n	800b5da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b5d6:	2301      	movs	r3, #1
 800b5d8:	e267      	b.n	800baaa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	f003 0301 	and.w	r3, r3, #1
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d075      	beq.n	800b6d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800b5e6:	4b88      	ldr	r3, [pc, #544]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b5e8:	689b      	ldr	r3, [r3, #8]
 800b5ea:	f003 030c 	and.w	r3, r3, #12
 800b5ee:	2b04      	cmp	r3, #4
 800b5f0:	d00c      	beq.n	800b60c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b5f2:	4b85      	ldr	r3, [pc, #532]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b5f4:	689b      	ldr	r3, [r3, #8]
 800b5f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800b5fa:	2b08      	cmp	r3, #8
 800b5fc:	d112      	bne.n	800b624 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b5fe:	4b82      	ldr	r3, [pc, #520]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b600:	685b      	ldr	r3, [r3, #4]
 800b602:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b606:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b60a:	d10b      	bne.n	800b624 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b60c:	4b7e      	ldr	r3, [pc, #504]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b614:	2b00      	cmp	r3, #0
 800b616:	d05b      	beq.n	800b6d0 <HAL_RCC_OscConfig+0x108>
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	685b      	ldr	r3, [r3, #4]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d157      	bne.n	800b6d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800b620:	2301      	movs	r3, #1
 800b622:	e242      	b.n	800baaa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	685b      	ldr	r3, [r3, #4]
 800b628:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b62c:	d106      	bne.n	800b63c <HAL_RCC_OscConfig+0x74>
 800b62e:	4b76      	ldr	r3, [pc, #472]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	4a75      	ldr	r2, [pc, #468]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b634:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b638:	6013      	str	r3, [r2, #0]
 800b63a:	e01d      	b.n	800b678 <HAL_RCC_OscConfig+0xb0>
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	685b      	ldr	r3, [r3, #4]
 800b640:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b644:	d10c      	bne.n	800b660 <HAL_RCC_OscConfig+0x98>
 800b646:	4b70      	ldr	r3, [pc, #448]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	4a6f      	ldr	r2, [pc, #444]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b64c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b650:	6013      	str	r3, [r2, #0]
 800b652:	4b6d      	ldr	r3, [pc, #436]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	4a6c      	ldr	r2, [pc, #432]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b658:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b65c:	6013      	str	r3, [r2, #0]
 800b65e:	e00b      	b.n	800b678 <HAL_RCC_OscConfig+0xb0>
 800b660:	4b69      	ldr	r3, [pc, #420]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	4a68      	ldr	r2, [pc, #416]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b666:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b66a:	6013      	str	r3, [r2, #0]
 800b66c:	4b66      	ldr	r3, [pc, #408]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	4a65      	ldr	r2, [pc, #404]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b672:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b676:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	685b      	ldr	r3, [r3, #4]
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d013      	beq.n	800b6a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b680:	f7fb f91c 	bl	80068bc <HAL_GetTick>
 800b684:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b686:	e008      	b.n	800b69a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b688:	f7fb f918 	bl	80068bc <HAL_GetTick>
 800b68c:	4602      	mov	r2, r0
 800b68e:	693b      	ldr	r3, [r7, #16]
 800b690:	1ad3      	subs	r3, r2, r3
 800b692:	2b64      	cmp	r3, #100	@ 0x64
 800b694:	d901      	bls.n	800b69a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800b696:	2303      	movs	r3, #3
 800b698:	e207      	b.n	800baaa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b69a:	4b5b      	ldr	r3, [pc, #364]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d0f0      	beq.n	800b688 <HAL_RCC_OscConfig+0xc0>
 800b6a6:	e014      	b.n	800b6d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b6a8:	f7fb f908 	bl	80068bc <HAL_GetTick>
 800b6ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b6ae:	e008      	b.n	800b6c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b6b0:	f7fb f904 	bl	80068bc <HAL_GetTick>
 800b6b4:	4602      	mov	r2, r0
 800b6b6:	693b      	ldr	r3, [r7, #16]
 800b6b8:	1ad3      	subs	r3, r2, r3
 800b6ba:	2b64      	cmp	r3, #100	@ 0x64
 800b6bc:	d901      	bls.n	800b6c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b6be:	2303      	movs	r3, #3
 800b6c0:	e1f3      	b.n	800baaa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b6c2:	4b51      	ldr	r3, [pc, #324]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d1f0      	bne.n	800b6b0 <HAL_RCC_OscConfig+0xe8>
 800b6ce:	e000      	b.n	800b6d2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b6d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	f003 0302 	and.w	r3, r3, #2
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d063      	beq.n	800b7a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800b6de:	4b4a      	ldr	r3, [pc, #296]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b6e0:	689b      	ldr	r3, [r3, #8]
 800b6e2:	f003 030c 	and.w	r3, r3, #12
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d00b      	beq.n	800b702 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b6ea:	4b47      	ldr	r3, [pc, #284]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b6ec:	689b      	ldr	r3, [r3, #8]
 800b6ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800b6f2:	2b08      	cmp	r3, #8
 800b6f4:	d11c      	bne.n	800b730 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b6f6:	4b44      	ldr	r3, [pc, #272]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b6f8:	685b      	ldr	r3, [r3, #4]
 800b6fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d116      	bne.n	800b730 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b702:	4b41      	ldr	r3, [pc, #260]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	f003 0302 	and.w	r3, r3, #2
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d005      	beq.n	800b71a <HAL_RCC_OscConfig+0x152>
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	68db      	ldr	r3, [r3, #12]
 800b712:	2b01      	cmp	r3, #1
 800b714:	d001      	beq.n	800b71a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800b716:	2301      	movs	r3, #1
 800b718:	e1c7      	b.n	800baaa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b71a:	4b3b      	ldr	r3, [pc, #236]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	691b      	ldr	r3, [r3, #16]
 800b726:	00db      	lsls	r3, r3, #3
 800b728:	4937      	ldr	r1, [pc, #220]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b72a:	4313      	orrs	r3, r2
 800b72c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b72e:	e03a      	b.n	800b7a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	68db      	ldr	r3, [r3, #12]
 800b734:	2b00      	cmp	r3, #0
 800b736:	d020      	beq.n	800b77a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b738:	4b34      	ldr	r3, [pc, #208]	@ (800b80c <HAL_RCC_OscConfig+0x244>)
 800b73a:	2201      	movs	r2, #1
 800b73c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b73e:	f7fb f8bd 	bl	80068bc <HAL_GetTick>
 800b742:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b744:	e008      	b.n	800b758 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b746:	f7fb f8b9 	bl	80068bc <HAL_GetTick>
 800b74a:	4602      	mov	r2, r0
 800b74c:	693b      	ldr	r3, [r7, #16]
 800b74e:	1ad3      	subs	r3, r2, r3
 800b750:	2b02      	cmp	r3, #2
 800b752:	d901      	bls.n	800b758 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800b754:	2303      	movs	r3, #3
 800b756:	e1a8      	b.n	800baaa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b758:	4b2b      	ldr	r3, [pc, #172]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	f003 0302 	and.w	r3, r3, #2
 800b760:	2b00      	cmp	r3, #0
 800b762:	d0f0      	beq.n	800b746 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b764:	4b28      	ldr	r3, [pc, #160]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	691b      	ldr	r3, [r3, #16]
 800b770:	00db      	lsls	r3, r3, #3
 800b772:	4925      	ldr	r1, [pc, #148]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b774:	4313      	orrs	r3, r2
 800b776:	600b      	str	r3, [r1, #0]
 800b778:	e015      	b.n	800b7a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b77a:	4b24      	ldr	r3, [pc, #144]	@ (800b80c <HAL_RCC_OscConfig+0x244>)
 800b77c:	2200      	movs	r2, #0
 800b77e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b780:	f7fb f89c 	bl	80068bc <HAL_GetTick>
 800b784:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b786:	e008      	b.n	800b79a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b788:	f7fb f898 	bl	80068bc <HAL_GetTick>
 800b78c:	4602      	mov	r2, r0
 800b78e:	693b      	ldr	r3, [r7, #16]
 800b790:	1ad3      	subs	r3, r2, r3
 800b792:	2b02      	cmp	r3, #2
 800b794:	d901      	bls.n	800b79a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800b796:	2303      	movs	r3, #3
 800b798:	e187      	b.n	800baaa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b79a:	4b1b      	ldr	r3, [pc, #108]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	f003 0302 	and.w	r3, r3, #2
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d1f0      	bne.n	800b788 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	f003 0308 	and.w	r3, r3, #8
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d036      	beq.n	800b820 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	695b      	ldr	r3, [r3, #20]
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d016      	beq.n	800b7e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b7ba:	4b15      	ldr	r3, [pc, #84]	@ (800b810 <HAL_RCC_OscConfig+0x248>)
 800b7bc:	2201      	movs	r2, #1
 800b7be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b7c0:	f7fb f87c 	bl	80068bc <HAL_GetTick>
 800b7c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b7c6:	e008      	b.n	800b7da <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b7c8:	f7fb f878 	bl	80068bc <HAL_GetTick>
 800b7cc:	4602      	mov	r2, r0
 800b7ce:	693b      	ldr	r3, [r7, #16]
 800b7d0:	1ad3      	subs	r3, r2, r3
 800b7d2:	2b02      	cmp	r3, #2
 800b7d4:	d901      	bls.n	800b7da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800b7d6:	2303      	movs	r3, #3
 800b7d8:	e167      	b.n	800baaa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b7da:	4b0b      	ldr	r3, [pc, #44]	@ (800b808 <HAL_RCC_OscConfig+0x240>)
 800b7dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b7de:	f003 0302 	and.w	r3, r3, #2
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d0f0      	beq.n	800b7c8 <HAL_RCC_OscConfig+0x200>
 800b7e6:	e01b      	b.n	800b820 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b7e8:	4b09      	ldr	r3, [pc, #36]	@ (800b810 <HAL_RCC_OscConfig+0x248>)
 800b7ea:	2200      	movs	r2, #0
 800b7ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b7ee:	f7fb f865 	bl	80068bc <HAL_GetTick>
 800b7f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b7f4:	e00e      	b.n	800b814 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b7f6:	f7fb f861 	bl	80068bc <HAL_GetTick>
 800b7fa:	4602      	mov	r2, r0
 800b7fc:	693b      	ldr	r3, [r7, #16]
 800b7fe:	1ad3      	subs	r3, r2, r3
 800b800:	2b02      	cmp	r3, #2
 800b802:	d907      	bls.n	800b814 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800b804:	2303      	movs	r3, #3
 800b806:	e150      	b.n	800baaa <HAL_RCC_OscConfig+0x4e2>
 800b808:	40023800 	.word	0x40023800
 800b80c:	42470000 	.word	0x42470000
 800b810:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b814:	4b88      	ldr	r3, [pc, #544]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b816:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b818:	f003 0302 	and.w	r3, r3, #2
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d1ea      	bne.n	800b7f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	f003 0304 	and.w	r3, r3, #4
 800b828:	2b00      	cmp	r3, #0
 800b82a:	f000 8097 	beq.w	800b95c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b82e:	2300      	movs	r3, #0
 800b830:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b832:	4b81      	ldr	r3, [pc, #516]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b836:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d10f      	bne.n	800b85e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b83e:	2300      	movs	r3, #0
 800b840:	60bb      	str	r3, [r7, #8]
 800b842:	4b7d      	ldr	r3, [pc, #500]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b846:	4a7c      	ldr	r2, [pc, #496]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b848:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b84c:	6413      	str	r3, [r2, #64]	@ 0x40
 800b84e:	4b7a      	ldr	r3, [pc, #488]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b852:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b856:	60bb      	str	r3, [r7, #8]
 800b858:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b85a:	2301      	movs	r3, #1
 800b85c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b85e:	4b77      	ldr	r3, [pc, #476]	@ (800ba3c <HAL_RCC_OscConfig+0x474>)
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b866:	2b00      	cmp	r3, #0
 800b868:	d118      	bne.n	800b89c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800b86a:	4b74      	ldr	r3, [pc, #464]	@ (800ba3c <HAL_RCC_OscConfig+0x474>)
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	4a73      	ldr	r2, [pc, #460]	@ (800ba3c <HAL_RCC_OscConfig+0x474>)
 800b870:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b874:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b876:	f7fb f821 	bl	80068bc <HAL_GetTick>
 800b87a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b87c:	e008      	b.n	800b890 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b87e:	f7fb f81d 	bl	80068bc <HAL_GetTick>
 800b882:	4602      	mov	r2, r0
 800b884:	693b      	ldr	r3, [r7, #16]
 800b886:	1ad3      	subs	r3, r2, r3
 800b888:	2b02      	cmp	r3, #2
 800b88a:	d901      	bls.n	800b890 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800b88c:	2303      	movs	r3, #3
 800b88e:	e10c      	b.n	800baaa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b890:	4b6a      	ldr	r3, [pc, #424]	@ (800ba3c <HAL_RCC_OscConfig+0x474>)
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d0f0      	beq.n	800b87e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	689b      	ldr	r3, [r3, #8]
 800b8a0:	2b01      	cmp	r3, #1
 800b8a2:	d106      	bne.n	800b8b2 <HAL_RCC_OscConfig+0x2ea>
 800b8a4:	4b64      	ldr	r3, [pc, #400]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b8a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8a8:	4a63      	ldr	r2, [pc, #396]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b8aa:	f043 0301 	orr.w	r3, r3, #1
 800b8ae:	6713      	str	r3, [r2, #112]	@ 0x70
 800b8b0:	e01c      	b.n	800b8ec <HAL_RCC_OscConfig+0x324>
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	689b      	ldr	r3, [r3, #8]
 800b8b6:	2b05      	cmp	r3, #5
 800b8b8:	d10c      	bne.n	800b8d4 <HAL_RCC_OscConfig+0x30c>
 800b8ba:	4b5f      	ldr	r3, [pc, #380]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b8bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8be:	4a5e      	ldr	r2, [pc, #376]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b8c0:	f043 0304 	orr.w	r3, r3, #4
 800b8c4:	6713      	str	r3, [r2, #112]	@ 0x70
 800b8c6:	4b5c      	ldr	r3, [pc, #368]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b8c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8ca:	4a5b      	ldr	r2, [pc, #364]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b8cc:	f043 0301 	orr.w	r3, r3, #1
 800b8d0:	6713      	str	r3, [r2, #112]	@ 0x70
 800b8d2:	e00b      	b.n	800b8ec <HAL_RCC_OscConfig+0x324>
 800b8d4:	4b58      	ldr	r3, [pc, #352]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b8d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8d8:	4a57      	ldr	r2, [pc, #348]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b8da:	f023 0301 	bic.w	r3, r3, #1
 800b8de:	6713      	str	r3, [r2, #112]	@ 0x70
 800b8e0:	4b55      	ldr	r3, [pc, #340]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b8e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8e4:	4a54      	ldr	r2, [pc, #336]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b8e6:	f023 0304 	bic.w	r3, r3, #4
 800b8ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	689b      	ldr	r3, [r3, #8]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d015      	beq.n	800b920 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b8f4:	f7fa ffe2 	bl	80068bc <HAL_GetTick>
 800b8f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b8fa:	e00a      	b.n	800b912 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b8fc:	f7fa ffde 	bl	80068bc <HAL_GetTick>
 800b900:	4602      	mov	r2, r0
 800b902:	693b      	ldr	r3, [r7, #16]
 800b904:	1ad3      	subs	r3, r2, r3
 800b906:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b90a:	4293      	cmp	r3, r2
 800b90c:	d901      	bls.n	800b912 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800b90e:	2303      	movs	r3, #3
 800b910:	e0cb      	b.n	800baaa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b912:	4b49      	ldr	r3, [pc, #292]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b916:	f003 0302 	and.w	r3, r3, #2
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d0ee      	beq.n	800b8fc <HAL_RCC_OscConfig+0x334>
 800b91e:	e014      	b.n	800b94a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b920:	f7fa ffcc 	bl	80068bc <HAL_GetTick>
 800b924:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b926:	e00a      	b.n	800b93e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b928:	f7fa ffc8 	bl	80068bc <HAL_GetTick>
 800b92c:	4602      	mov	r2, r0
 800b92e:	693b      	ldr	r3, [r7, #16]
 800b930:	1ad3      	subs	r3, r2, r3
 800b932:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b936:	4293      	cmp	r3, r2
 800b938:	d901      	bls.n	800b93e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800b93a:	2303      	movs	r3, #3
 800b93c:	e0b5      	b.n	800baaa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b93e:	4b3e      	ldr	r3, [pc, #248]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b940:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b942:	f003 0302 	and.w	r3, r3, #2
 800b946:	2b00      	cmp	r3, #0
 800b948:	d1ee      	bne.n	800b928 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b94a:	7dfb      	ldrb	r3, [r7, #23]
 800b94c:	2b01      	cmp	r3, #1
 800b94e:	d105      	bne.n	800b95c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b950:	4b39      	ldr	r3, [pc, #228]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b954:	4a38      	ldr	r2, [pc, #224]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b956:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b95a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	699b      	ldr	r3, [r3, #24]
 800b960:	2b00      	cmp	r3, #0
 800b962:	f000 80a1 	beq.w	800baa8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b966:	4b34      	ldr	r3, [pc, #208]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b968:	689b      	ldr	r3, [r3, #8]
 800b96a:	f003 030c 	and.w	r3, r3, #12
 800b96e:	2b08      	cmp	r3, #8
 800b970:	d05c      	beq.n	800ba2c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	699b      	ldr	r3, [r3, #24]
 800b976:	2b02      	cmp	r3, #2
 800b978:	d141      	bne.n	800b9fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b97a:	4b31      	ldr	r3, [pc, #196]	@ (800ba40 <HAL_RCC_OscConfig+0x478>)
 800b97c:	2200      	movs	r2, #0
 800b97e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b980:	f7fa ff9c 	bl	80068bc <HAL_GetTick>
 800b984:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b986:	e008      	b.n	800b99a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b988:	f7fa ff98 	bl	80068bc <HAL_GetTick>
 800b98c:	4602      	mov	r2, r0
 800b98e:	693b      	ldr	r3, [r7, #16]
 800b990:	1ad3      	subs	r3, r2, r3
 800b992:	2b02      	cmp	r3, #2
 800b994:	d901      	bls.n	800b99a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800b996:	2303      	movs	r3, #3
 800b998:	e087      	b.n	800baaa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b99a:	4b27      	ldr	r3, [pc, #156]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d1f0      	bne.n	800b988 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	69da      	ldr	r2, [r3, #28]
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	6a1b      	ldr	r3, [r3, #32]
 800b9ae:	431a      	orrs	r2, r3
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9b4:	019b      	lsls	r3, r3, #6
 800b9b6:	431a      	orrs	r2, r3
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9bc:	085b      	lsrs	r3, r3, #1
 800b9be:	3b01      	subs	r3, #1
 800b9c0:	041b      	lsls	r3, r3, #16
 800b9c2:	431a      	orrs	r2, r3
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9c8:	061b      	lsls	r3, r3, #24
 800b9ca:	491b      	ldr	r1, [pc, #108]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b9cc:	4313      	orrs	r3, r2
 800b9ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b9d0:	4b1b      	ldr	r3, [pc, #108]	@ (800ba40 <HAL_RCC_OscConfig+0x478>)
 800b9d2:	2201      	movs	r2, #1
 800b9d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b9d6:	f7fa ff71 	bl	80068bc <HAL_GetTick>
 800b9da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b9dc:	e008      	b.n	800b9f0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b9de:	f7fa ff6d 	bl	80068bc <HAL_GetTick>
 800b9e2:	4602      	mov	r2, r0
 800b9e4:	693b      	ldr	r3, [r7, #16]
 800b9e6:	1ad3      	subs	r3, r2, r3
 800b9e8:	2b02      	cmp	r3, #2
 800b9ea:	d901      	bls.n	800b9f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800b9ec:	2303      	movs	r3, #3
 800b9ee:	e05c      	b.n	800baaa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b9f0:	4b11      	ldr	r3, [pc, #68]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d0f0      	beq.n	800b9de <HAL_RCC_OscConfig+0x416>
 800b9fc:	e054      	b.n	800baa8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b9fe:	4b10      	ldr	r3, [pc, #64]	@ (800ba40 <HAL_RCC_OscConfig+0x478>)
 800ba00:	2200      	movs	r2, #0
 800ba02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ba04:	f7fa ff5a 	bl	80068bc <HAL_GetTick>
 800ba08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ba0a:	e008      	b.n	800ba1e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ba0c:	f7fa ff56 	bl	80068bc <HAL_GetTick>
 800ba10:	4602      	mov	r2, r0
 800ba12:	693b      	ldr	r3, [r7, #16]
 800ba14:	1ad3      	subs	r3, r2, r3
 800ba16:	2b02      	cmp	r3, #2
 800ba18:	d901      	bls.n	800ba1e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800ba1a:	2303      	movs	r3, #3
 800ba1c:	e045      	b.n	800baaa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ba1e:	4b06      	ldr	r3, [pc, #24]	@ (800ba38 <HAL_RCC_OscConfig+0x470>)
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d1f0      	bne.n	800ba0c <HAL_RCC_OscConfig+0x444>
 800ba2a:	e03d      	b.n	800baa8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	699b      	ldr	r3, [r3, #24]
 800ba30:	2b01      	cmp	r3, #1
 800ba32:	d107      	bne.n	800ba44 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800ba34:	2301      	movs	r3, #1
 800ba36:	e038      	b.n	800baaa <HAL_RCC_OscConfig+0x4e2>
 800ba38:	40023800 	.word	0x40023800
 800ba3c:	40007000 	.word	0x40007000
 800ba40:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800ba44:	4b1b      	ldr	r3, [pc, #108]	@ (800bab4 <HAL_RCC_OscConfig+0x4ec>)
 800ba46:	685b      	ldr	r3, [r3, #4]
 800ba48:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	699b      	ldr	r3, [r3, #24]
 800ba4e:	2b01      	cmp	r3, #1
 800ba50:	d028      	beq.n	800baa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ba5c:	429a      	cmp	r2, r3
 800ba5e:	d121      	bne.n	800baa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ba6a:	429a      	cmp	r2, r3
 800ba6c:	d11a      	bne.n	800baa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ba6e:	68fa      	ldr	r2, [r7, #12]
 800ba70:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800ba74:	4013      	ands	r3, r2
 800ba76:	687a      	ldr	r2, [r7, #4]
 800ba78:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800ba7a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ba7c:	4293      	cmp	r3, r2
 800ba7e:	d111      	bne.n	800baa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba8a:	085b      	lsrs	r3, r3, #1
 800ba8c:	3b01      	subs	r3, #1
 800ba8e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ba90:	429a      	cmp	r2, r3
 800ba92:	d107      	bne.n	800baa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba9e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800baa0:	429a      	cmp	r2, r3
 800baa2:	d001      	beq.n	800baa8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800baa4:	2301      	movs	r3, #1
 800baa6:	e000      	b.n	800baaa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800baa8:	2300      	movs	r3, #0
}
 800baaa:	4618      	mov	r0, r3
 800baac:	3718      	adds	r7, #24
 800baae:	46bd      	mov	sp, r7
 800bab0:	bd80      	pop	{r7, pc}
 800bab2:	bf00      	nop
 800bab4:	40023800 	.word	0x40023800

0800bab8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bab8:	b580      	push	{r7, lr}
 800baba:	b084      	sub	sp, #16
 800babc:	af00      	add	r7, sp, #0
 800babe:	6078      	str	r0, [r7, #4]
 800bac0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d101      	bne.n	800bacc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800bac8:	2301      	movs	r3, #1
 800baca:	e0cc      	b.n	800bc66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800bacc:	4b68      	ldr	r3, [pc, #416]	@ (800bc70 <HAL_RCC_ClockConfig+0x1b8>)
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	f003 0307 	and.w	r3, r3, #7
 800bad4:	683a      	ldr	r2, [r7, #0]
 800bad6:	429a      	cmp	r2, r3
 800bad8:	d90c      	bls.n	800baf4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bada:	4b65      	ldr	r3, [pc, #404]	@ (800bc70 <HAL_RCC_ClockConfig+0x1b8>)
 800badc:	683a      	ldr	r2, [r7, #0]
 800bade:	b2d2      	uxtb	r2, r2
 800bae0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bae2:	4b63      	ldr	r3, [pc, #396]	@ (800bc70 <HAL_RCC_ClockConfig+0x1b8>)
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	f003 0307 	and.w	r3, r3, #7
 800baea:	683a      	ldr	r2, [r7, #0]
 800baec:	429a      	cmp	r2, r3
 800baee:	d001      	beq.n	800baf4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800baf0:	2301      	movs	r3, #1
 800baf2:	e0b8      	b.n	800bc66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	f003 0302 	and.w	r3, r3, #2
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d020      	beq.n	800bb42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	f003 0304 	and.w	r3, r3, #4
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d005      	beq.n	800bb18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800bb0c:	4b59      	ldr	r3, [pc, #356]	@ (800bc74 <HAL_RCC_ClockConfig+0x1bc>)
 800bb0e:	689b      	ldr	r3, [r3, #8]
 800bb10:	4a58      	ldr	r2, [pc, #352]	@ (800bc74 <HAL_RCC_ClockConfig+0x1bc>)
 800bb12:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800bb16:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	f003 0308 	and.w	r3, r3, #8
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d005      	beq.n	800bb30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800bb24:	4b53      	ldr	r3, [pc, #332]	@ (800bc74 <HAL_RCC_ClockConfig+0x1bc>)
 800bb26:	689b      	ldr	r3, [r3, #8]
 800bb28:	4a52      	ldr	r2, [pc, #328]	@ (800bc74 <HAL_RCC_ClockConfig+0x1bc>)
 800bb2a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800bb2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bb30:	4b50      	ldr	r3, [pc, #320]	@ (800bc74 <HAL_RCC_ClockConfig+0x1bc>)
 800bb32:	689b      	ldr	r3, [r3, #8]
 800bb34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	689b      	ldr	r3, [r3, #8]
 800bb3c:	494d      	ldr	r1, [pc, #308]	@ (800bc74 <HAL_RCC_ClockConfig+0x1bc>)
 800bb3e:	4313      	orrs	r3, r2
 800bb40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	f003 0301 	and.w	r3, r3, #1
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d044      	beq.n	800bbd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	685b      	ldr	r3, [r3, #4]
 800bb52:	2b01      	cmp	r3, #1
 800bb54:	d107      	bne.n	800bb66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bb56:	4b47      	ldr	r3, [pc, #284]	@ (800bc74 <HAL_RCC_ClockConfig+0x1bc>)
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d119      	bne.n	800bb96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800bb62:	2301      	movs	r3, #1
 800bb64:	e07f      	b.n	800bc66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	685b      	ldr	r3, [r3, #4]
 800bb6a:	2b02      	cmp	r3, #2
 800bb6c:	d003      	beq.n	800bb76 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800bb72:	2b03      	cmp	r3, #3
 800bb74:	d107      	bne.n	800bb86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800bb76:	4b3f      	ldr	r3, [pc, #252]	@ (800bc74 <HAL_RCC_ClockConfig+0x1bc>)
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d109      	bne.n	800bb96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800bb82:	2301      	movs	r3, #1
 800bb84:	e06f      	b.n	800bc66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bb86:	4b3b      	ldr	r3, [pc, #236]	@ (800bc74 <HAL_RCC_ClockConfig+0x1bc>)
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	f003 0302 	and.w	r3, r3, #2
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d101      	bne.n	800bb96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800bb92:	2301      	movs	r3, #1
 800bb94:	e067      	b.n	800bc66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800bb96:	4b37      	ldr	r3, [pc, #220]	@ (800bc74 <HAL_RCC_ClockConfig+0x1bc>)
 800bb98:	689b      	ldr	r3, [r3, #8]
 800bb9a:	f023 0203 	bic.w	r2, r3, #3
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	685b      	ldr	r3, [r3, #4]
 800bba2:	4934      	ldr	r1, [pc, #208]	@ (800bc74 <HAL_RCC_ClockConfig+0x1bc>)
 800bba4:	4313      	orrs	r3, r2
 800bba6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800bba8:	f7fa fe88 	bl	80068bc <HAL_GetTick>
 800bbac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bbae:	e00a      	b.n	800bbc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bbb0:	f7fa fe84 	bl	80068bc <HAL_GetTick>
 800bbb4:	4602      	mov	r2, r0
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	1ad3      	subs	r3, r2, r3
 800bbba:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bbbe:	4293      	cmp	r3, r2
 800bbc0:	d901      	bls.n	800bbc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800bbc2:	2303      	movs	r3, #3
 800bbc4:	e04f      	b.n	800bc66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bbc6:	4b2b      	ldr	r3, [pc, #172]	@ (800bc74 <HAL_RCC_ClockConfig+0x1bc>)
 800bbc8:	689b      	ldr	r3, [r3, #8]
 800bbca:	f003 020c 	and.w	r2, r3, #12
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	685b      	ldr	r3, [r3, #4]
 800bbd2:	009b      	lsls	r3, r3, #2
 800bbd4:	429a      	cmp	r2, r3
 800bbd6:	d1eb      	bne.n	800bbb0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800bbd8:	4b25      	ldr	r3, [pc, #148]	@ (800bc70 <HAL_RCC_ClockConfig+0x1b8>)
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	f003 0307 	and.w	r3, r3, #7
 800bbe0:	683a      	ldr	r2, [r7, #0]
 800bbe2:	429a      	cmp	r2, r3
 800bbe4:	d20c      	bcs.n	800bc00 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bbe6:	4b22      	ldr	r3, [pc, #136]	@ (800bc70 <HAL_RCC_ClockConfig+0x1b8>)
 800bbe8:	683a      	ldr	r2, [r7, #0]
 800bbea:	b2d2      	uxtb	r2, r2
 800bbec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bbee:	4b20      	ldr	r3, [pc, #128]	@ (800bc70 <HAL_RCC_ClockConfig+0x1b8>)
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	f003 0307 	and.w	r3, r3, #7
 800bbf6:	683a      	ldr	r2, [r7, #0]
 800bbf8:	429a      	cmp	r2, r3
 800bbfa:	d001      	beq.n	800bc00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800bbfc:	2301      	movs	r3, #1
 800bbfe:	e032      	b.n	800bc66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	f003 0304 	and.w	r3, r3, #4
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d008      	beq.n	800bc1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800bc0c:	4b19      	ldr	r3, [pc, #100]	@ (800bc74 <HAL_RCC_ClockConfig+0x1bc>)
 800bc0e:	689b      	ldr	r3, [r3, #8]
 800bc10:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	68db      	ldr	r3, [r3, #12]
 800bc18:	4916      	ldr	r1, [pc, #88]	@ (800bc74 <HAL_RCC_ClockConfig+0x1bc>)
 800bc1a:	4313      	orrs	r3, r2
 800bc1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	f003 0308 	and.w	r3, r3, #8
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d009      	beq.n	800bc3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800bc2a:	4b12      	ldr	r3, [pc, #72]	@ (800bc74 <HAL_RCC_ClockConfig+0x1bc>)
 800bc2c:	689b      	ldr	r3, [r3, #8]
 800bc2e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	691b      	ldr	r3, [r3, #16]
 800bc36:	00db      	lsls	r3, r3, #3
 800bc38:	490e      	ldr	r1, [pc, #56]	@ (800bc74 <HAL_RCC_ClockConfig+0x1bc>)
 800bc3a:	4313      	orrs	r3, r2
 800bc3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800bc3e:	f000 f821 	bl	800bc84 <HAL_RCC_GetSysClockFreq>
 800bc42:	4602      	mov	r2, r0
 800bc44:	4b0b      	ldr	r3, [pc, #44]	@ (800bc74 <HAL_RCC_ClockConfig+0x1bc>)
 800bc46:	689b      	ldr	r3, [r3, #8]
 800bc48:	091b      	lsrs	r3, r3, #4
 800bc4a:	f003 030f 	and.w	r3, r3, #15
 800bc4e:	490a      	ldr	r1, [pc, #40]	@ (800bc78 <HAL_RCC_ClockConfig+0x1c0>)
 800bc50:	5ccb      	ldrb	r3, [r1, r3]
 800bc52:	fa22 f303 	lsr.w	r3, r2, r3
 800bc56:	4a09      	ldr	r2, [pc, #36]	@ (800bc7c <HAL_RCC_ClockConfig+0x1c4>)
 800bc58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800bc5a:	4b09      	ldr	r3, [pc, #36]	@ (800bc80 <HAL_RCC_ClockConfig+0x1c8>)
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	4618      	mov	r0, r3
 800bc60:	f7fa fde8 	bl	8006834 <HAL_InitTick>

  return HAL_OK;
 800bc64:	2300      	movs	r3, #0
}
 800bc66:	4618      	mov	r0, r3
 800bc68:	3710      	adds	r7, #16
 800bc6a:	46bd      	mov	sp, r7
 800bc6c:	bd80      	pop	{r7, pc}
 800bc6e:	bf00      	nop
 800bc70:	40023c00 	.word	0x40023c00
 800bc74:	40023800 	.word	0x40023800
 800bc78:	0801ad0c 	.word	0x0801ad0c
 800bc7c:	20000118 	.word	0x20000118
 800bc80:	20000124 	.word	0x20000124

0800bc84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bc84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bc88:	b090      	sub	sp, #64	@ 0x40
 800bc8a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800bc90:	2300      	movs	r3, #0
 800bc92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800bc94:	2300      	movs	r3, #0
 800bc96:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800bc98:	2300      	movs	r3, #0
 800bc9a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bc9c:	4b59      	ldr	r3, [pc, #356]	@ (800be04 <HAL_RCC_GetSysClockFreq+0x180>)
 800bc9e:	689b      	ldr	r3, [r3, #8]
 800bca0:	f003 030c 	and.w	r3, r3, #12
 800bca4:	2b08      	cmp	r3, #8
 800bca6:	d00d      	beq.n	800bcc4 <HAL_RCC_GetSysClockFreq+0x40>
 800bca8:	2b08      	cmp	r3, #8
 800bcaa:	f200 80a1 	bhi.w	800bdf0 <HAL_RCC_GetSysClockFreq+0x16c>
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d002      	beq.n	800bcb8 <HAL_RCC_GetSysClockFreq+0x34>
 800bcb2:	2b04      	cmp	r3, #4
 800bcb4:	d003      	beq.n	800bcbe <HAL_RCC_GetSysClockFreq+0x3a>
 800bcb6:	e09b      	b.n	800bdf0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800bcb8:	4b53      	ldr	r3, [pc, #332]	@ (800be08 <HAL_RCC_GetSysClockFreq+0x184>)
 800bcba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800bcbc:	e09b      	b.n	800bdf6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800bcbe:	4b53      	ldr	r3, [pc, #332]	@ (800be0c <HAL_RCC_GetSysClockFreq+0x188>)
 800bcc0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800bcc2:	e098      	b.n	800bdf6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800bcc4:	4b4f      	ldr	r3, [pc, #316]	@ (800be04 <HAL_RCC_GetSysClockFreq+0x180>)
 800bcc6:	685b      	ldr	r3, [r3, #4]
 800bcc8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bccc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800bcce:	4b4d      	ldr	r3, [pc, #308]	@ (800be04 <HAL_RCC_GetSysClockFreq+0x180>)
 800bcd0:	685b      	ldr	r3, [r3, #4]
 800bcd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d028      	beq.n	800bd2c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800bcda:	4b4a      	ldr	r3, [pc, #296]	@ (800be04 <HAL_RCC_GetSysClockFreq+0x180>)
 800bcdc:	685b      	ldr	r3, [r3, #4]
 800bcde:	099b      	lsrs	r3, r3, #6
 800bce0:	2200      	movs	r2, #0
 800bce2:	623b      	str	r3, [r7, #32]
 800bce4:	627a      	str	r2, [r7, #36]	@ 0x24
 800bce6:	6a3b      	ldr	r3, [r7, #32]
 800bce8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800bcec:	2100      	movs	r1, #0
 800bcee:	4b47      	ldr	r3, [pc, #284]	@ (800be0c <HAL_RCC_GetSysClockFreq+0x188>)
 800bcf0:	fb03 f201 	mul.w	r2, r3, r1
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	fb00 f303 	mul.w	r3, r0, r3
 800bcfa:	4413      	add	r3, r2
 800bcfc:	4a43      	ldr	r2, [pc, #268]	@ (800be0c <HAL_RCC_GetSysClockFreq+0x188>)
 800bcfe:	fba0 1202 	umull	r1, r2, r0, r2
 800bd02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bd04:	460a      	mov	r2, r1
 800bd06:	62ba      	str	r2, [r7, #40]	@ 0x28
 800bd08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bd0a:	4413      	add	r3, r2
 800bd0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bd0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd10:	2200      	movs	r2, #0
 800bd12:	61bb      	str	r3, [r7, #24]
 800bd14:	61fa      	str	r2, [r7, #28]
 800bd16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bd1a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bd1e:	f7f5 f8d1 	bl	8000ec4 <__aeabi_uldivmod>
 800bd22:	4602      	mov	r2, r0
 800bd24:	460b      	mov	r3, r1
 800bd26:	4613      	mov	r3, r2
 800bd28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd2a:	e053      	b.n	800bdd4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800bd2c:	4b35      	ldr	r3, [pc, #212]	@ (800be04 <HAL_RCC_GetSysClockFreq+0x180>)
 800bd2e:	685b      	ldr	r3, [r3, #4]
 800bd30:	099b      	lsrs	r3, r3, #6
 800bd32:	2200      	movs	r2, #0
 800bd34:	613b      	str	r3, [r7, #16]
 800bd36:	617a      	str	r2, [r7, #20]
 800bd38:	693b      	ldr	r3, [r7, #16]
 800bd3a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800bd3e:	f04f 0b00 	mov.w	fp, #0
 800bd42:	4652      	mov	r2, sl
 800bd44:	465b      	mov	r3, fp
 800bd46:	f04f 0000 	mov.w	r0, #0
 800bd4a:	f04f 0100 	mov.w	r1, #0
 800bd4e:	0159      	lsls	r1, r3, #5
 800bd50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800bd54:	0150      	lsls	r0, r2, #5
 800bd56:	4602      	mov	r2, r0
 800bd58:	460b      	mov	r3, r1
 800bd5a:	ebb2 080a 	subs.w	r8, r2, sl
 800bd5e:	eb63 090b 	sbc.w	r9, r3, fp
 800bd62:	f04f 0200 	mov.w	r2, #0
 800bd66:	f04f 0300 	mov.w	r3, #0
 800bd6a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800bd6e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800bd72:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800bd76:	ebb2 0408 	subs.w	r4, r2, r8
 800bd7a:	eb63 0509 	sbc.w	r5, r3, r9
 800bd7e:	f04f 0200 	mov.w	r2, #0
 800bd82:	f04f 0300 	mov.w	r3, #0
 800bd86:	00eb      	lsls	r3, r5, #3
 800bd88:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800bd8c:	00e2      	lsls	r2, r4, #3
 800bd8e:	4614      	mov	r4, r2
 800bd90:	461d      	mov	r5, r3
 800bd92:	eb14 030a 	adds.w	r3, r4, sl
 800bd96:	603b      	str	r3, [r7, #0]
 800bd98:	eb45 030b 	adc.w	r3, r5, fp
 800bd9c:	607b      	str	r3, [r7, #4]
 800bd9e:	f04f 0200 	mov.w	r2, #0
 800bda2:	f04f 0300 	mov.w	r3, #0
 800bda6:	e9d7 4500 	ldrd	r4, r5, [r7]
 800bdaa:	4629      	mov	r1, r5
 800bdac:	028b      	lsls	r3, r1, #10
 800bdae:	4621      	mov	r1, r4
 800bdb0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800bdb4:	4621      	mov	r1, r4
 800bdb6:	028a      	lsls	r2, r1, #10
 800bdb8:	4610      	mov	r0, r2
 800bdba:	4619      	mov	r1, r3
 800bdbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdbe:	2200      	movs	r2, #0
 800bdc0:	60bb      	str	r3, [r7, #8]
 800bdc2:	60fa      	str	r2, [r7, #12]
 800bdc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bdc8:	f7f5 f87c 	bl	8000ec4 <__aeabi_uldivmod>
 800bdcc:	4602      	mov	r2, r0
 800bdce:	460b      	mov	r3, r1
 800bdd0:	4613      	mov	r3, r2
 800bdd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800bdd4:	4b0b      	ldr	r3, [pc, #44]	@ (800be04 <HAL_RCC_GetSysClockFreq+0x180>)
 800bdd6:	685b      	ldr	r3, [r3, #4]
 800bdd8:	0c1b      	lsrs	r3, r3, #16
 800bdda:	f003 0303 	and.w	r3, r3, #3
 800bdde:	3301      	adds	r3, #1
 800bde0:	005b      	lsls	r3, r3, #1
 800bde2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800bde4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bde6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bde8:	fbb2 f3f3 	udiv	r3, r2, r3
 800bdec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800bdee:	e002      	b.n	800bdf6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800bdf0:	4b05      	ldr	r3, [pc, #20]	@ (800be08 <HAL_RCC_GetSysClockFreq+0x184>)
 800bdf2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800bdf4:	bf00      	nop
    }
  }
  return sysclockfreq;
 800bdf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	3740      	adds	r7, #64	@ 0x40
 800bdfc:	46bd      	mov	sp, r7
 800bdfe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800be02:	bf00      	nop
 800be04:	40023800 	.word	0x40023800
 800be08:	00f42400 	.word	0x00f42400
 800be0c:	00b71b00 	.word	0x00b71b00

0800be10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800be10:	b480      	push	{r7}
 800be12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800be14:	4b03      	ldr	r3, [pc, #12]	@ (800be24 <HAL_RCC_GetHCLKFreq+0x14>)
 800be16:	681b      	ldr	r3, [r3, #0]
}
 800be18:	4618      	mov	r0, r3
 800be1a:	46bd      	mov	sp, r7
 800be1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be20:	4770      	bx	lr
 800be22:	bf00      	nop
 800be24:	20000118 	.word	0x20000118

0800be28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800be28:	b580      	push	{r7, lr}
 800be2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800be2c:	f7ff fff0 	bl	800be10 <HAL_RCC_GetHCLKFreq>
 800be30:	4602      	mov	r2, r0
 800be32:	4b05      	ldr	r3, [pc, #20]	@ (800be48 <HAL_RCC_GetPCLK1Freq+0x20>)
 800be34:	689b      	ldr	r3, [r3, #8]
 800be36:	0a9b      	lsrs	r3, r3, #10
 800be38:	f003 0307 	and.w	r3, r3, #7
 800be3c:	4903      	ldr	r1, [pc, #12]	@ (800be4c <HAL_RCC_GetPCLK1Freq+0x24>)
 800be3e:	5ccb      	ldrb	r3, [r1, r3]
 800be40:	fa22 f303 	lsr.w	r3, r2, r3
}
 800be44:	4618      	mov	r0, r3
 800be46:	bd80      	pop	{r7, pc}
 800be48:	40023800 	.word	0x40023800
 800be4c:	0801ad1c 	.word	0x0801ad1c

0800be50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800be50:	b580      	push	{r7, lr}
 800be52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800be54:	f7ff ffdc 	bl	800be10 <HAL_RCC_GetHCLKFreq>
 800be58:	4602      	mov	r2, r0
 800be5a:	4b05      	ldr	r3, [pc, #20]	@ (800be70 <HAL_RCC_GetPCLK2Freq+0x20>)
 800be5c:	689b      	ldr	r3, [r3, #8]
 800be5e:	0b5b      	lsrs	r3, r3, #13
 800be60:	f003 0307 	and.w	r3, r3, #7
 800be64:	4903      	ldr	r1, [pc, #12]	@ (800be74 <HAL_RCC_GetPCLK2Freq+0x24>)
 800be66:	5ccb      	ldrb	r3, [r1, r3]
 800be68:	fa22 f303 	lsr.w	r3, r2, r3
}
 800be6c:	4618      	mov	r0, r3
 800be6e:	bd80      	pop	{r7, pc}
 800be70:	40023800 	.word	0x40023800
 800be74:	0801ad1c 	.word	0x0801ad1c

0800be78 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800be78:	b580      	push	{r7, lr}
 800be7a:	b082      	sub	sp, #8
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	2b00      	cmp	r3, #0
 800be84:	d101      	bne.n	800be8a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800be86:	2301      	movs	r3, #1
 800be88:	e07b      	b.n	800bf82 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d108      	bne.n	800bea4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	685b      	ldr	r3, [r3, #4]
 800be96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800be9a:	d009      	beq.n	800beb0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	2200      	movs	r2, #0
 800bea0:	61da      	str	r2, [r3, #28]
 800bea2:	e005      	b.n	800beb0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	2200      	movs	r2, #0
 800bea8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	2200      	movs	r2, #0
 800beae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	2200      	movs	r2, #0
 800beb4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800bebc:	b2db      	uxtb	r3, r3
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d106      	bne.n	800bed0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	2200      	movs	r2, #0
 800bec6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800beca:	6878      	ldr	r0, [r7, #4]
 800becc:	f7f9 fc96 	bl	80057fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	2202      	movs	r2, #2
 800bed4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	681a      	ldr	r2, [r3, #0]
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bee6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	685b      	ldr	r3, [r3, #4]
 800beec:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	689b      	ldr	r3, [r3, #8]
 800bef4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800bef8:	431a      	orrs	r2, r3
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	68db      	ldr	r3, [r3, #12]
 800befe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bf02:	431a      	orrs	r2, r3
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	691b      	ldr	r3, [r3, #16]
 800bf08:	f003 0302 	and.w	r3, r3, #2
 800bf0c:	431a      	orrs	r2, r3
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	695b      	ldr	r3, [r3, #20]
 800bf12:	f003 0301 	and.w	r3, r3, #1
 800bf16:	431a      	orrs	r2, r3
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	699b      	ldr	r3, [r3, #24]
 800bf1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bf20:	431a      	orrs	r2, r3
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	69db      	ldr	r3, [r3, #28]
 800bf26:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bf2a:	431a      	orrs	r2, r3
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	6a1b      	ldr	r3, [r3, #32]
 800bf30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf34:	ea42 0103 	orr.w	r1, r2, r3
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf3c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	430a      	orrs	r2, r1
 800bf46:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	699b      	ldr	r3, [r3, #24]
 800bf4c:	0c1b      	lsrs	r3, r3, #16
 800bf4e:	f003 0104 	and.w	r1, r3, #4
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf56:	f003 0210 	and.w	r2, r3, #16
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	430a      	orrs	r2, r1
 800bf60:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	69da      	ldr	r2, [r3, #28]
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800bf70:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	2200      	movs	r2, #0
 800bf76:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	2201      	movs	r2, #1
 800bf7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800bf80:	2300      	movs	r3, #0
}
 800bf82:	4618      	mov	r0, r3
 800bf84:	3708      	adds	r7, #8
 800bf86:	46bd      	mov	sp, r7
 800bf88:	bd80      	pop	{r7, pc}

0800bf8a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bf8a:	b580      	push	{r7, lr}
 800bf8c:	b088      	sub	sp, #32
 800bf8e:	af00      	add	r7, sp, #0
 800bf90:	60f8      	str	r0, [r7, #12]
 800bf92:	60b9      	str	r1, [r7, #8]
 800bf94:	603b      	str	r3, [r7, #0]
 800bf96:	4613      	mov	r3, r2
 800bf98:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bf9a:	f7fa fc8f 	bl	80068bc <HAL_GetTick>
 800bf9e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800bfa0:	88fb      	ldrh	r3, [r7, #6]
 800bfa2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800bfaa:	b2db      	uxtb	r3, r3
 800bfac:	2b01      	cmp	r3, #1
 800bfae:	d001      	beq.n	800bfb4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800bfb0:	2302      	movs	r3, #2
 800bfb2:	e12a      	b.n	800c20a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800bfb4:	68bb      	ldr	r3, [r7, #8]
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d002      	beq.n	800bfc0 <HAL_SPI_Transmit+0x36>
 800bfba:	88fb      	ldrh	r3, [r7, #6]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d101      	bne.n	800bfc4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800bfc0:	2301      	movs	r3, #1
 800bfc2:	e122      	b.n	800c20a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800bfca:	2b01      	cmp	r3, #1
 800bfcc:	d101      	bne.n	800bfd2 <HAL_SPI_Transmit+0x48>
 800bfce:	2302      	movs	r3, #2
 800bfd0:	e11b      	b.n	800c20a <HAL_SPI_Transmit+0x280>
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	2201      	movs	r2, #1
 800bfd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	2203      	movs	r2, #3
 800bfde:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	2200      	movs	r2, #0
 800bfe6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	68ba      	ldr	r2, [r7, #8]
 800bfec:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	88fa      	ldrh	r2, [r7, #6]
 800bff2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	88fa      	ldrh	r2, [r7, #6]
 800bff8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	2200      	movs	r2, #0
 800bffe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	2200      	movs	r2, #0
 800c004:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	2200      	movs	r2, #0
 800c00a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	2200      	movs	r2, #0
 800c010:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	2200      	movs	r2, #0
 800c016:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	689b      	ldr	r3, [r3, #8]
 800c01c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c020:	d10f      	bne.n	800c042 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	681a      	ldr	r2, [r3, #0]
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c030:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	681a      	ldr	r2, [r3, #0]
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c040:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c04c:	2b40      	cmp	r3, #64	@ 0x40
 800c04e:	d007      	beq.n	800c060 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	681a      	ldr	r2, [r3, #0]
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c05e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	68db      	ldr	r3, [r3, #12]
 800c064:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c068:	d152      	bne.n	800c110 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	685b      	ldr	r3, [r3, #4]
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d002      	beq.n	800c078 <HAL_SPI_Transmit+0xee>
 800c072:	8b7b      	ldrh	r3, [r7, #26]
 800c074:	2b01      	cmp	r3, #1
 800c076:	d145      	bne.n	800c104 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c07c:	881a      	ldrh	r2, [r3, #0]
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c088:	1c9a      	adds	r2, r3, #2
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c092:	b29b      	uxth	r3, r3
 800c094:	3b01      	subs	r3, #1
 800c096:	b29a      	uxth	r2, r3
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800c09c:	e032      	b.n	800c104 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	689b      	ldr	r3, [r3, #8]
 800c0a4:	f003 0302 	and.w	r3, r3, #2
 800c0a8:	2b02      	cmp	r3, #2
 800c0aa:	d112      	bne.n	800c0d2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0b0:	881a      	ldrh	r2, [r3, #0]
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0bc:	1c9a      	adds	r2, r3, #2
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c0c6:	b29b      	uxth	r3, r3
 800c0c8:	3b01      	subs	r3, #1
 800c0ca:	b29a      	uxth	r2, r3
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	86da      	strh	r2, [r3, #54]	@ 0x36
 800c0d0:	e018      	b.n	800c104 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c0d2:	f7fa fbf3 	bl	80068bc <HAL_GetTick>
 800c0d6:	4602      	mov	r2, r0
 800c0d8:	69fb      	ldr	r3, [r7, #28]
 800c0da:	1ad3      	subs	r3, r2, r3
 800c0dc:	683a      	ldr	r2, [r7, #0]
 800c0de:	429a      	cmp	r2, r3
 800c0e0:	d803      	bhi.n	800c0ea <HAL_SPI_Transmit+0x160>
 800c0e2:	683b      	ldr	r3, [r7, #0]
 800c0e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0e8:	d102      	bne.n	800c0f0 <HAL_SPI_Transmit+0x166>
 800c0ea:	683b      	ldr	r3, [r7, #0]
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d109      	bne.n	800c104 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	2201      	movs	r2, #1
 800c0f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800c100:	2303      	movs	r3, #3
 800c102:	e082      	b.n	800c20a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c108:	b29b      	uxth	r3, r3
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d1c7      	bne.n	800c09e <HAL_SPI_Transmit+0x114>
 800c10e:	e053      	b.n	800c1b8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	685b      	ldr	r3, [r3, #4]
 800c114:	2b00      	cmp	r3, #0
 800c116:	d002      	beq.n	800c11e <HAL_SPI_Transmit+0x194>
 800c118:	8b7b      	ldrh	r3, [r7, #26]
 800c11a:	2b01      	cmp	r3, #1
 800c11c:	d147      	bne.n	800c1ae <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	330c      	adds	r3, #12
 800c128:	7812      	ldrb	r2, [r2, #0]
 800c12a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c130:	1c5a      	adds	r2, r3, #1
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c13a:	b29b      	uxth	r3, r3
 800c13c:	3b01      	subs	r3, #1
 800c13e:	b29a      	uxth	r2, r3
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800c144:	e033      	b.n	800c1ae <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	689b      	ldr	r3, [r3, #8]
 800c14c:	f003 0302 	and.w	r3, r3, #2
 800c150:	2b02      	cmp	r3, #2
 800c152:	d113      	bne.n	800c17c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	330c      	adds	r3, #12
 800c15e:	7812      	ldrb	r2, [r2, #0]
 800c160:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c166:	1c5a      	adds	r2, r3, #1
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c170:	b29b      	uxth	r3, r3
 800c172:	3b01      	subs	r3, #1
 800c174:	b29a      	uxth	r2, r3
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	86da      	strh	r2, [r3, #54]	@ 0x36
 800c17a:	e018      	b.n	800c1ae <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c17c:	f7fa fb9e 	bl	80068bc <HAL_GetTick>
 800c180:	4602      	mov	r2, r0
 800c182:	69fb      	ldr	r3, [r7, #28]
 800c184:	1ad3      	subs	r3, r2, r3
 800c186:	683a      	ldr	r2, [r7, #0]
 800c188:	429a      	cmp	r2, r3
 800c18a:	d803      	bhi.n	800c194 <HAL_SPI_Transmit+0x20a>
 800c18c:	683b      	ldr	r3, [r7, #0]
 800c18e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c192:	d102      	bne.n	800c19a <HAL_SPI_Transmit+0x210>
 800c194:	683b      	ldr	r3, [r7, #0]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d109      	bne.n	800c1ae <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	2201      	movs	r2, #1
 800c19e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800c1aa:	2303      	movs	r3, #3
 800c1ac:	e02d      	b.n	800c20a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c1b2:	b29b      	uxth	r3, r3
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d1c6      	bne.n	800c146 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c1b8:	69fa      	ldr	r2, [r7, #28]
 800c1ba:	6839      	ldr	r1, [r7, #0]
 800c1bc:	68f8      	ldr	r0, [r7, #12]
 800c1be:	f000 fbd9 	bl	800c974 <SPI_EndRxTxTransaction>
 800c1c2:	4603      	mov	r3, r0
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d002      	beq.n	800c1ce <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	2220      	movs	r2, #32
 800c1cc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	689b      	ldr	r3, [r3, #8]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d10a      	bne.n	800c1ec <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c1d6:	2300      	movs	r3, #0
 800c1d8:	617b      	str	r3, [r7, #20]
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	68db      	ldr	r3, [r3, #12]
 800c1e0:	617b      	str	r3, [r7, #20]
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	689b      	ldr	r3, [r3, #8]
 800c1e8:	617b      	str	r3, [r7, #20]
 800c1ea:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	2201      	movs	r2, #1
 800c1f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c200:	2b00      	cmp	r3, #0
 800c202:	d001      	beq.n	800c208 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800c204:	2301      	movs	r3, #1
 800c206:	e000      	b.n	800c20a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800c208:	2300      	movs	r3, #0
  }
}
 800c20a:	4618      	mov	r0, r3
 800c20c:	3720      	adds	r7, #32
 800c20e:	46bd      	mov	sp, r7
 800c210:	bd80      	pop	{r7, pc}

0800c212 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c212:	b580      	push	{r7, lr}
 800c214:	b088      	sub	sp, #32
 800c216:	af02      	add	r7, sp, #8
 800c218:	60f8      	str	r0, [r7, #12]
 800c21a:	60b9      	str	r1, [r7, #8]
 800c21c:	603b      	str	r3, [r7, #0]
 800c21e:	4613      	mov	r3, r2
 800c220:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800c228:	b2db      	uxtb	r3, r3
 800c22a:	2b01      	cmp	r3, #1
 800c22c:	d001      	beq.n	800c232 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800c22e:	2302      	movs	r3, #2
 800c230:	e104      	b.n	800c43c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	685b      	ldr	r3, [r3, #4]
 800c236:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c23a:	d112      	bne.n	800c262 <HAL_SPI_Receive+0x50>
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	689b      	ldr	r3, [r3, #8]
 800c240:	2b00      	cmp	r3, #0
 800c242:	d10e      	bne.n	800c262 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	2204      	movs	r2, #4
 800c248:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800c24c:	88fa      	ldrh	r2, [r7, #6]
 800c24e:	683b      	ldr	r3, [r7, #0]
 800c250:	9300      	str	r3, [sp, #0]
 800c252:	4613      	mov	r3, r2
 800c254:	68ba      	ldr	r2, [r7, #8]
 800c256:	68b9      	ldr	r1, [r7, #8]
 800c258:	68f8      	ldr	r0, [r7, #12]
 800c25a:	f000 f8f3 	bl	800c444 <HAL_SPI_TransmitReceive>
 800c25e:	4603      	mov	r3, r0
 800c260:	e0ec      	b.n	800c43c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c262:	f7fa fb2b 	bl	80068bc <HAL_GetTick>
 800c266:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800c268:	68bb      	ldr	r3, [r7, #8]
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d002      	beq.n	800c274 <HAL_SPI_Receive+0x62>
 800c26e:	88fb      	ldrh	r3, [r7, #6]
 800c270:	2b00      	cmp	r3, #0
 800c272:	d101      	bne.n	800c278 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800c274:	2301      	movs	r3, #1
 800c276:	e0e1      	b.n	800c43c <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800c27e:	2b01      	cmp	r3, #1
 800c280:	d101      	bne.n	800c286 <HAL_SPI_Receive+0x74>
 800c282:	2302      	movs	r3, #2
 800c284:	e0da      	b.n	800c43c <HAL_SPI_Receive+0x22a>
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	2201      	movs	r2, #1
 800c28a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	2204      	movs	r2, #4
 800c292:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	2200      	movs	r2, #0
 800c29a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	68ba      	ldr	r2, [r7, #8]
 800c2a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	88fa      	ldrh	r2, [r7, #6]
 800c2a6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	88fa      	ldrh	r2, [r7, #6]
 800c2ac:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	2200      	movs	r2, #0
 800c2b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	2200      	movs	r2, #0
 800c2b8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	2200      	movs	r2, #0
 800c2be:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	2200      	movs	r2, #0
 800c2ca:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	689b      	ldr	r3, [r3, #8]
 800c2d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c2d4:	d10f      	bne.n	800c2f6 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	681a      	ldr	r2, [r3, #0]
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c2e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	681a      	ldr	r2, [r3, #0]
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c2f4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c300:	2b40      	cmp	r3, #64	@ 0x40
 800c302:	d007      	beq.n	800c314 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	681a      	ldr	r2, [r3, #0]
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c312:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	68db      	ldr	r3, [r3, #12]
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d170      	bne.n	800c3fe <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800c31c:	e035      	b.n	800c38a <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	689b      	ldr	r3, [r3, #8]
 800c324:	f003 0301 	and.w	r3, r3, #1
 800c328:	2b01      	cmp	r3, #1
 800c32a:	d115      	bne.n	800c358 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	f103 020c 	add.w	r2, r3, #12
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c338:	7812      	ldrb	r2, [r2, #0]
 800c33a:	b2d2      	uxtb	r2, r2
 800c33c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c342:	1c5a      	adds	r2, r3, #1
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c34c:	b29b      	uxth	r3, r3
 800c34e:	3b01      	subs	r3, #1
 800c350:	b29a      	uxth	r2, r3
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c356:	e018      	b.n	800c38a <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c358:	f7fa fab0 	bl	80068bc <HAL_GetTick>
 800c35c:	4602      	mov	r2, r0
 800c35e:	697b      	ldr	r3, [r7, #20]
 800c360:	1ad3      	subs	r3, r2, r3
 800c362:	683a      	ldr	r2, [r7, #0]
 800c364:	429a      	cmp	r2, r3
 800c366:	d803      	bhi.n	800c370 <HAL_SPI_Receive+0x15e>
 800c368:	683b      	ldr	r3, [r7, #0]
 800c36a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c36e:	d102      	bne.n	800c376 <HAL_SPI_Receive+0x164>
 800c370:	683b      	ldr	r3, [r7, #0]
 800c372:	2b00      	cmp	r3, #0
 800c374:	d109      	bne.n	800c38a <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	2201      	movs	r2, #1
 800c37a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	2200      	movs	r2, #0
 800c382:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800c386:	2303      	movs	r3, #3
 800c388:	e058      	b.n	800c43c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c38e:	b29b      	uxth	r3, r3
 800c390:	2b00      	cmp	r3, #0
 800c392:	d1c4      	bne.n	800c31e <HAL_SPI_Receive+0x10c>
 800c394:	e038      	b.n	800c408 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	689b      	ldr	r3, [r3, #8]
 800c39c:	f003 0301 	and.w	r3, r3, #1
 800c3a0:	2b01      	cmp	r3, #1
 800c3a2:	d113      	bne.n	800c3cc <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	68da      	ldr	r2, [r3, #12]
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3ae:	b292      	uxth	r2, r2
 800c3b0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3b6:	1c9a      	adds	r2, r3, #2
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c3c0:	b29b      	uxth	r3, r3
 800c3c2:	3b01      	subs	r3, #1
 800c3c4:	b29a      	uxth	r2, r3
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c3ca:	e018      	b.n	800c3fe <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c3cc:	f7fa fa76 	bl	80068bc <HAL_GetTick>
 800c3d0:	4602      	mov	r2, r0
 800c3d2:	697b      	ldr	r3, [r7, #20]
 800c3d4:	1ad3      	subs	r3, r2, r3
 800c3d6:	683a      	ldr	r2, [r7, #0]
 800c3d8:	429a      	cmp	r2, r3
 800c3da:	d803      	bhi.n	800c3e4 <HAL_SPI_Receive+0x1d2>
 800c3dc:	683b      	ldr	r3, [r7, #0]
 800c3de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3e2:	d102      	bne.n	800c3ea <HAL_SPI_Receive+0x1d8>
 800c3e4:	683b      	ldr	r3, [r7, #0]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d109      	bne.n	800c3fe <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	2201      	movs	r2, #1
 800c3ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	2200      	movs	r2, #0
 800c3f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800c3fa:	2303      	movs	r3, #3
 800c3fc:	e01e      	b.n	800c43c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c402:	b29b      	uxth	r3, r3
 800c404:	2b00      	cmp	r3, #0
 800c406:	d1c6      	bne.n	800c396 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c408:	697a      	ldr	r2, [r7, #20]
 800c40a:	6839      	ldr	r1, [r7, #0]
 800c40c:	68f8      	ldr	r0, [r7, #12]
 800c40e:	f000 fa4b 	bl	800c8a8 <SPI_EndRxTransaction>
 800c412:	4603      	mov	r3, r0
 800c414:	2b00      	cmp	r3, #0
 800c416:	d002      	beq.n	800c41e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	2220      	movs	r2, #32
 800c41c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	2201      	movs	r2, #1
 800c422:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	2200      	movs	r2, #0
 800c42a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c432:	2b00      	cmp	r3, #0
 800c434:	d001      	beq.n	800c43a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800c436:	2301      	movs	r3, #1
 800c438:	e000      	b.n	800c43c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800c43a:	2300      	movs	r3, #0
  }
}
 800c43c:	4618      	mov	r0, r3
 800c43e:	3718      	adds	r7, #24
 800c440:	46bd      	mov	sp, r7
 800c442:	bd80      	pop	{r7, pc}

0800c444 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800c444:	b580      	push	{r7, lr}
 800c446:	b08a      	sub	sp, #40	@ 0x28
 800c448:	af00      	add	r7, sp, #0
 800c44a:	60f8      	str	r0, [r7, #12]
 800c44c:	60b9      	str	r1, [r7, #8]
 800c44e:	607a      	str	r2, [r7, #4]
 800c450:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800c452:	2301      	movs	r3, #1
 800c454:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c456:	f7fa fa31 	bl	80068bc <HAL_GetTick>
 800c45a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800c462:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	685b      	ldr	r3, [r3, #4]
 800c468:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800c46a:	887b      	ldrh	r3, [r7, #2]
 800c46c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c46e:	7ffb      	ldrb	r3, [r7, #31]
 800c470:	2b01      	cmp	r3, #1
 800c472:	d00c      	beq.n	800c48e <HAL_SPI_TransmitReceive+0x4a>
 800c474:	69bb      	ldr	r3, [r7, #24]
 800c476:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c47a:	d106      	bne.n	800c48a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	689b      	ldr	r3, [r3, #8]
 800c480:	2b00      	cmp	r3, #0
 800c482:	d102      	bne.n	800c48a <HAL_SPI_TransmitReceive+0x46>
 800c484:	7ffb      	ldrb	r3, [r7, #31]
 800c486:	2b04      	cmp	r3, #4
 800c488:	d001      	beq.n	800c48e <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 800c48a:	2302      	movs	r3, #2
 800c48c:	e17f      	b.n	800c78e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c48e:	68bb      	ldr	r3, [r7, #8]
 800c490:	2b00      	cmp	r3, #0
 800c492:	d005      	beq.n	800c4a0 <HAL_SPI_TransmitReceive+0x5c>
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	2b00      	cmp	r3, #0
 800c498:	d002      	beq.n	800c4a0 <HAL_SPI_TransmitReceive+0x5c>
 800c49a:	887b      	ldrh	r3, [r7, #2]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d101      	bne.n	800c4a4 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800c4a0:	2301      	movs	r3, #1
 800c4a2:	e174      	b.n	800c78e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800c4aa:	2b01      	cmp	r3, #1
 800c4ac:	d101      	bne.n	800c4b2 <HAL_SPI_TransmitReceive+0x6e>
 800c4ae:	2302      	movs	r3, #2
 800c4b0:	e16d      	b.n	800c78e <HAL_SPI_TransmitReceive+0x34a>
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	2201      	movs	r2, #1
 800c4b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800c4c0:	b2db      	uxtb	r3, r3
 800c4c2:	2b04      	cmp	r3, #4
 800c4c4:	d003      	beq.n	800c4ce <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	2205      	movs	r2, #5
 800c4ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	2200      	movs	r2, #0
 800c4d2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	687a      	ldr	r2, [r7, #4]
 800c4d8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	887a      	ldrh	r2, [r7, #2]
 800c4de:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	887a      	ldrh	r2, [r7, #2]
 800c4e4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	68ba      	ldr	r2, [r7, #8]
 800c4ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	887a      	ldrh	r2, [r7, #2]
 800c4f0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	887a      	ldrh	r2, [r7, #2]
 800c4f6:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	2200      	movs	r2, #0
 800c4fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	2200      	movs	r2, #0
 800c502:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c50e:	2b40      	cmp	r3, #64	@ 0x40
 800c510:	d007      	beq.n	800c522 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	681a      	ldr	r2, [r3, #0]
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c520:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	68db      	ldr	r3, [r3, #12]
 800c526:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c52a:	d17e      	bne.n	800c62a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	685b      	ldr	r3, [r3, #4]
 800c530:	2b00      	cmp	r3, #0
 800c532:	d002      	beq.n	800c53a <HAL_SPI_TransmitReceive+0xf6>
 800c534:	8afb      	ldrh	r3, [r7, #22]
 800c536:	2b01      	cmp	r3, #1
 800c538:	d16c      	bne.n	800c614 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c53e:	881a      	ldrh	r2, [r3, #0]
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c54a:	1c9a      	adds	r2, r3, #2
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c554:	b29b      	uxth	r3, r3
 800c556:	3b01      	subs	r3, #1
 800c558:	b29a      	uxth	r2, r3
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c55e:	e059      	b.n	800c614 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	689b      	ldr	r3, [r3, #8]
 800c566:	f003 0302 	and.w	r3, r3, #2
 800c56a:	2b02      	cmp	r3, #2
 800c56c:	d11b      	bne.n	800c5a6 <HAL_SPI_TransmitReceive+0x162>
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c572:	b29b      	uxth	r3, r3
 800c574:	2b00      	cmp	r3, #0
 800c576:	d016      	beq.n	800c5a6 <HAL_SPI_TransmitReceive+0x162>
 800c578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c57a:	2b01      	cmp	r3, #1
 800c57c:	d113      	bne.n	800c5a6 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c57e:	68fb      	ldr	r3, [r7, #12]
 800c580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c582:	881a      	ldrh	r2, [r3, #0]
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c58e:	1c9a      	adds	r2, r3, #2
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c598:	b29b      	uxth	r3, r3
 800c59a:	3b01      	subs	r3, #1
 800c59c:	b29a      	uxth	r2, r3
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c5a2:	2300      	movs	r3, #0
 800c5a4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	689b      	ldr	r3, [r3, #8]
 800c5ac:	f003 0301 	and.w	r3, r3, #1
 800c5b0:	2b01      	cmp	r3, #1
 800c5b2:	d119      	bne.n	800c5e8 <HAL_SPI_TransmitReceive+0x1a4>
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c5b8:	b29b      	uxth	r3, r3
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d014      	beq.n	800c5e8 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	68da      	ldr	r2, [r3, #12]
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5c8:	b292      	uxth	r2, r2
 800c5ca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5d0:	1c9a      	adds	r2, r3, #2
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c5da:	b29b      	uxth	r3, r3
 800c5dc:	3b01      	subs	r3, #1
 800c5de:	b29a      	uxth	r2, r3
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c5e4:	2301      	movs	r3, #1
 800c5e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c5e8:	f7fa f968 	bl	80068bc <HAL_GetTick>
 800c5ec:	4602      	mov	r2, r0
 800c5ee:	6a3b      	ldr	r3, [r7, #32]
 800c5f0:	1ad3      	subs	r3, r2, r3
 800c5f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c5f4:	429a      	cmp	r2, r3
 800c5f6:	d80d      	bhi.n	800c614 <HAL_SPI_TransmitReceive+0x1d0>
 800c5f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5fe:	d009      	beq.n	800c614 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	2201      	movs	r2, #1
 800c604:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	2200      	movs	r2, #0
 800c60c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800c610:	2303      	movs	r3, #3
 800c612:	e0bc      	b.n	800c78e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c618:	b29b      	uxth	r3, r3
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d1a0      	bne.n	800c560 <HAL_SPI_TransmitReceive+0x11c>
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c622:	b29b      	uxth	r3, r3
 800c624:	2b00      	cmp	r3, #0
 800c626:	d19b      	bne.n	800c560 <HAL_SPI_TransmitReceive+0x11c>
 800c628:	e082      	b.n	800c730 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	685b      	ldr	r3, [r3, #4]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d002      	beq.n	800c638 <HAL_SPI_TransmitReceive+0x1f4>
 800c632:	8afb      	ldrh	r3, [r7, #22]
 800c634:	2b01      	cmp	r3, #1
 800c636:	d171      	bne.n	800c71c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	330c      	adds	r3, #12
 800c642:	7812      	ldrb	r2, [r2, #0]
 800c644:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c64a:	1c5a      	adds	r2, r3, #1
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c654:	b29b      	uxth	r3, r3
 800c656:	3b01      	subs	r3, #1
 800c658:	b29a      	uxth	r2, r3
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c65e:	e05d      	b.n	800c71c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	689b      	ldr	r3, [r3, #8]
 800c666:	f003 0302 	and.w	r3, r3, #2
 800c66a:	2b02      	cmp	r3, #2
 800c66c:	d11c      	bne.n	800c6a8 <HAL_SPI_TransmitReceive+0x264>
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c672:	b29b      	uxth	r3, r3
 800c674:	2b00      	cmp	r3, #0
 800c676:	d017      	beq.n	800c6a8 <HAL_SPI_TransmitReceive+0x264>
 800c678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c67a:	2b01      	cmp	r3, #1
 800c67c:	d114      	bne.n	800c6a8 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	330c      	adds	r3, #12
 800c688:	7812      	ldrb	r2, [r2, #0]
 800c68a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c690:	1c5a      	adds	r2, r3, #1
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c69a:	b29b      	uxth	r3, r3
 800c69c:	3b01      	subs	r3, #1
 800c69e:	b29a      	uxth	r2, r3
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	689b      	ldr	r3, [r3, #8]
 800c6ae:	f003 0301 	and.w	r3, r3, #1
 800c6b2:	2b01      	cmp	r3, #1
 800c6b4:	d119      	bne.n	800c6ea <HAL_SPI_TransmitReceive+0x2a6>
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c6ba:	b29b      	uxth	r3, r3
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d014      	beq.n	800c6ea <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	68da      	ldr	r2, [r3, #12]
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6ca:	b2d2      	uxtb	r2, r2
 800c6cc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6d2:	1c5a      	adds	r2, r3, #1
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c6dc:	b29b      	uxth	r3, r3
 800c6de:	3b01      	subs	r3, #1
 800c6e0:	b29a      	uxth	r2, r3
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c6e6:	2301      	movs	r3, #1
 800c6e8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c6ea:	f7fa f8e7 	bl	80068bc <HAL_GetTick>
 800c6ee:	4602      	mov	r2, r0
 800c6f0:	6a3b      	ldr	r3, [r7, #32]
 800c6f2:	1ad3      	subs	r3, r2, r3
 800c6f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c6f6:	429a      	cmp	r2, r3
 800c6f8:	d803      	bhi.n	800c702 <HAL_SPI_TransmitReceive+0x2be>
 800c6fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c700:	d102      	bne.n	800c708 <HAL_SPI_TransmitReceive+0x2c4>
 800c702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c704:	2b00      	cmp	r3, #0
 800c706:	d109      	bne.n	800c71c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	2201      	movs	r2, #1
 800c70c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	2200      	movs	r2, #0
 800c714:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800c718:	2303      	movs	r3, #3
 800c71a:	e038      	b.n	800c78e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c720:	b29b      	uxth	r3, r3
 800c722:	2b00      	cmp	r3, #0
 800c724:	d19c      	bne.n	800c660 <HAL_SPI_TransmitReceive+0x21c>
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c72a:	b29b      	uxth	r3, r3
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d197      	bne.n	800c660 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c730:	6a3a      	ldr	r2, [r7, #32]
 800c732:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c734:	68f8      	ldr	r0, [r7, #12]
 800c736:	f000 f91d 	bl	800c974 <SPI_EndRxTxTransaction>
 800c73a:	4603      	mov	r3, r0
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d008      	beq.n	800c752 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	2220      	movs	r2, #32
 800c744:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	2200      	movs	r2, #0
 800c74a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800c74e:	2301      	movs	r3, #1
 800c750:	e01d      	b.n	800c78e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	689b      	ldr	r3, [r3, #8]
 800c756:	2b00      	cmp	r3, #0
 800c758:	d10a      	bne.n	800c770 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c75a:	2300      	movs	r3, #0
 800c75c:	613b      	str	r3, [r7, #16]
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	68db      	ldr	r3, [r3, #12]
 800c764:	613b      	str	r3, [r7, #16]
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	689b      	ldr	r3, [r3, #8]
 800c76c:	613b      	str	r3, [r7, #16]
 800c76e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	2201      	movs	r2, #1
 800c774:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	2200      	movs	r2, #0
 800c77c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c784:	2b00      	cmp	r3, #0
 800c786:	d001      	beq.n	800c78c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800c788:	2301      	movs	r3, #1
 800c78a:	e000      	b.n	800c78e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800c78c:	2300      	movs	r3, #0
  }
}
 800c78e:	4618      	mov	r0, r3
 800c790:	3728      	adds	r7, #40	@ 0x28
 800c792:	46bd      	mov	sp, r7
 800c794:	bd80      	pop	{r7, pc}
	...

0800c798 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c798:	b580      	push	{r7, lr}
 800c79a:	b088      	sub	sp, #32
 800c79c:	af00      	add	r7, sp, #0
 800c79e:	60f8      	str	r0, [r7, #12]
 800c7a0:	60b9      	str	r1, [r7, #8]
 800c7a2:	603b      	str	r3, [r7, #0]
 800c7a4:	4613      	mov	r3, r2
 800c7a6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c7a8:	f7fa f888 	bl	80068bc <HAL_GetTick>
 800c7ac:	4602      	mov	r2, r0
 800c7ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7b0:	1a9b      	subs	r3, r3, r2
 800c7b2:	683a      	ldr	r2, [r7, #0]
 800c7b4:	4413      	add	r3, r2
 800c7b6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c7b8:	f7fa f880 	bl	80068bc <HAL_GetTick>
 800c7bc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c7be:	4b39      	ldr	r3, [pc, #228]	@ (800c8a4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	015b      	lsls	r3, r3, #5
 800c7c4:	0d1b      	lsrs	r3, r3, #20
 800c7c6:	69fa      	ldr	r2, [r7, #28]
 800c7c8:	fb02 f303 	mul.w	r3, r2, r3
 800c7cc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c7ce:	e054      	b.n	800c87a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c7d0:	683b      	ldr	r3, [r7, #0]
 800c7d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7d6:	d050      	beq.n	800c87a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c7d8:	f7fa f870 	bl	80068bc <HAL_GetTick>
 800c7dc:	4602      	mov	r2, r0
 800c7de:	69bb      	ldr	r3, [r7, #24]
 800c7e0:	1ad3      	subs	r3, r2, r3
 800c7e2:	69fa      	ldr	r2, [r7, #28]
 800c7e4:	429a      	cmp	r2, r3
 800c7e6:	d902      	bls.n	800c7ee <SPI_WaitFlagStateUntilTimeout+0x56>
 800c7e8:	69fb      	ldr	r3, [r7, #28]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d13d      	bne.n	800c86a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	685a      	ldr	r2, [r3, #4]
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c7fc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	685b      	ldr	r3, [r3, #4]
 800c802:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c806:	d111      	bne.n	800c82c <SPI_WaitFlagStateUntilTimeout+0x94>
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	689b      	ldr	r3, [r3, #8]
 800c80c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c810:	d004      	beq.n	800c81c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	689b      	ldr	r3, [r3, #8]
 800c816:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c81a:	d107      	bne.n	800c82c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	681a      	ldr	r2, [r3, #0]
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c82a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c830:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c834:	d10f      	bne.n	800c856 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	681a      	ldr	r2, [r3, #0]
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c844:	601a      	str	r2, [r3, #0]
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	681a      	ldr	r2, [r3, #0]
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c854:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	2201      	movs	r2, #1
 800c85a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	2200      	movs	r2, #0
 800c862:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800c866:	2303      	movs	r3, #3
 800c868:	e017      	b.n	800c89a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c86a:	697b      	ldr	r3, [r7, #20]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d101      	bne.n	800c874 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c870:	2300      	movs	r3, #0
 800c872:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c874:	697b      	ldr	r3, [r7, #20]
 800c876:	3b01      	subs	r3, #1
 800c878:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	689a      	ldr	r2, [r3, #8]
 800c880:	68bb      	ldr	r3, [r7, #8]
 800c882:	4013      	ands	r3, r2
 800c884:	68ba      	ldr	r2, [r7, #8]
 800c886:	429a      	cmp	r2, r3
 800c888:	bf0c      	ite	eq
 800c88a:	2301      	moveq	r3, #1
 800c88c:	2300      	movne	r3, #0
 800c88e:	b2db      	uxtb	r3, r3
 800c890:	461a      	mov	r2, r3
 800c892:	79fb      	ldrb	r3, [r7, #7]
 800c894:	429a      	cmp	r2, r3
 800c896:	d19b      	bne.n	800c7d0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c898:	2300      	movs	r3, #0
}
 800c89a:	4618      	mov	r0, r3
 800c89c:	3720      	adds	r7, #32
 800c89e:	46bd      	mov	sp, r7
 800c8a0:	bd80      	pop	{r7, pc}
 800c8a2:	bf00      	nop
 800c8a4:	20000118 	.word	0x20000118

0800c8a8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	b086      	sub	sp, #24
 800c8ac:	af02      	add	r7, sp, #8
 800c8ae:	60f8      	str	r0, [r7, #12]
 800c8b0:	60b9      	str	r1, [r7, #8]
 800c8b2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	685b      	ldr	r3, [r3, #4]
 800c8b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c8bc:	d111      	bne.n	800c8e2 <SPI_EndRxTransaction+0x3a>
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	689b      	ldr	r3, [r3, #8]
 800c8c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c8c6:	d004      	beq.n	800c8d2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	689b      	ldr	r3, [r3, #8]
 800c8cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c8d0:	d107      	bne.n	800c8e2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	681a      	ldr	r2, [r3, #0]
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c8e0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	685b      	ldr	r3, [r3, #4]
 800c8e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c8ea:	d12a      	bne.n	800c942 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	689b      	ldr	r3, [r3, #8]
 800c8f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c8f4:	d012      	beq.n	800c91c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	9300      	str	r3, [sp, #0]
 800c8fa:	68bb      	ldr	r3, [r7, #8]
 800c8fc:	2200      	movs	r2, #0
 800c8fe:	2180      	movs	r1, #128	@ 0x80
 800c900:	68f8      	ldr	r0, [r7, #12]
 800c902:	f7ff ff49 	bl	800c798 <SPI_WaitFlagStateUntilTimeout>
 800c906:	4603      	mov	r3, r0
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d02d      	beq.n	800c968 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c910:	f043 0220 	orr.w	r2, r3, #32
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800c918:	2303      	movs	r3, #3
 800c91a:	e026      	b.n	800c96a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	9300      	str	r3, [sp, #0]
 800c920:	68bb      	ldr	r3, [r7, #8]
 800c922:	2200      	movs	r2, #0
 800c924:	2101      	movs	r1, #1
 800c926:	68f8      	ldr	r0, [r7, #12]
 800c928:	f7ff ff36 	bl	800c798 <SPI_WaitFlagStateUntilTimeout>
 800c92c:	4603      	mov	r3, r0
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d01a      	beq.n	800c968 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c936:	f043 0220 	orr.w	r2, r3, #32
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800c93e:	2303      	movs	r3, #3
 800c940:	e013      	b.n	800c96a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	9300      	str	r3, [sp, #0]
 800c946:	68bb      	ldr	r3, [r7, #8]
 800c948:	2200      	movs	r2, #0
 800c94a:	2101      	movs	r1, #1
 800c94c:	68f8      	ldr	r0, [r7, #12]
 800c94e:	f7ff ff23 	bl	800c798 <SPI_WaitFlagStateUntilTimeout>
 800c952:	4603      	mov	r3, r0
 800c954:	2b00      	cmp	r3, #0
 800c956:	d007      	beq.n	800c968 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c95c:	f043 0220 	orr.w	r2, r3, #32
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800c964:	2303      	movs	r3, #3
 800c966:	e000      	b.n	800c96a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800c968:	2300      	movs	r3, #0
}
 800c96a:	4618      	mov	r0, r3
 800c96c:	3710      	adds	r7, #16
 800c96e:	46bd      	mov	sp, r7
 800c970:	bd80      	pop	{r7, pc}
	...

0800c974 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c974:	b580      	push	{r7, lr}
 800c976:	b088      	sub	sp, #32
 800c978:	af02      	add	r7, sp, #8
 800c97a:	60f8      	str	r0, [r7, #12]
 800c97c:	60b9      	str	r1, [r7, #8]
 800c97e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	9300      	str	r3, [sp, #0]
 800c984:	68bb      	ldr	r3, [r7, #8]
 800c986:	2201      	movs	r2, #1
 800c988:	2102      	movs	r1, #2
 800c98a:	68f8      	ldr	r0, [r7, #12]
 800c98c:	f7ff ff04 	bl	800c798 <SPI_WaitFlagStateUntilTimeout>
 800c990:	4603      	mov	r3, r0
 800c992:	2b00      	cmp	r3, #0
 800c994:	d007      	beq.n	800c9a6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c99a:	f043 0220 	orr.w	r2, r3, #32
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800c9a2:	2303      	movs	r3, #3
 800c9a4:	e032      	b.n	800ca0c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c9a6:	4b1b      	ldr	r3, [pc, #108]	@ (800ca14 <SPI_EndRxTxTransaction+0xa0>)
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	4a1b      	ldr	r2, [pc, #108]	@ (800ca18 <SPI_EndRxTxTransaction+0xa4>)
 800c9ac:	fba2 2303 	umull	r2, r3, r2, r3
 800c9b0:	0d5b      	lsrs	r3, r3, #21
 800c9b2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c9b6:	fb02 f303 	mul.w	r3, r2, r3
 800c9ba:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	685b      	ldr	r3, [r3, #4]
 800c9c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c9c4:	d112      	bne.n	800c9ec <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	9300      	str	r3, [sp, #0]
 800c9ca:	68bb      	ldr	r3, [r7, #8]
 800c9cc:	2200      	movs	r2, #0
 800c9ce:	2180      	movs	r1, #128	@ 0x80
 800c9d0:	68f8      	ldr	r0, [r7, #12]
 800c9d2:	f7ff fee1 	bl	800c798 <SPI_WaitFlagStateUntilTimeout>
 800c9d6:	4603      	mov	r3, r0
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d016      	beq.n	800ca0a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c9e0:	f043 0220 	orr.w	r2, r3, #32
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800c9e8:	2303      	movs	r3, #3
 800c9ea:	e00f      	b.n	800ca0c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800c9ec:	697b      	ldr	r3, [r7, #20]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d00a      	beq.n	800ca08 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800c9f2:	697b      	ldr	r3, [r7, #20]
 800c9f4:	3b01      	subs	r3, #1
 800c9f6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	689b      	ldr	r3, [r3, #8]
 800c9fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ca02:	2b80      	cmp	r3, #128	@ 0x80
 800ca04:	d0f2      	beq.n	800c9ec <SPI_EndRxTxTransaction+0x78>
 800ca06:	e000      	b.n	800ca0a <SPI_EndRxTxTransaction+0x96>
        break;
 800ca08:	bf00      	nop
  }

  return HAL_OK;
 800ca0a:	2300      	movs	r3, #0
}
 800ca0c:	4618      	mov	r0, r3
 800ca0e:	3718      	adds	r7, #24
 800ca10:	46bd      	mov	sp, r7
 800ca12:	bd80      	pop	{r7, pc}
 800ca14:	20000118 	.word	0x20000118
 800ca18:	165e9f81 	.word	0x165e9f81

0800ca1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ca1c:	b580      	push	{r7, lr}
 800ca1e:	b082      	sub	sp, #8
 800ca20:	af00      	add	r7, sp, #0
 800ca22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d101      	bne.n	800ca2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ca2a:	2301      	movs	r3, #1
 800ca2c:	e041      	b.n	800cab2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ca34:	b2db      	uxtb	r3, r3
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d106      	bne.n	800ca48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	2200      	movs	r2, #0
 800ca3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ca42:	6878      	ldr	r0, [r7, #4]
 800ca44:	f7f8 ff8c 	bl	8005960 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	2202      	movs	r2, #2
 800ca4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	681a      	ldr	r2, [r3, #0]
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	3304      	adds	r3, #4
 800ca58:	4619      	mov	r1, r3
 800ca5a:	4610      	mov	r0, r2
 800ca5c:	f000 fc62 	bl	800d324 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	2201      	movs	r2, #1
 800ca64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	2201      	movs	r2, #1
 800ca6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	2201      	movs	r2, #1
 800ca74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	2201      	movs	r2, #1
 800ca7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	2201      	movs	r2, #1
 800ca84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	2201      	movs	r2, #1
 800ca8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	2201      	movs	r2, #1
 800ca94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	2201      	movs	r2, #1
 800ca9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	2201      	movs	r2, #1
 800caa4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	2201      	movs	r2, #1
 800caac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cab0:	2300      	movs	r3, #0
}
 800cab2:	4618      	mov	r0, r3
 800cab4:	3708      	adds	r7, #8
 800cab6:	46bd      	mov	sp, r7
 800cab8:	bd80      	pop	{r7, pc}
	...

0800cabc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cabc:	b480      	push	{r7}
 800cabe:	b085      	sub	sp, #20
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800caca:	b2db      	uxtb	r3, r3
 800cacc:	2b01      	cmp	r3, #1
 800cace:	d001      	beq.n	800cad4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800cad0:	2301      	movs	r3, #1
 800cad2:	e04e      	b.n	800cb72 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	2202      	movs	r2, #2
 800cad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	68da      	ldr	r2, [r3, #12]
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	f042 0201 	orr.w	r2, r2, #1
 800caea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	4a23      	ldr	r2, [pc, #140]	@ (800cb80 <HAL_TIM_Base_Start_IT+0xc4>)
 800caf2:	4293      	cmp	r3, r2
 800caf4:	d022      	beq.n	800cb3c <HAL_TIM_Base_Start_IT+0x80>
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cafe:	d01d      	beq.n	800cb3c <HAL_TIM_Base_Start_IT+0x80>
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	4a1f      	ldr	r2, [pc, #124]	@ (800cb84 <HAL_TIM_Base_Start_IT+0xc8>)
 800cb06:	4293      	cmp	r3, r2
 800cb08:	d018      	beq.n	800cb3c <HAL_TIM_Base_Start_IT+0x80>
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	4a1e      	ldr	r2, [pc, #120]	@ (800cb88 <HAL_TIM_Base_Start_IT+0xcc>)
 800cb10:	4293      	cmp	r3, r2
 800cb12:	d013      	beq.n	800cb3c <HAL_TIM_Base_Start_IT+0x80>
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	4a1c      	ldr	r2, [pc, #112]	@ (800cb8c <HAL_TIM_Base_Start_IT+0xd0>)
 800cb1a:	4293      	cmp	r3, r2
 800cb1c:	d00e      	beq.n	800cb3c <HAL_TIM_Base_Start_IT+0x80>
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	4a1b      	ldr	r2, [pc, #108]	@ (800cb90 <HAL_TIM_Base_Start_IT+0xd4>)
 800cb24:	4293      	cmp	r3, r2
 800cb26:	d009      	beq.n	800cb3c <HAL_TIM_Base_Start_IT+0x80>
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	4a19      	ldr	r2, [pc, #100]	@ (800cb94 <HAL_TIM_Base_Start_IT+0xd8>)
 800cb2e:	4293      	cmp	r3, r2
 800cb30:	d004      	beq.n	800cb3c <HAL_TIM_Base_Start_IT+0x80>
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	4a18      	ldr	r2, [pc, #96]	@ (800cb98 <HAL_TIM_Base_Start_IT+0xdc>)
 800cb38:	4293      	cmp	r3, r2
 800cb3a:	d111      	bne.n	800cb60 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	689b      	ldr	r3, [r3, #8]
 800cb42:	f003 0307 	and.w	r3, r3, #7
 800cb46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	2b06      	cmp	r3, #6
 800cb4c:	d010      	beq.n	800cb70 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	681a      	ldr	r2, [r3, #0]
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	f042 0201 	orr.w	r2, r2, #1
 800cb5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb5e:	e007      	b.n	800cb70 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	681a      	ldr	r2, [r3, #0]
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	f042 0201 	orr.w	r2, r2, #1
 800cb6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cb70:	2300      	movs	r3, #0
}
 800cb72:	4618      	mov	r0, r3
 800cb74:	3714      	adds	r7, #20
 800cb76:	46bd      	mov	sp, r7
 800cb78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb7c:	4770      	bx	lr
 800cb7e:	bf00      	nop
 800cb80:	40010000 	.word	0x40010000
 800cb84:	40000400 	.word	0x40000400
 800cb88:	40000800 	.word	0x40000800
 800cb8c:	40000c00 	.word	0x40000c00
 800cb90:	40010400 	.word	0x40010400
 800cb94:	40014000 	.word	0x40014000
 800cb98:	40001800 	.word	0x40001800

0800cb9c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800cb9c:	b580      	push	{r7, lr}
 800cb9e:	b082      	sub	sp, #8
 800cba0:	af00      	add	r7, sp, #0
 800cba2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d101      	bne.n	800cbae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800cbaa:	2301      	movs	r3, #1
 800cbac:	e041      	b.n	800cc32 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cbb4:	b2db      	uxtb	r3, r3
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d106      	bne.n	800cbc8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	2200      	movs	r2, #0
 800cbbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800cbc2:	6878      	ldr	r0, [r7, #4]
 800cbc4:	f000 f839 	bl	800cc3a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	2202      	movs	r2, #2
 800cbcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	681a      	ldr	r2, [r3, #0]
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	3304      	adds	r3, #4
 800cbd8:	4619      	mov	r1, r3
 800cbda:	4610      	mov	r0, r2
 800cbdc:	f000 fba2 	bl	800d324 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	2201      	movs	r2, #1
 800cbe4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	2201      	movs	r2, #1
 800cbec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	2201      	movs	r2, #1
 800cbf4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	2201      	movs	r2, #1
 800cbfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	2201      	movs	r2, #1
 800cc04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	2201      	movs	r2, #1
 800cc0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	2201      	movs	r2, #1
 800cc14:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	2201      	movs	r2, #1
 800cc1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	2201      	movs	r2, #1
 800cc24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2201      	movs	r2, #1
 800cc2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cc30:	2300      	movs	r3, #0
}
 800cc32:	4618      	mov	r0, r3
 800cc34:	3708      	adds	r7, #8
 800cc36:	46bd      	mov	sp, r7
 800cc38:	bd80      	pop	{r7, pc}

0800cc3a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800cc3a:	b480      	push	{r7}
 800cc3c:	b083      	sub	sp, #12
 800cc3e:	af00      	add	r7, sp, #0
 800cc40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800cc42:	bf00      	nop
 800cc44:	370c      	adds	r7, #12
 800cc46:	46bd      	mov	sp, r7
 800cc48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc4c:	4770      	bx	lr
	...

0800cc50 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cc50:	b580      	push	{r7, lr}
 800cc52:	b084      	sub	sp, #16
 800cc54:	af00      	add	r7, sp, #0
 800cc56:	6078      	str	r0, [r7, #4]
 800cc58:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800cc5a:	683b      	ldr	r3, [r7, #0]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d109      	bne.n	800cc74 <HAL_TIM_PWM_Start+0x24>
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800cc66:	b2db      	uxtb	r3, r3
 800cc68:	2b01      	cmp	r3, #1
 800cc6a:	bf14      	ite	ne
 800cc6c:	2301      	movne	r3, #1
 800cc6e:	2300      	moveq	r3, #0
 800cc70:	b2db      	uxtb	r3, r3
 800cc72:	e022      	b.n	800ccba <HAL_TIM_PWM_Start+0x6a>
 800cc74:	683b      	ldr	r3, [r7, #0]
 800cc76:	2b04      	cmp	r3, #4
 800cc78:	d109      	bne.n	800cc8e <HAL_TIM_PWM_Start+0x3e>
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800cc80:	b2db      	uxtb	r3, r3
 800cc82:	2b01      	cmp	r3, #1
 800cc84:	bf14      	ite	ne
 800cc86:	2301      	movne	r3, #1
 800cc88:	2300      	moveq	r3, #0
 800cc8a:	b2db      	uxtb	r3, r3
 800cc8c:	e015      	b.n	800ccba <HAL_TIM_PWM_Start+0x6a>
 800cc8e:	683b      	ldr	r3, [r7, #0]
 800cc90:	2b08      	cmp	r3, #8
 800cc92:	d109      	bne.n	800cca8 <HAL_TIM_PWM_Start+0x58>
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cc9a:	b2db      	uxtb	r3, r3
 800cc9c:	2b01      	cmp	r3, #1
 800cc9e:	bf14      	ite	ne
 800cca0:	2301      	movne	r3, #1
 800cca2:	2300      	moveq	r3, #0
 800cca4:	b2db      	uxtb	r3, r3
 800cca6:	e008      	b.n	800ccba <HAL_TIM_PWM_Start+0x6a>
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ccae:	b2db      	uxtb	r3, r3
 800ccb0:	2b01      	cmp	r3, #1
 800ccb2:	bf14      	ite	ne
 800ccb4:	2301      	movne	r3, #1
 800ccb6:	2300      	moveq	r3, #0
 800ccb8:	b2db      	uxtb	r3, r3
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d001      	beq.n	800ccc2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800ccbe:	2301      	movs	r3, #1
 800ccc0:	e07c      	b.n	800cdbc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ccc2:	683b      	ldr	r3, [r7, #0]
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d104      	bne.n	800ccd2 <HAL_TIM_PWM_Start+0x82>
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	2202      	movs	r2, #2
 800cccc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ccd0:	e013      	b.n	800ccfa <HAL_TIM_PWM_Start+0xaa>
 800ccd2:	683b      	ldr	r3, [r7, #0]
 800ccd4:	2b04      	cmp	r3, #4
 800ccd6:	d104      	bne.n	800cce2 <HAL_TIM_PWM_Start+0x92>
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	2202      	movs	r2, #2
 800ccdc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cce0:	e00b      	b.n	800ccfa <HAL_TIM_PWM_Start+0xaa>
 800cce2:	683b      	ldr	r3, [r7, #0]
 800cce4:	2b08      	cmp	r3, #8
 800cce6:	d104      	bne.n	800ccf2 <HAL_TIM_PWM_Start+0xa2>
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	2202      	movs	r2, #2
 800ccec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ccf0:	e003      	b.n	800ccfa <HAL_TIM_PWM_Start+0xaa>
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	2202      	movs	r2, #2
 800ccf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	2201      	movs	r2, #1
 800cd00:	6839      	ldr	r1, [r7, #0]
 800cd02:	4618      	mov	r0, r3
 800cd04:	f000 fe04 	bl	800d910 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	4a2d      	ldr	r2, [pc, #180]	@ (800cdc4 <HAL_TIM_PWM_Start+0x174>)
 800cd0e:	4293      	cmp	r3, r2
 800cd10:	d004      	beq.n	800cd1c <HAL_TIM_PWM_Start+0xcc>
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	4a2c      	ldr	r2, [pc, #176]	@ (800cdc8 <HAL_TIM_PWM_Start+0x178>)
 800cd18:	4293      	cmp	r3, r2
 800cd1a:	d101      	bne.n	800cd20 <HAL_TIM_PWM_Start+0xd0>
 800cd1c:	2301      	movs	r3, #1
 800cd1e:	e000      	b.n	800cd22 <HAL_TIM_PWM_Start+0xd2>
 800cd20:	2300      	movs	r3, #0
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d007      	beq.n	800cd36 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800cd34:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	4a22      	ldr	r2, [pc, #136]	@ (800cdc4 <HAL_TIM_PWM_Start+0x174>)
 800cd3c:	4293      	cmp	r3, r2
 800cd3e:	d022      	beq.n	800cd86 <HAL_TIM_PWM_Start+0x136>
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd48:	d01d      	beq.n	800cd86 <HAL_TIM_PWM_Start+0x136>
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	4a1f      	ldr	r2, [pc, #124]	@ (800cdcc <HAL_TIM_PWM_Start+0x17c>)
 800cd50:	4293      	cmp	r3, r2
 800cd52:	d018      	beq.n	800cd86 <HAL_TIM_PWM_Start+0x136>
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	4a1d      	ldr	r2, [pc, #116]	@ (800cdd0 <HAL_TIM_PWM_Start+0x180>)
 800cd5a:	4293      	cmp	r3, r2
 800cd5c:	d013      	beq.n	800cd86 <HAL_TIM_PWM_Start+0x136>
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	4a1c      	ldr	r2, [pc, #112]	@ (800cdd4 <HAL_TIM_PWM_Start+0x184>)
 800cd64:	4293      	cmp	r3, r2
 800cd66:	d00e      	beq.n	800cd86 <HAL_TIM_PWM_Start+0x136>
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	4a16      	ldr	r2, [pc, #88]	@ (800cdc8 <HAL_TIM_PWM_Start+0x178>)
 800cd6e:	4293      	cmp	r3, r2
 800cd70:	d009      	beq.n	800cd86 <HAL_TIM_PWM_Start+0x136>
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	4a18      	ldr	r2, [pc, #96]	@ (800cdd8 <HAL_TIM_PWM_Start+0x188>)
 800cd78:	4293      	cmp	r3, r2
 800cd7a:	d004      	beq.n	800cd86 <HAL_TIM_PWM_Start+0x136>
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	4a16      	ldr	r2, [pc, #88]	@ (800cddc <HAL_TIM_PWM_Start+0x18c>)
 800cd82:	4293      	cmp	r3, r2
 800cd84:	d111      	bne.n	800cdaa <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	689b      	ldr	r3, [r3, #8]
 800cd8c:	f003 0307 	and.w	r3, r3, #7
 800cd90:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	2b06      	cmp	r3, #6
 800cd96:	d010      	beq.n	800cdba <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	681a      	ldr	r2, [r3, #0]
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	f042 0201 	orr.w	r2, r2, #1
 800cda6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cda8:	e007      	b.n	800cdba <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	681a      	ldr	r2, [r3, #0]
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	f042 0201 	orr.w	r2, r2, #1
 800cdb8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cdba:	2300      	movs	r3, #0
}
 800cdbc:	4618      	mov	r0, r3
 800cdbe:	3710      	adds	r7, #16
 800cdc0:	46bd      	mov	sp, r7
 800cdc2:	bd80      	pop	{r7, pc}
 800cdc4:	40010000 	.word	0x40010000
 800cdc8:	40010400 	.word	0x40010400
 800cdcc:	40000400 	.word	0x40000400
 800cdd0:	40000800 	.word	0x40000800
 800cdd4:	40000c00 	.word	0x40000c00
 800cdd8:	40014000 	.word	0x40014000
 800cddc:	40001800 	.word	0x40001800

0800cde0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cde0:	b580      	push	{r7, lr}
 800cde2:	b084      	sub	sp, #16
 800cde4:	af00      	add	r7, sp, #0
 800cde6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	68db      	ldr	r3, [r3, #12]
 800cdee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	691b      	ldr	r3, [r3, #16]
 800cdf6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800cdf8:	68bb      	ldr	r3, [r7, #8]
 800cdfa:	f003 0302 	and.w	r3, r3, #2
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d020      	beq.n	800ce44 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	f003 0302 	and.w	r3, r3, #2
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d01b      	beq.n	800ce44 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	f06f 0202 	mvn.w	r2, #2
 800ce14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	2201      	movs	r2, #1
 800ce1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	699b      	ldr	r3, [r3, #24]
 800ce22:	f003 0303 	and.w	r3, r3, #3
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d003      	beq.n	800ce32 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ce2a:	6878      	ldr	r0, [r7, #4]
 800ce2c:	f000 fa5b 	bl	800d2e6 <HAL_TIM_IC_CaptureCallback>
 800ce30:	e005      	b.n	800ce3e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ce32:	6878      	ldr	r0, [r7, #4]
 800ce34:	f000 fa4d 	bl	800d2d2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ce38:	6878      	ldr	r0, [r7, #4]
 800ce3a:	f000 fa5e 	bl	800d2fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	2200      	movs	r2, #0
 800ce42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ce44:	68bb      	ldr	r3, [r7, #8]
 800ce46:	f003 0304 	and.w	r3, r3, #4
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	d020      	beq.n	800ce90 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	f003 0304 	and.w	r3, r3, #4
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d01b      	beq.n	800ce90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	f06f 0204 	mvn.w	r2, #4
 800ce60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	2202      	movs	r2, #2
 800ce66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	699b      	ldr	r3, [r3, #24]
 800ce6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d003      	beq.n	800ce7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ce76:	6878      	ldr	r0, [r7, #4]
 800ce78:	f000 fa35 	bl	800d2e6 <HAL_TIM_IC_CaptureCallback>
 800ce7c:	e005      	b.n	800ce8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ce7e:	6878      	ldr	r0, [r7, #4]
 800ce80:	f000 fa27 	bl	800d2d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ce84:	6878      	ldr	r0, [r7, #4]
 800ce86:	f000 fa38 	bl	800d2fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	2200      	movs	r2, #0
 800ce8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ce90:	68bb      	ldr	r3, [r7, #8]
 800ce92:	f003 0308 	and.w	r3, r3, #8
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d020      	beq.n	800cedc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	f003 0308 	and.w	r3, r3, #8
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d01b      	beq.n	800cedc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	f06f 0208 	mvn.w	r2, #8
 800ceac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	2204      	movs	r2, #4
 800ceb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	69db      	ldr	r3, [r3, #28]
 800ceba:	f003 0303 	and.w	r3, r3, #3
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d003      	beq.n	800ceca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cec2:	6878      	ldr	r0, [r7, #4]
 800cec4:	f000 fa0f 	bl	800d2e6 <HAL_TIM_IC_CaptureCallback>
 800cec8:	e005      	b.n	800ced6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ceca:	6878      	ldr	r0, [r7, #4]
 800cecc:	f000 fa01 	bl	800d2d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ced0:	6878      	ldr	r0, [r7, #4]
 800ced2:	f000 fa12 	bl	800d2fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	2200      	movs	r2, #0
 800ceda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800cedc:	68bb      	ldr	r3, [r7, #8]
 800cede:	f003 0310 	and.w	r3, r3, #16
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d020      	beq.n	800cf28 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	f003 0310 	and.w	r3, r3, #16
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d01b      	beq.n	800cf28 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	f06f 0210 	mvn.w	r2, #16
 800cef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	2208      	movs	r2, #8
 800cefe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	69db      	ldr	r3, [r3, #28]
 800cf06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d003      	beq.n	800cf16 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cf0e:	6878      	ldr	r0, [r7, #4]
 800cf10:	f000 f9e9 	bl	800d2e6 <HAL_TIM_IC_CaptureCallback>
 800cf14:	e005      	b.n	800cf22 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cf16:	6878      	ldr	r0, [r7, #4]
 800cf18:	f000 f9db 	bl	800d2d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cf1c:	6878      	ldr	r0, [r7, #4]
 800cf1e:	f000 f9ec 	bl	800d2fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	2200      	movs	r2, #0
 800cf26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800cf28:	68bb      	ldr	r3, [r7, #8]
 800cf2a:	f003 0301 	and.w	r3, r3, #1
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d00c      	beq.n	800cf4c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	f003 0301 	and.w	r3, r3, #1
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d007      	beq.n	800cf4c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	f06f 0201 	mvn.w	r2, #1
 800cf44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cf46:	6878      	ldr	r0, [r7, #4]
 800cf48:	f7f7 f9da 	bl	8004300 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800cf4c:	68bb      	ldr	r3, [r7, #8]
 800cf4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d00c      	beq.n	800cf70 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d007      	beq.n	800cf70 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800cf68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cf6a:	6878      	ldr	r0, [r7, #4]
 800cf6c:	f000 fdce 	bl	800db0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800cf70:	68bb      	ldr	r3, [r7, #8]
 800cf72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d00c      	beq.n	800cf94 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d007      	beq.n	800cf94 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800cf8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800cf8e:	6878      	ldr	r0, [r7, #4]
 800cf90:	f000 f9bd 	bl	800d30e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800cf94:	68bb      	ldr	r3, [r7, #8]
 800cf96:	f003 0320 	and.w	r3, r3, #32
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d00c      	beq.n	800cfb8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	f003 0320 	and.w	r3, r3, #32
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d007      	beq.n	800cfb8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	f06f 0220 	mvn.w	r2, #32
 800cfb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800cfb2:	6878      	ldr	r0, [r7, #4]
 800cfb4:	f000 fda0 	bl	800daf8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800cfb8:	bf00      	nop
 800cfba:	3710      	adds	r7, #16
 800cfbc:	46bd      	mov	sp, r7
 800cfbe:	bd80      	pop	{r7, pc}

0800cfc0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800cfc0:	b580      	push	{r7, lr}
 800cfc2:	b086      	sub	sp, #24
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	60f8      	str	r0, [r7, #12]
 800cfc8:	60b9      	str	r1, [r7, #8]
 800cfca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cfcc:	2300      	movs	r3, #0
 800cfce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cfd6:	2b01      	cmp	r3, #1
 800cfd8:	d101      	bne.n	800cfde <HAL_TIM_PWM_ConfigChannel+0x1e>
 800cfda:	2302      	movs	r3, #2
 800cfdc:	e0ae      	b.n	800d13c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	2201      	movs	r2, #1
 800cfe2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	2b0c      	cmp	r3, #12
 800cfea:	f200 809f 	bhi.w	800d12c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800cfee:	a201      	add	r2, pc, #4	@ (adr r2, 800cff4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800cff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cff4:	0800d029 	.word	0x0800d029
 800cff8:	0800d12d 	.word	0x0800d12d
 800cffc:	0800d12d 	.word	0x0800d12d
 800d000:	0800d12d 	.word	0x0800d12d
 800d004:	0800d069 	.word	0x0800d069
 800d008:	0800d12d 	.word	0x0800d12d
 800d00c:	0800d12d 	.word	0x0800d12d
 800d010:	0800d12d 	.word	0x0800d12d
 800d014:	0800d0ab 	.word	0x0800d0ab
 800d018:	0800d12d 	.word	0x0800d12d
 800d01c:	0800d12d 	.word	0x0800d12d
 800d020:	0800d12d 	.word	0x0800d12d
 800d024:	0800d0eb 	.word	0x0800d0eb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	68b9      	ldr	r1, [r7, #8]
 800d02e:	4618      	mov	r0, r3
 800d030:	f000 fa24 	bl	800d47c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	699a      	ldr	r2, [r3, #24]
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	f042 0208 	orr.w	r2, r2, #8
 800d042:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	699a      	ldr	r2, [r3, #24]
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	f022 0204 	bic.w	r2, r2, #4
 800d052:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	6999      	ldr	r1, [r3, #24]
 800d05a:	68bb      	ldr	r3, [r7, #8]
 800d05c:	691a      	ldr	r2, [r3, #16]
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	430a      	orrs	r2, r1
 800d064:	619a      	str	r2, [r3, #24]
      break;
 800d066:	e064      	b.n	800d132 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	68b9      	ldr	r1, [r7, #8]
 800d06e:	4618      	mov	r0, r3
 800d070:	f000 fa74 	bl	800d55c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	699a      	ldr	r2, [r3, #24]
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d082:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	699a      	ldr	r2, [r3, #24]
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d092:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	6999      	ldr	r1, [r3, #24]
 800d09a:	68bb      	ldr	r3, [r7, #8]
 800d09c:	691b      	ldr	r3, [r3, #16]
 800d09e:	021a      	lsls	r2, r3, #8
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	681b      	ldr	r3, [r3, #0]
 800d0a4:	430a      	orrs	r2, r1
 800d0a6:	619a      	str	r2, [r3, #24]
      break;
 800d0a8:	e043      	b.n	800d132 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	68b9      	ldr	r1, [r7, #8]
 800d0b0:	4618      	mov	r0, r3
 800d0b2:	f000 fac9 	bl	800d648 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	69da      	ldr	r2, [r3, #28]
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	f042 0208 	orr.w	r2, r2, #8
 800d0c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	69da      	ldr	r2, [r3, #28]
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	f022 0204 	bic.w	r2, r2, #4
 800d0d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	69d9      	ldr	r1, [r3, #28]
 800d0dc:	68bb      	ldr	r3, [r7, #8]
 800d0de:	691a      	ldr	r2, [r3, #16]
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	430a      	orrs	r2, r1
 800d0e6:	61da      	str	r2, [r3, #28]
      break;
 800d0e8:	e023      	b.n	800d132 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	68b9      	ldr	r1, [r7, #8]
 800d0f0:	4618      	mov	r0, r3
 800d0f2:	f000 fb1d 	bl	800d730 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	69da      	ldr	r2, [r3, #28]
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d104:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	69da      	ldr	r2, [r3, #28]
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d114:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	69d9      	ldr	r1, [r3, #28]
 800d11c:	68bb      	ldr	r3, [r7, #8]
 800d11e:	691b      	ldr	r3, [r3, #16]
 800d120:	021a      	lsls	r2, r3, #8
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	430a      	orrs	r2, r1
 800d128:	61da      	str	r2, [r3, #28]
      break;
 800d12a:	e002      	b.n	800d132 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800d12c:	2301      	movs	r3, #1
 800d12e:	75fb      	strb	r3, [r7, #23]
      break;
 800d130:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	2200      	movs	r2, #0
 800d136:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d13a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d13c:	4618      	mov	r0, r3
 800d13e:	3718      	adds	r7, #24
 800d140:	46bd      	mov	sp, r7
 800d142:	bd80      	pop	{r7, pc}

0800d144 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d144:	b580      	push	{r7, lr}
 800d146:	b084      	sub	sp, #16
 800d148:	af00      	add	r7, sp, #0
 800d14a:	6078      	str	r0, [r7, #4]
 800d14c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d14e:	2300      	movs	r3, #0
 800d150:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d158:	2b01      	cmp	r3, #1
 800d15a:	d101      	bne.n	800d160 <HAL_TIM_ConfigClockSource+0x1c>
 800d15c:	2302      	movs	r3, #2
 800d15e:	e0b4      	b.n	800d2ca <HAL_TIM_ConfigClockSource+0x186>
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	2201      	movs	r2, #1
 800d164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	2202      	movs	r2, #2
 800d16c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	689b      	ldr	r3, [r3, #8]
 800d176:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d178:	68bb      	ldr	r3, [r7, #8]
 800d17a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800d17e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d180:	68bb      	ldr	r3, [r7, #8]
 800d182:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d186:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	68ba      	ldr	r2, [r7, #8]
 800d18e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d190:	683b      	ldr	r3, [r7, #0]
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d198:	d03e      	beq.n	800d218 <HAL_TIM_ConfigClockSource+0xd4>
 800d19a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d19e:	f200 8087 	bhi.w	800d2b0 <HAL_TIM_ConfigClockSource+0x16c>
 800d1a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d1a6:	f000 8086 	beq.w	800d2b6 <HAL_TIM_ConfigClockSource+0x172>
 800d1aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d1ae:	d87f      	bhi.n	800d2b0 <HAL_TIM_ConfigClockSource+0x16c>
 800d1b0:	2b70      	cmp	r3, #112	@ 0x70
 800d1b2:	d01a      	beq.n	800d1ea <HAL_TIM_ConfigClockSource+0xa6>
 800d1b4:	2b70      	cmp	r3, #112	@ 0x70
 800d1b6:	d87b      	bhi.n	800d2b0 <HAL_TIM_ConfigClockSource+0x16c>
 800d1b8:	2b60      	cmp	r3, #96	@ 0x60
 800d1ba:	d050      	beq.n	800d25e <HAL_TIM_ConfigClockSource+0x11a>
 800d1bc:	2b60      	cmp	r3, #96	@ 0x60
 800d1be:	d877      	bhi.n	800d2b0 <HAL_TIM_ConfigClockSource+0x16c>
 800d1c0:	2b50      	cmp	r3, #80	@ 0x50
 800d1c2:	d03c      	beq.n	800d23e <HAL_TIM_ConfigClockSource+0xfa>
 800d1c4:	2b50      	cmp	r3, #80	@ 0x50
 800d1c6:	d873      	bhi.n	800d2b0 <HAL_TIM_ConfigClockSource+0x16c>
 800d1c8:	2b40      	cmp	r3, #64	@ 0x40
 800d1ca:	d058      	beq.n	800d27e <HAL_TIM_ConfigClockSource+0x13a>
 800d1cc:	2b40      	cmp	r3, #64	@ 0x40
 800d1ce:	d86f      	bhi.n	800d2b0 <HAL_TIM_ConfigClockSource+0x16c>
 800d1d0:	2b30      	cmp	r3, #48	@ 0x30
 800d1d2:	d064      	beq.n	800d29e <HAL_TIM_ConfigClockSource+0x15a>
 800d1d4:	2b30      	cmp	r3, #48	@ 0x30
 800d1d6:	d86b      	bhi.n	800d2b0 <HAL_TIM_ConfigClockSource+0x16c>
 800d1d8:	2b20      	cmp	r3, #32
 800d1da:	d060      	beq.n	800d29e <HAL_TIM_ConfigClockSource+0x15a>
 800d1dc:	2b20      	cmp	r3, #32
 800d1de:	d867      	bhi.n	800d2b0 <HAL_TIM_ConfigClockSource+0x16c>
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d05c      	beq.n	800d29e <HAL_TIM_ConfigClockSource+0x15a>
 800d1e4:	2b10      	cmp	r3, #16
 800d1e6:	d05a      	beq.n	800d29e <HAL_TIM_ConfigClockSource+0x15a>
 800d1e8:	e062      	b.n	800d2b0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d1ee:	683b      	ldr	r3, [r7, #0]
 800d1f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d1f2:	683b      	ldr	r3, [r7, #0]
 800d1f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d1f6:	683b      	ldr	r3, [r7, #0]
 800d1f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d1fa:	f000 fb69 	bl	800d8d0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	689b      	ldr	r3, [r3, #8]
 800d204:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d206:	68bb      	ldr	r3, [r7, #8]
 800d208:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800d20c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	68ba      	ldr	r2, [r7, #8]
 800d214:	609a      	str	r2, [r3, #8]
      break;
 800d216:	e04f      	b.n	800d2b8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d21c:	683b      	ldr	r3, [r7, #0]
 800d21e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d220:	683b      	ldr	r3, [r7, #0]
 800d222:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d224:	683b      	ldr	r3, [r7, #0]
 800d226:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d228:	f000 fb52 	bl	800d8d0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	689a      	ldr	r2, [r3, #8]
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d23a:	609a      	str	r2, [r3, #8]
      break;
 800d23c:	e03c      	b.n	800d2b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d242:	683b      	ldr	r3, [r7, #0]
 800d244:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d246:	683b      	ldr	r3, [r7, #0]
 800d248:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d24a:	461a      	mov	r2, r3
 800d24c:	f000 fac6 	bl	800d7dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	2150      	movs	r1, #80	@ 0x50
 800d256:	4618      	mov	r0, r3
 800d258:	f000 fb1f 	bl	800d89a <TIM_ITRx_SetConfig>
      break;
 800d25c:	e02c      	b.n	800d2b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d262:	683b      	ldr	r3, [r7, #0]
 800d264:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d266:	683b      	ldr	r3, [r7, #0]
 800d268:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d26a:	461a      	mov	r2, r3
 800d26c:	f000 fae5 	bl	800d83a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	2160      	movs	r1, #96	@ 0x60
 800d276:	4618      	mov	r0, r3
 800d278:	f000 fb0f 	bl	800d89a <TIM_ITRx_SetConfig>
      break;
 800d27c:	e01c      	b.n	800d2b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d282:	683b      	ldr	r3, [r7, #0]
 800d284:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d286:	683b      	ldr	r3, [r7, #0]
 800d288:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d28a:	461a      	mov	r2, r3
 800d28c:	f000 faa6 	bl	800d7dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	2140      	movs	r1, #64	@ 0x40
 800d296:	4618      	mov	r0, r3
 800d298:	f000 faff 	bl	800d89a <TIM_ITRx_SetConfig>
      break;
 800d29c:	e00c      	b.n	800d2b8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	681a      	ldr	r2, [r3, #0]
 800d2a2:	683b      	ldr	r3, [r7, #0]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	4619      	mov	r1, r3
 800d2a8:	4610      	mov	r0, r2
 800d2aa:	f000 faf6 	bl	800d89a <TIM_ITRx_SetConfig>
      break;
 800d2ae:	e003      	b.n	800d2b8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800d2b0:	2301      	movs	r3, #1
 800d2b2:	73fb      	strb	r3, [r7, #15]
      break;
 800d2b4:	e000      	b.n	800d2b8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800d2b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	2201      	movs	r2, #1
 800d2bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	2200      	movs	r2, #0
 800d2c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d2c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2ca:	4618      	mov	r0, r3
 800d2cc:	3710      	adds	r7, #16
 800d2ce:	46bd      	mov	sp, r7
 800d2d0:	bd80      	pop	{r7, pc}

0800d2d2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d2d2:	b480      	push	{r7}
 800d2d4:	b083      	sub	sp, #12
 800d2d6:	af00      	add	r7, sp, #0
 800d2d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d2da:	bf00      	nop
 800d2dc:	370c      	adds	r7, #12
 800d2de:	46bd      	mov	sp, r7
 800d2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e4:	4770      	bx	lr

0800d2e6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d2e6:	b480      	push	{r7}
 800d2e8:	b083      	sub	sp, #12
 800d2ea:	af00      	add	r7, sp, #0
 800d2ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d2ee:	bf00      	nop
 800d2f0:	370c      	adds	r7, #12
 800d2f2:	46bd      	mov	sp, r7
 800d2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f8:	4770      	bx	lr

0800d2fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d2fa:	b480      	push	{r7}
 800d2fc:	b083      	sub	sp, #12
 800d2fe:	af00      	add	r7, sp, #0
 800d300:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d302:	bf00      	nop
 800d304:	370c      	adds	r7, #12
 800d306:	46bd      	mov	sp, r7
 800d308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d30c:	4770      	bx	lr

0800d30e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d30e:	b480      	push	{r7}
 800d310:	b083      	sub	sp, #12
 800d312:	af00      	add	r7, sp, #0
 800d314:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d316:	bf00      	nop
 800d318:	370c      	adds	r7, #12
 800d31a:	46bd      	mov	sp, r7
 800d31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d320:	4770      	bx	lr
	...

0800d324 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d324:	b480      	push	{r7}
 800d326:	b085      	sub	sp, #20
 800d328:	af00      	add	r7, sp, #0
 800d32a:	6078      	str	r0, [r7, #4]
 800d32c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	4a46      	ldr	r2, [pc, #280]	@ (800d450 <TIM_Base_SetConfig+0x12c>)
 800d338:	4293      	cmp	r3, r2
 800d33a:	d013      	beq.n	800d364 <TIM_Base_SetConfig+0x40>
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d342:	d00f      	beq.n	800d364 <TIM_Base_SetConfig+0x40>
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	4a43      	ldr	r2, [pc, #268]	@ (800d454 <TIM_Base_SetConfig+0x130>)
 800d348:	4293      	cmp	r3, r2
 800d34a:	d00b      	beq.n	800d364 <TIM_Base_SetConfig+0x40>
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	4a42      	ldr	r2, [pc, #264]	@ (800d458 <TIM_Base_SetConfig+0x134>)
 800d350:	4293      	cmp	r3, r2
 800d352:	d007      	beq.n	800d364 <TIM_Base_SetConfig+0x40>
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	4a41      	ldr	r2, [pc, #260]	@ (800d45c <TIM_Base_SetConfig+0x138>)
 800d358:	4293      	cmp	r3, r2
 800d35a:	d003      	beq.n	800d364 <TIM_Base_SetConfig+0x40>
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	4a40      	ldr	r2, [pc, #256]	@ (800d460 <TIM_Base_SetConfig+0x13c>)
 800d360:	4293      	cmp	r3, r2
 800d362:	d108      	bne.n	800d376 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d36a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d36c:	683b      	ldr	r3, [r7, #0]
 800d36e:	685b      	ldr	r3, [r3, #4]
 800d370:	68fa      	ldr	r2, [r7, #12]
 800d372:	4313      	orrs	r3, r2
 800d374:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	4a35      	ldr	r2, [pc, #212]	@ (800d450 <TIM_Base_SetConfig+0x12c>)
 800d37a:	4293      	cmp	r3, r2
 800d37c:	d02b      	beq.n	800d3d6 <TIM_Base_SetConfig+0xb2>
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d384:	d027      	beq.n	800d3d6 <TIM_Base_SetConfig+0xb2>
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	4a32      	ldr	r2, [pc, #200]	@ (800d454 <TIM_Base_SetConfig+0x130>)
 800d38a:	4293      	cmp	r3, r2
 800d38c:	d023      	beq.n	800d3d6 <TIM_Base_SetConfig+0xb2>
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	4a31      	ldr	r2, [pc, #196]	@ (800d458 <TIM_Base_SetConfig+0x134>)
 800d392:	4293      	cmp	r3, r2
 800d394:	d01f      	beq.n	800d3d6 <TIM_Base_SetConfig+0xb2>
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	4a30      	ldr	r2, [pc, #192]	@ (800d45c <TIM_Base_SetConfig+0x138>)
 800d39a:	4293      	cmp	r3, r2
 800d39c:	d01b      	beq.n	800d3d6 <TIM_Base_SetConfig+0xb2>
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	4a2f      	ldr	r2, [pc, #188]	@ (800d460 <TIM_Base_SetConfig+0x13c>)
 800d3a2:	4293      	cmp	r3, r2
 800d3a4:	d017      	beq.n	800d3d6 <TIM_Base_SetConfig+0xb2>
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	4a2e      	ldr	r2, [pc, #184]	@ (800d464 <TIM_Base_SetConfig+0x140>)
 800d3aa:	4293      	cmp	r3, r2
 800d3ac:	d013      	beq.n	800d3d6 <TIM_Base_SetConfig+0xb2>
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	4a2d      	ldr	r2, [pc, #180]	@ (800d468 <TIM_Base_SetConfig+0x144>)
 800d3b2:	4293      	cmp	r3, r2
 800d3b4:	d00f      	beq.n	800d3d6 <TIM_Base_SetConfig+0xb2>
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	4a2c      	ldr	r2, [pc, #176]	@ (800d46c <TIM_Base_SetConfig+0x148>)
 800d3ba:	4293      	cmp	r3, r2
 800d3bc:	d00b      	beq.n	800d3d6 <TIM_Base_SetConfig+0xb2>
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	4a2b      	ldr	r2, [pc, #172]	@ (800d470 <TIM_Base_SetConfig+0x14c>)
 800d3c2:	4293      	cmp	r3, r2
 800d3c4:	d007      	beq.n	800d3d6 <TIM_Base_SetConfig+0xb2>
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	4a2a      	ldr	r2, [pc, #168]	@ (800d474 <TIM_Base_SetConfig+0x150>)
 800d3ca:	4293      	cmp	r3, r2
 800d3cc:	d003      	beq.n	800d3d6 <TIM_Base_SetConfig+0xb2>
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	4a29      	ldr	r2, [pc, #164]	@ (800d478 <TIM_Base_SetConfig+0x154>)
 800d3d2:	4293      	cmp	r3, r2
 800d3d4:	d108      	bne.n	800d3e8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d3dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d3de:	683b      	ldr	r3, [r7, #0]
 800d3e0:	68db      	ldr	r3, [r3, #12]
 800d3e2:	68fa      	ldr	r2, [r7, #12]
 800d3e4:	4313      	orrs	r3, r2
 800d3e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800d3ee:	683b      	ldr	r3, [r7, #0]
 800d3f0:	695b      	ldr	r3, [r3, #20]
 800d3f2:	4313      	orrs	r3, r2
 800d3f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	68fa      	ldr	r2, [r7, #12]
 800d3fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	689a      	ldr	r2, [r3, #8]
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d404:	683b      	ldr	r3, [r7, #0]
 800d406:	681a      	ldr	r2, [r3, #0]
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	4a10      	ldr	r2, [pc, #64]	@ (800d450 <TIM_Base_SetConfig+0x12c>)
 800d410:	4293      	cmp	r3, r2
 800d412:	d003      	beq.n	800d41c <TIM_Base_SetConfig+0xf8>
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	4a12      	ldr	r2, [pc, #72]	@ (800d460 <TIM_Base_SetConfig+0x13c>)
 800d418:	4293      	cmp	r3, r2
 800d41a:	d103      	bne.n	800d424 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d41c:	683b      	ldr	r3, [r7, #0]
 800d41e:	691a      	ldr	r2, [r3, #16]
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	2201      	movs	r2, #1
 800d428:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	691b      	ldr	r3, [r3, #16]
 800d42e:	f003 0301 	and.w	r3, r3, #1
 800d432:	2b01      	cmp	r3, #1
 800d434:	d105      	bne.n	800d442 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	691b      	ldr	r3, [r3, #16]
 800d43a:	f023 0201 	bic.w	r2, r3, #1
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	611a      	str	r2, [r3, #16]
  }
}
 800d442:	bf00      	nop
 800d444:	3714      	adds	r7, #20
 800d446:	46bd      	mov	sp, r7
 800d448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44c:	4770      	bx	lr
 800d44e:	bf00      	nop
 800d450:	40010000 	.word	0x40010000
 800d454:	40000400 	.word	0x40000400
 800d458:	40000800 	.word	0x40000800
 800d45c:	40000c00 	.word	0x40000c00
 800d460:	40010400 	.word	0x40010400
 800d464:	40014000 	.word	0x40014000
 800d468:	40014400 	.word	0x40014400
 800d46c:	40014800 	.word	0x40014800
 800d470:	40001800 	.word	0x40001800
 800d474:	40001c00 	.word	0x40001c00
 800d478:	40002000 	.word	0x40002000

0800d47c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d47c:	b480      	push	{r7}
 800d47e:	b087      	sub	sp, #28
 800d480:	af00      	add	r7, sp, #0
 800d482:	6078      	str	r0, [r7, #4]
 800d484:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	6a1b      	ldr	r3, [r3, #32]
 800d48a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	6a1b      	ldr	r3, [r3, #32]
 800d490:	f023 0201 	bic.w	r2, r3, #1
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	685b      	ldr	r3, [r3, #4]
 800d49c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	699b      	ldr	r3, [r3, #24]
 800d4a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d4aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	f023 0303 	bic.w	r3, r3, #3
 800d4b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d4b4:	683b      	ldr	r3, [r7, #0]
 800d4b6:	681b      	ldr	r3, [r3, #0]
 800d4b8:	68fa      	ldr	r2, [r7, #12]
 800d4ba:	4313      	orrs	r3, r2
 800d4bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d4be:	697b      	ldr	r3, [r7, #20]
 800d4c0:	f023 0302 	bic.w	r3, r3, #2
 800d4c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d4c6:	683b      	ldr	r3, [r7, #0]
 800d4c8:	689b      	ldr	r3, [r3, #8]
 800d4ca:	697a      	ldr	r2, [r7, #20]
 800d4cc:	4313      	orrs	r3, r2
 800d4ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	4a20      	ldr	r2, [pc, #128]	@ (800d554 <TIM_OC1_SetConfig+0xd8>)
 800d4d4:	4293      	cmp	r3, r2
 800d4d6:	d003      	beq.n	800d4e0 <TIM_OC1_SetConfig+0x64>
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	4a1f      	ldr	r2, [pc, #124]	@ (800d558 <TIM_OC1_SetConfig+0xdc>)
 800d4dc:	4293      	cmp	r3, r2
 800d4de:	d10c      	bne.n	800d4fa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d4e0:	697b      	ldr	r3, [r7, #20]
 800d4e2:	f023 0308 	bic.w	r3, r3, #8
 800d4e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d4e8:	683b      	ldr	r3, [r7, #0]
 800d4ea:	68db      	ldr	r3, [r3, #12]
 800d4ec:	697a      	ldr	r2, [r7, #20]
 800d4ee:	4313      	orrs	r3, r2
 800d4f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d4f2:	697b      	ldr	r3, [r7, #20]
 800d4f4:	f023 0304 	bic.w	r3, r3, #4
 800d4f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	4a15      	ldr	r2, [pc, #84]	@ (800d554 <TIM_OC1_SetConfig+0xd8>)
 800d4fe:	4293      	cmp	r3, r2
 800d500:	d003      	beq.n	800d50a <TIM_OC1_SetConfig+0x8e>
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	4a14      	ldr	r2, [pc, #80]	@ (800d558 <TIM_OC1_SetConfig+0xdc>)
 800d506:	4293      	cmp	r3, r2
 800d508:	d111      	bne.n	800d52e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d50a:	693b      	ldr	r3, [r7, #16]
 800d50c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d510:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d512:	693b      	ldr	r3, [r7, #16]
 800d514:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800d518:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d51a:	683b      	ldr	r3, [r7, #0]
 800d51c:	695b      	ldr	r3, [r3, #20]
 800d51e:	693a      	ldr	r2, [r7, #16]
 800d520:	4313      	orrs	r3, r2
 800d522:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d524:	683b      	ldr	r3, [r7, #0]
 800d526:	699b      	ldr	r3, [r3, #24]
 800d528:	693a      	ldr	r2, [r7, #16]
 800d52a:	4313      	orrs	r3, r2
 800d52c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	693a      	ldr	r2, [r7, #16]
 800d532:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	68fa      	ldr	r2, [r7, #12]
 800d538:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d53a:	683b      	ldr	r3, [r7, #0]
 800d53c:	685a      	ldr	r2, [r3, #4]
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	697a      	ldr	r2, [r7, #20]
 800d546:	621a      	str	r2, [r3, #32]
}
 800d548:	bf00      	nop
 800d54a:	371c      	adds	r7, #28
 800d54c:	46bd      	mov	sp, r7
 800d54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d552:	4770      	bx	lr
 800d554:	40010000 	.word	0x40010000
 800d558:	40010400 	.word	0x40010400

0800d55c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d55c:	b480      	push	{r7}
 800d55e:	b087      	sub	sp, #28
 800d560:	af00      	add	r7, sp, #0
 800d562:	6078      	str	r0, [r7, #4]
 800d564:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	6a1b      	ldr	r3, [r3, #32]
 800d56a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	6a1b      	ldr	r3, [r3, #32]
 800d570:	f023 0210 	bic.w	r2, r3, #16
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	685b      	ldr	r3, [r3, #4]
 800d57c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	699b      	ldr	r3, [r3, #24]
 800d582:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d58a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d592:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d594:	683b      	ldr	r3, [r7, #0]
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	021b      	lsls	r3, r3, #8
 800d59a:	68fa      	ldr	r2, [r7, #12]
 800d59c:	4313      	orrs	r3, r2
 800d59e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d5a0:	697b      	ldr	r3, [r7, #20]
 800d5a2:	f023 0320 	bic.w	r3, r3, #32
 800d5a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d5a8:	683b      	ldr	r3, [r7, #0]
 800d5aa:	689b      	ldr	r3, [r3, #8]
 800d5ac:	011b      	lsls	r3, r3, #4
 800d5ae:	697a      	ldr	r2, [r7, #20]
 800d5b0:	4313      	orrs	r3, r2
 800d5b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	4a22      	ldr	r2, [pc, #136]	@ (800d640 <TIM_OC2_SetConfig+0xe4>)
 800d5b8:	4293      	cmp	r3, r2
 800d5ba:	d003      	beq.n	800d5c4 <TIM_OC2_SetConfig+0x68>
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	4a21      	ldr	r2, [pc, #132]	@ (800d644 <TIM_OC2_SetConfig+0xe8>)
 800d5c0:	4293      	cmp	r3, r2
 800d5c2:	d10d      	bne.n	800d5e0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d5c4:	697b      	ldr	r3, [r7, #20]
 800d5c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d5ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d5cc:	683b      	ldr	r3, [r7, #0]
 800d5ce:	68db      	ldr	r3, [r3, #12]
 800d5d0:	011b      	lsls	r3, r3, #4
 800d5d2:	697a      	ldr	r2, [r7, #20]
 800d5d4:	4313      	orrs	r3, r2
 800d5d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d5d8:	697b      	ldr	r3, [r7, #20]
 800d5da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d5de:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	4a17      	ldr	r2, [pc, #92]	@ (800d640 <TIM_OC2_SetConfig+0xe4>)
 800d5e4:	4293      	cmp	r3, r2
 800d5e6:	d003      	beq.n	800d5f0 <TIM_OC2_SetConfig+0x94>
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	4a16      	ldr	r2, [pc, #88]	@ (800d644 <TIM_OC2_SetConfig+0xe8>)
 800d5ec:	4293      	cmp	r3, r2
 800d5ee:	d113      	bne.n	800d618 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d5f0:	693b      	ldr	r3, [r7, #16]
 800d5f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d5f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d5f8:	693b      	ldr	r3, [r7, #16]
 800d5fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d5fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d600:	683b      	ldr	r3, [r7, #0]
 800d602:	695b      	ldr	r3, [r3, #20]
 800d604:	009b      	lsls	r3, r3, #2
 800d606:	693a      	ldr	r2, [r7, #16]
 800d608:	4313      	orrs	r3, r2
 800d60a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d60c:	683b      	ldr	r3, [r7, #0]
 800d60e:	699b      	ldr	r3, [r3, #24]
 800d610:	009b      	lsls	r3, r3, #2
 800d612:	693a      	ldr	r2, [r7, #16]
 800d614:	4313      	orrs	r3, r2
 800d616:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	693a      	ldr	r2, [r7, #16]
 800d61c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	68fa      	ldr	r2, [r7, #12]
 800d622:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d624:	683b      	ldr	r3, [r7, #0]
 800d626:	685a      	ldr	r2, [r3, #4]
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	697a      	ldr	r2, [r7, #20]
 800d630:	621a      	str	r2, [r3, #32]
}
 800d632:	bf00      	nop
 800d634:	371c      	adds	r7, #28
 800d636:	46bd      	mov	sp, r7
 800d638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d63c:	4770      	bx	lr
 800d63e:	bf00      	nop
 800d640:	40010000 	.word	0x40010000
 800d644:	40010400 	.word	0x40010400

0800d648 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d648:	b480      	push	{r7}
 800d64a:	b087      	sub	sp, #28
 800d64c:	af00      	add	r7, sp, #0
 800d64e:	6078      	str	r0, [r7, #4]
 800d650:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	6a1b      	ldr	r3, [r3, #32]
 800d656:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	6a1b      	ldr	r3, [r3, #32]
 800d65c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	685b      	ldr	r3, [r3, #4]
 800d668:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	69db      	ldr	r3, [r3, #28]
 800d66e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d676:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	f023 0303 	bic.w	r3, r3, #3
 800d67e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d680:	683b      	ldr	r3, [r7, #0]
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	68fa      	ldr	r2, [r7, #12]
 800d686:	4313      	orrs	r3, r2
 800d688:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d68a:	697b      	ldr	r3, [r7, #20]
 800d68c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800d690:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d692:	683b      	ldr	r3, [r7, #0]
 800d694:	689b      	ldr	r3, [r3, #8]
 800d696:	021b      	lsls	r3, r3, #8
 800d698:	697a      	ldr	r2, [r7, #20]
 800d69a:	4313      	orrs	r3, r2
 800d69c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	4a21      	ldr	r2, [pc, #132]	@ (800d728 <TIM_OC3_SetConfig+0xe0>)
 800d6a2:	4293      	cmp	r3, r2
 800d6a4:	d003      	beq.n	800d6ae <TIM_OC3_SetConfig+0x66>
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	4a20      	ldr	r2, [pc, #128]	@ (800d72c <TIM_OC3_SetConfig+0xe4>)
 800d6aa:	4293      	cmp	r3, r2
 800d6ac:	d10d      	bne.n	800d6ca <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d6ae:	697b      	ldr	r3, [r7, #20]
 800d6b0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d6b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d6b6:	683b      	ldr	r3, [r7, #0]
 800d6b8:	68db      	ldr	r3, [r3, #12]
 800d6ba:	021b      	lsls	r3, r3, #8
 800d6bc:	697a      	ldr	r2, [r7, #20]
 800d6be:	4313      	orrs	r3, r2
 800d6c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d6c2:	697b      	ldr	r3, [r7, #20]
 800d6c4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d6c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	4a16      	ldr	r2, [pc, #88]	@ (800d728 <TIM_OC3_SetConfig+0xe0>)
 800d6ce:	4293      	cmp	r3, r2
 800d6d0:	d003      	beq.n	800d6da <TIM_OC3_SetConfig+0x92>
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	4a15      	ldr	r2, [pc, #84]	@ (800d72c <TIM_OC3_SetConfig+0xe4>)
 800d6d6:	4293      	cmp	r3, r2
 800d6d8:	d113      	bne.n	800d702 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d6da:	693b      	ldr	r3, [r7, #16]
 800d6dc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d6e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d6e2:	693b      	ldr	r3, [r7, #16]
 800d6e4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d6e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d6ea:	683b      	ldr	r3, [r7, #0]
 800d6ec:	695b      	ldr	r3, [r3, #20]
 800d6ee:	011b      	lsls	r3, r3, #4
 800d6f0:	693a      	ldr	r2, [r7, #16]
 800d6f2:	4313      	orrs	r3, r2
 800d6f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d6f6:	683b      	ldr	r3, [r7, #0]
 800d6f8:	699b      	ldr	r3, [r3, #24]
 800d6fa:	011b      	lsls	r3, r3, #4
 800d6fc:	693a      	ldr	r2, [r7, #16]
 800d6fe:	4313      	orrs	r3, r2
 800d700:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	693a      	ldr	r2, [r7, #16]
 800d706:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	68fa      	ldr	r2, [r7, #12]
 800d70c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d70e:	683b      	ldr	r3, [r7, #0]
 800d710:	685a      	ldr	r2, [r3, #4]
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	697a      	ldr	r2, [r7, #20]
 800d71a:	621a      	str	r2, [r3, #32]
}
 800d71c:	bf00      	nop
 800d71e:	371c      	adds	r7, #28
 800d720:	46bd      	mov	sp, r7
 800d722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d726:	4770      	bx	lr
 800d728:	40010000 	.word	0x40010000
 800d72c:	40010400 	.word	0x40010400

0800d730 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d730:	b480      	push	{r7}
 800d732:	b087      	sub	sp, #28
 800d734:	af00      	add	r7, sp, #0
 800d736:	6078      	str	r0, [r7, #4]
 800d738:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	6a1b      	ldr	r3, [r3, #32]
 800d73e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	6a1b      	ldr	r3, [r3, #32]
 800d744:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	685b      	ldr	r3, [r3, #4]
 800d750:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	69db      	ldr	r3, [r3, #28]
 800d756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d75e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d766:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d768:	683b      	ldr	r3, [r7, #0]
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	021b      	lsls	r3, r3, #8
 800d76e:	68fa      	ldr	r2, [r7, #12]
 800d770:	4313      	orrs	r3, r2
 800d772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d774:	693b      	ldr	r3, [r7, #16]
 800d776:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d77a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d77c:	683b      	ldr	r3, [r7, #0]
 800d77e:	689b      	ldr	r3, [r3, #8]
 800d780:	031b      	lsls	r3, r3, #12
 800d782:	693a      	ldr	r2, [r7, #16]
 800d784:	4313      	orrs	r3, r2
 800d786:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	4a12      	ldr	r2, [pc, #72]	@ (800d7d4 <TIM_OC4_SetConfig+0xa4>)
 800d78c:	4293      	cmp	r3, r2
 800d78e:	d003      	beq.n	800d798 <TIM_OC4_SetConfig+0x68>
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	4a11      	ldr	r2, [pc, #68]	@ (800d7d8 <TIM_OC4_SetConfig+0xa8>)
 800d794:	4293      	cmp	r3, r2
 800d796:	d109      	bne.n	800d7ac <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d798:	697b      	ldr	r3, [r7, #20]
 800d79a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d79e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d7a0:	683b      	ldr	r3, [r7, #0]
 800d7a2:	695b      	ldr	r3, [r3, #20]
 800d7a4:	019b      	lsls	r3, r3, #6
 800d7a6:	697a      	ldr	r2, [r7, #20]
 800d7a8:	4313      	orrs	r3, r2
 800d7aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	697a      	ldr	r2, [r7, #20]
 800d7b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	68fa      	ldr	r2, [r7, #12]
 800d7b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d7b8:	683b      	ldr	r3, [r7, #0]
 800d7ba:	685a      	ldr	r2, [r3, #4]
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	693a      	ldr	r2, [r7, #16]
 800d7c4:	621a      	str	r2, [r3, #32]
}
 800d7c6:	bf00      	nop
 800d7c8:	371c      	adds	r7, #28
 800d7ca:	46bd      	mov	sp, r7
 800d7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7d0:	4770      	bx	lr
 800d7d2:	bf00      	nop
 800d7d4:	40010000 	.word	0x40010000
 800d7d8:	40010400 	.word	0x40010400

0800d7dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d7dc:	b480      	push	{r7}
 800d7de:	b087      	sub	sp, #28
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	60f8      	str	r0, [r7, #12]
 800d7e4:	60b9      	str	r1, [r7, #8]
 800d7e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	6a1b      	ldr	r3, [r3, #32]
 800d7ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	6a1b      	ldr	r3, [r3, #32]
 800d7f2:	f023 0201 	bic.w	r2, r3, #1
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	699b      	ldr	r3, [r3, #24]
 800d7fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d800:	693b      	ldr	r3, [r7, #16]
 800d802:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d806:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	011b      	lsls	r3, r3, #4
 800d80c:	693a      	ldr	r2, [r7, #16]
 800d80e:	4313      	orrs	r3, r2
 800d810:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d812:	697b      	ldr	r3, [r7, #20]
 800d814:	f023 030a 	bic.w	r3, r3, #10
 800d818:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d81a:	697a      	ldr	r2, [r7, #20]
 800d81c:	68bb      	ldr	r3, [r7, #8]
 800d81e:	4313      	orrs	r3, r2
 800d820:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	693a      	ldr	r2, [r7, #16]
 800d826:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	697a      	ldr	r2, [r7, #20]
 800d82c:	621a      	str	r2, [r3, #32]
}
 800d82e:	bf00      	nop
 800d830:	371c      	adds	r7, #28
 800d832:	46bd      	mov	sp, r7
 800d834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d838:	4770      	bx	lr

0800d83a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d83a:	b480      	push	{r7}
 800d83c:	b087      	sub	sp, #28
 800d83e:	af00      	add	r7, sp, #0
 800d840:	60f8      	str	r0, [r7, #12]
 800d842:	60b9      	str	r1, [r7, #8]
 800d844:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	6a1b      	ldr	r3, [r3, #32]
 800d84a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	6a1b      	ldr	r3, [r3, #32]
 800d850:	f023 0210 	bic.w	r2, r3, #16
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	699b      	ldr	r3, [r3, #24]
 800d85c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d85e:	693b      	ldr	r3, [r7, #16]
 800d860:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d864:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	031b      	lsls	r3, r3, #12
 800d86a:	693a      	ldr	r2, [r7, #16]
 800d86c:	4313      	orrs	r3, r2
 800d86e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d870:	697b      	ldr	r3, [r7, #20]
 800d872:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d876:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d878:	68bb      	ldr	r3, [r7, #8]
 800d87a:	011b      	lsls	r3, r3, #4
 800d87c:	697a      	ldr	r2, [r7, #20]
 800d87e:	4313      	orrs	r3, r2
 800d880:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	693a      	ldr	r2, [r7, #16]
 800d886:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	697a      	ldr	r2, [r7, #20]
 800d88c:	621a      	str	r2, [r3, #32]
}
 800d88e:	bf00      	nop
 800d890:	371c      	adds	r7, #28
 800d892:	46bd      	mov	sp, r7
 800d894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d898:	4770      	bx	lr

0800d89a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d89a:	b480      	push	{r7}
 800d89c:	b085      	sub	sp, #20
 800d89e:	af00      	add	r7, sp, #0
 800d8a0:	6078      	str	r0, [r7, #4]
 800d8a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	689b      	ldr	r3, [r3, #8]
 800d8a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d8b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d8b2:	683a      	ldr	r2, [r7, #0]
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	4313      	orrs	r3, r2
 800d8b8:	f043 0307 	orr.w	r3, r3, #7
 800d8bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	68fa      	ldr	r2, [r7, #12]
 800d8c2:	609a      	str	r2, [r3, #8]
}
 800d8c4:	bf00      	nop
 800d8c6:	3714      	adds	r7, #20
 800d8c8:	46bd      	mov	sp, r7
 800d8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ce:	4770      	bx	lr

0800d8d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d8d0:	b480      	push	{r7}
 800d8d2:	b087      	sub	sp, #28
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	60f8      	str	r0, [r7, #12]
 800d8d8:	60b9      	str	r1, [r7, #8]
 800d8da:	607a      	str	r2, [r7, #4]
 800d8dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	689b      	ldr	r3, [r3, #8]
 800d8e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d8e4:	697b      	ldr	r3, [r7, #20]
 800d8e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d8ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d8ec:	683b      	ldr	r3, [r7, #0]
 800d8ee:	021a      	lsls	r2, r3, #8
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	431a      	orrs	r2, r3
 800d8f4:	68bb      	ldr	r3, [r7, #8]
 800d8f6:	4313      	orrs	r3, r2
 800d8f8:	697a      	ldr	r2, [r7, #20]
 800d8fa:	4313      	orrs	r3, r2
 800d8fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	697a      	ldr	r2, [r7, #20]
 800d902:	609a      	str	r2, [r3, #8]
}
 800d904:	bf00      	nop
 800d906:	371c      	adds	r7, #28
 800d908:	46bd      	mov	sp, r7
 800d90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d90e:	4770      	bx	lr

0800d910 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d910:	b480      	push	{r7}
 800d912:	b087      	sub	sp, #28
 800d914:	af00      	add	r7, sp, #0
 800d916:	60f8      	str	r0, [r7, #12]
 800d918:	60b9      	str	r1, [r7, #8]
 800d91a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d91c:	68bb      	ldr	r3, [r7, #8]
 800d91e:	f003 031f 	and.w	r3, r3, #31
 800d922:	2201      	movs	r2, #1
 800d924:	fa02 f303 	lsl.w	r3, r2, r3
 800d928:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	6a1a      	ldr	r2, [r3, #32]
 800d92e:	697b      	ldr	r3, [r7, #20]
 800d930:	43db      	mvns	r3, r3
 800d932:	401a      	ands	r2, r3
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	6a1a      	ldr	r2, [r3, #32]
 800d93c:	68bb      	ldr	r3, [r7, #8]
 800d93e:	f003 031f 	and.w	r3, r3, #31
 800d942:	6879      	ldr	r1, [r7, #4]
 800d944:	fa01 f303 	lsl.w	r3, r1, r3
 800d948:	431a      	orrs	r2, r3
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	621a      	str	r2, [r3, #32]
}
 800d94e:	bf00      	nop
 800d950:	371c      	adds	r7, #28
 800d952:	46bd      	mov	sp, r7
 800d954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d958:	4770      	bx	lr
	...

0800d95c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d95c:	b480      	push	{r7}
 800d95e:	b085      	sub	sp, #20
 800d960:	af00      	add	r7, sp, #0
 800d962:	6078      	str	r0, [r7, #4]
 800d964:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d96c:	2b01      	cmp	r3, #1
 800d96e:	d101      	bne.n	800d974 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d970:	2302      	movs	r3, #2
 800d972:	e05a      	b.n	800da2a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	2201      	movs	r2, #1
 800d978:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	2202      	movs	r2, #2
 800d980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	685b      	ldr	r3, [r3, #4]
 800d98a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	689b      	ldr	r3, [r3, #8]
 800d992:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d99a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d99c:	683b      	ldr	r3, [r7, #0]
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	68fa      	ldr	r2, [r7, #12]
 800d9a2:	4313      	orrs	r3, r2
 800d9a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	68fa      	ldr	r2, [r7, #12]
 800d9ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	4a21      	ldr	r2, [pc, #132]	@ (800da38 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800d9b4:	4293      	cmp	r3, r2
 800d9b6:	d022      	beq.n	800d9fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d9c0:	d01d      	beq.n	800d9fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	4a1d      	ldr	r2, [pc, #116]	@ (800da3c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800d9c8:	4293      	cmp	r3, r2
 800d9ca:	d018      	beq.n	800d9fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	4a1b      	ldr	r2, [pc, #108]	@ (800da40 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800d9d2:	4293      	cmp	r3, r2
 800d9d4:	d013      	beq.n	800d9fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	4a1a      	ldr	r2, [pc, #104]	@ (800da44 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800d9dc:	4293      	cmp	r3, r2
 800d9de:	d00e      	beq.n	800d9fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	4a18      	ldr	r2, [pc, #96]	@ (800da48 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800d9e6:	4293      	cmp	r3, r2
 800d9e8:	d009      	beq.n	800d9fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	4a17      	ldr	r2, [pc, #92]	@ (800da4c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800d9f0:	4293      	cmp	r3, r2
 800d9f2:	d004      	beq.n	800d9fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	4a15      	ldr	r2, [pc, #84]	@ (800da50 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800d9fa:	4293      	cmp	r3, r2
 800d9fc:	d10c      	bne.n	800da18 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d9fe:	68bb      	ldr	r3, [r7, #8]
 800da00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800da04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800da06:	683b      	ldr	r3, [r7, #0]
 800da08:	685b      	ldr	r3, [r3, #4]
 800da0a:	68ba      	ldr	r2, [r7, #8]
 800da0c:	4313      	orrs	r3, r2
 800da0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	68ba      	ldr	r2, [r7, #8]
 800da16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	2201      	movs	r2, #1
 800da1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	2200      	movs	r2, #0
 800da24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800da28:	2300      	movs	r3, #0
}
 800da2a:	4618      	mov	r0, r3
 800da2c:	3714      	adds	r7, #20
 800da2e:	46bd      	mov	sp, r7
 800da30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da34:	4770      	bx	lr
 800da36:	bf00      	nop
 800da38:	40010000 	.word	0x40010000
 800da3c:	40000400 	.word	0x40000400
 800da40:	40000800 	.word	0x40000800
 800da44:	40000c00 	.word	0x40000c00
 800da48:	40010400 	.word	0x40010400
 800da4c:	40014000 	.word	0x40014000
 800da50:	40001800 	.word	0x40001800

0800da54 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800da54:	b480      	push	{r7}
 800da56:	b085      	sub	sp, #20
 800da58:	af00      	add	r7, sp, #0
 800da5a:	6078      	str	r0, [r7, #4]
 800da5c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800da5e:	2300      	movs	r3, #0
 800da60:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800da68:	2b01      	cmp	r3, #1
 800da6a:	d101      	bne.n	800da70 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800da6c:	2302      	movs	r3, #2
 800da6e:	e03d      	b.n	800daec <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	2201      	movs	r2, #1
 800da74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800da7e:	683b      	ldr	r3, [r7, #0]
 800da80:	68db      	ldr	r3, [r3, #12]
 800da82:	4313      	orrs	r3, r2
 800da84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800da8c:	683b      	ldr	r3, [r7, #0]
 800da8e:	689b      	ldr	r3, [r3, #8]
 800da90:	4313      	orrs	r3, r2
 800da92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800da9a:	683b      	ldr	r3, [r7, #0]
 800da9c:	685b      	ldr	r3, [r3, #4]
 800da9e:	4313      	orrs	r3, r2
 800daa0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800daa8:	683b      	ldr	r3, [r7, #0]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	4313      	orrs	r3, r2
 800daae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800dab0:	68fb      	ldr	r3, [r7, #12]
 800dab2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800dab6:	683b      	ldr	r3, [r7, #0]
 800dab8:	691b      	ldr	r3, [r3, #16]
 800daba:	4313      	orrs	r3, r2
 800dabc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800dac4:	683b      	ldr	r3, [r7, #0]
 800dac6:	695b      	ldr	r3, [r3, #20]
 800dac8:	4313      	orrs	r3, r2
 800daca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800dad2:	683b      	ldr	r3, [r7, #0]
 800dad4:	69db      	ldr	r3, [r3, #28]
 800dad6:	4313      	orrs	r3, r2
 800dad8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	68fa      	ldr	r2, [r7, #12]
 800dae0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	2200      	movs	r2, #0
 800dae6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800daea:	2300      	movs	r3, #0
}
 800daec:	4618      	mov	r0, r3
 800daee:	3714      	adds	r7, #20
 800daf0:	46bd      	mov	sp, r7
 800daf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daf6:	4770      	bx	lr

0800daf8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800daf8:	b480      	push	{r7}
 800dafa:	b083      	sub	sp, #12
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800db00:	bf00      	nop
 800db02:	370c      	adds	r7, #12
 800db04:	46bd      	mov	sp, r7
 800db06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db0a:	4770      	bx	lr

0800db0c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800db0c:	b480      	push	{r7}
 800db0e:	b083      	sub	sp, #12
 800db10:	af00      	add	r7, sp, #0
 800db12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800db14:	bf00      	nop
 800db16:	370c      	adds	r7, #12
 800db18:	46bd      	mov	sp, r7
 800db1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db1e:	4770      	bx	lr

0800db20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800db20:	b580      	push	{r7, lr}
 800db22:	b082      	sub	sp, #8
 800db24:	af00      	add	r7, sp, #0
 800db26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d101      	bne.n	800db32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800db2e:	2301      	movs	r3, #1
 800db30:	e042      	b.n	800dbb8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800db38:	b2db      	uxtb	r3, r3
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d106      	bne.n	800db4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	2200      	movs	r2, #0
 800db42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800db46:	6878      	ldr	r0, [r7, #4]
 800db48:	f7f7 ffda 	bl	8005b00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	2224      	movs	r2, #36	@ 0x24
 800db50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	68da      	ldr	r2, [r3, #12]
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800db62:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800db64:	6878      	ldr	r0, [r7, #4]
 800db66:	f000 ff81 	bl	800ea6c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	691a      	ldr	r2, [r3, #16]
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800db78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	695a      	ldr	r2, [r3, #20]
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800db88:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	68da      	ldr	r2, [r3, #12]
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800db98:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	2200      	movs	r2, #0
 800db9e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	2220      	movs	r2, #32
 800dba4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	2220      	movs	r2, #32
 800dbac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	2200      	movs	r2, #0
 800dbb4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800dbb6:	2300      	movs	r3, #0
}
 800dbb8:	4618      	mov	r0, r3
 800dbba:	3708      	adds	r7, #8
 800dbbc:	46bd      	mov	sp, r7
 800dbbe:	bd80      	pop	{r7, pc}

0800dbc0 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800dbc0:	b580      	push	{r7, lr}
 800dbc2:	b08c      	sub	sp, #48	@ 0x30
 800dbc4:	af00      	add	r7, sp, #0
 800dbc6:	60f8      	str	r0, [r7, #12]
 800dbc8:	60b9      	str	r1, [r7, #8]
 800dbca:	4613      	mov	r3, r2
 800dbcc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800dbd4:	b2db      	uxtb	r3, r3
 800dbd6:	2b20      	cmp	r3, #32
 800dbd8:	d14a      	bne.n	800dc70 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800dbda:	68bb      	ldr	r3, [r7, #8]
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d002      	beq.n	800dbe6 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800dbe0:	88fb      	ldrh	r3, [r7, #6]
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d101      	bne.n	800dbea <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800dbe6:	2301      	movs	r3, #1
 800dbe8:	e043      	b.n	800dc72 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	2201      	movs	r2, #1
 800dbee:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	2200      	movs	r2, #0
 800dbf4:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800dbf6:	88fb      	ldrh	r3, [r7, #6]
 800dbf8:	461a      	mov	r2, r3
 800dbfa:	68b9      	ldr	r1, [r7, #8]
 800dbfc:	68f8      	ldr	r0, [r7, #12]
 800dbfe:	f000 fcd5 	bl	800e5ac <UART_Start_Receive_DMA>
 800dc02:	4603      	mov	r3, r0
 800dc04:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800dc08:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d12c      	bne.n	800dc6a <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dc14:	2b01      	cmp	r3, #1
 800dc16:	d125      	bne.n	800dc64 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800dc18:	2300      	movs	r3, #0
 800dc1a:	613b      	str	r3, [r7, #16]
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	681b      	ldr	r3, [r3, #0]
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	613b      	str	r3, [r7, #16]
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	685b      	ldr	r3, [r3, #4]
 800dc2a:	613b      	str	r3, [r7, #16]
 800dc2c:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	330c      	adds	r3, #12
 800dc34:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc36:	69bb      	ldr	r3, [r7, #24]
 800dc38:	e853 3f00 	ldrex	r3, [r3]
 800dc3c:	617b      	str	r3, [r7, #20]
   return(result);
 800dc3e:	697b      	ldr	r3, [r7, #20]
 800dc40:	f043 0310 	orr.w	r3, r3, #16
 800dc44:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	330c      	adds	r3, #12
 800dc4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dc4e:	627a      	str	r2, [r7, #36]	@ 0x24
 800dc50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc52:	6a39      	ldr	r1, [r7, #32]
 800dc54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dc56:	e841 2300 	strex	r3, r2, [r1]
 800dc5a:	61fb      	str	r3, [r7, #28]
   return(result);
 800dc5c:	69fb      	ldr	r3, [r7, #28]
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d1e5      	bne.n	800dc2e <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 800dc62:	e002      	b.n	800dc6a <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800dc64:	2301      	movs	r3, #1
 800dc66:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800dc6a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800dc6e:	e000      	b.n	800dc72 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800dc70:	2302      	movs	r3, #2
  }
}
 800dc72:	4618      	mov	r0, r3
 800dc74:	3730      	adds	r7, #48	@ 0x30
 800dc76:	46bd      	mov	sp, r7
 800dc78:	bd80      	pop	{r7, pc}

0800dc7a <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800dc7a:	b580      	push	{r7, lr}
 800dc7c:	b0a0      	sub	sp, #128	@ 0x80
 800dc7e:	af00      	add	r7, sp, #0
 800dc80:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	330c      	adds	r3, #12
 800dc88:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dc8c:	e853 3f00 	ldrex	r3, [r3]
 800dc90:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800dc92:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dc94:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800dc98:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	330c      	adds	r3, #12
 800dca0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800dca2:	66ba      	str	r2, [r7, #104]	@ 0x68
 800dca4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dca6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800dca8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800dcaa:	e841 2300 	strex	r3, r2, [r1]
 800dcae:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800dcb0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d1e5      	bne.n	800dc82 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	3314      	adds	r3, #20
 800dcbc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dcc0:	e853 3f00 	ldrex	r3, [r3]
 800dcc4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800dcc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dcc8:	f023 0301 	bic.w	r3, r3, #1
 800dccc:	67bb      	str	r3, [r7, #120]	@ 0x78
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	3314      	adds	r3, #20
 800dcd4:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800dcd6:	657a      	str	r2, [r7, #84]	@ 0x54
 800dcd8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcda:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800dcdc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800dcde:	e841 2300 	strex	r3, r2, [r1]
 800dce2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800dce4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d1e5      	bne.n	800dcb6 <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dcee:	2b01      	cmp	r3, #1
 800dcf0:	d119      	bne.n	800dd26 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	330c      	adds	r3, #12
 800dcf8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcfc:	e853 3f00 	ldrex	r3, [r3]
 800dd00:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800dd02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd04:	f023 0310 	bic.w	r3, r3, #16
 800dd08:	677b      	str	r3, [r7, #116]	@ 0x74
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	330c      	adds	r3, #12
 800dd10:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800dd12:	643a      	str	r2, [r7, #64]	@ 0x40
 800dd14:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd16:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800dd18:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dd1a:	e841 2300 	strex	r3, r2, [r1]
 800dd1e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800dd20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d1e5      	bne.n	800dcf2 <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	695b      	ldr	r3, [r3, #20]
 800dd2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dd30:	2b80      	cmp	r3, #128	@ 0x80
 800dd32:	d136      	bne.n	800dda2 <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	3314      	adds	r3, #20
 800dd3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd3c:	6a3b      	ldr	r3, [r7, #32]
 800dd3e:	e853 3f00 	ldrex	r3, [r3]
 800dd42:	61fb      	str	r3, [r7, #28]
   return(result);
 800dd44:	69fb      	ldr	r3, [r7, #28]
 800dd46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dd4a:	673b      	str	r3, [r7, #112]	@ 0x70
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	3314      	adds	r3, #20
 800dd52:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800dd54:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800dd56:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dd5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dd5c:	e841 2300 	strex	r3, r2, [r1]
 800dd60:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dd62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d1e5      	bne.n	800dd34 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d018      	beq.n	800dda2 <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd74:	2200      	movs	r2, #0
 800dd76:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd7c:	4618      	mov	r0, r3
 800dd7e:	f7f9 fc6d 	bl	800765c <HAL_DMA_Abort>
 800dd82:	4603      	mov	r3, r0
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d00c      	beq.n	800dda2 <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd8c:	4618      	mov	r0, r3
 800dd8e:	f7f9 fe8f 	bl	8007ab0 <HAL_DMA_GetError>
 800dd92:	4603      	mov	r3, r0
 800dd94:	2b20      	cmp	r3, #32
 800dd96:	d104      	bne.n	800dda2 <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	2210      	movs	r2, #16
 800dd9c:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800dd9e:	2303      	movs	r3, #3
 800dda0:	e052      	b.n	800de48 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	681b      	ldr	r3, [r3, #0]
 800dda6:	695b      	ldr	r3, [r3, #20]
 800dda8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ddac:	2b40      	cmp	r3, #64	@ 0x40
 800ddae:	d136      	bne.n	800de1e <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	3314      	adds	r3, #20
 800ddb6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	e853 3f00 	ldrex	r3, [r3]
 800ddbe:	60bb      	str	r3, [r7, #8]
   return(result);
 800ddc0:	68bb      	ldr	r3, [r7, #8]
 800ddc2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ddc6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	3314      	adds	r3, #20
 800ddce:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ddd0:	61ba      	str	r2, [r7, #24]
 800ddd2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddd4:	6979      	ldr	r1, [r7, #20]
 800ddd6:	69ba      	ldr	r2, [r7, #24]
 800ddd8:	e841 2300 	strex	r3, r2, [r1]
 800dddc:	613b      	str	r3, [r7, #16]
   return(result);
 800ddde:	693b      	ldr	r3, [r7, #16]
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d1e5      	bne.n	800ddb0 <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d018      	beq.n	800de1e <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ddf0:	2200      	movs	r2, #0
 800ddf2:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ddf8:	4618      	mov	r0, r3
 800ddfa:	f7f9 fc2f 	bl	800765c <HAL_DMA_Abort>
 800ddfe:	4603      	mov	r3, r0
 800de00:	2b00      	cmp	r3, #0
 800de02:	d00c      	beq.n	800de1e <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de08:	4618      	mov	r0, r3
 800de0a:	f7f9 fe51 	bl	8007ab0 <HAL_DMA_GetError>
 800de0e:	4603      	mov	r3, r0
 800de10:	2b20      	cmp	r3, #32
 800de12:	d104      	bne.n	800de1e <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	2210      	movs	r2, #16
 800de18:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800de1a:	2303      	movs	r3, #3
 800de1c:	e014      	b.n	800de48 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	2200      	movs	r2, #0
 800de22:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	2200      	movs	r2, #0
 800de28:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	2200      	movs	r2, #0
 800de2e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	2220      	movs	r2, #32
 800de34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	2220      	movs	r2, #32
 800de3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	2200      	movs	r2, #0
 800de44:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800de46:	2300      	movs	r3, #0
}
 800de48:	4618      	mov	r0, r3
 800de4a:	3780      	adds	r7, #128	@ 0x80
 800de4c:	46bd      	mov	sp, r7
 800de4e:	bd80      	pop	{r7, pc}

0800de50 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800de50:	b580      	push	{r7, lr}
 800de52:	b0ba      	sub	sp, #232	@ 0xe8
 800de54:	af00      	add	r7, sp, #0
 800de56:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	68db      	ldr	r3, [r3, #12]
 800de68:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	695b      	ldr	r3, [r3, #20]
 800de72:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800de76:	2300      	movs	r3, #0
 800de78:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800de7c:	2300      	movs	r3, #0
 800de7e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800de82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800de86:	f003 030f 	and.w	r3, r3, #15
 800de8a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800de8e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800de92:	2b00      	cmp	r3, #0
 800de94:	d10f      	bne.n	800deb6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800de96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800de9a:	f003 0320 	and.w	r3, r3, #32
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	d009      	beq.n	800deb6 <HAL_UART_IRQHandler+0x66>
 800dea2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dea6:	f003 0320 	and.w	r3, r3, #32
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d003      	beq.n	800deb6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800deae:	6878      	ldr	r0, [r7, #4]
 800deb0:	f000 fd1d 	bl	800e8ee <UART_Receive_IT>
      return;
 800deb4:	e25b      	b.n	800e36e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800deb6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800deba:	2b00      	cmp	r3, #0
 800debc:	f000 80de 	beq.w	800e07c <HAL_UART_IRQHandler+0x22c>
 800dec0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dec4:	f003 0301 	and.w	r3, r3, #1
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d106      	bne.n	800deda <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800decc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ded0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	f000 80d1 	beq.w	800e07c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800deda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dede:	f003 0301 	and.w	r3, r3, #1
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d00b      	beq.n	800defe <HAL_UART_IRQHandler+0xae>
 800dee6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800deea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800deee:	2b00      	cmp	r3, #0
 800def0:	d005      	beq.n	800defe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800def6:	f043 0201 	orr.w	r2, r3, #1
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800defe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800df02:	f003 0304 	and.w	r3, r3, #4
 800df06:	2b00      	cmp	r3, #0
 800df08:	d00b      	beq.n	800df22 <HAL_UART_IRQHandler+0xd2>
 800df0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800df0e:	f003 0301 	and.w	r3, r3, #1
 800df12:	2b00      	cmp	r3, #0
 800df14:	d005      	beq.n	800df22 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df1a:	f043 0202 	orr.w	r2, r3, #2
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800df22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800df26:	f003 0302 	and.w	r3, r3, #2
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d00b      	beq.n	800df46 <HAL_UART_IRQHandler+0xf6>
 800df2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800df32:	f003 0301 	and.w	r3, r3, #1
 800df36:	2b00      	cmp	r3, #0
 800df38:	d005      	beq.n	800df46 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df3e:	f043 0204 	orr.w	r2, r3, #4
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800df46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800df4a:	f003 0308 	and.w	r3, r3, #8
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d011      	beq.n	800df76 <HAL_UART_IRQHandler+0x126>
 800df52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800df56:	f003 0320 	and.w	r3, r3, #32
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d105      	bne.n	800df6a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800df5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800df62:	f003 0301 	and.w	r3, r3, #1
 800df66:	2b00      	cmp	r3, #0
 800df68:	d005      	beq.n	800df76 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df6e:	f043 0208 	orr.w	r2, r3, #8
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	f000 81f2 	beq.w	800e364 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800df80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800df84:	f003 0320 	and.w	r3, r3, #32
 800df88:	2b00      	cmp	r3, #0
 800df8a:	d008      	beq.n	800df9e <HAL_UART_IRQHandler+0x14e>
 800df8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800df90:	f003 0320 	and.w	r3, r3, #32
 800df94:	2b00      	cmp	r3, #0
 800df96:	d002      	beq.n	800df9e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800df98:	6878      	ldr	r0, [r7, #4]
 800df9a:	f000 fca8 	bl	800e8ee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	695b      	ldr	r3, [r3, #20]
 800dfa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dfa8:	2b40      	cmp	r3, #64	@ 0x40
 800dfaa:	bf0c      	ite	eq
 800dfac:	2301      	moveq	r3, #1
 800dfae:	2300      	movne	r3, #0
 800dfb0:	b2db      	uxtb	r3, r3
 800dfb2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dfba:	f003 0308 	and.w	r3, r3, #8
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d103      	bne.n	800dfca <HAL_UART_IRQHandler+0x17a>
 800dfc2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d04f      	beq.n	800e06a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800dfca:	6878      	ldr	r0, [r7, #4]
 800dfcc:	f000 fbb0 	bl	800e730 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	695b      	ldr	r3, [r3, #20]
 800dfd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dfda:	2b40      	cmp	r3, #64	@ 0x40
 800dfdc:	d141      	bne.n	800e062 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	3314      	adds	r3, #20
 800dfe4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfe8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dfec:	e853 3f00 	ldrex	r3, [r3]
 800dff0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800dff4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dff8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dffc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	3314      	adds	r3, #20
 800e006:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800e00a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800e00e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e012:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800e016:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800e01a:	e841 2300 	strex	r3, r2, [r1]
 800e01e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800e022:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e026:	2b00      	cmp	r3, #0
 800e028:	d1d9      	bne.n	800dfde <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d013      	beq.n	800e05a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e036:	4a7e      	ldr	r2, [pc, #504]	@ (800e230 <HAL_UART_IRQHandler+0x3e0>)
 800e038:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e03e:	4618      	mov	r0, r3
 800e040:	f7f9 fb7c 	bl	800773c <HAL_DMA_Abort_IT>
 800e044:	4603      	mov	r3, r0
 800e046:	2b00      	cmp	r3, #0
 800e048:	d016      	beq.n	800e078 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e04e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e050:	687a      	ldr	r2, [r7, #4]
 800e052:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800e054:	4610      	mov	r0, r2
 800e056:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e058:	e00e      	b.n	800e078 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e05a:	6878      	ldr	r0, [r7, #4]
 800e05c:	f7f8 f8b0 	bl	80061c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e060:	e00a      	b.n	800e078 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e062:	6878      	ldr	r0, [r7, #4]
 800e064:	f7f8 f8ac 	bl	80061c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e068:	e006      	b.n	800e078 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e06a:	6878      	ldr	r0, [r7, #4]
 800e06c:	f7f8 f8a8 	bl	80061c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	2200      	movs	r2, #0
 800e074:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800e076:	e175      	b.n	800e364 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e078:	bf00      	nop
    return;
 800e07a:	e173      	b.n	800e364 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e080:	2b01      	cmp	r3, #1
 800e082:	f040 814f 	bne.w	800e324 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800e086:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e08a:	f003 0310 	and.w	r3, r3, #16
 800e08e:	2b00      	cmp	r3, #0
 800e090:	f000 8148 	beq.w	800e324 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800e094:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e098:	f003 0310 	and.w	r3, r3, #16
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	f000 8141 	beq.w	800e324 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800e0a2:	2300      	movs	r3, #0
 800e0a4:	60bb      	str	r3, [r7, #8]
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	60bb      	str	r3, [r7, #8]
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	685b      	ldr	r3, [r3, #4]
 800e0b4:	60bb      	str	r3, [r7, #8]
 800e0b6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	695b      	ldr	r3, [r3, #20]
 800e0be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e0c2:	2b40      	cmp	r3, #64	@ 0x40
 800e0c4:	f040 80b6 	bne.w	800e234 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	685b      	ldr	r3, [r3, #4]
 800e0d0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e0d4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	f000 8145 	beq.w	800e368 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e0e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e0e6:	429a      	cmp	r2, r3
 800e0e8:	f080 813e 	bcs.w	800e368 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e0f2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e0f8:	69db      	ldr	r3, [r3, #28]
 800e0fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e0fe:	f000 8088 	beq.w	800e212 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	330c      	adds	r3, #12
 800e108:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e10c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e110:	e853 3f00 	ldrex	r3, [r3]
 800e114:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800e118:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e11c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e120:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	330c      	adds	r3, #12
 800e12a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800e12e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800e132:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e136:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800e13a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e13e:	e841 2300 	strex	r3, r2, [r1]
 800e142:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800e146:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	d1d9      	bne.n	800e102 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	3314      	adds	r3, #20
 800e154:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e156:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e158:	e853 3f00 	ldrex	r3, [r3]
 800e15c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e15e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e160:	f023 0301 	bic.w	r3, r3, #1
 800e164:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	3314      	adds	r3, #20
 800e16e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800e172:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800e176:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e178:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e17a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e17e:	e841 2300 	strex	r3, r2, [r1]
 800e182:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e184:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e186:	2b00      	cmp	r3, #0
 800e188:	d1e1      	bne.n	800e14e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	3314      	adds	r3, #20
 800e190:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e192:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e194:	e853 3f00 	ldrex	r3, [r3]
 800e198:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e19a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e19c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e1a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	3314      	adds	r3, #20
 800e1aa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800e1ae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e1b0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1b2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e1b4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e1b6:	e841 2300 	strex	r3, r2, [r1]
 800e1ba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e1bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d1e3      	bne.n	800e18a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	2220      	movs	r2, #32
 800e1c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	2200      	movs	r2, #0
 800e1ce:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	330c      	adds	r3, #12
 800e1d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1da:	e853 3f00 	ldrex	r3, [r3]
 800e1de:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e1e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e1e2:	f023 0310 	bic.w	r3, r3, #16
 800e1e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	330c      	adds	r3, #12
 800e1f0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800e1f4:	65ba      	str	r2, [r7, #88]	@ 0x58
 800e1f6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1f8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e1fa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e1fc:	e841 2300 	strex	r3, r2, [r1]
 800e200:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e202:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e204:	2b00      	cmp	r3, #0
 800e206:	d1e3      	bne.n	800e1d0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e20c:	4618      	mov	r0, r3
 800e20e:	f7f9 fa25 	bl	800765c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	2202      	movs	r2, #2
 800e216:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e220:	b29b      	uxth	r3, r3
 800e222:	1ad3      	subs	r3, r2, r3
 800e224:	b29b      	uxth	r3, r3
 800e226:	4619      	mov	r1, r3
 800e228:	6878      	ldr	r0, [r7, #4]
 800e22a:	f7f7 fe7f 	bl	8005f2c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800e22e:	e09b      	b.n	800e368 <HAL_UART_IRQHandler+0x518>
 800e230:	0800e7f7 	.word	0x0800e7f7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e23c:	b29b      	uxth	r3, r3
 800e23e:	1ad3      	subs	r3, r2, r3
 800e240:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e248:	b29b      	uxth	r3, r3
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	f000 808e 	beq.w	800e36c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800e250:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e254:	2b00      	cmp	r3, #0
 800e256:	f000 8089 	beq.w	800e36c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	681b      	ldr	r3, [r3, #0]
 800e25e:	330c      	adds	r3, #12
 800e260:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e264:	e853 3f00 	ldrex	r3, [r3]
 800e268:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e26a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e26c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e270:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	330c      	adds	r3, #12
 800e27a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800e27e:	647a      	str	r2, [r7, #68]	@ 0x44
 800e280:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e282:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e284:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e286:	e841 2300 	strex	r3, r2, [r1]
 800e28a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e28c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d1e3      	bne.n	800e25a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	3314      	adds	r3, #20
 800e298:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e29a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e29c:	e853 3f00 	ldrex	r3, [r3]
 800e2a0:	623b      	str	r3, [r7, #32]
   return(result);
 800e2a2:	6a3b      	ldr	r3, [r7, #32]
 800e2a4:	f023 0301 	bic.w	r3, r3, #1
 800e2a8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	3314      	adds	r3, #20
 800e2b2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800e2b6:	633a      	str	r2, [r7, #48]	@ 0x30
 800e2b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e2bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e2be:	e841 2300 	strex	r3, r2, [r1]
 800e2c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e2c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d1e3      	bne.n	800e292 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	2220      	movs	r2, #32
 800e2ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	2200      	movs	r2, #0
 800e2d6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	330c      	adds	r3, #12
 800e2de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2e0:	693b      	ldr	r3, [r7, #16]
 800e2e2:	e853 3f00 	ldrex	r3, [r3]
 800e2e6:	60fb      	str	r3, [r7, #12]
   return(result);
 800e2e8:	68fb      	ldr	r3, [r7, #12]
 800e2ea:	f023 0310 	bic.w	r3, r3, #16
 800e2ee:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	681b      	ldr	r3, [r3, #0]
 800e2f6:	330c      	adds	r3, #12
 800e2f8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800e2fc:	61fa      	str	r2, [r7, #28]
 800e2fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e300:	69b9      	ldr	r1, [r7, #24]
 800e302:	69fa      	ldr	r2, [r7, #28]
 800e304:	e841 2300 	strex	r3, r2, [r1]
 800e308:	617b      	str	r3, [r7, #20]
   return(result);
 800e30a:	697b      	ldr	r3, [r7, #20]
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d1e3      	bne.n	800e2d8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	2202      	movs	r2, #2
 800e314:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e316:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e31a:	4619      	mov	r1, r3
 800e31c:	6878      	ldr	r0, [r7, #4]
 800e31e:	f7f7 fe05 	bl	8005f2c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800e322:	e023      	b.n	800e36c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800e324:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e328:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d009      	beq.n	800e344 <HAL_UART_IRQHandler+0x4f4>
 800e330:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e334:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d003      	beq.n	800e344 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800e33c:	6878      	ldr	r0, [r7, #4]
 800e33e:	f000 fa6e 	bl	800e81e <UART_Transmit_IT>
    return;
 800e342:	e014      	b.n	800e36e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800e344:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e348:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d00e      	beq.n	800e36e <HAL_UART_IRQHandler+0x51e>
 800e350:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e354:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d008      	beq.n	800e36e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800e35c:	6878      	ldr	r0, [r7, #4]
 800e35e:	f000 faae 	bl	800e8be <UART_EndTransmit_IT>
    return;
 800e362:	e004      	b.n	800e36e <HAL_UART_IRQHandler+0x51e>
    return;
 800e364:	bf00      	nop
 800e366:	e002      	b.n	800e36e <HAL_UART_IRQHandler+0x51e>
      return;
 800e368:	bf00      	nop
 800e36a:	e000      	b.n	800e36e <HAL_UART_IRQHandler+0x51e>
      return;
 800e36c:	bf00      	nop
  }
}
 800e36e:	37e8      	adds	r7, #232	@ 0xe8
 800e370:	46bd      	mov	sp, r7
 800e372:	bd80      	pop	{r7, pc}

0800e374 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800e374:	b480      	push	{r7}
 800e376:	b083      	sub	sp, #12
 800e378:	af00      	add	r7, sp, #0
 800e37a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800e37c:	bf00      	nop
 800e37e:	370c      	adds	r7, #12
 800e380:	46bd      	mov	sp, r7
 800e382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e386:	4770      	bx	lr

0800e388 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800e388:	b480      	push	{r7}
 800e38a:	b083      	sub	sp, #12
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800e390:	bf00      	nop
 800e392:	370c      	adds	r7, #12
 800e394:	46bd      	mov	sp, r7
 800e396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e39a:	4770      	bx	lr

0800e39c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e39c:	b480      	push	{r7}
 800e39e:	b083      	sub	sp, #12
 800e3a0:	af00      	add	r7, sp, #0
 800e3a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800e3a4:	bf00      	nop
 800e3a6:	370c      	adds	r7, #12
 800e3a8:	46bd      	mov	sp, r7
 800e3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ae:	4770      	bx	lr

0800e3b0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e3b0:	b580      	push	{r7, lr}
 800e3b2:	b09c      	sub	sp, #112	@ 0x70
 800e3b4:	af00      	add	r7, sp, #0
 800e3b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3bc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d172      	bne.n	800e4b2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800e3cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e3ce:	2200      	movs	r2, #0
 800e3d0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e3d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	330c      	adds	r3, #12
 800e3d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e3dc:	e853 3f00 	ldrex	r3, [r3]
 800e3e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e3e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e3e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e3e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e3ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	330c      	adds	r3, #12
 800e3f0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800e3f2:	65ba      	str	r2, [r7, #88]	@ 0x58
 800e3f4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3f6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e3f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e3fa:	e841 2300 	strex	r3, r2, [r1]
 800e3fe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e400:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e402:	2b00      	cmp	r3, #0
 800e404:	d1e5      	bne.n	800e3d2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e406:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e408:	681b      	ldr	r3, [r3, #0]
 800e40a:	3314      	adds	r3, #20
 800e40c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e40e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e410:	e853 3f00 	ldrex	r3, [r3]
 800e414:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e416:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e418:	f023 0301 	bic.w	r3, r3, #1
 800e41c:	667b      	str	r3, [r7, #100]	@ 0x64
 800e41e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	3314      	adds	r3, #20
 800e424:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e426:	647a      	str	r2, [r7, #68]	@ 0x44
 800e428:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e42a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e42c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e42e:	e841 2300 	strex	r3, r2, [r1]
 800e432:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e434:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e436:	2b00      	cmp	r3, #0
 800e438:	d1e5      	bne.n	800e406 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e43a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	3314      	adds	r3, #20
 800e440:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e444:	e853 3f00 	ldrex	r3, [r3]
 800e448:	623b      	str	r3, [r7, #32]
   return(result);
 800e44a:	6a3b      	ldr	r3, [r7, #32]
 800e44c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e450:	663b      	str	r3, [r7, #96]	@ 0x60
 800e452:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	3314      	adds	r3, #20
 800e458:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e45a:	633a      	str	r2, [r7, #48]	@ 0x30
 800e45c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e45e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e460:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e462:	e841 2300 	strex	r3, r2, [r1]
 800e466:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d1e5      	bne.n	800e43a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e46e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e470:	2220      	movs	r2, #32
 800e472:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e476:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e47a:	2b01      	cmp	r3, #1
 800e47c:	d119      	bne.n	800e4b2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e47e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	330c      	adds	r3, #12
 800e484:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e486:	693b      	ldr	r3, [r7, #16]
 800e488:	e853 3f00 	ldrex	r3, [r3]
 800e48c:	60fb      	str	r3, [r7, #12]
   return(result);
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	f023 0310 	bic.w	r3, r3, #16
 800e494:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e496:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	330c      	adds	r3, #12
 800e49c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e49e:	61fa      	str	r2, [r7, #28]
 800e4a0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4a2:	69b9      	ldr	r1, [r7, #24]
 800e4a4:	69fa      	ldr	r2, [r7, #28]
 800e4a6:	e841 2300 	strex	r3, r2, [r1]
 800e4aa:	617b      	str	r3, [r7, #20]
   return(result);
 800e4ac:	697b      	ldr	r3, [r7, #20]
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d1e5      	bne.n	800e47e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e4b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e4b4:	2200      	movs	r2, #0
 800e4b6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e4b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e4ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e4bc:	2b01      	cmp	r3, #1
 800e4be:	d106      	bne.n	800e4ce <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e4c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e4c2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e4c4:	4619      	mov	r1, r3
 800e4c6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e4c8:	f7f7 fd30 	bl	8005f2c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e4cc:	e002      	b.n	800e4d4 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800e4ce:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e4d0:	f7ff ff5a 	bl	800e388 <HAL_UART_RxCpltCallback>
}
 800e4d4:	bf00      	nop
 800e4d6:	3770      	adds	r7, #112	@ 0x70
 800e4d8:	46bd      	mov	sp, r7
 800e4da:	bd80      	pop	{r7, pc}

0800e4dc <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e4dc:	b580      	push	{r7, lr}
 800e4de:	b084      	sub	sp, #16
 800e4e0:	af00      	add	r7, sp, #0
 800e4e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e4e8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	2201      	movs	r2, #1
 800e4ee:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e4f4:	2b01      	cmp	r3, #1
 800e4f6:	d108      	bne.n	800e50a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e4fc:	085b      	lsrs	r3, r3, #1
 800e4fe:	b29b      	uxth	r3, r3
 800e500:	4619      	mov	r1, r3
 800e502:	68f8      	ldr	r0, [r7, #12]
 800e504:	f7f7 fd12 	bl	8005f2c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e508:	e002      	b.n	800e510 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800e50a:	68f8      	ldr	r0, [r7, #12]
 800e50c:	f7ff ff46 	bl	800e39c <HAL_UART_RxHalfCpltCallback>
}
 800e510:	bf00      	nop
 800e512:	3710      	adds	r7, #16
 800e514:	46bd      	mov	sp, r7
 800e516:	bd80      	pop	{r7, pc}

0800e518 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e518:	b580      	push	{r7, lr}
 800e51a:	b084      	sub	sp, #16
 800e51c:	af00      	add	r7, sp, #0
 800e51e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800e520:	2300      	movs	r3, #0
 800e522:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e528:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800e52a:	68bb      	ldr	r3, [r7, #8]
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	695b      	ldr	r3, [r3, #20]
 800e530:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e534:	2b80      	cmp	r3, #128	@ 0x80
 800e536:	bf0c      	ite	eq
 800e538:	2301      	moveq	r3, #1
 800e53a:	2300      	movne	r3, #0
 800e53c:	b2db      	uxtb	r3, r3
 800e53e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800e540:	68bb      	ldr	r3, [r7, #8]
 800e542:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e546:	b2db      	uxtb	r3, r3
 800e548:	2b21      	cmp	r3, #33	@ 0x21
 800e54a:	d108      	bne.n	800e55e <UART_DMAError+0x46>
 800e54c:	68fb      	ldr	r3, [r7, #12]
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d005      	beq.n	800e55e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800e552:	68bb      	ldr	r3, [r7, #8]
 800e554:	2200      	movs	r2, #0
 800e556:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800e558:	68b8      	ldr	r0, [r7, #8]
 800e55a:	f000 f8c1 	bl	800e6e0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800e55e:	68bb      	ldr	r3, [r7, #8]
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	695b      	ldr	r3, [r3, #20]
 800e564:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e568:	2b40      	cmp	r3, #64	@ 0x40
 800e56a:	bf0c      	ite	eq
 800e56c:	2301      	moveq	r3, #1
 800e56e:	2300      	movne	r3, #0
 800e570:	b2db      	uxtb	r3, r3
 800e572:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800e574:	68bb      	ldr	r3, [r7, #8]
 800e576:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e57a:	b2db      	uxtb	r3, r3
 800e57c:	2b22      	cmp	r3, #34	@ 0x22
 800e57e:	d108      	bne.n	800e592 <UART_DMAError+0x7a>
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	2b00      	cmp	r3, #0
 800e584:	d005      	beq.n	800e592 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800e586:	68bb      	ldr	r3, [r7, #8]
 800e588:	2200      	movs	r2, #0
 800e58a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800e58c:	68b8      	ldr	r0, [r7, #8]
 800e58e:	f000 f8cf 	bl	800e730 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e592:	68bb      	ldr	r3, [r7, #8]
 800e594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e596:	f043 0210 	orr.w	r2, r3, #16
 800e59a:	68bb      	ldr	r3, [r7, #8]
 800e59c:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e59e:	68b8      	ldr	r0, [r7, #8]
 800e5a0:	f7f7 fe0e 	bl	80061c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e5a4:	bf00      	nop
 800e5a6:	3710      	adds	r7, #16
 800e5a8:	46bd      	mov	sp, r7
 800e5aa:	bd80      	pop	{r7, pc}

0800e5ac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e5ac:	b580      	push	{r7, lr}
 800e5ae:	b098      	sub	sp, #96	@ 0x60
 800e5b0:	af00      	add	r7, sp, #0
 800e5b2:	60f8      	str	r0, [r7, #12]
 800e5b4:	60b9      	str	r1, [r7, #8]
 800e5b6:	4613      	mov	r3, r2
 800e5b8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800e5ba:	68ba      	ldr	r2, [r7, #8]
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	88fa      	ldrh	r2, [r7, #6]
 800e5c4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	2200      	movs	r2, #0
 800e5ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e5cc:	68fb      	ldr	r3, [r7, #12]
 800e5ce:	2222      	movs	r2, #34	@ 0x22
 800e5d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e5d8:	4a3e      	ldr	r2, [pc, #248]	@ (800e6d4 <UART_Start_Receive_DMA+0x128>)
 800e5da:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e5e0:	4a3d      	ldr	r2, [pc, #244]	@ (800e6d8 <UART_Start_Receive_DMA+0x12c>)
 800e5e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e5e8:	4a3c      	ldr	r2, [pc, #240]	@ (800e6dc <UART_Start_Receive_DMA+0x130>)
 800e5ea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e5f0:	2200      	movs	r2, #0
 800e5f2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800e5f4:	f107 0308 	add.w	r3, r7, #8
 800e5f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800e5fe:	68fb      	ldr	r3, [r7, #12]
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	3304      	adds	r3, #4
 800e604:	4619      	mov	r1, r3
 800e606:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e608:	681a      	ldr	r2, [r3, #0]
 800e60a:	88fb      	ldrh	r3, [r7, #6]
 800e60c:	f7f8 ffce 	bl	80075ac <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800e610:	2300      	movs	r3, #0
 800e612:	613b      	str	r3, [r7, #16]
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	613b      	str	r3, [r7, #16]
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	685b      	ldr	r3, [r3, #4]
 800e622:	613b      	str	r3, [r7, #16]
 800e624:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	691b      	ldr	r3, [r3, #16]
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d019      	beq.n	800e662 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	681b      	ldr	r3, [r3, #0]
 800e632:	330c      	adds	r3, #12
 800e634:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e636:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e638:	e853 3f00 	ldrex	r3, [r3]
 800e63c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e63e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e640:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e644:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	330c      	adds	r3, #12
 800e64c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e64e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800e650:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e652:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800e654:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e656:	e841 2300 	strex	r3, r2, [r1]
 800e65a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e65c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d1e5      	bne.n	800e62e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e662:	68fb      	ldr	r3, [r7, #12]
 800e664:	681b      	ldr	r3, [r3, #0]
 800e666:	3314      	adds	r3, #20
 800e668:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e66a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e66c:	e853 3f00 	ldrex	r3, [r3]
 800e670:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e674:	f043 0301 	orr.w	r3, r3, #1
 800e678:	657b      	str	r3, [r7, #84]	@ 0x54
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	681b      	ldr	r3, [r3, #0]
 800e67e:	3314      	adds	r3, #20
 800e680:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e682:	63ba      	str	r2, [r7, #56]	@ 0x38
 800e684:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e686:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800e688:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e68a:	e841 2300 	strex	r3, r2, [r1]
 800e68e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e692:	2b00      	cmp	r3, #0
 800e694:	d1e5      	bne.n	800e662 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e696:	68fb      	ldr	r3, [r7, #12]
 800e698:	681b      	ldr	r3, [r3, #0]
 800e69a:	3314      	adds	r3, #20
 800e69c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e69e:	69bb      	ldr	r3, [r7, #24]
 800e6a0:	e853 3f00 	ldrex	r3, [r3]
 800e6a4:	617b      	str	r3, [r7, #20]
   return(result);
 800e6a6:	697b      	ldr	r3, [r7, #20]
 800e6a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e6ac:	653b      	str	r3, [r7, #80]	@ 0x50
 800e6ae:	68fb      	ldr	r3, [r7, #12]
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	3314      	adds	r3, #20
 800e6b4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e6b6:	627a      	str	r2, [r7, #36]	@ 0x24
 800e6b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6ba:	6a39      	ldr	r1, [r7, #32]
 800e6bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e6be:	e841 2300 	strex	r3, r2, [r1]
 800e6c2:	61fb      	str	r3, [r7, #28]
   return(result);
 800e6c4:	69fb      	ldr	r3, [r7, #28]
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d1e5      	bne.n	800e696 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800e6ca:	2300      	movs	r3, #0
}
 800e6cc:	4618      	mov	r0, r3
 800e6ce:	3760      	adds	r7, #96	@ 0x60
 800e6d0:	46bd      	mov	sp, r7
 800e6d2:	bd80      	pop	{r7, pc}
 800e6d4:	0800e3b1 	.word	0x0800e3b1
 800e6d8:	0800e4dd 	.word	0x0800e4dd
 800e6dc:	0800e519 	.word	0x0800e519

0800e6e0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e6e0:	b480      	push	{r7}
 800e6e2:	b089      	sub	sp, #36	@ 0x24
 800e6e4:	af00      	add	r7, sp, #0
 800e6e6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	330c      	adds	r3, #12
 800e6ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	e853 3f00 	ldrex	r3, [r3]
 800e6f6:	60bb      	str	r3, [r7, #8]
   return(result);
 800e6f8:	68bb      	ldr	r3, [r7, #8]
 800e6fa:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800e6fe:	61fb      	str	r3, [r7, #28]
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	330c      	adds	r3, #12
 800e706:	69fa      	ldr	r2, [r7, #28]
 800e708:	61ba      	str	r2, [r7, #24]
 800e70a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e70c:	6979      	ldr	r1, [r7, #20]
 800e70e:	69ba      	ldr	r2, [r7, #24]
 800e710:	e841 2300 	strex	r3, r2, [r1]
 800e714:	613b      	str	r3, [r7, #16]
   return(result);
 800e716:	693b      	ldr	r3, [r7, #16]
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d1e5      	bne.n	800e6e8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	2220      	movs	r2, #32
 800e720:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800e724:	bf00      	nop
 800e726:	3724      	adds	r7, #36	@ 0x24
 800e728:	46bd      	mov	sp, r7
 800e72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e72e:	4770      	bx	lr

0800e730 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e730:	b480      	push	{r7}
 800e732:	b095      	sub	sp, #84	@ 0x54
 800e734:	af00      	add	r7, sp, #0
 800e736:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	330c      	adds	r3, #12
 800e73e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e740:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e742:	e853 3f00 	ldrex	r3, [r3]
 800e746:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e74a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e74e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	330c      	adds	r3, #12
 800e756:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e758:	643a      	str	r2, [r7, #64]	@ 0x40
 800e75a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e75c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e75e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e760:	e841 2300 	strex	r3, r2, [r1]
 800e764:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d1e5      	bne.n	800e738 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	3314      	adds	r3, #20
 800e772:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e774:	6a3b      	ldr	r3, [r7, #32]
 800e776:	e853 3f00 	ldrex	r3, [r3]
 800e77a:	61fb      	str	r3, [r7, #28]
   return(result);
 800e77c:	69fb      	ldr	r3, [r7, #28]
 800e77e:	f023 0301 	bic.w	r3, r3, #1
 800e782:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	681b      	ldr	r3, [r3, #0]
 800e788:	3314      	adds	r3, #20
 800e78a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e78c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e78e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e790:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e792:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e794:	e841 2300 	strex	r3, r2, [r1]
 800e798:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e79a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d1e5      	bne.n	800e76c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e7a4:	2b01      	cmp	r3, #1
 800e7a6:	d119      	bne.n	800e7dc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	681b      	ldr	r3, [r3, #0]
 800e7ac:	330c      	adds	r3, #12
 800e7ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	e853 3f00 	ldrex	r3, [r3]
 800e7b6:	60bb      	str	r3, [r7, #8]
   return(result);
 800e7b8:	68bb      	ldr	r3, [r7, #8]
 800e7ba:	f023 0310 	bic.w	r3, r3, #16
 800e7be:	647b      	str	r3, [r7, #68]	@ 0x44
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	681b      	ldr	r3, [r3, #0]
 800e7c4:	330c      	adds	r3, #12
 800e7c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e7c8:	61ba      	str	r2, [r7, #24]
 800e7ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7cc:	6979      	ldr	r1, [r7, #20]
 800e7ce:	69ba      	ldr	r2, [r7, #24]
 800e7d0:	e841 2300 	strex	r3, r2, [r1]
 800e7d4:	613b      	str	r3, [r7, #16]
   return(result);
 800e7d6:	693b      	ldr	r3, [r7, #16]
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d1e5      	bne.n	800e7a8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	2220      	movs	r2, #32
 800e7e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	2200      	movs	r2, #0
 800e7e8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800e7ea:	bf00      	nop
 800e7ec:	3754      	adds	r7, #84	@ 0x54
 800e7ee:	46bd      	mov	sp, r7
 800e7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7f4:	4770      	bx	lr

0800e7f6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e7f6:	b580      	push	{r7, lr}
 800e7f8:	b084      	sub	sp, #16
 800e7fa:	af00      	add	r7, sp, #0
 800e7fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e802:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800e804:	68fb      	ldr	r3, [r7, #12]
 800e806:	2200      	movs	r2, #0
 800e808:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	2200      	movs	r2, #0
 800e80e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e810:	68f8      	ldr	r0, [r7, #12]
 800e812:	f7f7 fcd5 	bl	80061c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e816:	bf00      	nop
 800e818:	3710      	adds	r7, #16
 800e81a:	46bd      	mov	sp, r7
 800e81c:	bd80      	pop	{r7, pc}

0800e81e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800e81e:	b480      	push	{r7}
 800e820:	b085      	sub	sp, #20
 800e822:	af00      	add	r7, sp, #0
 800e824:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e82c:	b2db      	uxtb	r3, r3
 800e82e:	2b21      	cmp	r3, #33	@ 0x21
 800e830:	d13e      	bne.n	800e8b0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	689b      	ldr	r3, [r3, #8]
 800e836:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e83a:	d114      	bne.n	800e866 <UART_Transmit_IT+0x48>
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	691b      	ldr	r3, [r3, #16]
 800e840:	2b00      	cmp	r3, #0
 800e842:	d110      	bne.n	800e866 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	6a1b      	ldr	r3, [r3, #32]
 800e848:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	881b      	ldrh	r3, [r3, #0]
 800e84e:	461a      	mov	r2, r3
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e858:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	6a1b      	ldr	r3, [r3, #32]
 800e85e:	1c9a      	adds	r2, r3, #2
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	621a      	str	r2, [r3, #32]
 800e864:	e008      	b.n	800e878 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	6a1b      	ldr	r3, [r3, #32]
 800e86a:	1c59      	adds	r1, r3, #1
 800e86c:	687a      	ldr	r2, [r7, #4]
 800e86e:	6211      	str	r1, [r2, #32]
 800e870:	781a      	ldrb	r2, [r3, #0]
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800e87c:	b29b      	uxth	r3, r3
 800e87e:	3b01      	subs	r3, #1
 800e880:	b29b      	uxth	r3, r3
 800e882:	687a      	ldr	r2, [r7, #4]
 800e884:	4619      	mov	r1, r3
 800e886:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d10f      	bne.n	800e8ac <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	68da      	ldr	r2, [r3, #12]
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	681b      	ldr	r3, [r3, #0]
 800e896:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e89a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	68da      	ldr	r2, [r3, #12]
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e8aa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800e8ac:	2300      	movs	r3, #0
 800e8ae:	e000      	b.n	800e8b2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800e8b0:	2302      	movs	r3, #2
  }
}
 800e8b2:	4618      	mov	r0, r3
 800e8b4:	3714      	adds	r7, #20
 800e8b6:	46bd      	mov	sp, r7
 800e8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8bc:	4770      	bx	lr

0800e8be <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e8be:	b580      	push	{r7, lr}
 800e8c0:	b082      	sub	sp, #8
 800e8c2:	af00      	add	r7, sp, #0
 800e8c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	68da      	ldr	r2, [r3, #12]
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e8d4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	2220      	movs	r2, #32
 800e8da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e8de:	6878      	ldr	r0, [r7, #4]
 800e8e0:	f7ff fd48 	bl	800e374 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800e8e4:	2300      	movs	r3, #0
}
 800e8e6:	4618      	mov	r0, r3
 800e8e8:	3708      	adds	r7, #8
 800e8ea:	46bd      	mov	sp, r7
 800e8ec:	bd80      	pop	{r7, pc}

0800e8ee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800e8ee:	b580      	push	{r7, lr}
 800e8f0:	b08c      	sub	sp, #48	@ 0x30
 800e8f2:	af00      	add	r7, sp, #0
 800e8f4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e8fc:	b2db      	uxtb	r3, r3
 800e8fe:	2b22      	cmp	r3, #34	@ 0x22
 800e900:	f040 80ae 	bne.w	800ea60 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	689b      	ldr	r3, [r3, #8]
 800e908:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e90c:	d117      	bne.n	800e93e <UART_Receive_IT+0x50>
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	691b      	ldr	r3, [r3, #16]
 800e912:	2b00      	cmp	r3, #0
 800e914:	d113      	bne.n	800e93e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800e916:	2300      	movs	r3, #0
 800e918:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e91e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	685b      	ldr	r3, [r3, #4]
 800e926:	b29b      	uxth	r3, r3
 800e928:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e92c:	b29a      	uxth	r2, r3
 800e92e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e930:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e936:	1c9a      	adds	r2, r3, #2
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	629a      	str	r2, [r3, #40]	@ 0x28
 800e93c:	e026      	b.n	800e98c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e942:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800e944:	2300      	movs	r3, #0
 800e946:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	689b      	ldr	r3, [r3, #8]
 800e94c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e950:	d007      	beq.n	800e962 <UART_Receive_IT+0x74>
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	689b      	ldr	r3, [r3, #8]
 800e956:	2b00      	cmp	r3, #0
 800e958:	d10a      	bne.n	800e970 <UART_Receive_IT+0x82>
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	691b      	ldr	r3, [r3, #16]
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d106      	bne.n	800e970 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	685b      	ldr	r3, [r3, #4]
 800e968:	b2da      	uxtb	r2, r3
 800e96a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e96c:	701a      	strb	r2, [r3, #0]
 800e96e:	e008      	b.n	800e982 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	685b      	ldr	r3, [r3, #4]
 800e976:	b2db      	uxtb	r3, r3
 800e978:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e97c:	b2da      	uxtb	r2, r3
 800e97e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e980:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e986:	1c5a      	adds	r2, r3, #1
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e990:	b29b      	uxth	r3, r3
 800e992:	3b01      	subs	r3, #1
 800e994:	b29b      	uxth	r3, r3
 800e996:	687a      	ldr	r2, [r7, #4]
 800e998:	4619      	mov	r1, r3
 800e99a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d15d      	bne.n	800ea5c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	68da      	ldr	r2, [r3, #12]
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	f022 0220 	bic.w	r2, r2, #32
 800e9ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	68da      	ldr	r2, [r3, #12]
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800e9be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	695a      	ldr	r2, [r3, #20]
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	f022 0201 	bic.w	r2, r2, #1
 800e9ce:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	2220      	movs	r2, #32
 800e9d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	2200      	movs	r2, #0
 800e9dc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e9e2:	2b01      	cmp	r3, #1
 800e9e4:	d135      	bne.n	800ea52 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	2200      	movs	r2, #0
 800e9ea:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	330c      	adds	r3, #12
 800e9f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9f4:	697b      	ldr	r3, [r7, #20]
 800e9f6:	e853 3f00 	ldrex	r3, [r3]
 800e9fa:	613b      	str	r3, [r7, #16]
   return(result);
 800e9fc:	693b      	ldr	r3, [r7, #16]
 800e9fe:	f023 0310 	bic.w	r3, r3, #16
 800ea02:	627b      	str	r3, [r7, #36]	@ 0x24
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	330c      	adds	r3, #12
 800ea0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ea0c:	623a      	str	r2, [r7, #32]
 800ea0e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea10:	69f9      	ldr	r1, [r7, #28]
 800ea12:	6a3a      	ldr	r2, [r7, #32]
 800ea14:	e841 2300 	strex	r3, r2, [r1]
 800ea18:	61bb      	str	r3, [r7, #24]
   return(result);
 800ea1a:	69bb      	ldr	r3, [r7, #24]
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	d1e5      	bne.n	800e9ec <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	681b      	ldr	r3, [r3, #0]
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	f003 0310 	and.w	r3, r3, #16
 800ea2a:	2b10      	cmp	r3, #16
 800ea2c:	d10a      	bne.n	800ea44 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ea2e:	2300      	movs	r3, #0
 800ea30:	60fb      	str	r3, [r7, #12]
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	681b      	ldr	r3, [r3, #0]
 800ea38:	60fb      	str	r3, [r7, #12]
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	685b      	ldr	r3, [r3, #4]
 800ea40:	60fb      	str	r3, [r7, #12]
 800ea42:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ea48:	4619      	mov	r1, r3
 800ea4a:	6878      	ldr	r0, [r7, #4]
 800ea4c:	f7f7 fa6e 	bl	8005f2c <HAL_UARTEx_RxEventCallback>
 800ea50:	e002      	b.n	800ea58 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800ea52:	6878      	ldr	r0, [r7, #4]
 800ea54:	f7ff fc98 	bl	800e388 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800ea58:	2300      	movs	r3, #0
 800ea5a:	e002      	b.n	800ea62 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800ea5c:	2300      	movs	r3, #0
 800ea5e:	e000      	b.n	800ea62 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800ea60:	2302      	movs	r3, #2
  }
}
 800ea62:	4618      	mov	r0, r3
 800ea64:	3730      	adds	r7, #48	@ 0x30
 800ea66:	46bd      	mov	sp, r7
 800ea68:	bd80      	pop	{r7, pc}
	...

0800ea6c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ea6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ea70:	b0c0      	sub	sp, #256	@ 0x100
 800ea72:	af00      	add	r7, sp, #0
 800ea74:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ea78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	691b      	ldr	r3, [r3, #16]
 800ea80:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800ea84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ea88:	68d9      	ldr	r1, [r3, #12]
 800ea8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ea8e:	681a      	ldr	r2, [r3, #0]
 800ea90:	ea40 0301 	orr.w	r3, r0, r1
 800ea94:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800ea96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ea9a:	689a      	ldr	r2, [r3, #8]
 800ea9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eaa0:	691b      	ldr	r3, [r3, #16]
 800eaa2:	431a      	orrs	r2, r3
 800eaa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eaa8:	695b      	ldr	r3, [r3, #20]
 800eaaa:	431a      	orrs	r2, r3
 800eaac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eab0:	69db      	ldr	r3, [r3, #28]
 800eab2:	4313      	orrs	r3, r2
 800eab4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800eab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	68db      	ldr	r3, [r3, #12]
 800eac0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800eac4:	f021 010c 	bic.w	r1, r1, #12
 800eac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eacc:	681a      	ldr	r2, [r3, #0]
 800eace:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800ead2:	430b      	orrs	r3, r1
 800ead4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ead6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	695b      	ldr	r3, [r3, #20]
 800eade:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800eae2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eae6:	6999      	ldr	r1, [r3, #24]
 800eae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eaec:	681a      	ldr	r2, [r3, #0]
 800eaee:	ea40 0301 	orr.w	r3, r0, r1
 800eaf2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800eaf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eaf8:	681a      	ldr	r2, [r3, #0]
 800eafa:	4b8f      	ldr	r3, [pc, #572]	@ (800ed38 <UART_SetConfig+0x2cc>)
 800eafc:	429a      	cmp	r2, r3
 800eafe:	d005      	beq.n	800eb0c <UART_SetConfig+0xa0>
 800eb00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eb04:	681a      	ldr	r2, [r3, #0]
 800eb06:	4b8d      	ldr	r3, [pc, #564]	@ (800ed3c <UART_SetConfig+0x2d0>)
 800eb08:	429a      	cmp	r2, r3
 800eb0a:	d104      	bne.n	800eb16 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800eb0c:	f7fd f9a0 	bl	800be50 <HAL_RCC_GetPCLK2Freq>
 800eb10:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800eb14:	e003      	b.n	800eb1e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800eb16:	f7fd f987 	bl	800be28 <HAL_RCC_GetPCLK1Freq>
 800eb1a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800eb1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eb22:	69db      	ldr	r3, [r3, #28]
 800eb24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800eb28:	f040 810c 	bne.w	800ed44 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800eb2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800eb30:	2200      	movs	r2, #0
 800eb32:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800eb36:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800eb3a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800eb3e:	4622      	mov	r2, r4
 800eb40:	462b      	mov	r3, r5
 800eb42:	1891      	adds	r1, r2, r2
 800eb44:	65b9      	str	r1, [r7, #88]	@ 0x58
 800eb46:	415b      	adcs	r3, r3
 800eb48:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800eb4a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800eb4e:	4621      	mov	r1, r4
 800eb50:	eb12 0801 	adds.w	r8, r2, r1
 800eb54:	4629      	mov	r1, r5
 800eb56:	eb43 0901 	adc.w	r9, r3, r1
 800eb5a:	f04f 0200 	mov.w	r2, #0
 800eb5e:	f04f 0300 	mov.w	r3, #0
 800eb62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800eb66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800eb6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800eb6e:	4690      	mov	r8, r2
 800eb70:	4699      	mov	r9, r3
 800eb72:	4623      	mov	r3, r4
 800eb74:	eb18 0303 	adds.w	r3, r8, r3
 800eb78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800eb7c:	462b      	mov	r3, r5
 800eb7e:	eb49 0303 	adc.w	r3, r9, r3
 800eb82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800eb86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eb8a:	685b      	ldr	r3, [r3, #4]
 800eb8c:	2200      	movs	r2, #0
 800eb8e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800eb92:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800eb96:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800eb9a:	460b      	mov	r3, r1
 800eb9c:	18db      	adds	r3, r3, r3
 800eb9e:	653b      	str	r3, [r7, #80]	@ 0x50
 800eba0:	4613      	mov	r3, r2
 800eba2:	eb42 0303 	adc.w	r3, r2, r3
 800eba6:	657b      	str	r3, [r7, #84]	@ 0x54
 800eba8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800ebac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800ebb0:	f7f2 f988 	bl	8000ec4 <__aeabi_uldivmod>
 800ebb4:	4602      	mov	r2, r0
 800ebb6:	460b      	mov	r3, r1
 800ebb8:	4b61      	ldr	r3, [pc, #388]	@ (800ed40 <UART_SetConfig+0x2d4>)
 800ebba:	fba3 2302 	umull	r2, r3, r3, r2
 800ebbe:	095b      	lsrs	r3, r3, #5
 800ebc0:	011c      	lsls	r4, r3, #4
 800ebc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ebc6:	2200      	movs	r2, #0
 800ebc8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ebcc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800ebd0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800ebd4:	4642      	mov	r2, r8
 800ebd6:	464b      	mov	r3, r9
 800ebd8:	1891      	adds	r1, r2, r2
 800ebda:	64b9      	str	r1, [r7, #72]	@ 0x48
 800ebdc:	415b      	adcs	r3, r3
 800ebde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ebe0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800ebe4:	4641      	mov	r1, r8
 800ebe6:	eb12 0a01 	adds.w	sl, r2, r1
 800ebea:	4649      	mov	r1, r9
 800ebec:	eb43 0b01 	adc.w	fp, r3, r1
 800ebf0:	f04f 0200 	mov.w	r2, #0
 800ebf4:	f04f 0300 	mov.w	r3, #0
 800ebf8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800ebfc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800ec00:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ec04:	4692      	mov	sl, r2
 800ec06:	469b      	mov	fp, r3
 800ec08:	4643      	mov	r3, r8
 800ec0a:	eb1a 0303 	adds.w	r3, sl, r3
 800ec0e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ec12:	464b      	mov	r3, r9
 800ec14:	eb4b 0303 	adc.w	r3, fp, r3
 800ec18:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800ec1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ec20:	685b      	ldr	r3, [r3, #4]
 800ec22:	2200      	movs	r2, #0
 800ec24:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ec28:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800ec2c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800ec30:	460b      	mov	r3, r1
 800ec32:	18db      	adds	r3, r3, r3
 800ec34:	643b      	str	r3, [r7, #64]	@ 0x40
 800ec36:	4613      	mov	r3, r2
 800ec38:	eb42 0303 	adc.w	r3, r2, r3
 800ec3c:	647b      	str	r3, [r7, #68]	@ 0x44
 800ec3e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800ec42:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800ec46:	f7f2 f93d 	bl	8000ec4 <__aeabi_uldivmod>
 800ec4a:	4602      	mov	r2, r0
 800ec4c:	460b      	mov	r3, r1
 800ec4e:	4611      	mov	r1, r2
 800ec50:	4b3b      	ldr	r3, [pc, #236]	@ (800ed40 <UART_SetConfig+0x2d4>)
 800ec52:	fba3 2301 	umull	r2, r3, r3, r1
 800ec56:	095b      	lsrs	r3, r3, #5
 800ec58:	2264      	movs	r2, #100	@ 0x64
 800ec5a:	fb02 f303 	mul.w	r3, r2, r3
 800ec5e:	1acb      	subs	r3, r1, r3
 800ec60:	00db      	lsls	r3, r3, #3
 800ec62:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800ec66:	4b36      	ldr	r3, [pc, #216]	@ (800ed40 <UART_SetConfig+0x2d4>)
 800ec68:	fba3 2302 	umull	r2, r3, r3, r2
 800ec6c:	095b      	lsrs	r3, r3, #5
 800ec6e:	005b      	lsls	r3, r3, #1
 800ec70:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800ec74:	441c      	add	r4, r3
 800ec76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ec7a:	2200      	movs	r2, #0
 800ec7c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ec80:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800ec84:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800ec88:	4642      	mov	r2, r8
 800ec8a:	464b      	mov	r3, r9
 800ec8c:	1891      	adds	r1, r2, r2
 800ec8e:	63b9      	str	r1, [r7, #56]	@ 0x38
 800ec90:	415b      	adcs	r3, r3
 800ec92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ec94:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800ec98:	4641      	mov	r1, r8
 800ec9a:	1851      	adds	r1, r2, r1
 800ec9c:	6339      	str	r1, [r7, #48]	@ 0x30
 800ec9e:	4649      	mov	r1, r9
 800eca0:	414b      	adcs	r3, r1
 800eca2:	637b      	str	r3, [r7, #52]	@ 0x34
 800eca4:	f04f 0200 	mov.w	r2, #0
 800eca8:	f04f 0300 	mov.w	r3, #0
 800ecac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800ecb0:	4659      	mov	r1, fp
 800ecb2:	00cb      	lsls	r3, r1, #3
 800ecb4:	4651      	mov	r1, sl
 800ecb6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ecba:	4651      	mov	r1, sl
 800ecbc:	00ca      	lsls	r2, r1, #3
 800ecbe:	4610      	mov	r0, r2
 800ecc0:	4619      	mov	r1, r3
 800ecc2:	4603      	mov	r3, r0
 800ecc4:	4642      	mov	r2, r8
 800ecc6:	189b      	adds	r3, r3, r2
 800ecc8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800eccc:	464b      	mov	r3, r9
 800ecce:	460a      	mov	r2, r1
 800ecd0:	eb42 0303 	adc.w	r3, r2, r3
 800ecd4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ecd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ecdc:	685b      	ldr	r3, [r3, #4]
 800ecde:	2200      	movs	r2, #0
 800ece0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ece4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800ece8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800ecec:	460b      	mov	r3, r1
 800ecee:	18db      	adds	r3, r3, r3
 800ecf0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ecf2:	4613      	mov	r3, r2
 800ecf4:	eb42 0303 	adc.w	r3, r2, r3
 800ecf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ecfa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800ecfe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800ed02:	f7f2 f8df 	bl	8000ec4 <__aeabi_uldivmod>
 800ed06:	4602      	mov	r2, r0
 800ed08:	460b      	mov	r3, r1
 800ed0a:	4b0d      	ldr	r3, [pc, #52]	@ (800ed40 <UART_SetConfig+0x2d4>)
 800ed0c:	fba3 1302 	umull	r1, r3, r3, r2
 800ed10:	095b      	lsrs	r3, r3, #5
 800ed12:	2164      	movs	r1, #100	@ 0x64
 800ed14:	fb01 f303 	mul.w	r3, r1, r3
 800ed18:	1ad3      	subs	r3, r2, r3
 800ed1a:	00db      	lsls	r3, r3, #3
 800ed1c:	3332      	adds	r3, #50	@ 0x32
 800ed1e:	4a08      	ldr	r2, [pc, #32]	@ (800ed40 <UART_SetConfig+0x2d4>)
 800ed20:	fba2 2303 	umull	r2, r3, r2, r3
 800ed24:	095b      	lsrs	r3, r3, #5
 800ed26:	f003 0207 	and.w	r2, r3, #7
 800ed2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	4422      	add	r2, r4
 800ed32:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800ed34:	e106      	b.n	800ef44 <UART_SetConfig+0x4d8>
 800ed36:	bf00      	nop
 800ed38:	40011000 	.word	0x40011000
 800ed3c:	40011400 	.word	0x40011400
 800ed40:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ed44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ed48:	2200      	movs	r2, #0
 800ed4a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ed4e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800ed52:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800ed56:	4642      	mov	r2, r8
 800ed58:	464b      	mov	r3, r9
 800ed5a:	1891      	adds	r1, r2, r2
 800ed5c:	6239      	str	r1, [r7, #32]
 800ed5e:	415b      	adcs	r3, r3
 800ed60:	627b      	str	r3, [r7, #36]	@ 0x24
 800ed62:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ed66:	4641      	mov	r1, r8
 800ed68:	1854      	adds	r4, r2, r1
 800ed6a:	4649      	mov	r1, r9
 800ed6c:	eb43 0501 	adc.w	r5, r3, r1
 800ed70:	f04f 0200 	mov.w	r2, #0
 800ed74:	f04f 0300 	mov.w	r3, #0
 800ed78:	00eb      	lsls	r3, r5, #3
 800ed7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ed7e:	00e2      	lsls	r2, r4, #3
 800ed80:	4614      	mov	r4, r2
 800ed82:	461d      	mov	r5, r3
 800ed84:	4643      	mov	r3, r8
 800ed86:	18e3      	adds	r3, r4, r3
 800ed88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ed8c:	464b      	mov	r3, r9
 800ed8e:	eb45 0303 	adc.w	r3, r5, r3
 800ed92:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ed96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ed9a:	685b      	ldr	r3, [r3, #4]
 800ed9c:	2200      	movs	r2, #0
 800ed9e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800eda2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800eda6:	f04f 0200 	mov.w	r2, #0
 800edaa:	f04f 0300 	mov.w	r3, #0
 800edae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800edb2:	4629      	mov	r1, r5
 800edb4:	008b      	lsls	r3, r1, #2
 800edb6:	4621      	mov	r1, r4
 800edb8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800edbc:	4621      	mov	r1, r4
 800edbe:	008a      	lsls	r2, r1, #2
 800edc0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800edc4:	f7f2 f87e 	bl	8000ec4 <__aeabi_uldivmod>
 800edc8:	4602      	mov	r2, r0
 800edca:	460b      	mov	r3, r1
 800edcc:	4b60      	ldr	r3, [pc, #384]	@ (800ef50 <UART_SetConfig+0x4e4>)
 800edce:	fba3 2302 	umull	r2, r3, r3, r2
 800edd2:	095b      	lsrs	r3, r3, #5
 800edd4:	011c      	lsls	r4, r3, #4
 800edd6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800edda:	2200      	movs	r2, #0
 800eddc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ede0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800ede4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800ede8:	4642      	mov	r2, r8
 800edea:	464b      	mov	r3, r9
 800edec:	1891      	adds	r1, r2, r2
 800edee:	61b9      	str	r1, [r7, #24]
 800edf0:	415b      	adcs	r3, r3
 800edf2:	61fb      	str	r3, [r7, #28]
 800edf4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800edf8:	4641      	mov	r1, r8
 800edfa:	1851      	adds	r1, r2, r1
 800edfc:	6139      	str	r1, [r7, #16]
 800edfe:	4649      	mov	r1, r9
 800ee00:	414b      	adcs	r3, r1
 800ee02:	617b      	str	r3, [r7, #20]
 800ee04:	f04f 0200 	mov.w	r2, #0
 800ee08:	f04f 0300 	mov.w	r3, #0
 800ee0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ee10:	4659      	mov	r1, fp
 800ee12:	00cb      	lsls	r3, r1, #3
 800ee14:	4651      	mov	r1, sl
 800ee16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ee1a:	4651      	mov	r1, sl
 800ee1c:	00ca      	lsls	r2, r1, #3
 800ee1e:	4610      	mov	r0, r2
 800ee20:	4619      	mov	r1, r3
 800ee22:	4603      	mov	r3, r0
 800ee24:	4642      	mov	r2, r8
 800ee26:	189b      	adds	r3, r3, r2
 800ee28:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ee2c:	464b      	mov	r3, r9
 800ee2e:	460a      	mov	r2, r1
 800ee30:	eb42 0303 	adc.w	r3, r2, r3
 800ee34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ee38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ee3c:	685b      	ldr	r3, [r3, #4]
 800ee3e:	2200      	movs	r2, #0
 800ee40:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ee42:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800ee44:	f04f 0200 	mov.w	r2, #0
 800ee48:	f04f 0300 	mov.w	r3, #0
 800ee4c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800ee50:	4649      	mov	r1, r9
 800ee52:	008b      	lsls	r3, r1, #2
 800ee54:	4641      	mov	r1, r8
 800ee56:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ee5a:	4641      	mov	r1, r8
 800ee5c:	008a      	lsls	r2, r1, #2
 800ee5e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800ee62:	f7f2 f82f 	bl	8000ec4 <__aeabi_uldivmod>
 800ee66:	4602      	mov	r2, r0
 800ee68:	460b      	mov	r3, r1
 800ee6a:	4611      	mov	r1, r2
 800ee6c:	4b38      	ldr	r3, [pc, #224]	@ (800ef50 <UART_SetConfig+0x4e4>)
 800ee6e:	fba3 2301 	umull	r2, r3, r3, r1
 800ee72:	095b      	lsrs	r3, r3, #5
 800ee74:	2264      	movs	r2, #100	@ 0x64
 800ee76:	fb02 f303 	mul.w	r3, r2, r3
 800ee7a:	1acb      	subs	r3, r1, r3
 800ee7c:	011b      	lsls	r3, r3, #4
 800ee7e:	3332      	adds	r3, #50	@ 0x32
 800ee80:	4a33      	ldr	r2, [pc, #204]	@ (800ef50 <UART_SetConfig+0x4e4>)
 800ee82:	fba2 2303 	umull	r2, r3, r2, r3
 800ee86:	095b      	lsrs	r3, r3, #5
 800ee88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ee8c:	441c      	add	r4, r3
 800ee8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ee92:	2200      	movs	r2, #0
 800ee94:	673b      	str	r3, [r7, #112]	@ 0x70
 800ee96:	677a      	str	r2, [r7, #116]	@ 0x74
 800ee98:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800ee9c:	4642      	mov	r2, r8
 800ee9e:	464b      	mov	r3, r9
 800eea0:	1891      	adds	r1, r2, r2
 800eea2:	60b9      	str	r1, [r7, #8]
 800eea4:	415b      	adcs	r3, r3
 800eea6:	60fb      	str	r3, [r7, #12]
 800eea8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800eeac:	4641      	mov	r1, r8
 800eeae:	1851      	adds	r1, r2, r1
 800eeb0:	6039      	str	r1, [r7, #0]
 800eeb2:	4649      	mov	r1, r9
 800eeb4:	414b      	adcs	r3, r1
 800eeb6:	607b      	str	r3, [r7, #4]
 800eeb8:	f04f 0200 	mov.w	r2, #0
 800eebc:	f04f 0300 	mov.w	r3, #0
 800eec0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800eec4:	4659      	mov	r1, fp
 800eec6:	00cb      	lsls	r3, r1, #3
 800eec8:	4651      	mov	r1, sl
 800eeca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800eece:	4651      	mov	r1, sl
 800eed0:	00ca      	lsls	r2, r1, #3
 800eed2:	4610      	mov	r0, r2
 800eed4:	4619      	mov	r1, r3
 800eed6:	4603      	mov	r3, r0
 800eed8:	4642      	mov	r2, r8
 800eeda:	189b      	adds	r3, r3, r2
 800eedc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800eede:	464b      	mov	r3, r9
 800eee0:	460a      	mov	r2, r1
 800eee2:	eb42 0303 	adc.w	r3, r2, r3
 800eee6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800eee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eeec:	685b      	ldr	r3, [r3, #4]
 800eeee:	2200      	movs	r2, #0
 800eef0:	663b      	str	r3, [r7, #96]	@ 0x60
 800eef2:	667a      	str	r2, [r7, #100]	@ 0x64
 800eef4:	f04f 0200 	mov.w	r2, #0
 800eef8:	f04f 0300 	mov.w	r3, #0
 800eefc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800ef00:	4649      	mov	r1, r9
 800ef02:	008b      	lsls	r3, r1, #2
 800ef04:	4641      	mov	r1, r8
 800ef06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ef0a:	4641      	mov	r1, r8
 800ef0c:	008a      	lsls	r2, r1, #2
 800ef0e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800ef12:	f7f1 ffd7 	bl	8000ec4 <__aeabi_uldivmod>
 800ef16:	4602      	mov	r2, r0
 800ef18:	460b      	mov	r3, r1
 800ef1a:	4b0d      	ldr	r3, [pc, #52]	@ (800ef50 <UART_SetConfig+0x4e4>)
 800ef1c:	fba3 1302 	umull	r1, r3, r3, r2
 800ef20:	095b      	lsrs	r3, r3, #5
 800ef22:	2164      	movs	r1, #100	@ 0x64
 800ef24:	fb01 f303 	mul.w	r3, r1, r3
 800ef28:	1ad3      	subs	r3, r2, r3
 800ef2a:	011b      	lsls	r3, r3, #4
 800ef2c:	3332      	adds	r3, #50	@ 0x32
 800ef2e:	4a08      	ldr	r2, [pc, #32]	@ (800ef50 <UART_SetConfig+0x4e4>)
 800ef30:	fba2 2303 	umull	r2, r3, r2, r3
 800ef34:	095b      	lsrs	r3, r3, #5
 800ef36:	f003 020f 	and.w	r2, r3, #15
 800ef3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	4422      	add	r2, r4
 800ef42:	609a      	str	r2, [r3, #8]
}
 800ef44:	bf00      	nop
 800ef46:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800ef4a:	46bd      	mov	sp, r7
 800ef4c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ef50:	51eb851f 	.word	0x51eb851f

0800ef54 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ef54:	b084      	sub	sp, #16
 800ef56:	b580      	push	{r7, lr}
 800ef58:	b084      	sub	sp, #16
 800ef5a:	af00      	add	r7, sp, #0
 800ef5c:	6078      	str	r0, [r7, #4]
 800ef5e:	f107 001c 	add.w	r0, r7, #28
 800ef62:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ef66:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800ef6a:	2b01      	cmp	r3, #1
 800ef6c:	d123      	bne.n	800efb6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ef72:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	68db      	ldr	r3, [r3, #12]
 800ef7e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800ef82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ef86:	687a      	ldr	r2, [r7, #4]
 800ef88:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	68db      	ldr	r3, [r3, #12]
 800ef8e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800ef96:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ef9a:	2b01      	cmp	r3, #1
 800ef9c:	d105      	bne.n	800efaa <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	68db      	ldr	r3, [r3, #12]
 800efa2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800efaa:	6878      	ldr	r0, [r7, #4]
 800efac:	f001 fae8 	bl	8010580 <USB_CoreReset>
 800efb0:	4603      	mov	r3, r0
 800efb2:	73fb      	strb	r3, [r7, #15]
 800efb4:	e01b      	b.n	800efee <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	68db      	ldr	r3, [r3, #12]
 800efba:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800efc2:	6878      	ldr	r0, [r7, #4]
 800efc4:	f001 fadc 	bl	8010580 <USB_CoreReset>
 800efc8:	4603      	mov	r3, r0
 800efca:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800efcc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d106      	bne.n	800efe2 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800efd8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	639a      	str	r2, [r3, #56]	@ 0x38
 800efe0:	e005      	b.n	800efee <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800efe6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800efee:	7fbb      	ldrb	r3, [r7, #30]
 800eff0:	2b01      	cmp	r3, #1
 800eff2:	d10b      	bne.n	800f00c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	689b      	ldr	r3, [r3, #8]
 800eff8:	f043 0206 	orr.w	r2, r3, #6
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	689b      	ldr	r3, [r3, #8]
 800f004:	f043 0220 	orr.w	r2, r3, #32
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800f00c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f00e:	4618      	mov	r0, r3
 800f010:	3710      	adds	r7, #16
 800f012:	46bd      	mov	sp, r7
 800f014:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f018:	b004      	add	sp, #16
 800f01a:	4770      	bx	lr

0800f01c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800f01c:	b480      	push	{r7}
 800f01e:	b087      	sub	sp, #28
 800f020:	af00      	add	r7, sp, #0
 800f022:	60f8      	str	r0, [r7, #12]
 800f024:	60b9      	str	r1, [r7, #8]
 800f026:	4613      	mov	r3, r2
 800f028:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800f02a:	79fb      	ldrb	r3, [r7, #7]
 800f02c:	2b02      	cmp	r3, #2
 800f02e:	d165      	bne.n	800f0fc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800f030:	68bb      	ldr	r3, [r7, #8]
 800f032:	4a41      	ldr	r2, [pc, #260]	@ (800f138 <USB_SetTurnaroundTime+0x11c>)
 800f034:	4293      	cmp	r3, r2
 800f036:	d906      	bls.n	800f046 <USB_SetTurnaroundTime+0x2a>
 800f038:	68bb      	ldr	r3, [r7, #8]
 800f03a:	4a40      	ldr	r2, [pc, #256]	@ (800f13c <USB_SetTurnaroundTime+0x120>)
 800f03c:	4293      	cmp	r3, r2
 800f03e:	d202      	bcs.n	800f046 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800f040:	230f      	movs	r3, #15
 800f042:	617b      	str	r3, [r7, #20]
 800f044:	e062      	b.n	800f10c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800f046:	68bb      	ldr	r3, [r7, #8]
 800f048:	4a3c      	ldr	r2, [pc, #240]	@ (800f13c <USB_SetTurnaroundTime+0x120>)
 800f04a:	4293      	cmp	r3, r2
 800f04c:	d306      	bcc.n	800f05c <USB_SetTurnaroundTime+0x40>
 800f04e:	68bb      	ldr	r3, [r7, #8]
 800f050:	4a3b      	ldr	r2, [pc, #236]	@ (800f140 <USB_SetTurnaroundTime+0x124>)
 800f052:	4293      	cmp	r3, r2
 800f054:	d202      	bcs.n	800f05c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800f056:	230e      	movs	r3, #14
 800f058:	617b      	str	r3, [r7, #20]
 800f05a:	e057      	b.n	800f10c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800f05c:	68bb      	ldr	r3, [r7, #8]
 800f05e:	4a38      	ldr	r2, [pc, #224]	@ (800f140 <USB_SetTurnaroundTime+0x124>)
 800f060:	4293      	cmp	r3, r2
 800f062:	d306      	bcc.n	800f072 <USB_SetTurnaroundTime+0x56>
 800f064:	68bb      	ldr	r3, [r7, #8]
 800f066:	4a37      	ldr	r2, [pc, #220]	@ (800f144 <USB_SetTurnaroundTime+0x128>)
 800f068:	4293      	cmp	r3, r2
 800f06a:	d202      	bcs.n	800f072 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800f06c:	230d      	movs	r3, #13
 800f06e:	617b      	str	r3, [r7, #20]
 800f070:	e04c      	b.n	800f10c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800f072:	68bb      	ldr	r3, [r7, #8]
 800f074:	4a33      	ldr	r2, [pc, #204]	@ (800f144 <USB_SetTurnaroundTime+0x128>)
 800f076:	4293      	cmp	r3, r2
 800f078:	d306      	bcc.n	800f088 <USB_SetTurnaroundTime+0x6c>
 800f07a:	68bb      	ldr	r3, [r7, #8]
 800f07c:	4a32      	ldr	r2, [pc, #200]	@ (800f148 <USB_SetTurnaroundTime+0x12c>)
 800f07e:	4293      	cmp	r3, r2
 800f080:	d802      	bhi.n	800f088 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800f082:	230c      	movs	r3, #12
 800f084:	617b      	str	r3, [r7, #20]
 800f086:	e041      	b.n	800f10c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800f088:	68bb      	ldr	r3, [r7, #8]
 800f08a:	4a2f      	ldr	r2, [pc, #188]	@ (800f148 <USB_SetTurnaroundTime+0x12c>)
 800f08c:	4293      	cmp	r3, r2
 800f08e:	d906      	bls.n	800f09e <USB_SetTurnaroundTime+0x82>
 800f090:	68bb      	ldr	r3, [r7, #8]
 800f092:	4a2e      	ldr	r2, [pc, #184]	@ (800f14c <USB_SetTurnaroundTime+0x130>)
 800f094:	4293      	cmp	r3, r2
 800f096:	d802      	bhi.n	800f09e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800f098:	230b      	movs	r3, #11
 800f09a:	617b      	str	r3, [r7, #20]
 800f09c:	e036      	b.n	800f10c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800f09e:	68bb      	ldr	r3, [r7, #8]
 800f0a0:	4a2a      	ldr	r2, [pc, #168]	@ (800f14c <USB_SetTurnaroundTime+0x130>)
 800f0a2:	4293      	cmp	r3, r2
 800f0a4:	d906      	bls.n	800f0b4 <USB_SetTurnaroundTime+0x98>
 800f0a6:	68bb      	ldr	r3, [r7, #8]
 800f0a8:	4a29      	ldr	r2, [pc, #164]	@ (800f150 <USB_SetTurnaroundTime+0x134>)
 800f0aa:	4293      	cmp	r3, r2
 800f0ac:	d802      	bhi.n	800f0b4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800f0ae:	230a      	movs	r3, #10
 800f0b0:	617b      	str	r3, [r7, #20]
 800f0b2:	e02b      	b.n	800f10c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800f0b4:	68bb      	ldr	r3, [r7, #8]
 800f0b6:	4a26      	ldr	r2, [pc, #152]	@ (800f150 <USB_SetTurnaroundTime+0x134>)
 800f0b8:	4293      	cmp	r3, r2
 800f0ba:	d906      	bls.n	800f0ca <USB_SetTurnaroundTime+0xae>
 800f0bc:	68bb      	ldr	r3, [r7, #8]
 800f0be:	4a25      	ldr	r2, [pc, #148]	@ (800f154 <USB_SetTurnaroundTime+0x138>)
 800f0c0:	4293      	cmp	r3, r2
 800f0c2:	d202      	bcs.n	800f0ca <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800f0c4:	2309      	movs	r3, #9
 800f0c6:	617b      	str	r3, [r7, #20]
 800f0c8:	e020      	b.n	800f10c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800f0ca:	68bb      	ldr	r3, [r7, #8]
 800f0cc:	4a21      	ldr	r2, [pc, #132]	@ (800f154 <USB_SetTurnaroundTime+0x138>)
 800f0ce:	4293      	cmp	r3, r2
 800f0d0:	d306      	bcc.n	800f0e0 <USB_SetTurnaroundTime+0xc4>
 800f0d2:	68bb      	ldr	r3, [r7, #8]
 800f0d4:	4a20      	ldr	r2, [pc, #128]	@ (800f158 <USB_SetTurnaroundTime+0x13c>)
 800f0d6:	4293      	cmp	r3, r2
 800f0d8:	d802      	bhi.n	800f0e0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800f0da:	2308      	movs	r3, #8
 800f0dc:	617b      	str	r3, [r7, #20]
 800f0de:	e015      	b.n	800f10c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800f0e0:	68bb      	ldr	r3, [r7, #8]
 800f0e2:	4a1d      	ldr	r2, [pc, #116]	@ (800f158 <USB_SetTurnaroundTime+0x13c>)
 800f0e4:	4293      	cmp	r3, r2
 800f0e6:	d906      	bls.n	800f0f6 <USB_SetTurnaroundTime+0xda>
 800f0e8:	68bb      	ldr	r3, [r7, #8]
 800f0ea:	4a1c      	ldr	r2, [pc, #112]	@ (800f15c <USB_SetTurnaroundTime+0x140>)
 800f0ec:	4293      	cmp	r3, r2
 800f0ee:	d202      	bcs.n	800f0f6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800f0f0:	2307      	movs	r3, #7
 800f0f2:	617b      	str	r3, [r7, #20]
 800f0f4:	e00a      	b.n	800f10c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800f0f6:	2306      	movs	r3, #6
 800f0f8:	617b      	str	r3, [r7, #20]
 800f0fa:	e007      	b.n	800f10c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800f0fc:	79fb      	ldrb	r3, [r7, #7]
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d102      	bne.n	800f108 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800f102:	2309      	movs	r3, #9
 800f104:	617b      	str	r3, [r7, #20]
 800f106:	e001      	b.n	800f10c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800f108:	2309      	movs	r3, #9
 800f10a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	68db      	ldr	r3, [r3, #12]
 800f110:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800f114:	68fb      	ldr	r3, [r7, #12]
 800f116:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	68da      	ldr	r2, [r3, #12]
 800f11c:	697b      	ldr	r3, [r7, #20]
 800f11e:	029b      	lsls	r3, r3, #10
 800f120:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800f124:	431a      	orrs	r2, r3
 800f126:	68fb      	ldr	r3, [r7, #12]
 800f128:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800f12a:	2300      	movs	r3, #0
}
 800f12c:	4618      	mov	r0, r3
 800f12e:	371c      	adds	r7, #28
 800f130:	46bd      	mov	sp, r7
 800f132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f136:	4770      	bx	lr
 800f138:	00d8acbf 	.word	0x00d8acbf
 800f13c:	00e4e1c0 	.word	0x00e4e1c0
 800f140:	00f42400 	.word	0x00f42400
 800f144:	01067380 	.word	0x01067380
 800f148:	011a499f 	.word	0x011a499f
 800f14c:	01312cff 	.word	0x01312cff
 800f150:	014ca43f 	.word	0x014ca43f
 800f154:	016e3600 	.word	0x016e3600
 800f158:	01a6ab1f 	.word	0x01a6ab1f
 800f15c:	01e84800 	.word	0x01e84800

0800f160 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f160:	b480      	push	{r7}
 800f162:	b083      	sub	sp, #12
 800f164:	af00      	add	r7, sp, #0
 800f166:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	689b      	ldr	r3, [r3, #8]
 800f16c:	f043 0201 	orr.w	r2, r3, #1
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f174:	2300      	movs	r3, #0
}
 800f176:	4618      	mov	r0, r3
 800f178:	370c      	adds	r7, #12
 800f17a:	46bd      	mov	sp, r7
 800f17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f180:	4770      	bx	lr

0800f182 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f182:	b480      	push	{r7}
 800f184:	b083      	sub	sp, #12
 800f186:	af00      	add	r7, sp, #0
 800f188:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	689b      	ldr	r3, [r3, #8]
 800f18e:	f023 0201 	bic.w	r2, r3, #1
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f196:	2300      	movs	r3, #0
}
 800f198:	4618      	mov	r0, r3
 800f19a:	370c      	adds	r7, #12
 800f19c:	46bd      	mov	sp, r7
 800f19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1a2:	4770      	bx	lr

0800f1a4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800f1a4:	b580      	push	{r7, lr}
 800f1a6:	b084      	sub	sp, #16
 800f1a8:	af00      	add	r7, sp, #0
 800f1aa:	6078      	str	r0, [r7, #4]
 800f1ac:	460b      	mov	r3, r1
 800f1ae:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800f1b0:	2300      	movs	r3, #0
 800f1b2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	68db      	ldr	r3, [r3, #12]
 800f1b8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800f1c0:	78fb      	ldrb	r3, [r7, #3]
 800f1c2:	2b01      	cmp	r3, #1
 800f1c4:	d115      	bne.n	800f1f2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	68db      	ldr	r3, [r3, #12]
 800f1ca:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800f1d2:	200a      	movs	r0, #10
 800f1d4:	f7f7 fb7e 	bl	80068d4 <HAL_Delay>
      ms += 10U;
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	330a      	adds	r3, #10
 800f1dc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800f1de:	6878      	ldr	r0, [r7, #4]
 800f1e0:	f001 f93f 	bl	8010462 <USB_GetMode>
 800f1e4:	4603      	mov	r3, r0
 800f1e6:	2b01      	cmp	r3, #1
 800f1e8:	d01e      	beq.n	800f228 <USB_SetCurrentMode+0x84>
 800f1ea:	68fb      	ldr	r3, [r7, #12]
 800f1ec:	2bc7      	cmp	r3, #199	@ 0xc7
 800f1ee:	d9f0      	bls.n	800f1d2 <USB_SetCurrentMode+0x2e>
 800f1f0:	e01a      	b.n	800f228 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800f1f2:	78fb      	ldrb	r3, [r7, #3]
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d115      	bne.n	800f224 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	68db      	ldr	r3, [r3, #12]
 800f1fc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800f204:	200a      	movs	r0, #10
 800f206:	f7f7 fb65 	bl	80068d4 <HAL_Delay>
      ms += 10U;
 800f20a:	68fb      	ldr	r3, [r7, #12]
 800f20c:	330a      	adds	r3, #10
 800f20e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800f210:	6878      	ldr	r0, [r7, #4]
 800f212:	f001 f926 	bl	8010462 <USB_GetMode>
 800f216:	4603      	mov	r3, r0
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d005      	beq.n	800f228 <USB_SetCurrentMode+0x84>
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	2bc7      	cmp	r3, #199	@ 0xc7
 800f220:	d9f0      	bls.n	800f204 <USB_SetCurrentMode+0x60>
 800f222:	e001      	b.n	800f228 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800f224:	2301      	movs	r3, #1
 800f226:	e005      	b.n	800f234 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800f228:	68fb      	ldr	r3, [r7, #12]
 800f22a:	2bc8      	cmp	r3, #200	@ 0xc8
 800f22c:	d101      	bne.n	800f232 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800f22e:	2301      	movs	r3, #1
 800f230:	e000      	b.n	800f234 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800f232:	2300      	movs	r3, #0
}
 800f234:	4618      	mov	r0, r3
 800f236:	3710      	adds	r7, #16
 800f238:	46bd      	mov	sp, r7
 800f23a:	bd80      	pop	{r7, pc}

0800f23c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f23c:	b084      	sub	sp, #16
 800f23e:	b580      	push	{r7, lr}
 800f240:	b086      	sub	sp, #24
 800f242:	af00      	add	r7, sp, #0
 800f244:	6078      	str	r0, [r7, #4]
 800f246:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800f24a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800f24e:	2300      	movs	r3, #0
 800f250:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800f256:	2300      	movs	r3, #0
 800f258:	613b      	str	r3, [r7, #16]
 800f25a:	e009      	b.n	800f270 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800f25c:	687a      	ldr	r2, [r7, #4]
 800f25e:	693b      	ldr	r3, [r7, #16]
 800f260:	3340      	adds	r3, #64	@ 0x40
 800f262:	009b      	lsls	r3, r3, #2
 800f264:	4413      	add	r3, r2
 800f266:	2200      	movs	r2, #0
 800f268:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800f26a:	693b      	ldr	r3, [r7, #16]
 800f26c:	3301      	adds	r3, #1
 800f26e:	613b      	str	r3, [r7, #16]
 800f270:	693b      	ldr	r3, [r7, #16]
 800f272:	2b0e      	cmp	r3, #14
 800f274:	d9f2      	bls.n	800f25c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800f276:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d11c      	bne.n	800f2b8 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f284:	685b      	ldr	r3, [r3, #4]
 800f286:	68fa      	ldr	r2, [r7, #12]
 800f288:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f28c:	f043 0302 	orr.w	r3, r3, #2
 800f290:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f296:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f2a2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f2ae:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	639a      	str	r2, [r3, #56]	@ 0x38
 800f2b6:	e00b      	b.n	800f2d0 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f2bc:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f2c8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800f2d0:	68fb      	ldr	r3, [r7, #12]
 800f2d2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f2d6:	461a      	mov	r2, r3
 800f2d8:	2300      	movs	r3, #0
 800f2da:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f2dc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800f2e0:	2b01      	cmp	r3, #1
 800f2e2:	d10d      	bne.n	800f300 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800f2e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	d104      	bne.n	800f2f6 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800f2ec:	2100      	movs	r1, #0
 800f2ee:	6878      	ldr	r0, [r7, #4]
 800f2f0:	f000 f968 	bl	800f5c4 <USB_SetDevSpeed>
 800f2f4:	e008      	b.n	800f308 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800f2f6:	2101      	movs	r1, #1
 800f2f8:	6878      	ldr	r0, [r7, #4]
 800f2fa:	f000 f963 	bl	800f5c4 <USB_SetDevSpeed>
 800f2fe:	e003      	b.n	800f308 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800f300:	2103      	movs	r1, #3
 800f302:	6878      	ldr	r0, [r7, #4]
 800f304:	f000 f95e 	bl	800f5c4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800f308:	2110      	movs	r1, #16
 800f30a:	6878      	ldr	r0, [r7, #4]
 800f30c:	f000 f8fa 	bl	800f504 <USB_FlushTxFifo>
 800f310:	4603      	mov	r3, r0
 800f312:	2b00      	cmp	r3, #0
 800f314:	d001      	beq.n	800f31a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800f316:	2301      	movs	r3, #1
 800f318:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800f31a:	6878      	ldr	r0, [r7, #4]
 800f31c:	f000 f924 	bl	800f568 <USB_FlushRxFifo>
 800f320:	4603      	mov	r3, r0
 800f322:	2b00      	cmp	r3, #0
 800f324:	d001      	beq.n	800f32a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800f326:	2301      	movs	r3, #1
 800f328:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800f32a:	68fb      	ldr	r3, [r7, #12]
 800f32c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f330:	461a      	mov	r2, r3
 800f332:	2300      	movs	r3, #0
 800f334:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800f336:	68fb      	ldr	r3, [r7, #12]
 800f338:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f33c:	461a      	mov	r2, r3
 800f33e:	2300      	movs	r3, #0
 800f340:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f348:	461a      	mov	r2, r3
 800f34a:	2300      	movs	r3, #0
 800f34c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f34e:	2300      	movs	r3, #0
 800f350:	613b      	str	r3, [r7, #16]
 800f352:	e043      	b.n	800f3dc <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f354:	693b      	ldr	r3, [r7, #16]
 800f356:	015a      	lsls	r2, r3, #5
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	4413      	add	r3, r2
 800f35c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f366:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f36a:	d118      	bne.n	800f39e <USB_DevInit+0x162>
    {
      if (i == 0U)
 800f36c:	693b      	ldr	r3, [r7, #16]
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d10a      	bne.n	800f388 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800f372:	693b      	ldr	r3, [r7, #16]
 800f374:	015a      	lsls	r2, r3, #5
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	4413      	add	r3, r2
 800f37a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f37e:	461a      	mov	r2, r3
 800f380:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800f384:	6013      	str	r3, [r2, #0]
 800f386:	e013      	b.n	800f3b0 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800f388:	693b      	ldr	r3, [r7, #16]
 800f38a:	015a      	lsls	r2, r3, #5
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	4413      	add	r3, r2
 800f390:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f394:	461a      	mov	r2, r3
 800f396:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800f39a:	6013      	str	r3, [r2, #0]
 800f39c:	e008      	b.n	800f3b0 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800f39e:	693b      	ldr	r3, [r7, #16]
 800f3a0:	015a      	lsls	r2, r3, #5
 800f3a2:	68fb      	ldr	r3, [r7, #12]
 800f3a4:	4413      	add	r3, r2
 800f3a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f3aa:	461a      	mov	r2, r3
 800f3ac:	2300      	movs	r3, #0
 800f3ae:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800f3b0:	693b      	ldr	r3, [r7, #16]
 800f3b2:	015a      	lsls	r2, r3, #5
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	4413      	add	r3, r2
 800f3b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f3bc:	461a      	mov	r2, r3
 800f3be:	2300      	movs	r3, #0
 800f3c0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800f3c2:	693b      	ldr	r3, [r7, #16]
 800f3c4:	015a      	lsls	r2, r3, #5
 800f3c6:	68fb      	ldr	r3, [r7, #12]
 800f3c8:	4413      	add	r3, r2
 800f3ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f3ce:	461a      	mov	r2, r3
 800f3d0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800f3d4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f3d6:	693b      	ldr	r3, [r7, #16]
 800f3d8:	3301      	adds	r3, #1
 800f3da:	613b      	str	r3, [r7, #16]
 800f3dc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f3e0:	461a      	mov	r2, r3
 800f3e2:	693b      	ldr	r3, [r7, #16]
 800f3e4:	4293      	cmp	r3, r2
 800f3e6:	d3b5      	bcc.n	800f354 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f3e8:	2300      	movs	r3, #0
 800f3ea:	613b      	str	r3, [r7, #16]
 800f3ec:	e043      	b.n	800f476 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f3ee:	693b      	ldr	r3, [r7, #16]
 800f3f0:	015a      	lsls	r2, r3, #5
 800f3f2:	68fb      	ldr	r3, [r7, #12]
 800f3f4:	4413      	add	r3, r2
 800f3f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f400:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f404:	d118      	bne.n	800f438 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800f406:	693b      	ldr	r3, [r7, #16]
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d10a      	bne.n	800f422 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800f40c:	693b      	ldr	r3, [r7, #16]
 800f40e:	015a      	lsls	r2, r3, #5
 800f410:	68fb      	ldr	r3, [r7, #12]
 800f412:	4413      	add	r3, r2
 800f414:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f418:	461a      	mov	r2, r3
 800f41a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800f41e:	6013      	str	r3, [r2, #0]
 800f420:	e013      	b.n	800f44a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800f422:	693b      	ldr	r3, [r7, #16]
 800f424:	015a      	lsls	r2, r3, #5
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	4413      	add	r3, r2
 800f42a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f42e:	461a      	mov	r2, r3
 800f430:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800f434:	6013      	str	r3, [r2, #0]
 800f436:	e008      	b.n	800f44a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800f438:	693b      	ldr	r3, [r7, #16]
 800f43a:	015a      	lsls	r2, r3, #5
 800f43c:	68fb      	ldr	r3, [r7, #12]
 800f43e:	4413      	add	r3, r2
 800f440:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f444:	461a      	mov	r2, r3
 800f446:	2300      	movs	r3, #0
 800f448:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800f44a:	693b      	ldr	r3, [r7, #16]
 800f44c:	015a      	lsls	r2, r3, #5
 800f44e:	68fb      	ldr	r3, [r7, #12]
 800f450:	4413      	add	r3, r2
 800f452:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f456:	461a      	mov	r2, r3
 800f458:	2300      	movs	r3, #0
 800f45a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800f45c:	693b      	ldr	r3, [r7, #16]
 800f45e:	015a      	lsls	r2, r3, #5
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	4413      	add	r3, r2
 800f464:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f468:	461a      	mov	r2, r3
 800f46a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800f46e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f470:	693b      	ldr	r3, [r7, #16]
 800f472:	3301      	adds	r3, #1
 800f474:	613b      	str	r3, [r7, #16]
 800f476:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f47a:	461a      	mov	r2, r3
 800f47c:	693b      	ldr	r3, [r7, #16]
 800f47e:	4293      	cmp	r3, r2
 800f480:	d3b5      	bcc.n	800f3ee <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800f482:	68fb      	ldr	r3, [r7, #12]
 800f484:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f488:	691b      	ldr	r3, [r3, #16]
 800f48a:	68fa      	ldr	r2, [r7, #12]
 800f48c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f490:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f494:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	2200      	movs	r2, #0
 800f49a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800f4a2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800f4a4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d105      	bne.n	800f4b8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	699b      	ldr	r3, [r3, #24]
 800f4b0:	f043 0210 	orr.w	r2, r3, #16
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	699a      	ldr	r2, [r3, #24]
 800f4bc:	4b10      	ldr	r3, [pc, #64]	@ (800f500 <USB_DevInit+0x2c4>)
 800f4be:	4313      	orrs	r3, r2
 800f4c0:	687a      	ldr	r2, [r7, #4]
 800f4c2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800f4c4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d005      	beq.n	800f4d8 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	699b      	ldr	r3, [r3, #24]
 800f4d0:	f043 0208 	orr.w	r2, r3, #8
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800f4d8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800f4dc:	2b01      	cmp	r3, #1
 800f4de:	d107      	bne.n	800f4f0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	699b      	ldr	r3, [r3, #24]
 800f4e4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f4e8:	f043 0304 	orr.w	r3, r3, #4
 800f4ec:	687a      	ldr	r2, [r7, #4]
 800f4ee:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800f4f0:	7dfb      	ldrb	r3, [r7, #23]
}
 800f4f2:	4618      	mov	r0, r3
 800f4f4:	3718      	adds	r7, #24
 800f4f6:	46bd      	mov	sp, r7
 800f4f8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f4fc:	b004      	add	sp, #16
 800f4fe:	4770      	bx	lr
 800f500:	803c3800 	.word	0x803c3800

0800f504 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800f504:	b480      	push	{r7}
 800f506:	b085      	sub	sp, #20
 800f508:	af00      	add	r7, sp, #0
 800f50a:	6078      	str	r0, [r7, #4]
 800f50c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800f50e:	2300      	movs	r3, #0
 800f510:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f512:	68fb      	ldr	r3, [r7, #12]
 800f514:	3301      	adds	r3, #1
 800f516:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f518:	68fb      	ldr	r3, [r7, #12]
 800f51a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f51e:	d901      	bls.n	800f524 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800f520:	2303      	movs	r3, #3
 800f522:	e01b      	b.n	800f55c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	691b      	ldr	r3, [r3, #16]
 800f528:	2b00      	cmp	r3, #0
 800f52a:	daf2      	bge.n	800f512 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800f52c:	2300      	movs	r3, #0
 800f52e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f530:	683b      	ldr	r3, [r7, #0]
 800f532:	019b      	lsls	r3, r3, #6
 800f534:	f043 0220 	orr.w	r2, r3, #32
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f53c:	68fb      	ldr	r3, [r7, #12]
 800f53e:	3301      	adds	r3, #1
 800f540:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f542:	68fb      	ldr	r3, [r7, #12]
 800f544:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f548:	d901      	bls.n	800f54e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800f54a:	2303      	movs	r3, #3
 800f54c:	e006      	b.n	800f55c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	691b      	ldr	r3, [r3, #16]
 800f552:	f003 0320 	and.w	r3, r3, #32
 800f556:	2b20      	cmp	r3, #32
 800f558:	d0f0      	beq.n	800f53c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800f55a:	2300      	movs	r3, #0
}
 800f55c:	4618      	mov	r0, r3
 800f55e:	3714      	adds	r7, #20
 800f560:	46bd      	mov	sp, r7
 800f562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f566:	4770      	bx	lr

0800f568 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800f568:	b480      	push	{r7}
 800f56a:	b085      	sub	sp, #20
 800f56c:	af00      	add	r7, sp, #0
 800f56e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f570:	2300      	movs	r3, #0
 800f572:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f574:	68fb      	ldr	r3, [r7, #12]
 800f576:	3301      	adds	r3, #1
 800f578:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f580:	d901      	bls.n	800f586 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800f582:	2303      	movs	r3, #3
 800f584:	e018      	b.n	800f5b8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	691b      	ldr	r3, [r3, #16]
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	daf2      	bge.n	800f574 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800f58e:	2300      	movs	r3, #0
 800f590:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	2210      	movs	r2, #16
 800f596:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f598:	68fb      	ldr	r3, [r7, #12]
 800f59a:	3301      	adds	r3, #1
 800f59c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f59e:	68fb      	ldr	r3, [r7, #12]
 800f5a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f5a4:	d901      	bls.n	800f5aa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800f5a6:	2303      	movs	r3, #3
 800f5a8:	e006      	b.n	800f5b8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	691b      	ldr	r3, [r3, #16]
 800f5ae:	f003 0310 	and.w	r3, r3, #16
 800f5b2:	2b10      	cmp	r3, #16
 800f5b4:	d0f0      	beq.n	800f598 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800f5b6:	2300      	movs	r3, #0
}
 800f5b8:	4618      	mov	r0, r3
 800f5ba:	3714      	adds	r7, #20
 800f5bc:	46bd      	mov	sp, r7
 800f5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5c2:	4770      	bx	lr

0800f5c4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800f5c4:	b480      	push	{r7}
 800f5c6:	b085      	sub	sp, #20
 800f5c8:	af00      	add	r7, sp, #0
 800f5ca:	6078      	str	r0, [r7, #4]
 800f5cc:	460b      	mov	r3, r1
 800f5ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f5da:	681a      	ldr	r2, [r3, #0]
 800f5dc:	78fb      	ldrb	r3, [r7, #3]
 800f5de:	68f9      	ldr	r1, [r7, #12]
 800f5e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f5e4:	4313      	orrs	r3, r2
 800f5e6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800f5e8:	2300      	movs	r3, #0
}
 800f5ea:	4618      	mov	r0, r3
 800f5ec:	3714      	adds	r7, #20
 800f5ee:	46bd      	mov	sp, r7
 800f5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5f4:	4770      	bx	lr

0800f5f6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800f5f6:	b480      	push	{r7}
 800f5f8:	b087      	sub	sp, #28
 800f5fa:	af00      	add	r7, sp, #0
 800f5fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800f602:	693b      	ldr	r3, [r7, #16]
 800f604:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f608:	689b      	ldr	r3, [r3, #8]
 800f60a:	f003 0306 	and.w	r3, r3, #6
 800f60e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800f610:	68fb      	ldr	r3, [r7, #12]
 800f612:	2b00      	cmp	r3, #0
 800f614:	d102      	bne.n	800f61c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800f616:	2300      	movs	r3, #0
 800f618:	75fb      	strb	r3, [r7, #23]
 800f61a:	e00a      	b.n	800f632 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800f61c:	68fb      	ldr	r3, [r7, #12]
 800f61e:	2b02      	cmp	r3, #2
 800f620:	d002      	beq.n	800f628 <USB_GetDevSpeed+0x32>
 800f622:	68fb      	ldr	r3, [r7, #12]
 800f624:	2b06      	cmp	r3, #6
 800f626:	d102      	bne.n	800f62e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800f628:	2302      	movs	r3, #2
 800f62a:	75fb      	strb	r3, [r7, #23]
 800f62c:	e001      	b.n	800f632 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800f62e:	230f      	movs	r3, #15
 800f630:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800f632:	7dfb      	ldrb	r3, [r7, #23]
}
 800f634:	4618      	mov	r0, r3
 800f636:	371c      	adds	r7, #28
 800f638:	46bd      	mov	sp, r7
 800f63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f63e:	4770      	bx	lr

0800f640 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800f640:	b480      	push	{r7}
 800f642:	b085      	sub	sp, #20
 800f644:	af00      	add	r7, sp, #0
 800f646:	6078      	str	r0, [r7, #4]
 800f648:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f64e:	683b      	ldr	r3, [r7, #0]
 800f650:	781b      	ldrb	r3, [r3, #0]
 800f652:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f654:	683b      	ldr	r3, [r7, #0]
 800f656:	785b      	ldrb	r3, [r3, #1]
 800f658:	2b01      	cmp	r3, #1
 800f65a:	d13a      	bne.n	800f6d2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800f65c:	68fb      	ldr	r3, [r7, #12]
 800f65e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f662:	69da      	ldr	r2, [r3, #28]
 800f664:	683b      	ldr	r3, [r7, #0]
 800f666:	781b      	ldrb	r3, [r3, #0]
 800f668:	f003 030f 	and.w	r3, r3, #15
 800f66c:	2101      	movs	r1, #1
 800f66e:	fa01 f303 	lsl.w	r3, r1, r3
 800f672:	b29b      	uxth	r3, r3
 800f674:	68f9      	ldr	r1, [r7, #12]
 800f676:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f67a:	4313      	orrs	r3, r2
 800f67c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800f67e:	68bb      	ldr	r3, [r7, #8]
 800f680:	015a      	lsls	r2, r3, #5
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	4413      	add	r3, r2
 800f686:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800f690:	2b00      	cmp	r3, #0
 800f692:	d155      	bne.n	800f740 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f694:	68bb      	ldr	r3, [r7, #8]
 800f696:	015a      	lsls	r2, r3, #5
 800f698:	68fb      	ldr	r3, [r7, #12]
 800f69a:	4413      	add	r3, r2
 800f69c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f6a0:	681a      	ldr	r2, [r3, #0]
 800f6a2:	683b      	ldr	r3, [r7, #0]
 800f6a4:	689b      	ldr	r3, [r3, #8]
 800f6a6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800f6aa:	683b      	ldr	r3, [r7, #0]
 800f6ac:	791b      	ldrb	r3, [r3, #4]
 800f6ae:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f6b0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800f6b2:	68bb      	ldr	r3, [r7, #8]
 800f6b4:	059b      	lsls	r3, r3, #22
 800f6b6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f6b8:	4313      	orrs	r3, r2
 800f6ba:	68ba      	ldr	r2, [r7, #8]
 800f6bc:	0151      	lsls	r1, r2, #5
 800f6be:	68fa      	ldr	r2, [r7, #12]
 800f6c0:	440a      	add	r2, r1
 800f6c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f6c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f6ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f6ce:	6013      	str	r3, [r2, #0]
 800f6d0:	e036      	b.n	800f740 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f6d8:	69da      	ldr	r2, [r3, #28]
 800f6da:	683b      	ldr	r3, [r7, #0]
 800f6dc:	781b      	ldrb	r3, [r3, #0]
 800f6de:	f003 030f 	and.w	r3, r3, #15
 800f6e2:	2101      	movs	r1, #1
 800f6e4:	fa01 f303 	lsl.w	r3, r1, r3
 800f6e8:	041b      	lsls	r3, r3, #16
 800f6ea:	68f9      	ldr	r1, [r7, #12]
 800f6ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f6f0:	4313      	orrs	r3, r2
 800f6f2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800f6f4:	68bb      	ldr	r3, [r7, #8]
 800f6f6:	015a      	lsls	r2, r3, #5
 800f6f8:	68fb      	ldr	r3, [r7, #12]
 800f6fa:	4413      	add	r3, r2
 800f6fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800f706:	2b00      	cmp	r3, #0
 800f708:	d11a      	bne.n	800f740 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800f70a:	68bb      	ldr	r3, [r7, #8]
 800f70c:	015a      	lsls	r2, r3, #5
 800f70e:	68fb      	ldr	r3, [r7, #12]
 800f710:	4413      	add	r3, r2
 800f712:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f716:	681a      	ldr	r2, [r3, #0]
 800f718:	683b      	ldr	r3, [r7, #0]
 800f71a:	689b      	ldr	r3, [r3, #8]
 800f71c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800f720:	683b      	ldr	r3, [r7, #0]
 800f722:	791b      	ldrb	r3, [r3, #4]
 800f724:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800f726:	430b      	orrs	r3, r1
 800f728:	4313      	orrs	r3, r2
 800f72a:	68ba      	ldr	r2, [r7, #8]
 800f72c:	0151      	lsls	r1, r2, #5
 800f72e:	68fa      	ldr	r2, [r7, #12]
 800f730:	440a      	add	r2, r1
 800f732:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f736:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f73a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f73e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800f740:	2300      	movs	r3, #0
}
 800f742:	4618      	mov	r0, r3
 800f744:	3714      	adds	r7, #20
 800f746:	46bd      	mov	sp, r7
 800f748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f74c:	4770      	bx	lr
	...

0800f750 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800f750:	b480      	push	{r7}
 800f752:	b085      	sub	sp, #20
 800f754:	af00      	add	r7, sp, #0
 800f756:	6078      	str	r0, [r7, #4]
 800f758:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f75e:	683b      	ldr	r3, [r7, #0]
 800f760:	781b      	ldrb	r3, [r3, #0]
 800f762:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800f764:	683b      	ldr	r3, [r7, #0]
 800f766:	785b      	ldrb	r3, [r3, #1]
 800f768:	2b01      	cmp	r3, #1
 800f76a:	d161      	bne.n	800f830 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f76c:	68bb      	ldr	r3, [r7, #8]
 800f76e:	015a      	lsls	r2, r3, #5
 800f770:	68fb      	ldr	r3, [r7, #12]
 800f772:	4413      	add	r3, r2
 800f774:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f77e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f782:	d11f      	bne.n	800f7c4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800f784:	68bb      	ldr	r3, [r7, #8]
 800f786:	015a      	lsls	r2, r3, #5
 800f788:	68fb      	ldr	r3, [r7, #12]
 800f78a:	4413      	add	r3, r2
 800f78c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	68ba      	ldr	r2, [r7, #8]
 800f794:	0151      	lsls	r1, r2, #5
 800f796:	68fa      	ldr	r2, [r7, #12]
 800f798:	440a      	add	r2, r1
 800f79a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f79e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800f7a2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800f7a4:	68bb      	ldr	r3, [r7, #8]
 800f7a6:	015a      	lsls	r2, r3, #5
 800f7a8:	68fb      	ldr	r3, [r7, #12]
 800f7aa:	4413      	add	r3, r2
 800f7ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	68ba      	ldr	r2, [r7, #8]
 800f7b4:	0151      	lsls	r1, r2, #5
 800f7b6:	68fa      	ldr	r2, [r7, #12]
 800f7b8:	440a      	add	r2, r1
 800f7ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f7be:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f7c2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f7c4:	68fb      	ldr	r3, [r7, #12]
 800f7c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f7ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f7cc:	683b      	ldr	r3, [r7, #0]
 800f7ce:	781b      	ldrb	r3, [r3, #0]
 800f7d0:	f003 030f 	and.w	r3, r3, #15
 800f7d4:	2101      	movs	r1, #1
 800f7d6:	fa01 f303 	lsl.w	r3, r1, r3
 800f7da:	b29b      	uxth	r3, r3
 800f7dc:	43db      	mvns	r3, r3
 800f7de:	68f9      	ldr	r1, [r7, #12]
 800f7e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f7e4:	4013      	ands	r3, r2
 800f7e6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f7e8:	68fb      	ldr	r3, [r7, #12]
 800f7ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f7ee:	69da      	ldr	r2, [r3, #28]
 800f7f0:	683b      	ldr	r3, [r7, #0]
 800f7f2:	781b      	ldrb	r3, [r3, #0]
 800f7f4:	f003 030f 	and.w	r3, r3, #15
 800f7f8:	2101      	movs	r1, #1
 800f7fa:	fa01 f303 	lsl.w	r3, r1, r3
 800f7fe:	b29b      	uxth	r3, r3
 800f800:	43db      	mvns	r3, r3
 800f802:	68f9      	ldr	r1, [r7, #12]
 800f804:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f808:	4013      	ands	r3, r2
 800f80a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800f80c:	68bb      	ldr	r3, [r7, #8]
 800f80e:	015a      	lsls	r2, r3, #5
 800f810:	68fb      	ldr	r3, [r7, #12]
 800f812:	4413      	add	r3, r2
 800f814:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f818:	681a      	ldr	r2, [r3, #0]
 800f81a:	68bb      	ldr	r3, [r7, #8]
 800f81c:	0159      	lsls	r1, r3, #5
 800f81e:	68fb      	ldr	r3, [r7, #12]
 800f820:	440b      	add	r3, r1
 800f822:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f826:	4619      	mov	r1, r3
 800f828:	4b35      	ldr	r3, [pc, #212]	@ (800f900 <USB_DeactivateEndpoint+0x1b0>)
 800f82a:	4013      	ands	r3, r2
 800f82c:	600b      	str	r3, [r1, #0]
 800f82e:	e060      	b.n	800f8f2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f830:	68bb      	ldr	r3, [r7, #8]
 800f832:	015a      	lsls	r2, r3, #5
 800f834:	68fb      	ldr	r3, [r7, #12]
 800f836:	4413      	add	r3, r2
 800f838:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f83c:	681b      	ldr	r3, [r3, #0]
 800f83e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f842:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f846:	d11f      	bne.n	800f888 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800f848:	68bb      	ldr	r3, [r7, #8]
 800f84a:	015a      	lsls	r2, r3, #5
 800f84c:	68fb      	ldr	r3, [r7, #12]
 800f84e:	4413      	add	r3, r2
 800f850:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f854:	681b      	ldr	r3, [r3, #0]
 800f856:	68ba      	ldr	r2, [r7, #8]
 800f858:	0151      	lsls	r1, r2, #5
 800f85a:	68fa      	ldr	r2, [r7, #12]
 800f85c:	440a      	add	r2, r1
 800f85e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f862:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800f866:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800f868:	68bb      	ldr	r3, [r7, #8]
 800f86a:	015a      	lsls	r2, r3, #5
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	4413      	add	r3, r2
 800f870:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	68ba      	ldr	r2, [r7, #8]
 800f878:	0151      	lsls	r1, r2, #5
 800f87a:	68fa      	ldr	r2, [r7, #12]
 800f87c:	440a      	add	r2, r1
 800f87e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f882:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f886:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f888:	68fb      	ldr	r3, [r7, #12]
 800f88a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f88e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f890:	683b      	ldr	r3, [r7, #0]
 800f892:	781b      	ldrb	r3, [r3, #0]
 800f894:	f003 030f 	and.w	r3, r3, #15
 800f898:	2101      	movs	r1, #1
 800f89a:	fa01 f303 	lsl.w	r3, r1, r3
 800f89e:	041b      	lsls	r3, r3, #16
 800f8a0:	43db      	mvns	r3, r3
 800f8a2:	68f9      	ldr	r1, [r7, #12]
 800f8a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f8a8:	4013      	ands	r3, r2
 800f8aa:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f8ac:	68fb      	ldr	r3, [r7, #12]
 800f8ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f8b2:	69da      	ldr	r2, [r3, #28]
 800f8b4:	683b      	ldr	r3, [r7, #0]
 800f8b6:	781b      	ldrb	r3, [r3, #0]
 800f8b8:	f003 030f 	and.w	r3, r3, #15
 800f8bc:	2101      	movs	r1, #1
 800f8be:	fa01 f303 	lsl.w	r3, r1, r3
 800f8c2:	041b      	lsls	r3, r3, #16
 800f8c4:	43db      	mvns	r3, r3
 800f8c6:	68f9      	ldr	r1, [r7, #12]
 800f8c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f8cc:	4013      	ands	r3, r2
 800f8ce:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800f8d0:	68bb      	ldr	r3, [r7, #8]
 800f8d2:	015a      	lsls	r2, r3, #5
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	4413      	add	r3, r2
 800f8d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f8dc:	681a      	ldr	r2, [r3, #0]
 800f8de:	68bb      	ldr	r3, [r7, #8]
 800f8e0:	0159      	lsls	r1, r3, #5
 800f8e2:	68fb      	ldr	r3, [r7, #12]
 800f8e4:	440b      	add	r3, r1
 800f8e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f8ea:	4619      	mov	r1, r3
 800f8ec:	4b05      	ldr	r3, [pc, #20]	@ (800f904 <USB_DeactivateEndpoint+0x1b4>)
 800f8ee:	4013      	ands	r3, r2
 800f8f0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800f8f2:	2300      	movs	r3, #0
}
 800f8f4:	4618      	mov	r0, r3
 800f8f6:	3714      	adds	r7, #20
 800f8f8:	46bd      	mov	sp, r7
 800f8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8fe:	4770      	bx	lr
 800f900:	ec337800 	.word	0xec337800
 800f904:	eff37800 	.word	0xeff37800

0800f908 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800f908:	b580      	push	{r7, lr}
 800f90a:	b08a      	sub	sp, #40	@ 0x28
 800f90c:	af02      	add	r7, sp, #8
 800f90e:	60f8      	str	r0, [r7, #12]
 800f910:	60b9      	str	r1, [r7, #8]
 800f912:	4613      	mov	r3, r2
 800f914:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f916:	68fb      	ldr	r3, [r7, #12]
 800f918:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800f91a:	68bb      	ldr	r3, [r7, #8]
 800f91c:	781b      	ldrb	r3, [r3, #0]
 800f91e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f920:	68bb      	ldr	r3, [r7, #8]
 800f922:	785b      	ldrb	r3, [r3, #1]
 800f924:	2b01      	cmp	r3, #1
 800f926:	f040 817f 	bne.w	800fc28 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800f92a:	68bb      	ldr	r3, [r7, #8]
 800f92c:	691b      	ldr	r3, [r3, #16]
 800f92e:	2b00      	cmp	r3, #0
 800f930:	d132      	bne.n	800f998 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f932:	69bb      	ldr	r3, [r7, #24]
 800f934:	015a      	lsls	r2, r3, #5
 800f936:	69fb      	ldr	r3, [r7, #28]
 800f938:	4413      	add	r3, r2
 800f93a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f93e:	691b      	ldr	r3, [r3, #16]
 800f940:	69ba      	ldr	r2, [r7, #24]
 800f942:	0151      	lsls	r1, r2, #5
 800f944:	69fa      	ldr	r2, [r7, #28]
 800f946:	440a      	add	r2, r1
 800f948:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f94c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800f950:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800f954:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f956:	69bb      	ldr	r3, [r7, #24]
 800f958:	015a      	lsls	r2, r3, #5
 800f95a:	69fb      	ldr	r3, [r7, #28]
 800f95c:	4413      	add	r3, r2
 800f95e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f962:	691b      	ldr	r3, [r3, #16]
 800f964:	69ba      	ldr	r2, [r7, #24]
 800f966:	0151      	lsls	r1, r2, #5
 800f968:	69fa      	ldr	r2, [r7, #28]
 800f96a:	440a      	add	r2, r1
 800f96c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f970:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f974:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f976:	69bb      	ldr	r3, [r7, #24]
 800f978:	015a      	lsls	r2, r3, #5
 800f97a:	69fb      	ldr	r3, [r7, #28]
 800f97c:	4413      	add	r3, r2
 800f97e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f982:	691b      	ldr	r3, [r3, #16]
 800f984:	69ba      	ldr	r2, [r7, #24]
 800f986:	0151      	lsls	r1, r2, #5
 800f988:	69fa      	ldr	r2, [r7, #28]
 800f98a:	440a      	add	r2, r1
 800f98c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f990:	0cdb      	lsrs	r3, r3, #19
 800f992:	04db      	lsls	r3, r3, #19
 800f994:	6113      	str	r3, [r2, #16]
 800f996:	e097      	b.n	800fac8 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f998:	69bb      	ldr	r3, [r7, #24]
 800f99a:	015a      	lsls	r2, r3, #5
 800f99c:	69fb      	ldr	r3, [r7, #28]
 800f99e:	4413      	add	r3, r2
 800f9a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f9a4:	691b      	ldr	r3, [r3, #16]
 800f9a6:	69ba      	ldr	r2, [r7, #24]
 800f9a8:	0151      	lsls	r1, r2, #5
 800f9aa:	69fa      	ldr	r2, [r7, #28]
 800f9ac:	440a      	add	r2, r1
 800f9ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f9b2:	0cdb      	lsrs	r3, r3, #19
 800f9b4:	04db      	lsls	r3, r3, #19
 800f9b6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f9b8:	69bb      	ldr	r3, [r7, #24]
 800f9ba:	015a      	lsls	r2, r3, #5
 800f9bc:	69fb      	ldr	r3, [r7, #28]
 800f9be:	4413      	add	r3, r2
 800f9c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f9c4:	691b      	ldr	r3, [r3, #16]
 800f9c6:	69ba      	ldr	r2, [r7, #24]
 800f9c8:	0151      	lsls	r1, r2, #5
 800f9ca:	69fa      	ldr	r2, [r7, #28]
 800f9cc:	440a      	add	r2, r1
 800f9ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f9d2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800f9d6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800f9da:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800f9dc:	69bb      	ldr	r3, [r7, #24]
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	d11a      	bne.n	800fa18 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800f9e2:	68bb      	ldr	r3, [r7, #8]
 800f9e4:	691a      	ldr	r2, [r3, #16]
 800f9e6:	68bb      	ldr	r3, [r7, #8]
 800f9e8:	689b      	ldr	r3, [r3, #8]
 800f9ea:	429a      	cmp	r2, r3
 800f9ec:	d903      	bls.n	800f9f6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800f9ee:	68bb      	ldr	r3, [r7, #8]
 800f9f0:	689a      	ldr	r2, [r3, #8]
 800f9f2:	68bb      	ldr	r3, [r7, #8]
 800f9f4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f9f6:	69bb      	ldr	r3, [r7, #24]
 800f9f8:	015a      	lsls	r2, r3, #5
 800f9fa:	69fb      	ldr	r3, [r7, #28]
 800f9fc:	4413      	add	r3, r2
 800f9fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fa02:	691b      	ldr	r3, [r3, #16]
 800fa04:	69ba      	ldr	r2, [r7, #24]
 800fa06:	0151      	lsls	r1, r2, #5
 800fa08:	69fa      	ldr	r2, [r7, #28]
 800fa0a:	440a      	add	r2, r1
 800fa0c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800fa10:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800fa14:	6113      	str	r3, [r2, #16]
 800fa16:	e044      	b.n	800faa2 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800fa18:	68bb      	ldr	r3, [r7, #8]
 800fa1a:	691a      	ldr	r2, [r3, #16]
 800fa1c:	68bb      	ldr	r3, [r7, #8]
 800fa1e:	689b      	ldr	r3, [r3, #8]
 800fa20:	4413      	add	r3, r2
 800fa22:	1e5a      	subs	r2, r3, #1
 800fa24:	68bb      	ldr	r3, [r7, #8]
 800fa26:	689b      	ldr	r3, [r3, #8]
 800fa28:	fbb2 f3f3 	udiv	r3, r2, r3
 800fa2c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800fa2e:	69bb      	ldr	r3, [r7, #24]
 800fa30:	015a      	lsls	r2, r3, #5
 800fa32:	69fb      	ldr	r3, [r7, #28]
 800fa34:	4413      	add	r3, r2
 800fa36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fa3a:	691a      	ldr	r2, [r3, #16]
 800fa3c:	8afb      	ldrh	r3, [r7, #22]
 800fa3e:	04d9      	lsls	r1, r3, #19
 800fa40:	4ba4      	ldr	r3, [pc, #656]	@ (800fcd4 <USB_EPStartXfer+0x3cc>)
 800fa42:	400b      	ands	r3, r1
 800fa44:	69b9      	ldr	r1, [r7, #24]
 800fa46:	0148      	lsls	r0, r1, #5
 800fa48:	69f9      	ldr	r1, [r7, #28]
 800fa4a:	4401      	add	r1, r0
 800fa4c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800fa50:	4313      	orrs	r3, r2
 800fa52:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800fa54:	68bb      	ldr	r3, [r7, #8]
 800fa56:	791b      	ldrb	r3, [r3, #4]
 800fa58:	2b01      	cmp	r3, #1
 800fa5a:	d122      	bne.n	800faa2 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800fa5c:	69bb      	ldr	r3, [r7, #24]
 800fa5e:	015a      	lsls	r2, r3, #5
 800fa60:	69fb      	ldr	r3, [r7, #28]
 800fa62:	4413      	add	r3, r2
 800fa64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fa68:	691b      	ldr	r3, [r3, #16]
 800fa6a:	69ba      	ldr	r2, [r7, #24]
 800fa6c:	0151      	lsls	r1, r2, #5
 800fa6e:	69fa      	ldr	r2, [r7, #28]
 800fa70:	440a      	add	r2, r1
 800fa72:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800fa76:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800fa7a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 800fa7c:	69bb      	ldr	r3, [r7, #24]
 800fa7e:	015a      	lsls	r2, r3, #5
 800fa80:	69fb      	ldr	r3, [r7, #28]
 800fa82:	4413      	add	r3, r2
 800fa84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fa88:	691a      	ldr	r2, [r3, #16]
 800fa8a:	8afb      	ldrh	r3, [r7, #22]
 800fa8c:	075b      	lsls	r3, r3, #29
 800fa8e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800fa92:	69b9      	ldr	r1, [r7, #24]
 800fa94:	0148      	lsls	r0, r1, #5
 800fa96:	69f9      	ldr	r1, [r7, #28]
 800fa98:	4401      	add	r1, r0
 800fa9a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800fa9e:	4313      	orrs	r3, r2
 800faa0:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800faa2:	69bb      	ldr	r3, [r7, #24]
 800faa4:	015a      	lsls	r2, r3, #5
 800faa6:	69fb      	ldr	r3, [r7, #28]
 800faa8:	4413      	add	r3, r2
 800faaa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800faae:	691a      	ldr	r2, [r3, #16]
 800fab0:	68bb      	ldr	r3, [r7, #8]
 800fab2:	691b      	ldr	r3, [r3, #16]
 800fab4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800fab8:	69b9      	ldr	r1, [r7, #24]
 800faba:	0148      	lsls	r0, r1, #5
 800fabc:	69f9      	ldr	r1, [r7, #28]
 800fabe:	4401      	add	r1, r0
 800fac0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800fac4:	4313      	orrs	r3, r2
 800fac6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800fac8:	79fb      	ldrb	r3, [r7, #7]
 800faca:	2b01      	cmp	r3, #1
 800facc:	d14b      	bne.n	800fb66 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800face:	68bb      	ldr	r3, [r7, #8]
 800fad0:	69db      	ldr	r3, [r3, #28]
 800fad2:	2b00      	cmp	r3, #0
 800fad4:	d009      	beq.n	800faea <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800fad6:	69bb      	ldr	r3, [r7, #24]
 800fad8:	015a      	lsls	r2, r3, #5
 800fada:	69fb      	ldr	r3, [r7, #28]
 800fadc:	4413      	add	r3, r2
 800fade:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fae2:	461a      	mov	r2, r3
 800fae4:	68bb      	ldr	r3, [r7, #8]
 800fae6:	69db      	ldr	r3, [r3, #28]
 800fae8:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800faea:	68bb      	ldr	r3, [r7, #8]
 800faec:	791b      	ldrb	r3, [r3, #4]
 800faee:	2b01      	cmp	r3, #1
 800faf0:	d128      	bne.n	800fb44 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800faf2:	69fb      	ldr	r3, [r7, #28]
 800faf4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800faf8:	689b      	ldr	r3, [r3, #8]
 800fafa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	d110      	bne.n	800fb24 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800fb02:	69bb      	ldr	r3, [r7, #24]
 800fb04:	015a      	lsls	r2, r3, #5
 800fb06:	69fb      	ldr	r3, [r7, #28]
 800fb08:	4413      	add	r3, r2
 800fb0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fb0e:	681b      	ldr	r3, [r3, #0]
 800fb10:	69ba      	ldr	r2, [r7, #24]
 800fb12:	0151      	lsls	r1, r2, #5
 800fb14:	69fa      	ldr	r2, [r7, #28]
 800fb16:	440a      	add	r2, r1
 800fb18:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800fb1c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800fb20:	6013      	str	r3, [r2, #0]
 800fb22:	e00f      	b.n	800fb44 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800fb24:	69bb      	ldr	r3, [r7, #24]
 800fb26:	015a      	lsls	r2, r3, #5
 800fb28:	69fb      	ldr	r3, [r7, #28]
 800fb2a:	4413      	add	r3, r2
 800fb2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fb30:	681b      	ldr	r3, [r3, #0]
 800fb32:	69ba      	ldr	r2, [r7, #24]
 800fb34:	0151      	lsls	r1, r2, #5
 800fb36:	69fa      	ldr	r2, [r7, #28]
 800fb38:	440a      	add	r2, r1
 800fb3a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800fb3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800fb42:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800fb44:	69bb      	ldr	r3, [r7, #24]
 800fb46:	015a      	lsls	r2, r3, #5
 800fb48:	69fb      	ldr	r3, [r7, #28]
 800fb4a:	4413      	add	r3, r2
 800fb4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fb50:	681b      	ldr	r3, [r3, #0]
 800fb52:	69ba      	ldr	r2, [r7, #24]
 800fb54:	0151      	lsls	r1, r2, #5
 800fb56:	69fa      	ldr	r2, [r7, #28]
 800fb58:	440a      	add	r2, r1
 800fb5a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800fb5e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800fb62:	6013      	str	r3, [r2, #0]
 800fb64:	e166      	b.n	800fe34 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800fb66:	69bb      	ldr	r3, [r7, #24]
 800fb68:	015a      	lsls	r2, r3, #5
 800fb6a:	69fb      	ldr	r3, [r7, #28]
 800fb6c:	4413      	add	r3, r2
 800fb6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fb72:	681b      	ldr	r3, [r3, #0]
 800fb74:	69ba      	ldr	r2, [r7, #24]
 800fb76:	0151      	lsls	r1, r2, #5
 800fb78:	69fa      	ldr	r2, [r7, #28]
 800fb7a:	440a      	add	r2, r1
 800fb7c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800fb80:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800fb84:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800fb86:	68bb      	ldr	r3, [r7, #8]
 800fb88:	791b      	ldrb	r3, [r3, #4]
 800fb8a:	2b01      	cmp	r3, #1
 800fb8c:	d015      	beq.n	800fbba <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800fb8e:	68bb      	ldr	r3, [r7, #8]
 800fb90:	691b      	ldr	r3, [r3, #16]
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	f000 814e 	beq.w	800fe34 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800fb98:	69fb      	ldr	r3, [r7, #28]
 800fb9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fb9e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fba0:	68bb      	ldr	r3, [r7, #8]
 800fba2:	781b      	ldrb	r3, [r3, #0]
 800fba4:	f003 030f 	and.w	r3, r3, #15
 800fba8:	2101      	movs	r1, #1
 800fbaa:	fa01 f303 	lsl.w	r3, r1, r3
 800fbae:	69f9      	ldr	r1, [r7, #28]
 800fbb0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800fbb4:	4313      	orrs	r3, r2
 800fbb6:	634b      	str	r3, [r1, #52]	@ 0x34
 800fbb8:	e13c      	b.n	800fe34 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800fbba:	69fb      	ldr	r3, [r7, #28]
 800fbbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fbc0:	689b      	ldr	r3, [r3, #8]
 800fbc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d110      	bne.n	800fbec <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800fbca:	69bb      	ldr	r3, [r7, #24]
 800fbcc:	015a      	lsls	r2, r3, #5
 800fbce:	69fb      	ldr	r3, [r7, #28]
 800fbd0:	4413      	add	r3, r2
 800fbd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	69ba      	ldr	r2, [r7, #24]
 800fbda:	0151      	lsls	r1, r2, #5
 800fbdc:	69fa      	ldr	r2, [r7, #28]
 800fbde:	440a      	add	r2, r1
 800fbe0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800fbe4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800fbe8:	6013      	str	r3, [r2, #0]
 800fbea:	e00f      	b.n	800fc0c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800fbec:	69bb      	ldr	r3, [r7, #24]
 800fbee:	015a      	lsls	r2, r3, #5
 800fbf0:	69fb      	ldr	r3, [r7, #28]
 800fbf2:	4413      	add	r3, r2
 800fbf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fbf8:	681b      	ldr	r3, [r3, #0]
 800fbfa:	69ba      	ldr	r2, [r7, #24]
 800fbfc:	0151      	lsls	r1, r2, #5
 800fbfe:	69fa      	ldr	r2, [r7, #28]
 800fc00:	440a      	add	r2, r1
 800fc02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800fc06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800fc0a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800fc0c:	68bb      	ldr	r3, [r7, #8]
 800fc0e:	68d9      	ldr	r1, [r3, #12]
 800fc10:	68bb      	ldr	r3, [r7, #8]
 800fc12:	781a      	ldrb	r2, [r3, #0]
 800fc14:	68bb      	ldr	r3, [r7, #8]
 800fc16:	691b      	ldr	r3, [r3, #16]
 800fc18:	b298      	uxth	r0, r3
 800fc1a:	79fb      	ldrb	r3, [r7, #7]
 800fc1c:	9300      	str	r3, [sp, #0]
 800fc1e:	4603      	mov	r3, r0
 800fc20:	68f8      	ldr	r0, [r7, #12]
 800fc22:	f000 f9b9 	bl	800ff98 <USB_WritePacket>
 800fc26:	e105      	b.n	800fe34 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800fc28:	69bb      	ldr	r3, [r7, #24]
 800fc2a:	015a      	lsls	r2, r3, #5
 800fc2c:	69fb      	ldr	r3, [r7, #28]
 800fc2e:	4413      	add	r3, r2
 800fc30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fc34:	691b      	ldr	r3, [r3, #16]
 800fc36:	69ba      	ldr	r2, [r7, #24]
 800fc38:	0151      	lsls	r1, r2, #5
 800fc3a:	69fa      	ldr	r2, [r7, #28]
 800fc3c:	440a      	add	r2, r1
 800fc3e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fc42:	0cdb      	lsrs	r3, r3, #19
 800fc44:	04db      	lsls	r3, r3, #19
 800fc46:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800fc48:	69bb      	ldr	r3, [r7, #24]
 800fc4a:	015a      	lsls	r2, r3, #5
 800fc4c:	69fb      	ldr	r3, [r7, #28]
 800fc4e:	4413      	add	r3, r2
 800fc50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fc54:	691b      	ldr	r3, [r3, #16]
 800fc56:	69ba      	ldr	r2, [r7, #24]
 800fc58:	0151      	lsls	r1, r2, #5
 800fc5a:	69fa      	ldr	r2, [r7, #28]
 800fc5c:	440a      	add	r2, r1
 800fc5e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fc62:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800fc66:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800fc6a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800fc6c:	69bb      	ldr	r3, [r7, #24]
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d132      	bne.n	800fcd8 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800fc72:	68bb      	ldr	r3, [r7, #8]
 800fc74:	691b      	ldr	r3, [r3, #16]
 800fc76:	2b00      	cmp	r3, #0
 800fc78:	d003      	beq.n	800fc82 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800fc7a:	68bb      	ldr	r3, [r7, #8]
 800fc7c:	689a      	ldr	r2, [r3, #8]
 800fc7e:	68bb      	ldr	r3, [r7, #8]
 800fc80:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800fc82:	68bb      	ldr	r3, [r7, #8]
 800fc84:	689a      	ldr	r2, [r3, #8]
 800fc86:	68bb      	ldr	r3, [r7, #8]
 800fc88:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800fc8a:	69bb      	ldr	r3, [r7, #24]
 800fc8c:	015a      	lsls	r2, r3, #5
 800fc8e:	69fb      	ldr	r3, [r7, #28]
 800fc90:	4413      	add	r3, r2
 800fc92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fc96:	691a      	ldr	r2, [r3, #16]
 800fc98:	68bb      	ldr	r3, [r7, #8]
 800fc9a:	6a1b      	ldr	r3, [r3, #32]
 800fc9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800fca0:	69b9      	ldr	r1, [r7, #24]
 800fca2:	0148      	lsls	r0, r1, #5
 800fca4:	69f9      	ldr	r1, [r7, #28]
 800fca6:	4401      	add	r1, r0
 800fca8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800fcac:	4313      	orrs	r3, r2
 800fcae:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800fcb0:	69bb      	ldr	r3, [r7, #24]
 800fcb2:	015a      	lsls	r2, r3, #5
 800fcb4:	69fb      	ldr	r3, [r7, #28]
 800fcb6:	4413      	add	r3, r2
 800fcb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fcbc:	691b      	ldr	r3, [r3, #16]
 800fcbe:	69ba      	ldr	r2, [r7, #24]
 800fcc0:	0151      	lsls	r1, r2, #5
 800fcc2:	69fa      	ldr	r2, [r7, #28]
 800fcc4:	440a      	add	r2, r1
 800fcc6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fcca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800fcce:	6113      	str	r3, [r2, #16]
 800fcd0:	e062      	b.n	800fd98 <USB_EPStartXfer+0x490>
 800fcd2:	bf00      	nop
 800fcd4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800fcd8:	68bb      	ldr	r3, [r7, #8]
 800fcda:	691b      	ldr	r3, [r3, #16]
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	d123      	bne.n	800fd28 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800fce0:	69bb      	ldr	r3, [r7, #24]
 800fce2:	015a      	lsls	r2, r3, #5
 800fce4:	69fb      	ldr	r3, [r7, #28]
 800fce6:	4413      	add	r3, r2
 800fce8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fcec:	691a      	ldr	r2, [r3, #16]
 800fcee:	68bb      	ldr	r3, [r7, #8]
 800fcf0:	689b      	ldr	r3, [r3, #8]
 800fcf2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800fcf6:	69b9      	ldr	r1, [r7, #24]
 800fcf8:	0148      	lsls	r0, r1, #5
 800fcfa:	69f9      	ldr	r1, [r7, #28]
 800fcfc:	4401      	add	r1, r0
 800fcfe:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800fd02:	4313      	orrs	r3, r2
 800fd04:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800fd06:	69bb      	ldr	r3, [r7, #24]
 800fd08:	015a      	lsls	r2, r3, #5
 800fd0a:	69fb      	ldr	r3, [r7, #28]
 800fd0c:	4413      	add	r3, r2
 800fd0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fd12:	691b      	ldr	r3, [r3, #16]
 800fd14:	69ba      	ldr	r2, [r7, #24]
 800fd16:	0151      	lsls	r1, r2, #5
 800fd18:	69fa      	ldr	r2, [r7, #28]
 800fd1a:	440a      	add	r2, r1
 800fd1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fd20:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800fd24:	6113      	str	r3, [r2, #16]
 800fd26:	e037      	b.n	800fd98 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800fd28:	68bb      	ldr	r3, [r7, #8]
 800fd2a:	691a      	ldr	r2, [r3, #16]
 800fd2c:	68bb      	ldr	r3, [r7, #8]
 800fd2e:	689b      	ldr	r3, [r3, #8]
 800fd30:	4413      	add	r3, r2
 800fd32:	1e5a      	subs	r2, r3, #1
 800fd34:	68bb      	ldr	r3, [r7, #8]
 800fd36:	689b      	ldr	r3, [r3, #8]
 800fd38:	fbb2 f3f3 	udiv	r3, r2, r3
 800fd3c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800fd3e:	68bb      	ldr	r3, [r7, #8]
 800fd40:	689b      	ldr	r3, [r3, #8]
 800fd42:	8afa      	ldrh	r2, [r7, #22]
 800fd44:	fb03 f202 	mul.w	r2, r3, r2
 800fd48:	68bb      	ldr	r3, [r7, #8]
 800fd4a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800fd4c:	69bb      	ldr	r3, [r7, #24]
 800fd4e:	015a      	lsls	r2, r3, #5
 800fd50:	69fb      	ldr	r3, [r7, #28]
 800fd52:	4413      	add	r3, r2
 800fd54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fd58:	691a      	ldr	r2, [r3, #16]
 800fd5a:	8afb      	ldrh	r3, [r7, #22]
 800fd5c:	04d9      	lsls	r1, r3, #19
 800fd5e:	4b38      	ldr	r3, [pc, #224]	@ (800fe40 <USB_EPStartXfer+0x538>)
 800fd60:	400b      	ands	r3, r1
 800fd62:	69b9      	ldr	r1, [r7, #24]
 800fd64:	0148      	lsls	r0, r1, #5
 800fd66:	69f9      	ldr	r1, [r7, #28]
 800fd68:	4401      	add	r1, r0
 800fd6a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800fd6e:	4313      	orrs	r3, r2
 800fd70:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800fd72:	69bb      	ldr	r3, [r7, #24]
 800fd74:	015a      	lsls	r2, r3, #5
 800fd76:	69fb      	ldr	r3, [r7, #28]
 800fd78:	4413      	add	r3, r2
 800fd7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fd7e:	691a      	ldr	r2, [r3, #16]
 800fd80:	68bb      	ldr	r3, [r7, #8]
 800fd82:	6a1b      	ldr	r3, [r3, #32]
 800fd84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800fd88:	69b9      	ldr	r1, [r7, #24]
 800fd8a:	0148      	lsls	r0, r1, #5
 800fd8c:	69f9      	ldr	r1, [r7, #28]
 800fd8e:	4401      	add	r1, r0
 800fd90:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800fd94:	4313      	orrs	r3, r2
 800fd96:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800fd98:	79fb      	ldrb	r3, [r7, #7]
 800fd9a:	2b01      	cmp	r3, #1
 800fd9c:	d10d      	bne.n	800fdba <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800fd9e:	68bb      	ldr	r3, [r7, #8]
 800fda0:	68db      	ldr	r3, [r3, #12]
 800fda2:	2b00      	cmp	r3, #0
 800fda4:	d009      	beq.n	800fdba <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800fda6:	68bb      	ldr	r3, [r7, #8]
 800fda8:	68d9      	ldr	r1, [r3, #12]
 800fdaa:	69bb      	ldr	r3, [r7, #24]
 800fdac:	015a      	lsls	r2, r3, #5
 800fdae:	69fb      	ldr	r3, [r7, #28]
 800fdb0:	4413      	add	r3, r2
 800fdb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fdb6:	460a      	mov	r2, r1
 800fdb8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800fdba:	68bb      	ldr	r3, [r7, #8]
 800fdbc:	791b      	ldrb	r3, [r3, #4]
 800fdbe:	2b01      	cmp	r3, #1
 800fdc0:	d128      	bne.n	800fe14 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800fdc2:	69fb      	ldr	r3, [r7, #28]
 800fdc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fdc8:	689b      	ldr	r3, [r3, #8]
 800fdca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d110      	bne.n	800fdf4 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800fdd2:	69bb      	ldr	r3, [r7, #24]
 800fdd4:	015a      	lsls	r2, r3, #5
 800fdd6:	69fb      	ldr	r3, [r7, #28]
 800fdd8:	4413      	add	r3, r2
 800fdda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	69ba      	ldr	r2, [r7, #24]
 800fde2:	0151      	lsls	r1, r2, #5
 800fde4:	69fa      	ldr	r2, [r7, #28]
 800fde6:	440a      	add	r2, r1
 800fde8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fdec:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800fdf0:	6013      	str	r3, [r2, #0]
 800fdf2:	e00f      	b.n	800fe14 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800fdf4:	69bb      	ldr	r3, [r7, #24]
 800fdf6:	015a      	lsls	r2, r3, #5
 800fdf8:	69fb      	ldr	r3, [r7, #28]
 800fdfa:	4413      	add	r3, r2
 800fdfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	69ba      	ldr	r2, [r7, #24]
 800fe04:	0151      	lsls	r1, r2, #5
 800fe06:	69fa      	ldr	r2, [r7, #28]
 800fe08:	440a      	add	r2, r1
 800fe0a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fe0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800fe12:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800fe14:	69bb      	ldr	r3, [r7, #24]
 800fe16:	015a      	lsls	r2, r3, #5
 800fe18:	69fb      	ldr	r3, [r7, #28]
 800fe1a:	4413      	add	r3, r2
 800fe1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	69ba      	ldr	r2, [r7, #24]
 800fe24:	0151      	lsls	r1, r2, #5
 800fe26:	69fa      	ldr	r2, [r7, #28]
 800fe28:	440a      	add	r2, r1
 800fe2a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fe2e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800fe32:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800fe34:	2300      	movs	r3, #0
}
 800fe36:	4618      	mov	r0, r3
 800fe38:	3720      	adds	r7, #32
 800fe3a:	46bd      	mov	sp, r7
 800fe3c:	bd80      	pop	{r7, pc}
 800fe3e:	bf00      	nop
 800fe40:	1ff80000 	.word	0x1ff80000

0800fe44 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800fe44:	b480      	push	{r7}
 800fe46:	b087      	sub	sp, #28
 800fe48:	af00      	add	r7, sp, #0
 800fe4a:	6078      	str	r0, [r7, #4]
 800fe4c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800fe4e:	2300      	movs	r3, #0
 800fe50:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800fe52:	2300      	movs	r3, #0
 800fe54:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800fe5a:	683b      	ldr	r3, [r7, #0]
 800fe5c:	785b      	ldrb	r3, [r3, #1]
 800fe5e:	2b01      	cmp	r3, #1
 800fe60:	d14a      	bne.n	800fef8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800fe62:	683b      	ldr	r3, [r7, #0]
 800fe64:	781b      	ldrb	r3, [r3, #0]
 800fe66:	015a      	lsls	r2, r3, #5
 800fe68:	693b      	ldr	r3, [r7, #16]
 800fe6a:	4413      	add	r3, r2
 800fe6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fe70:	681b      	ldr	r3, [r3, #0]
 800fe72:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800fe76:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800fe7a:	f040 8086 	bne.w	800ff8a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800fe7e:	683b      	ldr	r3, [r7, #0]
 800fe80:	781b      	ldrb	r3, [r3, #0]
 800fe82:	015a      	lsls	r2, r3, #5
 800fe84:	693b      	ldr	r3, [r7, #16]
 800fe86:	4413      	add	r3, r2
 800fe88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fe8c:	681b      	ldr	r3, [r3, #0]
 800fe8e:	683a      	ldr	r2, [r7, #0]
 800fe90:	7812      	ldrb	r2, [r2, #0]
 800fe92:	0151      	lsls	r1, r2, #5
 800fe94:	693a      	ldr	r2, [r7, #16]
 800fe96:	440a      	add	r2, r1
 800fe98:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800fe9c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800fea0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800fea2:	683b      	ldr	r3, [r7, #0]
 800fea4:	781b      	ldrb	r3, [r3, #0]
 800fea6:	015a      	lsls	r2, r3, #5
 800fea8:	693b      	ldr	r3, [r7, #16]
 800feaa:	4413      	add	r3, r2
 800feac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800feb0:	681b      	ldr	r3, [r3, #0]
 800feb2:	683a      	ldr	r2, [r7, #0]
 800feb4:	7812      	ldrb	r2, [r2, #0]
 800feb6:	0151      	lsls	r1, r2, #5
 800feb8:	693a      	ldr	r2, [r7, #16]
 800feba:	440a      	add	r2, r1
 800febc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800fec0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fec4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800fec6:	68fb      	ldr	r3, [r7, #12]
 800fec8:	3301      	adds	r3, #1
 800feca:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800fecc:	68fb      	ldr	r3, [r7, #12]
 800fece:	f242 7210 	movw	r2, #10000	@ 0x2710
 800fed2:	4293      	cmp	r3, r2
 800fed4:	d902      	bls.n	800fedc <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800fed6:	2301      	movs	r3, #1
 800fed8:	75fb      	strb	r3, [r7, #23]
          break;
 800feda:	e056      	b.n	800ff8a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800fedc:	683b      	ldr	r3, [r7, #0]
 800fede:	781b      	ldrb	r3, [r3, #0]
 800fee0:	015a      	lsls	r2, r3, #5
 800fee2:	693b      	ldr	r3, [r7, #16]
 800fee4:	4413      	add	r3, r2
 800fee6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800feea:	681b      	ldr	r3, [r3, #0]
 800feec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800fef0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800fef4:	d0e7      	beq.n	800fec6 <USB_EPStopXfer+0x82>
 800fef6:	e048      	b.n	800ff8a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800fef8:	683b      	ldr	r3, [r7, #0]
 800fefa:	781b      	ldrb	r3, [r3, #0]
 800fefc:	015a      	lsls	r2, r3, #5
 800fefe:	693b      	ldr	r3, [r7, #16]
 800ff00:	4413      	add	r3, r2
 800ff02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ff06:	681b      	ldr	r3, [r3, #0]
 800ff08:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ff0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ff10:	d13b      	bne.n	800ff8a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800ff12:	683b      	ldr	r3, [r7, #0]
 800ff14:	781b      	ldrb	r3, [r3, #0]
 800ff16:	015a      	lsls	r2, r3, #5
 800ff18:	693b      	ldr	r3, [r7, #16]
 800ff1a:	4413      	add	r3, r2
 800ff1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ff20:	681b      	ldr	r3, [r3, #0]
 800ff22:	683a      	ldr	r2, [r7, #0]
 800ff24:	7812      	ldrb	r2, [r2, #0]
 800ff26:	0151      	lsls	r1, r2, #5
 800ff28:	693a      	ldr	r2, [r7, #16]
 800ff2a:	440a      	add	r2, r1
 800ff2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ff30:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ff34:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800ff36:	683b      	ldr	r3, [r7, #0]
 800ff38:	781b      	ldrb	r3, [r3, #0]
 800ff3a:	015a      	lsls	r2, r3, #5
 800ff3c:	693b      	ldr	r3, [r7, #16]
 800ff3e:	4413      	add	r3, r2
 800ff40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ff44:	681b      	ldr	r3, [r3, #0]
 800ff46:	683a      	ldr	r2, [r7, #0]
 800ff48:	7812      	ldrb	r2, [r2, #0]
 800ff4a:	0151      	lsls	r1, r2, #5
 800ff4c:	693a      	ldr	r2, [r7, #16]
 800ff4e:	440a      	add	r2, r1
 800ff50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ff54:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ff58:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	3301      	adds	r3, #1
 800ff5e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	f242 7210 	movw	r2, #10000	@ 0x2710
 800ff66:	4293      	cmp	r3, r2
 800ff68:	d902      	bls.n	800ff70 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800ff6a:	2301      	movs	r3, #1
 800ff6c:	75fb      	strb	r3, [r7, #23]
          break;
 800ff6e:	e00c      	b.n	800ff8a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800ff70:	683b      	ldr	r3, [r7, #0]
 800ff72:	781b      	ldrb	r3, [r3, #0]
 800ff74:	015a      	lsls	r2, r3, #5
 800ff76:	693b      	ldr	r3, [r7, #16]
 800ff78:	4413      	add	r3, r2
 800ff7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ff84:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ff88:	d0e7      	beq.n	800ff5a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800ff8a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ff8c:	4618      	mov	r0, r3
 800ff8e:	371c      	adds	r7, #28
 800ff90:	46bd      	mov	sp, r7
 800ff92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff96:	4770      	bx	lr

0800ff98 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800ff98:	b480      	push	{r7}
 800ff9a:	b089      	sub	sp, #36	@ 0x24
 800ff9c:	af00      	add	r7, sp, #0
 800ff9e:	60f8      	str	r0, [r7, #12]
 800ffa0:	60b9      	str	r1, [r7, #8]
 800ffa2:	4611      	mov	r1, r2
 800ffa4:	461a      	mov	r2, r3
 800ffa6:	460b      	mov	r3, r1
 800ffa8:	71fb      	strb	r3, [r7, #7]
 800ffaa:	4613      	mov	r3, r2
 800ffac:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ffae:	68fb      	ldr	r3, [r7, #12]
 800ffb0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800ffb2:	68bb      	ldr	r3, [r7, #8]
 800ffb4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800ffb6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ffba:	2b00      	cmp	r3, #0
 800ffbc:	d123      	bne.n	8010006 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ffbe:	88bb      	ldrh	r3, [r7, #4]
 800ffc0:	3303      	adds	r3, #3
 800ffc2:	089b      	lsrs	r3, r3, #2
 800ffc4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ffc6:	2300      	movs	r3, #0
 800ffc8:	61bb      	str	r3, [r7, #24]
 800ffca:	e018      	b.n	800fffe <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ffcc:	79fb      	ldrb	r3, [r7, #7]
 800ffce:	031a      	lsls	r2, r3, #12
 800ffd0:	697b      	ldr	r3, [r7, #20]
 800ffd2:	4413      	add	r3, r2
 800ffd4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ffd8:	461a      	mov	r2, r3
 800ffda:	69fb      	ldr	r3, [r7, #28]
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ffe0:	69fb      	ldr	r3, [r7, #28]
 800ffe2:	3301      	adds	r3, #1
 800ffe4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ffe6:	69fb      	ldr	r3, [r7, #28]
 800ffe8:	3301      	adds	r3, #1
 800ffea:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ffec:	69fb      	ldr	r3, [r7, #28]
 800ffee:	3301      	adds	r3, #1
 800fff0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800fff2:	69fb      	ldr	r3, [r7, #28]
 800fff4:	3301      	adds	r3, #1
 800fff6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800fff8:	69bb      	ldr	r3, [r7, #24]
 800fffa:	3301      	adds	r3, #1
 800fffc:	61bb      	str	r3, [r7, #24]
 800fffe:	69ba      	ldr	r2, [r7, #24]
 8010000:	693b      	ldr	r3, [r7, #16]
 8010002:	429a      	cmp	r2, r3
 8010004:	d3e2      	bcc.n	800ffcc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8010006:	2300      	movs	r3, #0
}
 8010008:	4618      	mov	r0, r3
 801000a:	3724      	adds	r7, #36	@ 0x24
 801000c:	46bd      	mov	sp, r7
 801000e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010012:	4770      	bx	lr

08010014 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8010014:	b480      	push	{r7}
 8010016:	b08b      	sub	sp, #44	@ 0x2c
 8010018:	af00      	add	r7, sp, #0
 801001a:	60f8      	str	r0, [r7, #12]
 801001c:	60b9      	str	r1, [r7, #8]
 801001e:	4613      	mov	r3, r2
 8010020:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010022:	68fb      	ldr	r3, [r7, #12]
 8010024:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8010026:	68bb      	ldr	r3, [r7, #8]
 8010028:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 801002a:	88fb      	ldrh	r3, [r7, #6]
 801002c:	089b      	lsrs	r3, r3, #2
 801002e:	b29b      	uxth	r3, r3
 8010030:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8010032:	88fb      	ldrh	r3, [r7, #6]
 8010034:	f003 0303 	and.w	r3, r3, #3
 8010038:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 801003a:	2300      	movs	r3, #0
 801003c:	623b      	str	r3, [r7, #32]
 801003e:	e014      	b.n	801006a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8010040:	69bb      	ldr	r3, [r7, #24]
 8010042:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8010046:	681a      	ldr	r2, [r3, #0]
 8010048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801004a:	601a      	str	r2, [r3, #0]
    pDest++;
 801004c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801004e:	3301      	adds	r3, #1
 8010050:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8010052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010054:	3301      	adds	r3, #1
 8010056:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8010058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801005a:	3301      	adds	r3, #1
 801005c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801005e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010060:	3301      	adds	r3, #1
 8010062:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8010064:	6a3b      	ldr	r3, [r7, #32]
 8010066:	3301      	adds	r3, #1
 8010068:	623b      	str	r3, [r7, #32]
 801006a:	6a3a      	ldr	r2, [r7, #32]
 801006c:	697b      	ldr	r3, [r7, #20]
 801006e:	429a      	cmp	r2, r3
 8010070:	d3e6      	bcc.n	8010040 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8010072:	8bfb      	ldrh	r3, [r7, #30]
 8010074:	2b00      	cmp	r3, #0
 8010076:	d01e      	beq.n	80100b6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8010078:	2300      	movs	r3, #0
 801007a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 801007c:	69bb      	ldr	r3, [r7, #24]
 801007e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8010082:	461a      	mov	r2, r3
 8010084:	f107 0310 	add.w	r3, r7, #16
 8010088:	6812      	ldr	r2, [r2, #0]
 801008a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 801008c:	693a      	ldr	r2, [r7, #16]
 801008e:	6a3b      	ldr	r3, [r7, #32]
 8010090:	b2db      	uxtb	r3, r3
 8010092:	00db      	lsls	r3, r3, #3
 8010094:	fa22 f303 	lsr.w	r3, r2, r3
 8010098:	b2da      	uxtb	r2, r3
 801009a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801009c:	701a      	strb	r2, [r3, #0]
      i++;
 801009e:	6a3b      	ldr	r3, [r7, #32]
 80100a0:	3301      	adds	r3, #1
 80100a2:	623b      	str	r3, [r7, #32]
      pDest++;
 80100a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100a6:	3301      	adds	r3, #1
 80100a8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80100aa:	8bfb      	ldrh	r3, [r7, #30]
 80100ac:	3b01      	subs	r3, #1
 80100ae:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80100b0:	8bfb      	ldrh	r3, [r7, #30]
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d1ea      	bne.n	801008c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80100b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80100b8:	4618      	mov	r0, r3
 80100ba:	372c      	adds	r7, #44	@ 0x2c
 80100bc:	46bd      	mov	sp, r7
 80100be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100c2:	4770      	bx	lr

080100c4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80100c4:	b480      	push	{r7}
 80100c6:	b085      	sub	sp, #20
 80100c8:	af00      	add	r7, sp, #0
 80100ca:	6078      	str	r0, [r7, #4]
 80100cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80100d2:	683b      	ldr	r3, [r7, #0]
 80100d4:	781b      	ldrb	r3, [r3, #0]
 80100d6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80100d8:	683b      	ldr	r3, [r7, #0]
 80100da:	785b      	ldrb	r3, [r3, #1]
 80100dc:	2b01      	cmp	r3, #1
 80100de:	d12c      	bne.n	801013a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80100e0:	68bb      	ldr	r3, [r7, #8]
 80100e2:	015a      	lsls	r2, r3, #5
 80100e4:	68fb      	ldr	r3, [r7, #12]
 80100e6:	4413      	add	r3, r2
 80100e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80100ec:	681b      	ldr	r3, [r3, #0]
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	db12      	blt.n	8010118 <USB_EPSetStall+0x54>
 80100f2:	68bb      	ldr	r3, [r7, #8]
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d00f      	beq.n	8010118 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80100f8:	68bb      	ldr	r3, [r7, #8]
 80100fa:	015a      	lsls	r2, r3, #5
 80100fc:	68fb      	ldr	r3, [r7, #12]
 80100fe:	4413      	add	r3, r2
 8010100:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010104:	681b      	ldr	r3, [r3, #0]
 8010106:	68ba      	ldr	r2, [r7, #8]
 8010108:	0151      	lsls	r1, r2, #5
 801010a:	68fa      	ldr	r2, [r7, #12]
 801010c:	440a      	add	r2, r1
 801010e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010112:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8010116:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8010118:	68bb      	ldr	r3, [r7, #8]
 801011a:	015a      	lsls	r2, r3, #5
 801011c:	68fb      	ldr	r3, [r7, #12]
 801011e:	4413      	add	r3, r2
 8010120:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010124:	681b      	ldr	r3, [r3, #0]
 8010126:	68ba      	ldr	r2, [r7, #8]
 8010128:	0151      	lsls	r1, r2, #5
 801012a:	68fa      	ldr	r2, [r7, #12]
 801012c:	440a      	add	r2, r1
 801012e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010132:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8010136:	6013      	str	r3, [r2, #0]
 8010138:	e02b      	b.n	8010192 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 801013a:	68bb      	ldr	r3, [r7, #8]
 801013c:	015a      	lsls	r2, r3, #5
 801013e:	68fb      	ldr	r3, [r7, #12]
 8010140:	4413      	add	r3, r2
 8010142:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010146:	681b      	ldr	r3, [r3, #0]
 8010148:	2b00      	cmp	r3, #0
 801014a:	db12      	blt.n	8010172 <USB_EPSetStall+0xae>
 801014c:	68bb      	ldr	r3, [r7, #8]
 801014e:	2b00      	cmp	r3, #0
 8010150:	d00f      	beq.n	8010172 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8010152:	68bb      	ldr	r3, [r7, #8]
 8010154:	015a      	lsls	r2, r3, #5
 8010156:	68fb      	ldr	r3, [r7, #12]
 8010158:	4413      	add	r3, r2
 801015a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	68ba      	ldr	r2, [r7, #8]
 8010162:	0151      	lsls	r1, r2, #5
 8010164:	68fa      	ldr	r2, [r7, #12]
 8010166:	440a      	add	r2, r1
 8010168:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801016c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8010170:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8010172:	68bb      	ldr	r3, [r7, #8]
 8010174:	015a      	lsls	r2, r3, #5
 8010176:	68fb      	ldr	r3, [r7, #12]
 8010178:	4413      	add	r3, r2
 801017a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801017e:	681b      	ldr	r3, [r3, #0]
 8010180:	68ba      	ldr	r2, [r7, #8]
 8010182:	0151      	lsls	r1, r2, #5
 8010184:	68fa      	ldr	r2, [r7, #12]
 8010186:	440a      	add	r2, r1
 8010188:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801018c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8010190:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010192:	2300      	movs	r3, #0
}
 8010194:	4618      	mov	r0, r3
 8010196:	3714      	adds	r7, #20
 8010198:	46bd      	mov	sp, r7
 801019a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801019e:	4770      	bx	lr

080101a0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80101a0:	b480      	push	{r7}
 80101a2:	b085      	sub	sp, #20
 80101a4:	af00      	add	r7, sp, #0
 80101a6:	6078      	str	r0, [r7, #4]
 80101a8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80101ae:	683b      	ldr	r3, [r7, #0]
 80101b0:	781b      	ldrb	r3, [r3, #0]
 80101b2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80101b4:	683b      	ldr	r3, [r7, #0]
 80101b6:	785b      	ldrb	r3, [r3, #1]
 80101b8:	2b01      	cmp	r3, #1
 80101ba:	d128      	bne.n	801020e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80101bc:	68bb      	ldr	r3, [r7, #8]
 80101be:	015a      	lsls	r2, r3, #5
 80101c0:	68fb      	ldr	r3, [r7, #12]
 80101c2:	4413      	add	r3, r2
 80101c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80101c8:	681b      	ldr	r3, [r3, #0]
 80101ca:	68ba      	ldr	r2, [r7, #8]
 80101cc:	0151      	lsls	r1, r2, #5
 80101ce:	68fa      	ldr	r2, [r7, #12]
 80101d0:	440a      	add	r2, r1
 80101d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80101d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80101da:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80101dc:	683b      	ldr	r3, [r7, #0]
 80101de:	791b      	ldrb	r3, [r3, #4]
 80101e0:	2b03      	cmp	r3, #3
 80101e2:	d003      	beq.n	80101ec <USB_EPClearStall+0x4c>
 80101e4:	683b      	ldr	r3, [r7, #0]
 80101e6:	791b      	ldrb	r3, [r3, #4]
 80101e8:	2b02      	cmp	r3, #2
 80101ea:	d138      	bne.n	801025e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80101ec:	68bb      	ldr	r3, [r7, #8]
 80101ee:	015a      	lsls	r2, r3, #5
 80101f0:	68fb      	ldr	r3, [r7, #12]
 80101f2:	4413      	add	r3, r2
 80101f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80101f8:	681b      	ldr	r3, [r3, #0]
 80101fa:	68ba      	ldr	r2, [r7, #8]
 80101fc:	0151      	lsls	r1, r2, #5
 80101fe:	68fa      	ldr	r2, [r7, #12]
 8010200:	440a      	add	r2, r1
 8010202:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010206:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801020a:	6013      	str	r3, [r2, #0]
 801020c:	e027      	b.n	801025e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 801020e:	68bb      	ldr	r3, [r7, #8]
 8010210:	015a      	lsls	r2, r3, #5
 8010212:	68fb      	ldr	r3, [r7, #12]
 8010214:	4413      	add	r3, r2
 8010216:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801021a:	681b      	ldr	r3, [r3, #0]
 801021c:	68ba      	ldr	r2, [r7, #8]
 801021e:	0151      	lsls	r1, r2, #5
 8010220:	68fa      	ldr	r2, [r7, #12]
 8010222:	440a      	add	r2, r1
 8010224:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010228:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801022c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801022e:	683b      	ldr	r3, [r7, #0]
 8010230:	791b      	ldrb	r3, [r3, #4]
 8010232:	2b03      	cmp	r3, #3
 8010234:	d003      	beq.n	801023e <USB_EPClearStall+0x9e>
 8010236:	683b      	ldr	r3, [r7, #0]
 8010238:	791b      	ldrb	r3, [r3, #4]
 801023a:	2b02      	cmp	r3, #2
 801023c:	d10f      	bne.n	801025e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801023e:	68bb      	ldr	r3, [r7, #8]
 8010240:	015a      	lsls	r2, r3, #5
 8010242:	68fb      	ldr	r3, [r7, #12]
 8010244:	4413      	add	r3, r2
 8010246:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801024a:	681b      	ldr	r3, [r3, #0]
 801024c:	68ba      	ldr	r2, [r7, #8]
 801024e:	0151      	lsls	r1, r2, #5
 8010250:	68fa      	ldr	r2, [r7, #12]
 8010252:	440a      	add	r2, r1
 8010254:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010258:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801025c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 801025e:	2300      	movs	r3, #0
}
 8010260:	4618      	mov	r0, r3
 8010262:	3714      	adds	r7, #20
 8010264:	46bd      	mov	sp, r7
 8010266:	f85d 7b04 	ldr.w	r7, [sp], #4
 801026a:	4770      	bx	lr

0801026c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 801026c:	b480      	push	{r7}
 801026e:	b085      	sub	sp, #20
 8010270:	af00      	add	r7, sp, #0
 8010272:	6078      	str	r0, [r7, #4]
 8010274:	460b      	mov	r3, r1
 8010276:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 801027c:	68fb      	ldr	r3, [r7, #12]
 801027e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010282:	681b      	ldr	r3, [r3, #0]
 8010284:	68fa      	ldr	r2, [r7, #12]
 8010286:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801028a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 801028e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8010290:	68fb      	ldr	r3, [r7, #12]
 8010292:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010296:	681a      	ldr	r2, [r3, #0]
 8010298:	78fb      	ldrb	r3, [r7, #3]
 801029a:	011b      	lsls	r3, r3, #4
 801029c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80102a0:	68f9      	ldr	r1, [r7, #12]
 80102a2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80102a6:	4313      	orrs	r3, r2
 80102a8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80102aa:	2300      	movs	r3, #0
}
 80102ac:	4618      	mov	r0, r3
 80102ae:	3714      	adds	r7, #20
 80102b0:	46bd      	mov	sp, r7
 80102b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102b6:	4770      	bx	lr

080102b8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80102b8:	b480      	push	{r7}
 80102ba:	b085      	sub	sp, #20
 80102bc:	af00      	add	r7, sp, #0
 80102be:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80102c4:	68fb      	ldr	r3, [r7, #12]
 80102c6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	68fa      	ldr	r2, [r7, #12]
 80102ce:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80102d2:	f023 0303 	bic.w	r3, r3, #3
 80102d6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80102d8:	68fb      	ldr	r3, [r7, #12]
 80102da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80102de:	685b      	ldr	r3, [r3, #4]
 80102e0:	68fa      	ldr	r2, [r7, #12]
 80102e2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80102e6:	f023 0302 	bic.w	r3, r3, #2
 80102ea:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80102ec:	2300      	movs	r3, #0
}
 80102ee:	4618      	mov	r0, r3
 80102f0:	3714      	adds	r7, #20
 80102f2:	46bd      	mov	sp, r7
 80102f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102f8:	4770      	bx	lr

080102fa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80102fa:	b480      	push	{r7}
 80102fc:	b085      	sub	sp, #20
 80102fe:	af00      	add	r7, sp, #0
 8010300:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8010306:	68fb      	ldr	r3, [r7, #12]
 8010308:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801030c:	681b      	ldr	r3, [r3, #0]
 801030e:	68fa      	ldr	r2, [r7, #12]
 8010310:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8010314:	f023 0303 	bic.w	r3, r3, #3
 8010318:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801031a:	68fb      	ldr	r3, [r7, #12]
 801031c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010320:	685b      	ldr	r3, [r3, #4]
 8010322:	68fa      	ldr	r2, [r7, #12]
 8010324:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010328:	f043 0302 	orr.w	r3, r3, #2
 801032c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801032e:	2300      	movs	r3, #0
}
 8010330:	4618      	mov	r0, r3
 8010332:	3714      	adds	r7, #20
 8010334:	46bd      	mov	sp, r7
 8010336:	f85d 7b04 	ldr.w	r7, [sp], #4
 801033a:	4770      	bx	lr

0801033c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 801033c:	b480      	push	{r7}
 801033e:	b085      	sub	sp, #20
 8010340:	af00      	add	r7, sp, #0
 8010342:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	695b      	ldr	r3, [r3, #20]
 8010348:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	699b      	ldr	r3, [r3, #24]
 801034e:	68fa      	ldr	r2, [r7, #12]
 8010350:	4013      	ands	r3, r2
 8010352:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8010354:	68fb      	ldr	r3, [r7, #12]
}
 8010356:	4618      	mov	r0, r3
 8010358:	3714      	adds	r7, #20
 801035a:	46bd      	mov	sp, r7
 801035c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010360:	4770      	bx	lr

08010362 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8010362:	b480      	push	{r7}
 8010364:	b085      	sub	sp, #20
 8010366:	af00      	add	r7, sp, #0
 8010368:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801036e:	68fb      	ldr	r3, [r7, #12]
 8010370:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010374:	699b      	ldr	r3, [r3, #24]
 8010376:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8010378:	68fb      	ldr	r3, [r7, #12]
 801037a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801037e:	69db      	ldr	r3, [r3, #28]
 8010380:	68ba      	ldr	r2, [r7, #8]
 8010382:	4013      	ands	r3, r2
 8010384:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8010386:	68bb      	ldr	r3, [r7, #8]
 8010388:	0c1b      	lsrs	r3, r3, #16
}
 801038a:	4618      	mov	r0, r3
 801038c:	3714      	adds	r7, #20
 801038e:	46bd      	mov	sp, r7
 8010390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010394:	4770      	bx	lr

08010396 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8010396:	b480      	push	{r7}
 8010398:	b085      	sub	sp, #20
 801039a:	af00      	add	r7, sp, #0
 801039c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80103a2:	68fb      	ldr	r3, [r7, #12]
 80103a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80103a8:	699b      	ldr	r3, [r3, #24]
 80103aa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80103ac:	68fb      	ldr	r3, [r7, #12]
 80103ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80103b2:	69db      	ldr	r3, [r3, #28]
 80103b4:	68ba      	ldr	r2, [r7, #8]
 80103b6:	4013      	ands	r3, r2
 80103b8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80103ba:	68bb      	ldr	r3, [r7, #8]
 80103bc:	b29b      	uxth	r3, r3
}
 80103be:	4618      	mov	r0, r3
 80103c0:	3714      	adds	r7, #20
 80103c2:	46bd      	mov	sp, r7
 80103c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103c8:	4770      	bx	lr

080103ca <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80103ca:	b480      	push	{r7}
 80103cc:	b085      	sub	sp, #20
 80103ce:	af00      	add	r7, sp, #0
 80103d0:	6078      	str	r0, [r7, #4]
 80103d2:	460b      	mov	r3, r1
 80103d4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80103da:	78fb      	ldrb	r3, [r7, #3]
 80103dc:	015a      	lsls	r2, r3, #5
 80103de:	68fb      	ldr	r3, [r7, #12]
 80103e0:	4413      	add	r3, r2
 80103e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80103e6:	689b      	ldr	r3, [r3, #8]
 80103e8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80103ea:	68fb      	ldr	r3, [r7, #12]
 80103ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80103f0:	695b      	ldr	r3, [r3, #20]
 80103f2:	68ba      	ldr	r2, [r7, #8]
 80103f4:	4013      	ands	r3, r2
 80103f6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80103f8:	68bb      	ldr	r3, [r7, #8]
}
 80103fa:	4618      	mov	r0, r3
 80103fc:	3714      	adds	r7, #20
 80103fe:	46bd      	mov	sp, r7
 8010400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010404:	4770      	bx	lr

08010406 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8010406:	b480      	push	{r7}
 8010408:	b087      	sub	sp, #28
 801040a:	af00      	add	r7, sp, #0
 801040c:	6078      	str	r0, [r7, #4]
 801040e:	460b      	mov	r3, r1
 8010410:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8010416:	697b      	ldr	r3, [r7, #20]
 8010418:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801041c:	691b      	ldr	r3, [r3, #16]
 801041e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8010420:	697b      	ldr	r3, [r7, #20]
 8010422:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010426:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010428:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 801042a:	78fb      	ldrb	r3, [r7, #3]
 801042c:	f003 030f 	and.w	r3, r3, #15
 8010430:	68fa      	ldr	r2, [r7, #12]
 8010432:	fa22 f303 	lsr.w	r3, r2, r3
 8010436:	01db      	lsls	r3, r3, #7
 8010438:	b2db      	uxtb	r3, r3
 801043a:	693a      	ldr	r2, [r7, #16]
 801043c:	4313      	orrs	r3, r2
 801043e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8010440:	78fb      	ldrb	r3, [r7, #3]
 8010442:	015a      	lsls	r2, r3, #5
 8010444:	697b      	ldr	r3, [r7, #20]
 8010446:	4413      	add	r3, r2
 8010448:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801044c:	689b      	ldr	r3, [r3, #8]
 801044e:	693a      	ldr	r2, [r7, #16]
 8010450:	4013      	ands	r3, r2
 8010452:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8010454:	68bb      	ldr	r3, [r7, #8]
}
 8010456:	4618      	mov	r0, r3
 8010458:	371c      	adds	r7, #28
 801045a:	46bd      	mov	sp, r7
 801045c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010460:	4770      	bx	lr

08010462 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8010462:	b480      	push	{r7}
 8010464:	b083      	sub	sp, #12
 8010466:	af00      	add	r7, sp, #0
 8010468:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	695b      	ldr	r3, [r3, #20]
 801046e:	f003 0301 	and.w	r3, r3, #1
}
 8010472:	4618      	mov	r0, r3
 8010474:	370c      	adds	r7, #12
 8010476:	46bd      	mov	sp, r7
 8010478:	f85d 7b04 	ldr.w	r7, [sp], #4
 801047c:	4770      	bx	lr

0801047e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 801047e:	b480      	push	{r7}
 8010480:	b085      	sub	sp, #20
 8010482:	af00      	add	r7, sp, #0
 8010484:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801048a:	68fb      	ldr	r3, [r7, #12]
 801048c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010490:	681b      	ldr	r3, [r3, #0]
 8010492:	68fa      	ldr	r2, [r7, #12]
 8010494:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010498:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 801049c:	f023 0307 	bic.w	r3, r3, #7
 80104a0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80104a2:	68fb      	ldr	r3, [r7, #12]
 80104a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80104a8:	685b      	ldr	r3, [r3, #4]
 80104aa:	68fa      	ldr	r2, [r7, #12]
 80104ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80104b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80104b4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80104b6:	2300      	movs	r3, #0
}
 80104b8:	4618      	mov	r0, r3
 80104ba:	3714      	adds	r7, #20
 80104bc:	46bd      	mov	sp, r7
 80104be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104c2:	4770      	bx	lr

080104c4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80104c4:	b480      	push	{r7}
 80104c6:	b087      	sub	sp, #28
 80104c8:	af00      	add	r7, sp, #0
 80104ca:	60f8      	str	r0, [r7, #12]
 80104cc:	460b      	mov	r3, r1
 80104ce:	607a      	str	r2, [r7, #4]
 80104d0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80104d2:	68fb      	ldr	r3, [r7, #12]
 80104d4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80104d6:	68fb      	ldr	r3, [r7, #12]
 80104d8:	333c      	adds	r3, #60	@ 0x3c
 80104da:	3304      	adds	r3, #4
 80104dc:	681b      	ldr	r3, [r3, #0]
 80104de:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80104e0:	693b      	ldr	r3, [r7, #16]
 80104e2:	4a26      	ldr	r2, [pc, #152]	@ (801057c <USB_EP0_OutStart+0xb8>)
 80104e4:	4293      	cmp	r3, r2
 80104e6:	d90a      	bls.n	80104fe <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80104e8:	697b      	ldr	r3, [r7, #20]
 80104ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80104ee:	681b      	ldr	r3, [r3, #0]
 80104f0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80104f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80104f8:	d101      	bne.n	80104fe <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80104fa:	2300      	movs	r3, #0
 80104fc:	e037      	b.n	801056e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80104fe:	697b      	ldr	r3, [r7, #20]
 8010500:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010504:	461a      	mov	r2, r3
 8010506:	2300      	movs	r3, #0
 8010508:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801050a:	697b      	ldr	r3, [r7, #20]
 801050c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010510:	691b      	ldr	r3, [r3, #16]
 8010512:	697a      	ldr	r2, [r7, #20]
 8010514:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010518:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801051c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 801051e:	697b      	ldr	r3, [r7, #20]
 8010520:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010524:	691b      	ldr	r3, [r3, #16]
 8010526:	697a      	ldr	r2, [r7, #20]
 8010528:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801052c:	f043 0318 	orr.w	r3, r3, #24
 8010530:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8010532:	697b      	ldr	r3, [r7, #20]
 8010534:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010538:	691b      	ldr	r3, [r3, #16]
 801053a:	697a      	ldr	r2, [r7, #20]
 801053c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010540:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8010544:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8010546:	7afb      	ldrb	r3, [r7, #11]
 8010548:	2b01      	cmp	r3, #1
 801054a:	d10f      	bne.n	801056c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 801054c:	697b      	ldr	r3, [r7, #20]
 801054e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010552:	461a      	mov	r2, r3
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8010558:	697b      	ldr	r3, [r7, #20]
 801055a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	697a      	ldr	r2, [r7, #20]
 8010562:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010566:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 801056a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801056c:	2300      	movs	r3, #0
}
 801056e:	4618      	mov	r0, r3
 8010570:	371c      	adds	r7, #28
 8010572:	46bd      	mov	sp, r7
 8010574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010578:	4770      	bx	lr
 801057a:	bf00      	nop
 801057c:	4f54300a 	.word	0x4f54300a

08010580 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8010580:	b480      	push	{r7}
 8010582:	b085      	sub	sp, #20
 8010584:	af00      	add	r7, sp, #0
 8010586:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010588:	2300      	movs	r3, #0
 801058a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801058c:	68fb      	ldr	r3, [r7, #12]
 801058e:	3301      	adds	r3, #1
 8010590:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010592:	68fb      	ldr	r3, [r7, #12]
 8010594:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010598:	d901      	bls.n	801059e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801059a:	2303      	movs	r3, #3
 801059c:	e01b      	b.n	80105d6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	691b      	ldr	r3, [r3, #16]
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	daf2      	bge.n	801058c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80105a6:	2300      	movs	r3, #0
 80105a8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	691b      	ldr	r3, [r3, #16]
 80105ae:	f043 0201 	orr.w	r2, r3, #1
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80105b6:	68fb      	ldr	r3, [r7, #12]
 80105b8:	3301      	adds	r3, #1
 80105ba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80105bc:	68fb      	ldr	r3, [r7, #12]
 80105be:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80105c2:	d901      	bls.n	80105c8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80105c4:	2303      	movs	r3, #3
 80105c6:	e006      	b.n	80105d6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	691b      	ldr	r3, [r3, #16]
 80105cc:	f003 0301 	and.w	r3, r3, #1
 80105d0:	2b01      	cmp	r3, #1
 80105d2:	d0f0      	beq.n	80105b6 <USB_CoreReset+0x36>

  return HAL_OK;
 80105d4:	2300      	movs	r3, #0
}
 80105d6:	4618      	mov	r0, r3
 80105d8:	3714      	adds	r7, #20
 80105da:	46bd      	mov	sp, r7
 80105dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105e0:	4770      	bx	lr
	...

080105e4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80105e4:	b580      	push	{r7, lr}
 80105e6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80105e8:	4904      	ldr	r1, [pc, #16]	@ (80105fc <MX_FATFS_Init+0x18>)
 80105ea:	4805      	ldr	r0, [pc, #20]	@ (8010600 <MX_FATFS_Init+0x1c>)
 80105ec:	f004 feb6 	bl	801535c <FATFS_LinkDriver>
 80105f0:	4603      	mov	r3, r0
 80105f2:	461a      	mov	r2, r3
 80105f4:	4b03      	ldr	r3, [pc, #12]	@ (8010604 <MX_FATFS_Init+0x20>)
 80105f6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80105f8:	bf00      	nop
 80105fa:	bd80      	pop	{r7, pc}
 80105fc:	20006178 	.word	0x20006178
 8010600:	2000012c 	.word	0x2000012c
 8010604:	20006174 	.word	0x20006174

08010608 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8010608:	b480      	push	{r7}
 801060a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 801060c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 801060e:	4618      	mov	r0, r3
 8010610:	46bd      	mov	sp, r7
 8010612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010616:	4770      	bx	lr

08010618 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8010618:	b580      	push	{r7, lr}
 801061a:	b082      	sub	sp, #8
 801061c:	af00      	add	r7, sp, #0
 801061e:	4603      	mov	r3, r0
 8010620:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 8010622:	79fb      	ldrb	r3, [r7, #7]
 8010624:	4618      	mov	r0, r3
 8010626:	f7f0 ffc9 	bl	80015bc <SD_disk_initialize>
 801062a:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 801062c:	4618      	mov	r0, r3
 801062e:	3708      	adds	r7, #8
 8010630:	46bd      	mov	sp, r7
 8010632:	bd80      	pop	{r7, pc}

08010634 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8010634:	b580      	push	{r7, lr}
 8010636:	b082      	sub	sp, #8
 8010638:	af00      	add	r7, sp, #0
 801063a:	4603      	mov	r3, r0
 801063c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status(pdrv);
 801063e:	79fb      	ldrb	r3, [r7, #7]
 8010640:	4618      	mov	r0, r3
 8010642:	f7f1 f8a1 	bl	8001788 <SD_disk_status>
 8010646:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8010648:	4618      	mov	r0, r3
 801064a:	3708      	adds	r7, #8
 801064c:	46bd      	mov	sp, r7
 801064e:	bd80      	pop	{r7, pc}

08010650 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8010650:	b580      	push	{r7, lr}
 8010652:	b084      	sub	sp, #16
 8010654:	af00      	add	r7, sp, #0
 8010656:	60b9      	str	r1, [r7, #8]
 8010658:	607a      	str	r2, [r7, #4]
 801065a:	603b      	str	r3, [r7, #0]
 801065c:	4603      	mov	r3, r0
 801065e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read(pdrv, buff, sector, count);
 8010660:	7bf8      	ldrb	r0, [r7, #15]
 8010662:	683b      	ldr	r3, [r7, #0]
 8010664:	687a      	ldr	r2, [r7, #4]
 8010666:	68b9      	ldr	r1, [r7, #8]
 8010668:	f7f1 f8a4 	bl	80017b4 <SD_disk_read>
 801066c:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 801066e:	4618      	mov	r0, r3
 8010670:	3710      	adds	r7, #16
 8010672:	46bd      	mov	sp, r7
 8010674:	bd80      	pop	{r7, pc}

08010676 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8010676:	b580      	push	{r7, lr}
 8010678:	b084      	sub	sp, #16
 801067a:	af00      	add	r7, sp, #0
 801067c:	60b9      	str	r1, [r7, #8]
 801067e:	607a      	str	r2, [r7, #4]
 8010680:	603b      	str	r3, [r7, #0]
 8010682:	4603      	mov	r3, r0
 8010684:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write(pdrv, buff, sector, count);
 8010686:	7bf8      	ldrb	r0, [r7, #15]
 8010688:	683b      	ldr	r3, [r7, #0]
 801068a:	687a      	ldr	r2, [r7, #4]
 801068c:	68b9      	ldr	r1, [r7, #8]
 801068e:	f7f1 f8fb 	bl	8001888 <SD_disk_write>
 8010692:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8010694:	4618      	mov	r0, r3
 8010696:	3710      	adds	r7, #16
 8010698:	46bd      	mov	sp, r7
 801069a:	bd80      	pop	{r7, pc}

0801069c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 801069c:	b580      	push	{r7, lr}
 801069e:	b082      	sub	sp, #8
 80106a0:	af00      	add	r7, sp, #0
 80106a2:	4603      	mov	r3, r0
 80106a4:	603a      	str	r2, [r7, #0]
 80106a6:	71fb      	strb	r3, [r7, #7]
 80106a8:	460b      	mov	r3, r1
 80106aa:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl(pdrv, cmd, buff);
 80106ac:	79b9      	ldrb	r1, [r7, #6]
 80106ae:	79fb      	ldrb	r3, [r7, #7]
 80106b0:	683a      	ldr	r2, [r7, #0]
 80106b2:	4618      	mov	r0, r3
 80106b4:	f7f1 f96c 	bl	8001990 <SD_disk_ioctl>
 80106b8:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 80106ba:	4618      	mov	r0, r3
 80106bc:	3708      	adds	r7, #8
 80106be:	46bd      	mov	sp, r7
 80106c0:	bd80      	pop	{r7, pc}
	...

080106c4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80106c4:	b580      	push	{r7, lr}
 80106c6:	b084      	sub	sp, #16
 80106c8:	af00      	add	r7, sp, #0
 80106ca:	6078      	str	r0, [r7, #4]
 80106cc:	460b      	mov	r3, r1
 80106ce:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80106d0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80106d4:	f005 fbee 	bl	8015eb4 <USBD_static_malloc>
 80106d8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80106da:	68fb      	ldr	r3, [r7, #12]
 80106dc:	2b00      	cmp	r3, #0
 80106de:	d109      	bne.n	80106f4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	32b0      	adds	r2, #176	@ 0xb0
 80106ea:	2100      	movs	r1, #0
 80106ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80106f0:	2302      	movs	r3, #2
 80106f2:	e0d4      	b.n	801089e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80106f4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80106f8:	2100      	movs	r1, #0
 80106fa:	68f8      	ldr	r0, [r7, #12]
 80106fc:	f007 f945 	bl	801798a <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	32b0      	adds	r2, #176	@ 0xb0
 801070a:	68f9      	ldr	r1, [r7, #12]
 801070c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	32b0      	adds	r2, #176	@ 0xb0
 801071a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	7c1b      	ldrb	r3, [r3, #16]
 8010728:	2b00      	cmp	r3, #0
 801072a:	d138      	bne.n	801079e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 801072c:	4b5e      	ldr	r3, [pc, #376]	@ (80108a8 <USBD_CDC_Init+0x1e4>)
 801072e:	7819      	ldrb	r1, [r3, #0]
 8010730:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010734:	2202      	movs	r2, #2
 8010736:	6878      	ldr	r0, [r7, #4]
 8010738:	f005 fa99 	bl	8015c6e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 801073c:	4b5a      	ldr	r3, [pc, #360]	@ (80108a8 <USBD_CDC_Init+0x1e4>)
 801073e:	781b      	ldrb	r3, [r3, #0]
 8010740:	f003 020f 	and.w	r2, r3, #15
 8010744:	6879      	ldr	r1, [r7, #4]
 8010746:	4613      	mov	r3, r2
 8010748:	009b      	lsls	r3, r3, #2
 801074a:	4413      	add	r3, r2
 801074c:	009b      	lsls	r3, r3, #2
 801074e:	440b      	add	r3, r1
 8010750:	3324      	adds	r3, #36	@ 0x24
 8010752:	2201      	movs	r2, #1
 8010754:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8010756:	4b55      	ldr	r3, [pc, #340]	@ (80108ac <USBD_CDC_Init+0x1e8>)
 8010758:	7819      	ldrb	r1, [r3, #0]
 801075a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801075e:	2202      	movs	r2, #2
 8010760:	6878      	ldr	r0, [r7, #4]
 8010762:	f005 fa84 	bl	8015c6e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8010766:	4b51      	ldr	r3, [pc, #324]	@ (80108ac <USBD_CDC_Init+0x1e8>)
 8010768:	781b      	ldrb	r3, [r3, #0]
 801076a:	f003 020f 	and.w	r2, r3, #15
 801076e:	6879      	ldr	r1, [r7, #4]
 8010770:	4613      	mov	r3, r2
 8010772:	009b      	lsls	r3, r3, #2
 8010774:	4413      	add	r3, r2
 8010776:	009b      	lsls	r3, r3, #2
 8010778:	440b      	add	r3, r1
 801077a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801077e:	2201      	movs	r2, #1
 8010780:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8010782:	4b4b      	ldr	r3, [pc, #300]	@ (80108b0 <USBD_CDC_Init+0x1ec>)
 8010784:	781b      	ldrb	r3, [r3, #0]
 8010786:	f003 020f 	and.w	r2, r3, #15
 801078a:	6879      	ldr	r1, [r7, #4]
 801078c:	4613      	mov	r3, r2
 801078e:	009b      	lsls	r3, r3, #2
 8010790:	4413      	add	r3, r2
 8010792:	009b      	lsls	r3, r3, #2
 8010794:	440b      	add	r3, r1
 8010796:	3326      	adds	r3, #38	@ 0x26
 8010798:	2210      	movs	r2, #16
 801079a:	801a      	strh	r2, [r3, #0]
 801079c:	e035      	b.n	801080a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 801079e:	4b42      	ldr	r3, [pc, #264]	@ (80108a8 <USBD_CDC_Init+0x1e4>)
 80107a0:	7819      	ldrb	r1, [r3, #0]
 80107a2:	2340      	movs	r3, #64	@ 0x40
 80107a4:	2202      	movs	r2, #2
 80107a6:	6878      	ldr	r0, [r7, #4]
 80107a8:	f005 fa61 	bl	8015c6e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80107ac:	4b3e      	ldr	r3, [pc, #248]	@ (80108a8 <USBD_CDC_Init+0x1e4>)
 80107ae:	781b      	ldrb	r3, [r3, #0]
 80107b0:	f003 020f 	and.w	r2, r3, #15
 80107b4:	6879      	ldr	r1, [r7, #4]
 80107b6:	4613      	mov	r3, r2
 80107b8:	009b      	lsls	r3, r3, #2
 80107ba:	4413      	add	r3, r2
 80107bc:	009b      	lsls	r3, r3, #2
 80107be:	440b      	add	r3, r1
 80107c0:	3324      	adds	r3, #36	@ 0x24
 80107c2:	2201      	movs	r2, #1
 80107c4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80107c6:	4b39      	ldr	r3, [pc, #228]	@ (80108ac <USBD_CDC_Init+0x1e8>)
 80107c8:	7819      	ldrb	r1, [r3, #0]
 80107ca:	2340      	movs	r3, #64	@ 0x40
 80107cc:	2202      	movs	r2, #2
 80107ce:	6878      	ldr	r0, [r7, #4]
 80107d0:	f005 fa4d 	bl	8015c6e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80107d4:	4b35      	ldr	r3, [pc, #212]	@ (80108ac <USBD_CDC_Init+0x1e8>)
 80107d6:	781b      	ldrb	r3, [r3, #0]
 80107d8:	f003 020f 	and.w	r2, r3, #15
 80107dc:	6879      	ldr	r1, [r7, #4]
 80107de:	4613      	mov	r3, r2
 80107e0:	009b      	lsls	r3, r3, #2
 80107e2:	4413      	add	r3, r2
 80107e4:	009b      	lsls	r3, r3, #2
 80107e6:	440b      	add	r3, r1
 80107e8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80107ec:	2201      	movs	r2, #1
 80107ee:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80107f0:	4b2f      	ldr	r3, [pc, #188]	@ (80108b0 <USBD_CDC_Init+0x1ec>)
 80107f2:	781b      	ldrb	r3, [r3, #0]
 80107f4:	f003 020f 	and.w	r2, r3, #15
 80107f8:	6879      	ldr	r1, [r7, #4]
 80107fa:	4613      	mov	r3, r2
 80107fc:	009b      	lsls	r3, r3, #2
 80107fe:	4413      	add	r3, r2
 8010800:	009b      	lsls	r3, r3, #2
 8010802:	440b      	add	r3, r1
 8010804:	3326      	adds	r3, #38	@ 0x26
 8010806:	2210      	movs	r2, #16
 8010808:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 801080a:	4b29      	ldr	r3, [pc, #164]	@ (80108b0 <USBD_CDC_Init+0x1ec>)
 801080c:	7819      	ldrb	r1, [r3, #0]
 801080e:	2308      	movs	r3, #8
 8010810:	2203      	movs	r2, #3
 8010812:	6878      	ldr	r0, [r7, #4]
 8010814:	f005 fa2b 	bl	8015c6e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8010818:	4b25      	ldr	r3, [pc, #148]	@ (80108b0 <USBD_CDC_Init+0x1ec>)
 801081a:	781b      	ldrb	r3, [r3, #0]
 801081c:	f003 020f 	and.w	r2, r3, #15
 8010820:	6879      	ldr	r1, [r7, #4]
 8010822:	4613      	mov	r3, r2
 8010824:	009b      	lsls	r3, r3, #2
 8010826:	4413      	add	r3, r2
 8010828:	009b      	lsls	r3, r3, #2
 801082a:	440b      	add	r3, r1
 801082c:	3324      	adds	r3, #36	@ 0x24
 801082e:	2201      	movs	r2, #1
 8010830:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8010832:	68fb      	ldr	r3, [r7, #12]
 8010834:	2200      	movs	r2, #0
 8010836:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010840:	687a      	ldr	r2, [r7, #4]
 8010842:	33b0      	adds	r3, #176	@ 0xb0
 8010844:	009b      	lsls	r3, r3, #2
 8010846:	4413      	add	r3, r2
 8010848:	685b      	ldr	r3, [r3, #4]
 801084a:	681b      	ldr	r3, [r3, #0]
 801084c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 801084e:	68fb      	ldr	r3, [r7, #12]
 8010850:	2200      	movs	r2, #0
 8010852:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8010856:	68fb      	ldr	r3, [r7, #12]
 8010858:	2200      	movs	r2, #0
 801085a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 801085e:	68fb      	ldr	r3, [r7, #12]
 8010860:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8010864:	2b00      	cmp	r3, #0
 8010866:	d101      	bne.n	801086c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8010868:	2302      	movs	r3, #2
 801086a:	e018      	b.n	801089e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	7c1b      	ldrb	r3, [r3, #16]
 8010870:	2b00      	cmp	r3, #0
 8010872:	d10a      	bne.n	801088a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8010874:	4b0d      	ldr	r3, [pc, #52]	@ (80108ac <USBD_CDC_Init+0x1e8>)
 8010876:	7819      	ldrb	r1, [r3, #0]
 8010878:	68fb      	ldr	r3, [r7, #12]
 801087a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801087e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010882:	6878      	ldr	r0, [r7, #4]
 8010884:	f005 fae2 	bl	8015e4c <USBD_LL_PrepareReceive>
 8010888:	e008      	b.n	801089c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801088a:	4b08      	ldr	r3, [pc, #32]	@ (80108ac <USBD_CDC_Init+0x1e8>)
 801088c:	7819      	ldrb	r1, [r3, #0]
 801088e:	68fb      	ldr	r3, [r7, #12]
 8010890:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8010894:	2340      	movs	r3, #64	@ 0x40
 8010896:	6878      	ldr	r0, [r7, #4]
 8010898:	f005 fad8 	bl	8015e4c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801089c:	2300      	movs	r3, #0
}
 801089e:	4618      	mov	r0, r3
 80108a0:	3710      	adds	r7, #16
 80108a2:	46bd      	mov	sp, r7
 80108a4:	bd80      	pop	{r7, pc}
 80108a6:	bf00      	nop
 80108a8:	200001c7 	.word	0x200001c7
 80108ac:	200001c8 	.word	0x200001c8
 80108b0:	200001c9 	.word	0x200001c9

080108b4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80108b4:	b580      	push	{r7, lr}
 80108b6:	b082      	sub	sp, #8
 80108b8:	af00      	add	r7, sp, #0
 80108ba:	6078      	str	r0, [r7, #4]
 80108bc:	460b      	mov	r3, r1
 80108be:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80108c0:	4b3a      	ldr	r3, [pc, #232]	@ (80109ac <USBD_CDC_DeInit+0xf8>)
 80108c2:	781b      	ldrb	r3, [r3, #0]
 80108c4:	4619      	mov	r1, r3
 80108c6:	6878      	ldr	r0, [r7, #4]
 80108c8:	f005 f9f7 	bl	8015cba <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80108cc:	4b37      	ldr	r3, [pc, #220]	@ (80109ac <USBD_CDC_DeInit+0xf8>)
 80108ce:	781b      	ldrb	r3, [r3, #0]
 80108d0:	f003 020f 	and.w	r2, r3, #15
 80108d4:	6879      	ldr	r1, [r7, #4]
 80108d6:	4613      	mov	r3, r2
 80108d8:	009b      	lsls	r3, r3, #2
 80108da:	4413      	add	r3, r2
 80108dc:	009b      	lsls	r3, r3, #2
 80108de:	440b      	add	r3, r1
 80108e0:	3324      	adds	r3, #36	@ 0x24
 80108e2:	2200      	movs	r2, #0
 80108e4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80108e6:	4b32      	ldr	r3, [pc, #200]	@ (80109b0 <USBD_CDC_DeInit+0xfc>)
 80108e8:	781b      	ldrb	r3, [r3, #0]
 80108ea:	4619      	mov	r1, r3
 80108ec:	6878      	ldr	r0, [r7, #4]
 80108ee:	f005 f9e4 	bl	8015cba <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80108f2:	4b2f      	ldr	r3, [pc, #188]	@ (80109b0 <USBD_CDC_DeInit+0xfc>)
 80108f4:	781b      	ldrb	r3, [r3, #0]
 80108f6:	f003 020f 	and.w	r2, r3, #15
 80108fa:	6879      	ldr	r1, [r7, #4]
 80108fc:	4613      	mov	r3, r2
 80108fe:	009b      	lsls	r3, r3, #2
 8010900:	4413      	add	r3, r2
 8010902:	009b      	lsls	r3, r3, #2
 8010904:	440b      	add	r3, r1
 8010906:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801090a:	2200      	movs	r2, #0
 801090c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 801090e:	4b29      	ldr	r3, [pc, #164]	@ (80109b4 <USBD_CDC_DeInit+0x100>)
 8010910:	781b      	ldrb	r3, [r3, #0]
 8010912:	4619      	mov	r1, r3
 8010914:	6878      	ldr	r0, [r7, #4]
 8010916:	f005 f9d0 	bl	8015cba <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 801091a:	4b26      	ldr	r3, [pc, #152]	@ (80109b4 <USBD_CDC_DeInit+0x100>)
 801091c:	781b      	ldrb	r3, [r3, #0]
 801091e:	f003 020f 	and.w	r2, r3, #15
 8010922:	6879      	ldr	r1, [r7, #4]
 8010924:	4613      	mov	r3, r2
 8010926:	009b      	lsls	r3, r3, #2
 8010928:	4413      	add	r3, r2
 801092a:	009b      	lsls	r3, r3, #2
 801092c:	440b      	add	r3, r1
 801092e:	3324      	adds	r3, #36	@ 0x24
 8010930:	2200      	movs	r2, #0
 8010932:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8010934:	4b1f      	ldr	r3, [pc, #124]	@ (80109b4 <USBD_CDC_DeInit+0x100>)
 8010936:	781b      	ldrb	r3, [r3, #0]
 8010938:	f003 020f 	and.w	r2, r3, #15
 801093c:	6879      	ldr	r1, [r7, #4]
 801093e:	4613      	mov	r3, r2
 8010940:	009b      	lsls	r3, r3, #2
 8010942:	4413      	add	r3, r2
 8010944:	009b      	lsls	r3, r3, #2
 8010946:	440b      	add	r3, r1
 8010948:	3326      	adds	r3, #38	@ 0x26
 801094a:	2200      	movs	r2, #0
 801094c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	32b0      	adds	r2, #176	@ 0xb0
 8010958:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801095c:	2b00      	cmp	r3, #0
 801095e:	d01f      	beq.n	80109a0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010966:	687a      	ldr	r2, [r7, #4]
 8010968:	33b0      	adds	r3, #176	@ 0xb0
 801096a:	009b      	lsls	r3, r3, #2
 801096c:	4413      	add	r3, r2
 801096e:	685b      	ldr	r3, [r3, #4]
 8010970:	685b      	ldr	r3, [r3, #4]
 8010972:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	32b0      	adds	r2, #176	@ 0xb0
 801097e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010982:	4618      	mov	r0, r3
 8010984:	f005 faa4 	bl	8015ed0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	32b0      	adds	r2, #176	@ 0xb0
 8010992:	2100      	movs	r1, #0
 8010994:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	2200      	movs	r2, #0
 801099c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80109a0:	2300      	movs	r3, #0
}
 80109a2:	4618      	mov	r0, r3
 80109a4:	3708      	adds	r7, #8
 80109a6:	46bd      	mov	sp, r7
 80109a8:	bd80      	pop	{r7, pc}
 80109aa:	bf00      	nop
 80109ac:	200001c7 	.word	0x200001c7
 80109b0:	200001c8 	.word	0x200001c8
 80109b4:	200001c9 	.word	0x200001c9

080109b8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80109b8:	b580      	push	{r7, lr}
 80109ba:	b086      	sub	sp, #24
 80109bc:	af00      	add	r7, sp, #0
 80109be:	6078      	str	r0, [r7, #4]
 80109c0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	32b0      	adds	r2, #176	@ 0xb0
 80109cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80109d0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80109d2:	2300      	movs	r3, #0
 80109d4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80109d6:	2300      	movs	r3, #0
 80109d8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80109da:	2300      	movs	r3, #0
 80109dc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80109de:	693b      	ldr	r3, [r7, #16]
 80109e0:	2b00      	cmp	r3, #0
 80109e2:	d101      	bne.n	80109e8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80109e4:	2303      	movs	r3, #3
 80109e6:	e0bf      	b.n	8010b68 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80109e8:	683b      	ldr	r3, [r7, #0]
 80109ea:	781b      	ldrb	r3, [r3, #0]
 80109ec:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d050      	beq.n	8010a96 <USBD_CDC_Setup+0xde>
 80109f4:	2b20      	cmp	r3, #32
 80109f6:	f040 80af 	bne.w	8010b58 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80109fa:	683b      	ldr	r3, [r7, #0]
 80109fc:	88db      	ldrh	r3, [r3, #6]
 80109fe:	2b00      	cmp	r3, #0
 8010a00:	d03a      	beq.n	8010a78 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8010a02:	683b      	ldr	r3, [r7, #0]
 8010a04:	781b      	ldrb	r3, [r3, #0]
 8010a06:	b25b      	sxtb	r3, r3
 8010a08:	2b00      	cmp	r3, #0
 8010a0a:	da1b      	bge.n	8010a44 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010a12:	687a      	ldr	r2, [r7, #4]
 8010a14:	33b0      	adds	r3, #176	@ 0xb0
 8010a16:	009b      	lsls	r3, r3, #2
 8010a18:	4413      	add	r3, r2
 8010a1a:	685b      	ldr	r3, [r3, #4]
 8010a1c:	689b      	ldr	r3, [r3, #8]
 8010a1e:	683a      	ldr	r2, [r7, #0]
 8010a20:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8010a22:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8010a24:	683a      	ldr	r2, [r7, #0]
 8010a26:	88d2      	ldrh	r2, [r2, #6]
 8010a28:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8010a2a:	683b      	ldr	r3, [r7, #0]
 8010a2c:	88db      	ldrh	r3, [r3, #6]
 8010a2e:	2b07      	cmp	r3, #7
 8010a30:	bf28      	it	cs
 8010a32:	2307      	movcs	r3, #7
 8010a34:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8010a36:	693b      	ldr	r3, [r7, #16]
 8010a38:	89fa      	ldrh	r2, [r7, #14]
 8010a3a:	4619      	mov	r1, r3
 8010a3c:	6878      	ldr	r0, [r7, #4]
 8010a3e:	f001 fd93 	bl	8012568 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8010a42:	e090      	b.n	8010b66 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8010a44:	683b      	ldr	r3, [r7, #0]
 8010a46:	785a      	ldrb	r2, [r3, #1]
 8010a48:	693b      	ldr	r3, [r7, #16]
 8010a4a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8010a4e:	683b      	ldr	r3, [r7, #0]
 8010a50:	88db      	ldrh	r3, [r3, #6]
 8010a52:	2b3f      	cmp	r3, #63	@ 0x3f
 8010a54:	d803      	bhi.n	8010a5e <USBD_CDC_Setup+0xa6>
 8010a56:	683b      	ldr	r3, [r7, #0]
 8010a58:	88db      	ldrh	r3, [r3, #6]
 8010a5a:	b2da      	uxtb	r2, r3
 8010a5c:	e000      	b.n	8010a60 <USBD_CDC_Setup+0xa8>
 8010a5e:	2240      	movs	r2, #64	@ 0x40
 8010a60:	693b      	ldr	r3, [r7, #16]
 8010a62:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8010a66:	6939      	ldr	r1, [r7, #16]
 8010a68:	693b      	ldr	r3, [r7, #16]
 8010a6a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8010a6e:	461a      	mov	r2, r3
 8010a70:	6878      	ldr	r0, [r7, #4]
 8010a72:	f001 fda5 	bl	80125c0 <USBD_CtlPrepareRx>
      break;
 8010a76:	e076      	b.n	8010b66 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010a7e:	687a      	ldr	r2, [r7, #4]
 8010a80:	33b0      	adds	r3, #176	@ 0xb0
 8010a82:	009b      	lsls	r3, r3, #2
 8010a84:	4413      	add	r3, r2
 8010a86:	685b      	ldr	r3, [r3, #4]
 8010a88:	689b      	ldr	r3, [r3, #8]
 8010a8a:	683a      	ldr	r2, [r7, #0]
 8010a8c:	7850      	ldrb	r0, [r2, #1]
 8010a8e:	2200      	movs	r2, #0
 8010a90:	6839      	ldr	r1, [r7, #0]
 8010a92:	4798      	blx	r3
      break;
 8010a94:	e067      	b.n	8010b66 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010a96:	683b      	ldr	r3, [r7, #0]
 8010a98:	785b      	ldrb	r3, [r3, #1]
 8010a9a:	2b0b      	cmp	r3, #11
 8010a9c:	d851      	bhi.n	8010b42 <USBD_CDC_Setup+0x18a>
 8010a9e:	a201      	add	r2, pc, #4	@ (adr r2, 8010aa4 <USBD_CDC_Setup+0xec>)
 8010aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010aa4:	08010ad5 	.word	0x08010ad5
 8010aa8:	08010b51 	.word	0x08010b51
 8010aac:	08010b43 	.word	0x08010b43
 8010ab0:	08010b43 	.word	0x08010b43
 8010ab4:	08010b43 	.word	0x08010b43
 8010ab8:	08010b43 	.word	0x08010b43
 8010abc:	08010b43 	.word	0x08010b43
 8010ac0:	08010b43 	.word	0x08010b43
 8010ac4:	08010b43 	.word	0x08010b43
 8010ac8:	08010b43 	.word	0x08010b43
 8010acc:	08010aff 	.word	0x08010aff
 8010ad0:	08010b29 	.word	0x08010b29
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010ada:	b2db      	uxtb	r3, r3
 8010adc:	2b03      	cmp	r3, #3
 8010ade:	d107      	bne.n	8010af0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8010ae0:	f107 030a 	add.w	r3, r7, #10
 8010ae4:	2202      	movs	r2, #2
 8010ae6:	4619      	mov	r1, r3
 8010ae8:	6878      	ldr	r0, [r7, #4]
 8010aea:	f001 fd3d 	bl	8012568 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8010aee:	e032      	b.n	8010b56 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8010af0:	6839      	ldr	r1, [r7, #0]
 8010af2:	6878      	ldr	r0, [r7, #4]
 8010af4:	f001 fcbb 	bl	801246e <USBD_CtlError>
            ret = USBD_FAIL;
 8010af8:	2303      	movs	r3, #3
 8010afa:	75fb      	strb	r3, [r7, #23]
          break;
 8010afc:	e02b      	b.n	8010b56 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010afe:	687b      	ldr	r3, [r7, #4]
 8010b00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010b04:	b2db      	uxtb	r3, r3
 8010b06:	2b03      	cmp	r3, #3
 8010b08:	d107      	bne.n	8010b1a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8010b0a:	f107 030d 	add.w	r3, r7, #13
 8010b0e:	2201      	movs	r2, #1
 8010b10:	4619      	mov	r1, r3
 8010b12:	6878      	ldr	r0, [r7, #4]
 8010b14:	f001 fd28 	bl	8012568 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8010b18:	e01d      	b.n	8010b56 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8010b1a:	6839      	ldr	r1, [r7, #0]
 8010b1c:	6878      	ldr	r0, [r7, #4]
 8010b1e:	f001 fca6 	bl	801246e <USBD_CtlError>
            ret = USBD_FAIL;
 8010b22:	2303      	movs	r3, #3
 8010b24:	75fb      	strb	r3, [r7, #23]
          break;
 8010b26:	e016      	b.n	8010b56 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010b2e:	b2db      	uxtb	r3, r3
 8010b30:	2b03      	cmp	r3, #3
 8010b32:	d00f      	beq.n	8010b54 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8010b34:	6839      	ldr	r1, [r7, #0]
 8010b36:	6878      	ldr	r0, [r7, #4]
 8010b38:	f001 fc99 	bl	801246e <USBD_CtlError>
            ret = USBD_FAIL;
 8010b3c:	2303      	movs	r3, #3
 8010b3e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8010b40:	e008      	b.n	8010b54 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8010b42:	6839      	ldr	r1, [r7, #0]
 8010b44:	6878      	ldr	r0, [r7, #4]
 8010b46:	f001 fc92 	bl	801246e <USBD_CtlError>
          ret = USBD_FAIL;
 8010b4a:	2303      	movs	r3, #3
 8010b4c:	75fb      	strb	r3, [r7, #23]
          break;
 8010b4e:	e002      	b.n	8010b56 <USBD_CDC_Setup+0x19e>
          break;
 8010b50:	bf00      	nop
 8010b52:	e008      	b.n	8010b66 <USBD_CDC_Setup+0x1ae>
          break;
 8010b54:	bf00      	nop
      }
      break;
 8010b56:	e006      	b.n	8010b66 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8010b58:	6839      	ldr	r1, [r7, #0]
 8010b5a:	6878      	ldr	r0, [r7, #4]
 8010b5c:	f001 fc87 	bl	801246e <USBD_CtlError>
      ret = USBD_FAIL;
 8010b60:	2303      	movs	r3, #3
 8010b62:	75fb      	strb	r3, [r7, #23]
      break;
 8010b64:	bf00      	nop
  }

  return (uint8_t)ret;
 8010b66:	7dfb      	ldrb	r3, [r7, #23]
}
 8010b68:	4618      	mov	r0, r3
 8010b6a:	3718      	adds	r7, #24
 8010b6c:	46bd      	mov	sp, r7
 8010b6e:	bd80      	pop	{r7, pc}

08010b70 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010b70:	b580      	push	{r7, lr}
 8010b72:	b084      	sub	sp, #16
 8010b74:	af00      	add	r7, sp, #0
 8010b76:	6078      	str	r0, [r7, #4]
 8010b78:	460b      	mov	r3, r1
 8010b7a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010b82:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	32b0      	adds	r2, #176	@ 0xb0
 8010b8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	d101      	bne.n	8010b9a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8010b96:	2303      	movs	r3, #3
 8010b98:	e065      	b.n	8010c66 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	32b0      	adds	r2, #176	@ 0xb0
 8010ba4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ba8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8010baa:	78fb      	ldrb	r3, [r7, #3]
 8010bac:	f003 020f 	and.w	r2, r3, #15
 8010bb0:	6879      	ldr	r1, [r7, #4]
 8010bb2:	4613      	mov	r3, r2
 8010bb4:	009b      	lsls	r3, r3, #2
 8010bb6:	4413      	add	r3, r2
 8010bb8:	009b      	lsls	r3, r3, #2
 8010bba:	440b      	add	r3, r1
 8010bbc:	3318      	adds	r3, #24
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d02f      	beq.n	8010c24 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8010bc4:	78fb      	ldrb	r3, [r7, #3]
 8010bc6:	f003 020f 	and.w	r2, r3, #15
 8010bca:	6879      	ldr	r1, [r7, #4]
 8010bcc:	4613      	mov	r3, r2
 8010bce:	009b      	lsls	r3, r3, #2
 8010bd0:	4413      	add	r3, r2
 8010bd2:	009b      	lsls	r3, r3, #2
 8010bd4:	440b      	add	r3, r1
 8010bd6:	3318      	adds	r3, #24
 8010bd8:	681a      	ldr	r2, [r3, #0]
 8010bda:	78fb      	ldrb	r3, [r7, #3]
 8010bdc:	f003 010f 	and.w	r1, r3, #15
 8010be0:	68f8      	ldr	r0, [r7, #12]
 8010be2:	460b      	mov	r3, r1
 8010be4:	00db      	lsls	r3, r3, #3
 8010be6:	440b      	add	r3, r1
 8010be8:	009b      	lsls	r3, r3, #2
 8010bea:	4403      	add	r3, r0
 8010bec:	331c      	adds	r3, #28
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	fbb2 f1f3 	udiv	r1, r2, r3
 8010bf4:	fb01 f303 	mul.w	r3, r1, r3
 8010bf8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8010bfa:	2b00      	cmp	r3, #0
 8010bfc:	d112      	bne.n	8010c24 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8010bfe:	78fb      	ldrb	r3, [r7, #3]
 8010c00:	f003 020f 	and.w	r2, r3, #15
 8010c04:	6879      	ldr	r1, [r7, #4]
 8010c06:	4613      	mov	r3, r2
 8010c08:	009b      	lsls	r3, r3, #2
 8010c0a:	4413      	add	r3, r2
 8010c0c:	009b      	lsls	r3, r3, #2
 8010c0e:	440b      	add	r3, r1
 8010c10:	3318      	adds	r3, #24
 8010c12:	2200      	movs	r2, #0
 8010c14:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8010c16:	78f9      	ldrb	r1, [r7, #3]
 8010c18:	2300      	movs	r3, #0
 8010c1a:	2200      	movs	r2, #0
 8010c1c:	6878      	ldr	r0, [r7, #4]
 8010c1e:	f005 f8f4 	bl	8015e0a <USBD_LL_Transmit>
 8010c22:	e01f      	b.n	8010c64 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8010c24:	68bb      	ldr	r3, [r7, #8]
 8010c26:	2200      	movs	r2, #0
 8010c28:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010c32:	687a      	ldr	r2, [r7, #4]
 8010c34:	33b0      	adds	r3, #176	@ 0xb0
 8010c36:	009b      	lsls	r3, r3, #2
 8010c38:	4413      	add	r3, r2
 8010c3a:	685b      	ldr	r3, [r3, #4]
 8010c3c:	691b      	ldr	r3, [r3, #16]
 8010c3e:	2b00      	cmp	r3, #0
 8010c40:	d010      	beq.n	8010c64 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8010c42:	687b      	ldr	r3, [r7, #4]
 8010c44:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010c48:	687a      	ldr	r2, [r7, #4]
 8010c4a:	33b0      	adds	r3, #176	@ 0xb0
 8010c4c:	009b      	lsls	r3, r3, #2
 8010c4e:	4413      	add	r3, r2
 8010c50:	685b      	ldr	r3, [r3, #4]
 8010c52:	691b      	ldr	r3, [r3, #16]
 8010c54:	68ba      	ldr	r2, [r7, #8]
 8010c56:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8010c5a:	68ba      	ldr	r2, [r7, #8]
 8010c5c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8010c60:	78fa      	ldrb	r2, [r7, #3]
 8010c62:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8010c64:	2300      	movs	r3, #0
}
 8010c66:	4618      	mov	r0, r3
 8010c68:	3710      	adds	r7, #16
 8010c6a:	46bd      	mov	sp, r7
 8010c6c:	bd80      	pop	{r7, pc}

08010c6e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010c6e:	b580      	push	{r7, lr}
 8010c70:	b084      	sub	sp, #16
 8010c72:	af00      	add	r7, sp, #0
 8010c74:	6078      	str	r0, [r7, #4]
 8010c76:	460b      	mov	r3, r1
 8010c78:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010c7a:	687b      	ldr	r3, [r7, #4]
 8010c7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010c80:	687b      	ldr	r3, [r7, #4]
 8010c82:	32b0      	adds	r2, #176	@ 0xb0
 8010c84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010c88:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8010c8a:	687b      	ldr	r3, [r7, #4]
 8010c8c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010c90:	687b      	ldr	r3, [r7, #4]
 8010c92:	32b0      	adds	r2, #176	@ 0xb0
 8010c94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	d101      	bne.n	8010ca0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8010c9c:	2303      	movs	r3, #3
 8010c9e:	e01a      	b.n	8010cd6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8010ca0:	78fb      	ldrb	r3, [r7, #3]
 8010ca2:	4619      	mov	r1, r3
 8010ca4:	6878      	ldr	r0, [r7, #4]
 8010ca6:	f005 f8f2 	bl	8015e8e <USBD_LL_GetRxDataSize>
 8010caa:	4602      	mov	r2, r0
 8010cac:	68fb      	ldr	r3, [r7, #12]
 8010cae:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8010cb2:	687b      	ldr	r3, [r7, #4]
 8010cb4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010cb8:	687a      	ldr	r2, [r7, #4]
 8010cba:	33b0      	adds	r3, #176	@ 0xb0
 8010cbc:	009b      	lsls	r3, r3, #2
 8010cbe:	4413      	add	r3, r2
 8010cc0:	685b      	ldr	r3, [r3, #4]
 8010cc2:	68db      	ldr	r3, [r3, #12]
 8010cc4:	68fa      	ldr	r2, [r7, #12]
 8010cc6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8010cca:	68fa      	ldr	r2, [r7, #12]
 8010ccc:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8010cd0:	4611      	mov	r1, r2
 8010cd2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8010cd4:	2300      	movs	r3, #0
}
 8010cd6:	4618      	mov	r0, r3
 8010cd8:	3710      	adds	r7, #16
 8010cda:	46bd      	mov	sp, r7
 8010cdc:	bd80      	pop	{r7, pc}

08010cde <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8010cde:	b580      	push	{r7, lr}
 8010ce0:	b084      	sub	sp, #16
 8010ce2:	af00      	add	r7, sp, #0
 8010ce4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010ce6:	687b      	ldr	r3, [r7, #4]
 8010ce8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010cec:	687b      	ldr	r3, [r7, #4]
 8010cee:	32b0      	adds	r2, #176	@ 0xb0
 8010cf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010cf4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8010cf6:	68fb      	ldr	r3, [r7, #12]
 8010cf8:	2b00      	cmp	r3, #0
 8010cfa:	d101      	bne.n	8010d00 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8010cfc:	2303      	movs	r3, #3
 8010cfe:	e024      	b.n	8010d4a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010d06:	687a      	ldr	r2, [r7, #4]
 8010d08:	33b0      	adds	r3, #176	@ 0xb0
 8010d0a:	009b      	lsls	r3, r3, #2
 8010d0c:	4413      	add	r3, r2
 8010d0e:	685b      	ldr	r3, [r3, #4]
 8010d10:	2b00      	cmp	r3, #0
 8010d12:	d019      	beq.n	8010d48 <USBD_CDC_EP0_RxReady+0x6a>
 8010d14:	68fb      	ldr	r3, [r7, #12]
 8010d16:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8010d1a:	2bff      	cmp	r3, #255	@ 0xff
 8010d1c:	d014      	beq.n	8010d48 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010d24:	687a      	ldr	r2, [r7, #4]
 8010d26:	33b0      	adds	r3, #176	@ 0xb0
 8010d28:	009b      	lsls	r3, r3, #2
 8010d2a:	4413      	add	r3, r2
 8010d2c:	685b      	ldr	r3, [r3, #4]
 8010d2e:	689b      	ldr	r3, [r3, #8]
 8010d30:	68fa      	ldr	r2, [r7, #12]
 8010d32:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8010d36:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8010d38:	68fa      	ldr	r2, [r7, #12]
 8010d3a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8010d3e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8010d40:	68fb      	ldr	r3, [r7, #12]
 8010d42:	22ff      	movs	r2, #255	@ 0xff
 8010d44:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8010d48:	2300      	movs	r3, #0
}
 8010d4a:	4618      	mov	r0, r3
 8010d4c:	3710      	adds	r7, #16
 8010d4e:	46bd      	mov	sp, r7
 8010d50:	bd80      	pop	{r7, pc}
	...

08010d54 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8010d54:	b580      	push	{r7, lr}
 8010d56:	b086      	sub	sp, #24
 8010d58:	af00      	add	r7, sp, #0
 8010d5a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8010d5c:	2182      	movs	r1, #130	@ 0x82
 8010d5e:	4818      	ldr	r0, [pc, #96]	@ (8010dc0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8010d60:	f000 fd4f 	bl	8011802 <USBD_GetEpDesc>
 8010d64:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8010d66:	2101      	movs	r1, #1
 8010d68:	4815      	ldr	r0, [pc, #84]	@ (8010dc0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8010d6a:	f000 fd4a 	bl	8011802 <USBD_GetEpDesc>
 8010d6e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8010d70:	2181      	movs	r1, #129	@ 0x81
 8010d72:	4813      	ldr	r0, [pc, #76]	@ (8010dc0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8010d74:	f000 fd45 	bl	8011802 <USBD_GetEpDesc>
 8010d78:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8010d7a:	697b      	ldr	r3, [r7, #20]
 8010d7c:	2b00      	cmp	r3, #0
 8010d7e:	d002      	beq.n	8010d86 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8010d80:	697b      	ldr	r3, [r7, #20]
 8010d82:	2210      	movs	r2, #16
 8010d84:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8010d86:	693b      	ldr	r3, [r7, #16]
 8010d88:	2b00      	cmp	r3, #0
 8010d8a:	d006      	beq.n	8010d9a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8010d8c:	693b      	ldr	r3, [r7, #16]
 8010d8e:	2200      	movs	r2, #0
 8010d90:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010d94:	711a      	strb	r2, [r3, #4]
 8010d96:	2200      	movs	r2, #0
 8010d98:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8010d9a:	68fb      	ldr	r3, [r7, #12]
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d006      	beq.n	8010dae <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8010da0:	68fb      	ldr	r3, [r7, #12]
 8010da2:	2200      	movs	r2, #0
 8010da4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010da8:	711a      	strb	r2, [r3, #4]
 8010daa:	2200      	movs	r2, #0
 8010dac:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	2243      	movs	r2, #67	@ 0x43
 8010db2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8010db4:	4b02      	ldr	r3, [pc, #8]	@ (8010dc0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8010db6:	4618      	mov	r0, r3
 8010db8:	3718      	adds	r7, #24
 8010dba:	46bd      	mov	sp, r7
 8010dbc:	bd80      	pop	{r7, pc}
 8010dbe:	bf00      	nop
 8010dc0:	20000184 	.word	0x20000184

08010dc4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8010dc4:	b580      	push	{r7, lr}
 8010dc6:	b086      	sub	sp, #24
 8010dc8:	af00      	add	r7, sp, #0
 8010dca:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8010dcc:	2182      	movs	r1, #130	@ 0x82
 8010dce:	4818      	ldr	r0, [pc, #96]	@ (8010e30 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8010dd0:	f000 fd17 	bl	8011802 <USBD_GetEpDesc>
 8010dd4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8010dd6:	2101      	movs	r1, #1
 8010dd8:	4815      	ldr	r0, [pc, #84]	@ (8010e30 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8010dda:	f000 fd12 	bl	8011802 <USBD_GetEpDesc>
 8010dde:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8010de0:	2181      	movs	r1, #129	@ 0x81
 8010de2:	4813      	ldr	r0, [pc, #76]	@ (8010e30 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8010de4:	f000 fd0d 	bl	8011802 <USBD_GetEpDesc>
 8010de8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8010dea:	697b      	ldr	r3, [r7, #20]
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	d002      	beq.n	8010df6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8010df0:	697b      	ldr	r3, [r7, #20]
 8010df2:	2210      	movs	r2, #16
 8010df4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8010df6:	693b      	ldr	r3, [r7, #16]
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d006      	beq.n	8010e0a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8010dfc:	693b      	ldr	r3, [r7, #16]
 8010dfe:	2200      	movs	r2, #0
 8010e00:	711a      	strb	r2, [r3, #4]
 8010e02:	2200      	movs	r2, #0
 8010e04:	f042 0202 	orr.w	r2, r2, #2
 8010e08:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8010e0a:	68fb      	ldr	r3, [r7, #12]
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	d006      	beq.n	8010e1e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8010e10:	68fb      	ldr	r3, [r7, #12]
 8010e12:	2200      	movs	r2, #0
 8010e14:	711a      	strb	r2, [r3, #4]
 8010e16:	2200      	movs	r2, #0
 8010e18:	f042 0202 	orr.w	r2, r2, #2
 8010e1c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8010e1e:	687b      	ldr	r3, [r7, #4]
 8010e20:	2243      	movs	r2, #67	@ 0x43
 8010e22:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8010e24:	4b02      	ldr	r3, [pc, #8]	@ (8010e30 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8010e26:	4618      	mov	r0, r3
 8010e28:	3718      	adds	r7, #24
 8010e2a:	46bd      	mov	sp, r7
 8010e2c:	bd80      	pop	{r7, pc}
 8010e2e:	bf00      	nop
 8010e30:	20000184 	.word	0x20000184

08010e34 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8010e34:	b580      	push	{r7, lr}
 8010e36:	b086      	sub	sp, #24
 8010e38:	af00      	add	r7, sp, #0
 8010e3a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8010e3c:	2182      	movs	r1, #130	@ 0x82
 8010e3e:	4818      	ldr	r0, [pc, #96]	@ (8010ea0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8010e40:	f000 fcdf 	bl	8011802 <USBD_GetEpDesc>
 8010e44:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8010e46:	2101      	movs	r1, #1
 8010e48:	4815      	ldr	r0, [pc, #84]	@ (8010ea0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8010e4a:	f000 fcda 	bl	8011802 <USBD_GetEpDesc>
 8010e4e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8010e50:	2181      	movs	r1, #129	@ 0x81
 8010e52:	4813      	ldr	r0, [pc, #76]	@ (8010ea0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8010e54:	f000 fcd5 	bl	8011802 <USBD_GetEpDesc>
 8010e58:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8010e5a:	697b      	ldr	r3, [r7, #20]
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	d002      	beq.n	8010e66 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8010e60:	697b      	ldr	r3, [r7, #20]
 8010e62:	2210      	movs	r2, #16
 8010e64:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8010e66:	693b      	ldr	r3, [r7, #16]
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d006      	beq.n	8010e7a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8010e6c:	693b      	ldr	r3, [r7, #16]
 8010e6e:	2200      	movs	r2, #0
 8010e70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010e74:	711a      	strb	r2, [r3, #4]
 8010e76:	2200      	movs	r2, #0
 8010e78:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8010e7a:	68fb      	ldr	r3, [r7, #12]
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d006      	beq.n	8010e8e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8010e80:	68fb      	ldr	r3, [r7, #12]
 8010e82:	2200      	movs	r2, #0
 8010e84:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010e88:	711a      	strb	r2, [r3, #4]
 8010e8a:	2200      	movs	r2, #0
 8010e8c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	2243      	movs	r2, #67	@ 0x43
 8010e92:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8010e94:	4b02      	ldr	r3, [pc, #8]	@ (8010ea0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8010e96:	4618      	mov	r0, r3
 8010e98:	3718      	adds	r7, #24
 8010e9a:	46bd      	mov	sp, r7
 8010e9c:	bd80      	pop	{r7, pc}
 8010e9e:	bf00      	nop
 8010ea0:	20000184 	.word	0x20000184

08010ea4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8010ea4:	b480      	push	{r7}
 8010ea6:	b083      	sub	sp, #12
 8010ea8:	af00      	add	r7, sp, #0
 8010eaa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	220a      	movs	r2, #10
 8010eb0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8010eb2:	4b03      	ldr	r3, [pc, #12]	@ (8010ec0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8010eb4:	4618      	mov	r0, r3
 8010eb6:	370c      	adds	r7, #12
 8010eb8:	46bd      	mov	sp, r7
 8010eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ebe:	4770      	bx	lr
 8010ec0:	20000140 	.word	0x20000140

08010ec4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8010ec4:	b480      	push	{r7}
 8010ec6:	b083      	sub	sp, #12
 8010ec8:	af00      	add	r7, sp, #0
 8010eca:	6078      	str	r0, [r7, #4]
 8010ecc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8010ece:	683b      	ldr	r3, [r7, #0]
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	d101      	bne.n	8010ed8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8010ed4:	2303      	movs	r3, #3
 8010ed6:	e009      	b.n	8010eec <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010ede:	687a      	ldr	r2, [r7, #4]
 8010ee0:	33b0      	adds	r3, #176	@ 0xb0
 8010ee2:	009b      	lsls	r3, r3, #2
 8010ee4:	4413      	add	r3, r2
 8010ee6:	683a      	ldr	r2, [r7, #0]
 8010ee8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8010eea:	2300      	movs	r3, #0
}
 8010eec:	4618      	mov	r0, r3
 8010eee:	370c      	adds	r7, #12
 8010ef0:	46bd      	mov	sp, r7
 8010ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ef6:	4770      	bx	lr

08010ef8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8010ef8:	b480      	push	{r7}
 8010efa:	b087      	sub	sp, #28
 8010efc:	af00      	add	r7, sp, #0
 8010efe:	60f8      	str	r0, [r7, #12]
 8010f00:	60b9      	str	r1, [r7, #8]
 8010f02:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010f04:	68fb      	ldr	r3, [r7, #12]
 8010f06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010f0a:	68fb      	ldr	r3, [r7, #12]
 8010f0c:	32b0      	adds	r2, #176	@ 0xb0
 8010f0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010f12:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8010f14:	697b      	ldr	r3, [r7, #20]
 8010f16:	2b00      	cmp	r3, #0
 8010f18:	d101      	bne.n	8010f1e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8010f1a:	2303      	movs	r3, #3
 8010f1c:	e008      	b.n	8010f30 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8010f1e:	697b      	ldr	r3, [r7, #20]
 8010f20:	68ba      	ldr	r2, [r7, #8]
 8010f22:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8010f26:	697b      	ldr	r3, [r7, #20]
 8010f28:	687a      	ldr	r2, [r7, #4]
 8010f2a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8010f2e:	2300      	movs	r3, #0
}
 8010f30:	4618      	mov	r0, r3
 8010f32:	371c      	adds	r7, #28
 8010f34:	46bd      	mov	sp, r7
 8010f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f3a:	4770      	bx	lr

08010f3c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8010f3c:	b480      	push	{r7}
 8010f3e:	b085      	sub	sp, #20
 8010f40:	af00      	add	r7, sp, #0
 8010f42:	6078      	str	r0, [r7, #4]
 8010f44:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	32b0      	adds	r2, #176	@ 0xb0
 8010f50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010f54:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8010f56:	68fb      	ldr	r3, [r7, #12]
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d101      	bne.n	8010f60 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8010f5c:	2303      	movs	r3, #3
 8010f5e:	e004      	b.n	8010f6a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8010f60:	68fb      	ldr	r3, [r7, #12]
 8010f62:	683a      	ldr	r2, [r7, #0]
 8010f64:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8010f68:	2300      	movs	r3, #0
}
 8010f6a:	4618      	mov	r0, r3
 8010f6c:	3714      	adds	r7, #20
 8010f6e:	46bd      	mov	sp, r7
 8010f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f74:	4770      	bx	lr
	...

08010f78 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8010f78:	b580      	push	{r7, lr}
 8010f7a:	b084      	sub	sp, #16
 8010f7c:	af00      	add	r7, sp, #0
 8010f7e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010f80:	687b      	ldr	r3, [r7, #4]
 8010f82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010f86:	687b      	ldr	r3, [r7, #4]
 8010f88:	32b0      	adds	r2, #176	@ 0xb0
 8010f8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010f8e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8010f90:	2301      	movs	r3, #1
 8010f92:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8010f94:	68bb      	ldr	r3, [r7, #8]
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d101      	bne.n	8010f9e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8010f9a:	2303      	movs	r3, #3
 8010f9c:	e025      	b.n	8010fea <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8010f9e:	68bb      	ldr	r3, [r7, #8]
 8010fa0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	d11f      	bne.n	8010fe8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8010fa8:	68bb      	ldr	r3, [r7, #8]
 8010faa:	2201      	movs	r2, #1
 8010fac:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8010fb0:	4b10      	ldr	r3, [pc, #64]	@ (8010ff4 <USBD_CDC_TransmitPacket+0x7c>)
 8010fb2:	781b      	ldrb	r3, [r3, #0]
 8010fb4:	f003 020f 	and.w	r2, r3, #15
 8010fb8:	68bb      	ldr	r3, [r7, #8]
 8010fba:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8010fbe:	6878      	ldr	r0, [r7, #4]
 8010fc0:	4613      	mov	r3, r2
 8010fc2:	009b      	lsls	r3, r3, #2
 8010fc4:	4413      	add	r3, r2
 8010fc6:	009b      	lsls	r3, r3, #2
 8010fc8:	4403      	add	r3, r0
 8010fca:	3318      	adds	r3, #24
 8010fcc:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8010fce:	4b09      	ldr	r3, [pc, #36]	@ (8010ff4 <USBD_CDC_TransmitPacket+0x7c>)
 8010fd0:	7819      	ldrb	r1, [r3, #0]
 8010fd2:	68bb      	ldr	r3, [r7, #8]
 8010fd4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8010fd8:	68bb      	ldr	r3, [r7, #8]
 8010fda:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8010fde:	6878      	ldr	r0, [r7, #4]
 8010fe0:	f004 ff13 	bl	8015e0a <USBD_LL_Transmit>

    ret = USBD_OK;
 8010fe4:	2300      	movs	r3, #0
 8010fe6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8010fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8010fea:	4618      	mov	r0, r3
 8010fec:	3710      	adds	r7, #16
 8010fee:	46bd      	mov	sp, r7
 8010ff0:	bd80      	pop	{r7, pc}
 8010ff2:	bf00      	nop
 8010ff4:	200001c7 	.word	0x200001c7

08010ff8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8010ff8:	b580      	push	{r7, lr}
 8010ffa:	b084      	sub	sp, #16
 8010ffc:	af00      	add	r7, sp, #0
 8010ffe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	32b0      	adds	r2, #176	@ 0xb0
 801100a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801100e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8011010:	687b      	ldr	r3, [r7, #4]
 8011012:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	32b0      	adds	r2, #176	@ 0xb0
 801101a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801101e:	2b00      	cmp	r3, #0
 8011020:	d101      	bne.n	8011026 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8011022:	2303      	movs	r3, #3
 8011024:	e018      	b.n	8011058 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	7c1b      	ldrb	r3, [r3, #16]
 801102a:	2b00      	cmp	r3, #0
 801102c:	d10a      	bne.n	8011044 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801102e:	4b0c      	ldr	r3, [pc, #48]	@ (8011060 <USBD_CDC_ReceivePacket+0x68>)
 8011030:	7819      	ldrb	r1, [r3, #0]
 8011032:	68fb      	ldr	r3, [r7, #12]
 8011034:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8011038:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801103c:	6878      	ldr	r0, [r7, #4]
 801103e:	f004 ff05 	bl	8015e4c <USBD_LL_PrepareReceive>
 8011042:	e008      	b.n	8011056 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8011044:	4b06      	ldr	r3, [pc, #24]	@ (8011060 <USBD_CDC_ReceivePacket+0x68>)
 8011046:	7819      	ldrb	r1, [r3, #0]
 8011048:	68fb      	ldr	r3, [r7, #12]
 801104a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801104e:	2340      	movs	r3, #64	@ 0x40
 8011050:	6878      	ldr	r0, [r7, #4]
 8011052:	f004 fefb 	bl	8015e4c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011056:	2300      	movs	r3, #0
}
 8011058:	4618      	mov	r0, r3
 801105a:	3710      	adds	r7, #16
 801105c:	46bd      	mov	sp, r7
 801105e:	bd80      	pop	{r7, pc}
 8011060:	200001c8 	.word	0x200001c8

08011064 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8011064:	b580      	push	{r7, lr}
 8011066:	b086      	sub	sp, #24
 8011068:	af00      	add	r7, sp, #0
 801106a:	60f8      	str	r0, [r7, #12]
 801106c:	60b9      	str	r1, [r7, #8]
 801106e:	4613      	mov	r3, r2
 8011070:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8011072:	68fb      	ldr	r3, [r7, #12]
 8011074:	2b00      	cmp	r3, #0
 8011076:	d101      	bne.n	801107c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8011078:	2303      	movs	r3, #3
 801107a:	e01f      	b.n	80110bc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 801107c:	68fb      	ldr	r3, [r7, #12]
 801107e:	2200      	movs	r2, #0
 8011080:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8011084:	68fb      	ldr	r3, [r7, #12]
 8011086:	2200      	movs	r2, #0
 8011088:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 801108c:	68fb      	ldr	r3, [r7, #12]
 801108e:	2200      	movs	r2, #0
 8011090:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8011094:	68bb      	ldr	r3, [r7, #8]
 8011096:	2b00      	cmp	r3, #0
 8011098:	d003      	beq.n	80110a2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801109a:	68fb      	ldr	r3, [r7, #12]
 801109c:	68ba      	ldr	r2, [r7, #8]
 801109e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80110a2:	68fb      	ldr	r3, [r7, #12]
 80110a4:	2201      	movs	r2, #1
 80110a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80110aa:	68fb      	ldr	r3, [r7, #12]
 80110ac:	79fa      	ldrb	r2, [r7, #7]
 80110ae:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80110b0:	68f8      	ldr	r0, [r7, #12]
 80110b2:	f004 fd75 	bl	8015ba0 <USBD_LL_Init>
 80110b6:	4603      	mov	r3, r0
 80110b8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80110ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80110bc:	4618      	mov	r0, r3
 80110be:	3718      	adds	r7, #24
 80110c0:	46bd      	mov	sp, r7
 80110c2:	bd80      	pop	{r7, pc}

080110c4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80110c4:	b580      	push	{r7, lr}
 80110c6:	b084      	sub	sp, #16
 80110c8:	af00      	add	r7, sp, #0
 80110ca:	6078      	str	r0, [r7, #4]
 80110cc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80110ce:	2300      	movs	r3, #0
 80110d0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80110d2:	683b      	ldr	r3, [r7, #0]
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d101      	bne.n	80110dc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80110d8:	2303      	movs	r3, #3
 80110da:	e025      	b.n	8011128 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	683a      	ldr	r2, [r7, #0]
 80110e0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80110ea:	687b      	ldr	r3, [r7, #4]
 80110ec:	32ae      	adds	r2, #174	@ 0xae
 80110ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80110f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	d00f      	beq.n	8011118 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80110f8:	687b      	ldr	r3, [r7, #4]
 80110fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80110fe:	687b      	ldr	r3, [r7, #4]
 8011100:	32ae      	adds	r2, #174	@ 0xae
 8011102:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011108:	f107 020e 	add.w	r2, r7, #14
 801110c:	4610      	mov	r0, r2
 801110e:	4798      	blx	r3
 8011110:	4602      	mov	r2, r0
 8011112:	687b      	ldr	r3, [r7, #4]
 8011114:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801111e:	1c5a      	adds	r2, r3, #1
 8011120:	687b      	ldr	r3, [r7, #4]
 8011122:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8011126:	2300      	movs	r3, #0
}
 8011128:	4618      	mov	r0, r3
 801112a:	3710      	adds	r7, #16
 801112c:	46bd      	mov	sp, r7
 801112e:	bd80      	pop	{r7, pc}

08011130 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8011130:	b580      	push	{r7, lr}
 8011132:	b082      	sub	sp, #8
 8011134:	af00      	add	r7, sp, #0
 8011136:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8011138:	6878      	ldr	r0, [r7, #4]
 801113a:	f004 fd7d 	bl	8015c38 <USBD_LL_Start>
 801113e:	4603      	mov	r3, r0
}
 8011140:	4618      	mov	r0, r3
 8011142:	3708      	adds	r7, #8
 8011144:	46bd      	mov	sp, r7
 8011146:	bd80      	pop	{r7, pc}

08011148 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8011148:	b480      	push	{r7}
 801114a:	b083      	sub	sp, #12
 801114c:	af00      	add	r7, sp, #0
 801114e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011150:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8011152:	4618      	mov	r0, r3
 8011154:	370c      	adds	r7, #12
 8011156:	46bd      	mov	sp, r7
 8011158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801115c:	4770      	bx	lr

0801115e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801115e:	b580      	push	{r7, lr}
 8011160:	b084      	sub	sp, #16
 8011162:	af00      	add	r7, sp, #0
 8011164:	6078      	str	r0, [r7, #4]
 8011166:	460b      	mov	r3, r1
 8011168:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801116a:	2300      	movs	r3, #0
 801116c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011174:	2b00      	cmp	r3, #0
 8011176:	d009      	beq.n	801118c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801117e:	681b      	ldr	r3, [r3, #0]
 8011180:	78fa      	ldrb	r2, [r7, #3]
 8011182:	4611      	mov	r1, r2
 8011184:	6878      	ldr	r0, [r7, #4]
 8011186:	4798      	blx	r3
 8011188:	4603      	mov	r3, r0
 801118a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801118c:	7bfb      	ldrb	r3, [r7, #15]
}
 801118e:	4618      	mov	r0, r3
 8011190:	3710      	adds	r7, #16
 8011192:	46bd      	mov	sp, r7
 8011194:	bd80      	pop	{r7, pc}

08011196 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011196:	b580      	push	{r7, lr}
 8011198:	b084      	sub	sp, #16
 801119a:	af00      	add	r7, sp, #0
 801119c:	6078      	str	r0, [r7, #4]
 801119e:	460b      	mov	r3, r1
 80111a0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80111a2:	2300      	movs	r3, #0
 80111a4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80111a6:	687b      	ldr	r3, [r7, #4]
 80111a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80111ac:	685b      	ldr	r3, [r3, #4]
 80111ae:	78fa      	ldrb	r2, [r7, #3]
 80111b0:	4611      	mov	r1, r2
 80111b2:	6878      	ldr	r0, [r7, #4]
 80111b4:	4798      	blx	r3
 80111b6:	4603      	mov	r3, r0
 80111b8:	2b00      	cmp	r3, #0
 80111ba:	d001      	beq.n	80111c0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80111bc:	2303      	movs	r3, #3
 80111be:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80111c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80111c2:	4618      	mov	r0, r3
 80111c4:	3710      	adds	r7, #16
 80111c6:	46bd      	mov	sp, r7
 80111c8:	bd80      	pop	{r7, pc}

080111ca <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80111ca:	b580      	push	{r7, lr}
 80111cc:	b084      	sub	sp, #16
 80111ce:	af00      	add	r7, sp, #0
 80111d0:	6078      	str	r0, [r7, #4]
 80111d2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80111da:	6839      	ldr	r1, [r7, #0]
 80111dc:	4618      	mov	r0, r3
 80111de:	f001 f90c 	bl	80123fa <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	2201      	movs	r2, #1
 80111e6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80111f0:	461a      	mov	r2, r3
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80111f8:	687b      	ldr	r3, [r7, #4]
 80111fa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80111fe:	f003 031f 	and.w	r3, r3, #31
 8011202:	2b02      	cmp	r3, #2
 8011204:	d01a      	beq.n	801123c <USBD_LL_SetupStage+0x72>
 8011206:	2b02      	cmp	r3, #2
 8011208:	d822      	bhi.n	8011250 <USBD_LL_SetupStage+0x86>
 801120a:	2b00      	cmp	r3, #0
 801120c:	d002      	beq.n	8011214 <USBD_LL_SetupStage+0x4a>
 801120e:	2b01      	cmp	r3, #1
 8011210:	d00a      	beq.n	8011228 <USBD_LL_SetupStage+0x5e>
 8011212:	e01d      	b.n	8011250 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8011214:	687b      	ldr	r3, [r7, #4]
 8011216:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801121a:	4619      	mov	r1, r3
 801121c:	6878      	ldr	r0, [r7, #4]
 801121e:	f000 fb63 	bl	80118e8 <USBD_StdDevReq>
 8011222:	4603      	mov	r3, r0
 8011224:	73fb      	strb	r3, [r7, #15]
      break;
 8011226:	e020      	b.n	801126a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801122e:	4619      	mov	r1, r3
 8011230:	6878      	ldr	r0, [r7, #4]
 8011232:	f000 fbcb 	bl	80119cc <USBD_StdItfReq>
 8011236:	4603      	mov	r3, r0
 8011238:	73fb      	strb	r3, [r7, #15]
      break;
 801123a:	e016      	b.n	801126a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8011242:	4619      	mov	r1, r3
 8011244:	6878      	ldr	r0, [r7, #4]
 8011246:	f000 fc2d 	bl	8011aa4 <USBD_StdEPReq>
 801124a:	4603      	mov	r3, r0
 801124c:	73fb      	strb	r3, [r7, #15]
      break;
 801124e:	e00c      	b.n	801126a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8011256:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801125a:	b2db      	uxtb	r3, r3
 801125c:	4619      	mov	r1, r3
 801125e:	6878      	ldr	r0, [r7, #4]
 8011260:	f004 fd4a 	bl	8015cf8 <USBD_LL_StallEP>
 8011264:	4603      	mov	r3, r0
 8011266:	73fb      	strb	r3, [r7, #15]
      break;
 8011268:	bf00      	nop
  }

  return ret;
 801126a:	7bfb      	ldrb	r3, [r7, #15]
}
 801126c:	4618      	mov	r0, r3
 801126e:	3710      	adds	r7, #16
 8011270:	46bd      	mov	sp, r7
 8011272:	bd80      	pop	{r7, pc}

08011274 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8011274:	b580      	push	{r7, lr}
 8011276:	b086      	sub	sp, #24
 8011278:	af00      	add	r7, sp, #0
 801127a:	60f8      	str	r0, [r7, #12]
 801127c:	460b      	mov	r3, r1
 801127e:	607a      	str	r2, [r7, #4]
 8011280:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8011282:	2300      	movs	r3, #0
 8011284:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8011286:	7afb      	ldrb	r3, [r7, #11]
 8011288:	2b00      	cmp	r3, #0
 801128a:	d16e      	bne.n	801136a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 801128c:	68fb      	ldr	r3, [r7, #12]
 801128e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8011292:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8011294:	68fb      	ldr	r3, [r7, #12]
 8011296:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801129a:	2b03      	cmp	r3, #3
 801129c:	f040 8098 	bne.w	80113d0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80112a0:	693b      	ldr	r3, [r7, #16]
 80112a2:	689a      	ldr	r2, [r3, #8]
 80112a4:	693b      	ldr	r3, [r7, #16]
 80112a6:	68db      	ldr	r3, [r3, #12]
 80112a8:	429a      	cmp	r2, r3
 80112aa:	d913      	bls.n	80112d4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80112ac:	693b      	ldr	r3, [r7, #16]
 80112ae:	689a      	ldr	r2, [r3, #8]
 80112b0:	693b      	ldr	r3, [r7, #16]
 80112b2:	68db      	ldr	r3, [r3, #12]
 80112b4:	1ad2      	subs	r2, r2, r3
 80112b6:	693b      	ldr	r3, [r7, #16]
 80112b8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80112ba:	693b      	ldr	r3, [r7, #16]
 80112bc:	68da      	ldr	r2, [r3, #12]
 80112be:	693b      	ldr	r3, [r7, #16]
 80112c0:	689b      	ldr	r3, [r3, #8]
 80112c2:	4293      	cmp	r3, r2
 80112c4:	bf28      	it	cs
 80112c6:	4613      	movcs	r3, r2
 80112c8:	461a      	mov	r2, r3
 80112ca:	6879      	ldr	r1, [r7, #4]
 80112cc:	68f8      	ldr	r0, [r7, #12]
 80112ce:	f001 f994 	bl	80125fa <USBD_CtlContinueRx>
 80112d2:	e07d      	b.n	80113d0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80112d4:	68fb      	ldr	r3, [r7, #12]
 80112d6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80112da:	f003 031f 	and.w	r3, r3, #31
 80112de:	2b02      	cmp	r3, #2
 80112e0:	d014      	beq.n	801130c <USBD_LL_DataOutStage+0x98>
 80112e2:	2b02      	cmp	r3, #2
 80112e4:	d81d      	bhi.n	8011322 <USBD_LL_DataOutStage+0xae>
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d002      	beq.n	80112f0 <USBD_LL_DataOutStage+0x7c>
 80112ea:	2b01      	cmp	r3, #1
 80112ec:	d003      	beq.n	80112f6 <USBD_LL_DataOutStage+0x82>
 80112ee:	e018      	b.n	8011322 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80112f0:	2300      	movs	r3, #0
 80112f2:	75bb      	strb	r3, [r7, #22]
            break;
 80112f4:	e018      	b.n	8011328 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80112fc:	b2db      	uxtb	r3, r3
 80112fe:	4619      	mov	r1, r3
 8011300:	68f8      	ldr	r0, [r7, #12]
 8011302:	f000 fa64 	bl	80117ce <USBD_CoreFindIF>
 8011306:	4603      	mov	r3, r0
 8011308:	75bb      	strb	r3, [r7, #22]
            break;
 801130a:	e00d      	b.n	8011328 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 801130c:	68fb      	ldr	r3, [r7, #12]
 801130e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8011312:	b2db      	uxtb	r3, r3
 8011314:	4619      	mov	r1, r3
 8011316:	68f8      	ldr	r0, [r7, #12]
 8011318:	f000 fa66 	bl	80117e8 <USBD_CoreFindEP>
 801131c:	4603      	mov	r3, r0
 801131e:	75bb      	strb	r3, [r7, #22]
            break;
 8011320:	e002      	b.n	8011328 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8011322:	2300      	movs	r3, #0
 8011324:	75bb      	strb	r3, [r7, #22]
            break;
 8011326:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8011328:	7dbb      	ldrb	r3, [r7, #22]
 801132a:	2b00      	cmp	r3, #0
 801132c:	d119      	bne.n	8011362 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801132e:	68fb      	ldr	r3, [r7, #12]
 8011330:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011334:	b2db      	uxtb	r3, r3
 8011336:	2b03      	cmp	r3, #3
 8011338:	d113      	bne.n	8011362 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 801133a:	7dba      	ldrb	r2, [r7, #22]
 801133c:	68fb      	ldr	r3, [r7, #12]
 801133e:	32ae      	adds	r2, #174	@ 0xae
 8011340:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011344:	691b      	ldr	r3, [r3, #16]
 8011346:	2b00      	cmp	r3, #0
 8011348:	d00b      	beq.n	8011362 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 801134a:	7dba      	ldrb	r2, [r7, #22]
 801134c:	68fb      	ldr	r3, [r7, #12]
 801134e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8011352:	7dba      	ldrb	r2, [r7, #22]
 8011354:	68fb      	ldr	r3, [r7, #12]
 8011356:	32ae      	adds	r2, #174	@ 0xae
 8011358:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801135c:	691b      	ldr	r3, [r3, #16]
 801135e:	68f8      	ldr	r0, [r7, #12]
 8011360:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8011362:	68f8      	ldr	r0, [r7, #12]
 8011364:	f001 f95a 	bl	801261c <USBD_CtlSendStatus>
 8011368:	e032      	b.n	80113d0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 801136a:	7afb      	ldrb	r3, [r7, #11]
 801136c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011370:	b2db      	uxtb	r3, r3
 8011372:	4619      	mov	r1, r3
 8011374:	68f8      	ldr	r0, [r7, #12]
 8011376:	f000 fa37 	bl	80117e8 <USBD_CoreFindEP>
 801137a:	4603      	mov	r3, r0
 801137c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801137e:	7dbb      	ldrb	r3, [r7, #22]
 8011380:	2bff      	cmp	r3, #255	@ 0xff
 8011382:	d025      	beq.n	80113d0 <USBD_LL_DataOutStage+0x15c>
 8011384:	7dbb      	ldrb	r3, [r7, #22]
 8011386:	2b00      	cmp	r3, #0
 8011388:	d122      	bne.n	80113d0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801138a:	68fb      	ldr	r3, [r7, #12]
 801138c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011390:	b2db      	uxtb	r3, r3
 8011392:	2b03      	cmp	r3, #3
 8011394:	d117      	bne.n	80113c6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8011396:	7dba      	ldrb	r2, [r7, #22]
 8011398:	68fb      	ldr	r3, [r7, #12]
 801139a:	32ae      	adds	r2, #174	@ 0xae
 801139c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80113a0:	699b      	ldr	r3, [r3, #24]
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	d00f      	beq.n	80113c6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80113a6:	7dba      	ldrb	r2, [r7, #22]
 80113a8:	68fb      	ldr	r3, [r7, #12]
 80113aa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80113ae:	7dba      	ldrb	r2, [r7, #22]
 80113b0:	68fb      	ldr	r3, [r7, #12]
 80113b2:	32ae      	adds	r2, #174	@ 0xae
 80113b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80113b8:	699b      	ldr	r3, [r3, #24]
 80113ba:	7afa      	ldrb	r2, [r7, #11]
 80113bc:	4611      	mov	r1, r2
 80113be:	68f8      	ldr	r0, [r7, #12]
 80113c0:	4798      	blx	r3
 80113c2:	4603      	mov	r3, r0
 80113c4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80113c6:	7dfb      	ldrb	r3, [r7, #23]
 80113c8:	2b00      	cmp	r3, #0
 80113ca:	d001      	beq.n	80113d0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80113cc:	7dfb      	ldrb	r3, [r7, #23]
 80113ce:	e000      	b.n	80113d2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80113d0:	2300      	movs	r3, #0
}
 80113d2:	4618      	mov	r0, r3
 80113d4:	3718      	adds	r7, #24
 80113d6:	46bd      	mov	sp, r7
 80113d8:	bd80      	pop	{r7, pc}

080113da <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80113da:	b580      	push	{r7, lr}
 80113dc:	b086      	sub	sp, #24
 80113de:	af00      	add	r7, sp, #0
 80113e0:	60f8      	str	r0, [r7, #12]
 80113e2:	460b      	mov	r3, r1
 80113e4:	607a      	str	r2, [r7, #4]
 80113e6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80113e8:	7afb      	ldrb	r3, [r7, #11]
 80113ea:	2b00      	cmp	r3, #0
 80113ec:	d16f      	bne.n	80114ce <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80113ee:	68fb      	ldr	r3, [r7, #12]
 80113f0:	3314      	adds	r3, #20
 80113f2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80113f4:	68fb      	ldr	r3, [r7, #12]
 80113f6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80113fa:	2b02      	cmp	r3, #2
 80113fc:	d15a      	bne.n	80114b4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80113fe:	693b      	ldr	r3, [r7, #16]
 8011400:	689a      	ldr	r2, [r3, #8]
 8011402:	693b      	ldr	r3, [r7, #16]
 8011404:	68db      	ldr	r3, [r3, #12]
 8011406:	429a      	cmp	r2, r3
 8011408:	d914      	bls.n	8011434 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801140a:	693b      	ldr	r3, [r7, #16]
 801140c:	689a      	ldr	r2, [r3, #8]
 801140e:	693b      	ldr	r3, [r7, #16]
 8011410:	68db      	ldr	r3, [r3, #12]
 8011412:	1ad2      	subs	r2, r2, r3
 8011414:	693b      	ldr	r3, [r7, #16]
 8011416:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8011418:	693b      	ldr	r3, [r7, #16]
 801141a:	689b      	ldr	r3, [r3, #8]
 801141c:	461a      	mov	r2, r3
 801141e:	6879      	ldr	r1, [r7, #4]
 8011420:	68f8      	ldr	r0, [r7, #12]
 8011422:	f001 f8bc 	bl	801259e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011426:	2300      	movs	r3, #0
 8011428:	2200      	movs	r2, #0
 801142a:	2100      	movs	r1, #0
 801142c:	68f8      	ldr	r0, [r7, #12]
 801142e:	f004 fd0d 	bl	8015e4c <USBD_LL_PrepareReceive>
 8011432:	e03f      	b.n	80114b4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8011434:	693b      	ldr	r3, [r7, #16]
 8011436:	68da      	ldr	r2, [r3, #12]
 8011438:	693b      	ldr	r3, [r7, #16]
 801143a:	689b      	ldr	r3, [r3, #8]
 801143c:	429a      	cmp	r2, r3
 801143e:	d11c      	bne.n	801147a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8011440:	693b      	ldr	r3, [r7, #16]
 8011442:	685a      	ldr	r2, [r3, #4]
 8011444:	693b      	ldr	r3, [r7, #16]
 8011446:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8011448:	429a      	cmp	r2, r3
 801144a:	d316      	bcc.n	801147a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801144c:	693b      	ldr	r3, [r7, #16]
 801144e:	685a      	ldr	r2, [r3, #4]
 8011450:	68fb      	ldr	r3, [r7, #12]
 8011452:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8011456:	429a      	cmp	r2, r3
 8011458:	d20f      	bcs.n	801147a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801145a:	2200      	movs	r2, #0
 801145c:	2100      	movs	r1, #0
 801145e:	68f8      	ldr	r0, [r7, #12]
 8011460:	f001 f89d 	bl	801259e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8011464:	68fb      	ldr	r3, [r7, #12]
 8011466:	2200      	movs	r2, #0
 8011468:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801146c:	2300      	movs	r3, #0
 801146e:	2200      	movs	r2, #0
 8011470:	2100      	movs	r1, #0
 8011472:	68f8      	ldr	r0, [r7, #12]
 8011474:	f004 fcea 	bl	8015e4c <USBD_LL_PrepareReceive>
 8011478:	e01c      	b.n	80114b4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801147a:	68fb      	ldr	r3, [r7, #12]
 801147c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011480:	b2db      	uxtb	r3, r3
 8011482:	2b03      	cmp	r3, #3
 8011484:	d10f      	bne.n	80114a6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8011486:	68fb      	ldr	r3, [r7, #12]
 8011488:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801148c:	68db      	ldr	r3, [r3, #12]
 801148e:	2b00      	cmp	r3, #0
 8011490:	d009      	beq.n	80114a6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	2200      	movs	r2, #0
 8011496:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 801149a:	68fb      	ldr	r3, [r7, #12]
 801149c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80114a0:	68db      	ldr	r3, [r3, #12]
 80114a2:	68f8      	ldr	r0, [r7, #12]
 80114a4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80114a6:	2180      	movs	r1, #128	@ 0x80
 80114a8:	68f8      	ldr	r0, [r7, #12]
 80114aa:	f004 fc25 	bl	8015cf8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80114ae:	68f8      	ldr	r0, [r7, #12]
 80114b0:	f001 f8c7 	bl	8012642 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80114b4:	68fb      	ldr	r3, [r7, #12]
 80114b6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80114ba:	2b00      	cmp	r3, #0
 80114bc:	d03a      	beq.n	8011534 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80114be:	68f8      	ldr	r0, [r7, #12]
 80114c0:	f7ff fe42 	bl	8011148 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80114c4:	68fb      	ldr	r3, [r7, #12]
 80114c6:	2200      	movs	r2, #0
 80114c8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80114cc:	e032      	b.n	8011534 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80114ce:	7afb      	ldrb	r3, [r7, #11]
 80114d0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80114d4:	b2db      	uxtb	r3, r3
 80114d6:	4619      	mov	r1, r3
 80114d8:	68f8      	ldr	r0, [r7, #12]
 80114da:	f000 f985 	bl	80117e8 <USBD_CoreFindEP>
 80114de:	4603      	mov	r3, r0
 80114e0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80114e2:	7dfb      	ldrb	r3, [r7, #23]
 80114e4:	2bff      	cmp	r3, #255	@ 0xff
 80114e6:	d025      	beq.n	8011534 <USBD_LL_DataInStage+0x15a>
 80114e8:	7dfb      	ldrb	r3, [r7, #23]
 80114ea:	2b00      	cmp	r3, #0
 80114ec:	d122      	bne.n	8011534 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80114ee:	68fb      	ldr	r3, [r7, #12]
 80114f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80114f4:	b2db      	uxtb	r3, r3
 80114f6:	2b03      	cmp	r3, #3
 80114f8:	d11c      	bne.n	8011534 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80114fa:	7dfa      	ldrb	r2, [r7, #23]
 80114fc:	68fb      	ldr	r3, [r7, #12]
 80114fe:	32ae      	adds	r2, #174	@ 0xae
 8011500:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011504:	695b      	ldr	r3, [r3, #20]
 8011506:	2b00      	cmp	r3, #0
 8011508:	d014      	beq.n	8011534 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 801150a:	7dfa      	ldrb	r2, [r7, #23]
 801150c:	68fb      	ldr	r3, [r7, #12]
 801150e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8011512:	7dfa      	ldrb	r2, [r7, #23]
 8011514:	68fb      	ldr	r3, [r7, #12]
 8011516:	32ae      	adds	r2, #174	@ 0xae
 8011518:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801151c:	695b      	ldr	r3, [r3, #20]
 801151e:	7afa      	ldrb	r2, [r7, #11]
 8011520:	4611      	mov	r1, r2
 8011522:	68f8      	ldr	r0, [r7, #12]
 8011524:	4798      	blx	r3
 8011526:	4603      	mov	r3, r0
 8011528:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 801152a:	7dbb      	ldrb	r3, [r7, #22]
 801152c:	2b00      	cmp	r3, #0
 801152e:	d001      	beq.n	8011534 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8011530:	7dbb      	ldrb	r3, [r7, #22]
 8011532:	e000      	b.n	8011536 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8011534:	2300      	movs	r3, #0
}
 8011536:	4618      	mov	r0, r3
 8011538:	3718      	adds	r7, #24
 801153a:	46bd      	mov	sp, r7
 801153c:	bd80      	pop	{r7, pc}

0801153e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 801153e:	b580      	push	{r7, lr}
 8011540:	b084      	sub	sp, #16
 8011542:	af00      	add	r7, sp, #0
 8011544:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8011546:	2300      	movs	r3, #0
 8011548:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801154a:	687b      	ldr	r3, [r7, #4]
 801154c:	2201      	movs	r2, #1
 801154e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	2200      	movs	r2, #0
 8011556:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	2200      	movs	r2, #0
 801155e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8011560:	687b      	ldr	r3, [r7, #4]
 8011562:	2200      	movs	r2, #0
 8011564:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	2200      	movs	r2, #0
 801156c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011576:	2b00      	cmp	r3, #0
 8011578:	d014      	beq.n	80115a4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011580:	685b      	ldr	r3, [r3, #4]
 8011582:	2b00      	cmp	r3, #0
 8011584:	d00e      	beq.n	80115a4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801158c:	685b      	ldr	r3, [r3, #4]
 801158e:	687a      	ldr	r2, [r7, #4]
 8011590:	6852      	ldr	r2, [r2, #4]
 8011592:	b2d2      	uxtb	r2, r2
 8011594:	4611      	mov	r1, r2
 8011596:	6878      	ldr	r0, [r7, #4]
 8011598:	4798      	blx	r3
 801159a:	4603      	mov	r3, r0
 801159c:	2b00      	cmp	r3, #0
 801159e:	d001      	beq.n	80115a4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80115a0:	2303      	movs	r3, #3
 80115a2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80115a4:	2340      	movs	r3, #64	@ 0x40
 80115a6:	2200      	movs	r2, #0
 80115a8:	2100      	movs	r1, #0
 80115aa:	6878      	ldr	r0, [r7, #4]
 80115ac:	f004 fb5f 	bl	8015c6e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	2201      	movs	r2, #1
 80115b4:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	2240      	movs	r2, #64	@ 0x40
 80115bc:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80115c0:	2340      	movs	r3, #64	@ 0x40
 80115c2:	2200      	movs	r2, #0
 80115c4:	2180      	movs	r1, #128	@ 0x80
 80115c6:	6878      	ldr	r0, [r7, #4]
 80115c8:	f004 fb51 	bl	8015c6e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	2201      	movs	r2, #1
 80115d0:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80115d2:	687b      	ldr	r3, [r7, #4]
 80115d4:	2240      	movs	r2, #64	@ 0x40
 80115d6:	621a      	str	r2, [r3, #32]

  return ret;
 80115d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80115da:	4618      	mov	r0, r3
 80115dc:	3710      	adds	r7, #16
 80115de:	46bd      	mov	sp, r7
 80115e0:	bd80      	pop	{r7, pc}

080115e2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80115e2:	b480      	push	{r7}
 80115e4:	b083      	sub	sp, #12
 80115e6:	af00      	add	r7, sp, #0
 80115e8:	6078      	str	r0, [r7, #4]
 80115ea:	460b      	mov	r3, r1
 80115ec:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	78fa      	ldrb	r2, [r7, #3]
 80115f2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80115f4:	2300      	movs	r3, #0
}
 80115f6:	4618      	mov	r0, r3
 80115f8:	370c      	adds	r7, #12
 80115fa:	46bd      	mov	sp, r7
 80115fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011600:	4770      	bx	lr

08011602 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8011602:	b480      	push	{r7}
 8011604:	b083      	sub	sp, #12
 8011606:	af00      	add	r7, sp, #0
 8011608:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 801160a:	687b      	ldr	r3, [r7, #4]
 801160c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011610:	b2db      	uxtb	r3, r3
 8011612:	2b04      	cmp	r3, #4
 8011614:	d006      	beq.n	8011624 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801161c:	b2da      	uxtb	r2, r3
 801161e:	687b      	ldr	r3, [r7, #4]
 8011620:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8011624:	687b      	ldr	r3, [r7, #4]
 8011626:	2204      	movs	r2, #4
 8011628:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 801162c:	2300      	movs	r3, #0
}
 801162e:	4618      	mov	r0, r3
 8011630:	370c      	adds	r7, #12
 8011632:	46bd      	mov	sp, r7
 8011634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011638:	4770      	bx	lr

0801163a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801163a:	b480      	push	{r7}
 801163c:	b083      	sub	sp, #12
 801163e:	af00      	add	r7, sp, #0
 8011640:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011648:	b2db      	uxtb	r3, r3
 801164a:	2b04      	cmp	r3, #4
 801164c:	d106      	bne.n	801165c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8011654:	b2da      	uxtb	r2, r3
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 801165c:	2300      	movs	r3, #0
}
 801165e:	4618      	mov	r0, r3
 8011660:	370c      	adds	r7, #12
 8011662:	46bd      	mov	sp, r7
 8011664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011668:	4770      	bx	lr

0801166a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801166a:	b580      	push	{r7, lr}
 801166c:	b082      	sub	sp, #8
 801166e:	af00      	add	r7, sp, #0
 8011670:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011672:	687b      	ldr	r3, [r7, #4]
 8011674:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011678:	b2db      	uxtb	r3, r3
 801167a:	2b03      	cmp	r3, #3
 801167c:	d110      	bne.n	80116a0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011684:	2b00      	cmp	r3, #0
 8011686:	d00b      	beq.n	80116a0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801168e:	69db      	ldr	r3, [r3, #28]
 8011690:	2b00      	cmp	r3, #0
 8011692:	d005      	beq.n	80116a0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801169a:	69db      	ldr	r3, [r3, #28]
 801169c:	6878      	ldr	r0, [r7, #4]
 801169e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80116a0:	2300      	movs	r3, #0
}
 80116a2:	4618      	mov	r0, r3
 80116a4:	3708      	adds	r7, #8
 80116a6:	46bd      	mov	sp, r7
 80116a8:	bd80      	pop	{r7, pc}

080116aa <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80116aa:	b580      	push	{r7, lr}
 80116ac:	b082      	sub	sp, #8
 80116ae:	af00      	add	r7, sp, #0
 80116b0:	6078      	str	r0, [r7, #4]
 80116b2:	460b      	mov	r3, r1
 80116b4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80116b6:	687b      	ldr	r3, [r7, #4]
 80116b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80116bc:	687b      	ldr	r3, [r7, #4]
 80116be:	32ae      	adds	r2, #174	@ 0xae
 80116c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80116c4:	2b00      	cmp	r3, #0
 80116c6:	d101      	bne.n	80116cc <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80116c8:	2303      	movs	r3, #3
 80116ca:	e01c      	b.n	8011706 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80116cc:	687b      	ldr	r3, [r7, #4]
 80116ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80116d2:	b2db      	uxtb	r3, r3
 80116d4:	2b03      	cmp	r3, #3
 80116d6:	d115      	bne.n	8011704 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	32ae      	adds	r2, #174	@ 0xae
 80116e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80116e6:	6a1b      	ldr	r3, [r3, #32]
 80116e8:	2b00      	cmp	r3, #0
 80116ea:	d00b      	beq.n	8011704 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80116ec:	687b      	ldr	r3, [r7, #4]
 80116ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	32ae      	adds	r2, #174	@ 0xae
 80116f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80116fa:	6a1b      	ldr	r3, [r3, #32]
 80116fc:	78fa      	ldrb	r2, [r7, #3]
 80116fe:	4611      	mov	r1, r2
 8011700:	6878      	ldr	r0, [r7, #4]
 8011702:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8011704:	2300      	movs	r3, #0
}
 8011706:	4618      	mov	r0, r3
 8011708:	3708      	adds	r7, #8
 801170a:	46bd      	mov	sp, r7
 801170c:	bd80      	pop	{r7, pc}

0801170e <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 801170e:	b580      	push	{r7, lr}
 8011710:	b082      	sub	sp, #8
 8011712:	af00      	add	r7, sp, #0
 8011714:	6078      	str	r0, [r7, #4]
 8011716:	460b      	mov	r3, r1
 8011718:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	32ae      	adds	r2, #174	@ 0xae
 8011724:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011728:	2b00      	cmp	r3, #0
 801172a:	d101      	bne.n	8011730 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 801172c:	2303      	movs	r3, #3
 801172e:	e01c      	b.n	801176a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011736:	b2db      	uxtb	r3, r3
 8011738:	2b03      	cmp	r3, #3
 801173a:	d115      	bne.n	8011768 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	32ae      	adds	r2, #174	@ 0xae
 8011746:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801174a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801174c:	2b00      	cmp	r3, #0
 801174e:	d00b      	beq.n	8011768 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	32ae      	adds	r2, #174	@ 0xae
 801175a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801175e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011760:	78fa      	ldrb	r2, [r7, #3]
 8011762:	4611      	mov	r1, r2
 8011764:	6878      	ldr	r0, [r7, #4]
 8011766:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8011768:	2300      	movs	r3, #0
}
 801176a:	4618      	mov	r0, r3
 801176c:	3708      	adds	r7, #8
 801176e:	46bd      	mov	sp, r7
 8011770:	bd80      	pop	{r7, pc}

08011772 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8011772:	b480      	push	{r7}
 8011774:	b083      	sub	sp, #12
 8011776:	af00      	add	r7, sp, #0
 8011778:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801177a:	2300      	movs	r3, #0
}
 801177c:	4618      	mov	r0, r3
 801177e:	370c      	adds	r7, #12
 8011780:	46bd      	mov	sp, r7
 8011782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011786:	4770      	bx	lr

08011788 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8011788:	b580      	push	{r7, lr}
 801178a:	b084      	sub	sp, #16
 801178c:	af00      	add	r7, sp, #0
 801178e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8011790:	2300      	movs	r3, #0
 8011792:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	2201      	movs	r2, #1
 8011798:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	d00e      	beq.n	80117c4 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80117ac:	685b      	ldr	r3, [r3, #4]
 80117ae:	687a      	ldr	r2, [r7, #4]
 80117b0:	6852      	ldr	r2, [r2, #4]
 80117b2:	b2d2      	uxtb	r2, r2
 80117b4:	4611      	mov	r1, r2
 80117b6:	6878      	ldr	r0, [r7, #4]
 80117b8:	4798      	blx	r3
 80117ba:	4603      	mov	r3, r0
 80117bc:	2b00      	cmp	r3, #0
 80117be:	d001      	beq.n	80117c4 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80117c0:	2303      	movs	r3, #3
 80117c2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80117c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80117c6:	4618      	mov	r0, r3
 80117c8:	3710      	adds	r7, #16
 80117ca:	46bd      	mov	sp, r7
 80117cc:	bd80      	pop	{r7, pc}

080117ce <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80117ce:	b480      	push	{r7}
 80117d0:	b083      	sub	sp, #12
 80117d2:	af00      	add	r7, sp, #0
 80117d4:	6078      	str	r0, [r7, #4]
 80117d6:	460b      	mov	r3, r1
 80117d8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80117da:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80117dc:	4618      	mov	r0, r3
 80117de:	370c      	adds	r7, #12
 80117e0:	46bd      	mov	sp, r7
 80117e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117e6:	4770      	bx	lr

080117e8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80117e8:	b480      	push	{r7}
 80117ea:	b083      	sub	sp, #12
 80117ec:	af00      	add	r7, sp, #0
 80117ee:	6078      	str	r0, [r7, #4]
 80117f0:	460b      	mov	r3, r1
 80117f2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80117f4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80117f6:	4618      	mov	r0, r3
 80117f8:	370c      	adds	r7, #12
 80117fa:	46bd      	mov	sp, r7
 80117fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011800:	4770      	bx	lr

08011802 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8011802:	b580      	push	{r7, lr}
 8011804:	b086      	sub	sp, #24
 8011806:	af00      	add	r7, sp, #0
 8011808:	6078      	str	r0, [r7, #4]
 801180a:	460b      	mov	r3, r1
 801180c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 801180e:	687b      	ldr	r3, [r7, #4]
 8011810:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8011816:	2300      	movs	r3, #0
 8011818:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 801181a:	68fb      	ldr	r3, [r7, #12]
 801181c:	885b      	ldrh	r3, [r3, #2]
 801181e:	b29b      	uxth	r3, r3
 8011820:	68fa      	ldr	r2, [r7, #12]
 8011822:	7812      	ldrb	r2, [r2, #0]
 8011824:	4293      	cmp	r3, r2
 8011826:	d91f      	bls.n	8011868 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8011828:	68fb      	ldr	r3, [r7, #12]
 801182a:	781b      	ldrb	r3, [r3, #0]
 801182c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 801182e:	e013      	b.n	8011858 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8011830:	f107 030a 	add.w	r3, r7, #10
 8011834:	4619      	mov	r1, r3
 8011836:	6978      	ldr	r0, [r7, #20]
 8011838:	f000 f81b 	bl	8011872 <USBD_GetNextDesc>
 801183c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 801183e:	697b      	ldr	r3, [r7, #20]
 8011840:	785b      	ldrb	r3, [r3, #1]
 8011842:	2b05      	cmp	r3, #5
 8011844:	d108      	bne.n	8011858 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8011846:	697b      	ldr	r3, [r7, #20]
 8011848:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 801184a:	693b      	ldr	r3, [r7, #16]
 801184c:	789b      	ldrb	r3, [r3, #2]
 801184e:	78fa      	ldrb	r2, [r7, #3]
 8011850:	429a      	cmp	r2, r3
 8011852:	d008      	beq.n	8011866 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8011854:	2300      	movs	r3, #0
 8011856:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8011858:	68fb      	ldr	r3, [r7, #12]
 801185a:	885b      	ldrh	r3, [r3, #2]
 801185c:	b29a      	uxth	r2, r3
 801185e:	897b      	ldrh	r3, [r7, #10]
 8011860:	429a      	cmp	r2, r3
 8011862:	d8e5      	bhi.n	8011830 <USBD_GetEpDesc+0x2e>
 8011864:	e000      	b.n	8011868 <USBD_GetEpDesc+0x66>
          break;
 8011866:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8011868:	693b      	ldr	r3, [r7, #16]
}
 801186a:	4618      	mov	r0, r3
 801186c:	3718      	adds	r7, #24
 801186e:	46bd      	mov	sp, r7
 8011870:	bd80      	pop	{r7, pc}

08011872 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8011872:	b480      	push	{r7}
 8011874:	b085      	sub	sp, #20
 8011876:	af00      	add	r7, sp, #0
 8011878:	6078      	str	r0, [r7, #4]
 801187a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8011880:	683b      	ldr	r3, [r7, #0]
 8011882:	881b      	ldrh	r3, [r3, #0]
 8011884:	68fa      	ldr	r2, [r7, #12]
 8011886:	7812      	ldrb	r2, [r2, #0]
 8011888:	4413      	add	r3, r2
 801188a:	b29a      	uxth	r2, r3
 801188c:	683b      	ldr	r3, [r7, #0]
 801188e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8011890:	68fb      	ldr	r3, [r7, #12]
 8011892:	781b      	ldrb	r3, [r3, #0]
 8011894:	461a      	mov	r2, r3
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	4413      	add	r3, r2
 801189a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 801189c:	68fb      	ldr	r3, [r7, #12]
}
 801189e:	4618      	mov	r0, r3
 80118a0:	3714      	adds	r7, #20
 80118a2:	46bd      	mov	sp, r7
 80118a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118a8:	4770      	bx	lr

080118aa <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80118aa:	b480      	push	{r7}
 80118ac:	b087      	sub	sp, #28
 80118ae:	af00      	add	r7, sp, #0
 80118b0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80118b6:	697b      	ldr	r3, [r7, #20]
 80118b8:	781b      	ldrb	r3, [r3, #0]
 80118ba:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80118bc:	697b      	ldr	r3, [r7, #20]
 80118be:	3301      	adds	r3, #1
 80118c0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80118c2:	697b      	ldr	r3, [r7, #20]
 80118c4:	781b      	ldrb	r3, [r3, #0]
 80118c6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80118c8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80118cc:	021b      	lsls	r3, r3, #8
 80118ce:	b21a      	sxth	r2, r3
 80118d0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80118d4:	4313      	orrs	r3, r2
 80118d6:	b21b      	sxth	r3, r3
 80118d8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80118da:	89fb      	ldrh	r3, [r7, #14]
}
 80118dc:	4618      	mov	r0, r3
 80118de:	371c      	adds	r7, #28
 80118e0:	46bd      	mov	sp, r7
 80118e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118e6:	4770      	bx	lr

080118e8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80118e8:	b580      	push	{r7, lr}
 80118ea:	b084      	sub	sp, #16
 80118ec:	af00      	add	r7, sp, #0
 80118ee:	6078      	str	r0, [r7, #4]
 80118f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80118f2:	2300      	movs	r3, #0
 80118f4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80118f6:	683b      	ldr	r3, [r7, #0]
 80118f8:	781b      	ldrb	r3, [r3, #0]
 80118fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80118fe:	2b40      	cmp	r3, #64	@ 0x40
 8011900:	d005      	beq.n	801190e <USBD_StdDevReq+0x26>
 8011902:	2b40      	cmp	r3, #64	@ 0x40
 8011904:	d857      	bhi.n	80119b6 <USBD_StdDevReq+0xce>
 8011906:	2b00      	cmp	r3, #0
 8011908:	d00f      	beq.n	801192a <USBD_StdDevReq+0x42>
 801190a:	2b20      	cmp	r3, #32
 801190c:	d153      	bne.n	80119b6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 801190e:	687b      	ldr	r3, [r7, #4]
 8011910:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	32ae      	adds	r2, #174	@ 0xae
 8011918:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801191c:	689b      	ldr	r3, [r3, #8]
 801191e:	6839      	ldr	r1, [r7, #0]
 8011920:	6878      	ldr	r0, [r7, #4]
 8011922:	4798      	blx	r3
 8011924:	4603      	mov	r3, r0
 8011926:	73fb      	strb	r3, [r7, #15]
      break;
 8011928:	e04a      	b.n	80119c0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801192a:	683b      	ldr	r3, [r7, #0]
 801192c:	785b      	ldrb	r3, [r3, #1]
 801192e:	2b09      	cmp	r3, #9
 8011930:	d83b      	bhi.n	80119aa <USBD_StdDevReq+0xc2>
 8011932:	a201      	add	r2, pc, #4	@ (adr r2, 8011938 <USBD_StdDevReq+0x50>)
 8011934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011938:	0801198d 	.word	0x0801198d
 801193c:	080119a1 	.word	0x080119a1
 8011940:	080119ab 	.word	0x080119ab
 8011944:	08011997 	.word	0x08011997
 8011948:	080119ab 	.word	0x080119ab
 801194c:	0801196b 	.word	0x0801196b
 8011950:	08011961 	.word	0x08011961
 8011954:	080119ab 	.word	0x080119ab
 8011958:	08011983 	.word	0x08011983
 801195c:	08011975 	.word	0x08011975
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8011960:	6839      	ldr	r1, [r7, #0]
 8011962:	6878      	ldr	r0, [r7, #4]
 8011964:	f000 fa3c 	bl	8011de0 <USBD_GetDescriptor>
          break;
 8011968:	e024      	b.n	80119b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801196a:	6839      	ldr	r1, [r7, #0]
 801196c:	6878      	ldr	r0, [r7, #4]
 801196e:	f000 fba1 	bl	80120b4 <USBD_SetAddress>
          break;
 8011972:	e01f      	b.n	80119b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8011974:	6839      	ldr	r1, [r7, #0]
 8011976:	6878      	ldr	r0, [r7, #4]
 8011978:	f000 fbe0 	bl	801213c <USBD_SetConfig>
 801197c:	4603      	mov	r3, r0
 801197e:	73fb      	strb	r3, [r7, #15]
          break;
 8011980:	e018      	b.n	80119b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8011982:	6839      	ldr	r1, [r7, #0]
 8011984:	6878      	ldr	r0, [r7, #4]
 8011986:	f000 fc83 	bl	8012290 <USBD_GetConfig>
          break;
 801198a:	e013      	b.n	80119b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 801198c:	6839      	ldr	r1, [r7, #0]
 801198e:	6878      	ldr	r0, [r7, #4]
 8011990:	f000 fcb4 	bl	80122fc <USBD_GetStatus>
          break;
 8011994:	e00e      	b.n	80119b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8011996:	6839      	ldr	r1, [r7, #0]
 8011998:	6878      	ldr	r0, [r7, #4]
 801199a:	f000 fce3 	bl	8012364 <USBD_SetFeature>
          break;
 801199e:	e009      	b.n	80119b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80119a0:	6839      	ldr	r1, [r7, #0]
 80119a2:	6878      	ldr	r0, [r7, #4]
 80119a4:	f000 fd07 	bl	80123b6 <USBD_ClrFeature>
          break;
 80119a8:	e004      	b.n	80119b4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80119aa:	6839      	ldr	r1, [r7, #0]
 80119ac:	6878      	ldr	r0, [r7, #4]
 80119ae:	f000 fd5e 	bl	801246e <USBD_CtlError>
          break;
 80119b2:	bf00      	nop
      }
      break;
 80119b4:	e004      	b.n	80119c0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80119b6:	6839      	ldr	r1, [r7, #0]
 80119b8:	6878      	ldr	r0, [r7, #4]
 80119ba:	f000 fd58 	bl	801246e <USBD_CtlError>
      break;
 80119be:	bf00      	nop
  }

  return ret;
 80119c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80119c2:	4618      	mov	r0, r3
 80119c4:	3710      	adds	r7, #16
 80119c6:	46bd      	mov	sp, r7
 80119c8:	bd80      	pop	{r7, pc}
 80119ca:	bf00      	nop

080119cc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80119cc:	b580      	push	{r7, lr}
 80119ce:	b084      	sub	sp, #16
 80119d0:	af00      	add	r7, sp, #0
 80119d2:	6078      	str	r0, [r7, #4]
 80119d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80119d6:	2300      	movs	r3, #0
 80119d8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80119da:	683b      	ldr	r3, [r7, #0]
 80119dc:	781b      	ldrb	r3, [r3, #0]
 80119de:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80119e2:	2b40      	cmp	r3, #64	@ 0x40
 80119e4:	d005      	beq.n	80119f2 <USBD_StdItfReq+0x26>
 80119e6:	2b40      	cmp	r3, #64	@ 0x40
 80119e8:	d852      	bhi.n	8011a90 <USBD_StdItfReq+0xc4>
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	d001      	beq.n	80119f2 <USBD_StdItfReq+0x26>
 80119ee:	2b20      	cmp	r3, #32
 80119f0:	d14e      	bne.n	8011a90 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80119f8:	b2db      	uxtb	r3, r3
 80119fa:	3b01      	subs	r3, #1
 80119fc:	2b02      	cmp	r3, #2
 80119fe:	d840      	bhi.n	8011a82 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8011a00:	683b      	ldr	r3, [r7, #0]
 8011a02:	889b      	ldrh	r3, [r3, #4]
 8011a04:	b2db      	uxtb	r3, r3
 8011a06:	2b01      	cmp	r3, #1
 8011a08:	d836      	bhi.n	8011a78 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8011a0a:	683b      	ldr	r3, [r7, #0]
 8011a0c:	889b      	ldrh	r3, [r3, #4]
 8011a0e:	b2db      	uxtb	r3, r3
 8011a10:	4619      	mov	r1, r3
 8011a12:	6878      	ldr	r0, [r7, #4]
 8011a14:	f7ff fedb 	bl	80117ce <USBD_CoreFindIF>
 8011a18:	4603      	mov	r3, r0
 8011a1a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011a1c:	7bbb      	ldrb	r3, [r7, #14]
 8011a1e:	2bff      	cmp	r3, #255	@ 0xff
 8011a20:	d01d      	beq.n	8011a5e <USBD_StdItfReq+0x92>
 8011a22:	7bbb      	ldrb	r3, [r7, #14]
 8011a24:	2b00      	cmp	r3, #0
 8011a26:	d11a      	bne.n	8011a5e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8011a28:	7bba      	ldrb	r2, [r7, #14]
 8011a2a:	687b      	ldr	r3, [r7, #4]
 8011a2c:	32ae      	adds	r2, #174	@ 0xae
 8011a2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011a32:	689b      	ldr	r3, [r3, #8]
 8011a34:	2b00      	cmp	r3, #0
 8011a36:	d00f      	beq.n	8011a58 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8011a38:	7bba      	ldrb	r2, [r7, #14]
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8011a40:	7bba      	ldrb	r2, [r7, #14]
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	32ae      	adds	r2, #174	@ 0xae
 8011a46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011a4a:	689b      	ldr	r3, [r3, #8]
 8011a4c:	6839      	ldr	r1, [r7, #0]
 8011a4e:	6878      	ldr	r0, [r7, #4]
 8011a50:	4798      	blx	r3
 8011a52:	4603      	mov	r3, r0
 8011a54:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8011a56:	e004      	b.n	8011a62 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8011a58:	2303      	movs	r3, #3
 8011a5a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8011a5c:	e001      	b.n	8011a62 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8011a5e:	2303      	movs	r3, #3
 8011a60:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8011a62:	683b      	ldr	r3, [r7, #0]
 8011a64:	88db      	ldrh	r3, [r3, #6]
 8011a66:	2b00      	cmp	r3, #0
 8011a68:	d110      	bne.n	8011a8c <USBD_StdItfReq+0xc0>
 8011a6a:	7bfb      	ldrb	r3, [r7, #15]
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d10d      	bne.n	8011a8c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8011a70:	6878      	ldr	r0, [r7, #4]
 8011a72:	f000 fdd3 	bl	801261c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8011a76:	e009      	b.n	8011a8c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8011a78:	6839      	ldr	r1, [r7, #0]
 8011a7a:	6878      	ldr	r0, [r7, #4]
 8011a7c:	f000 fcf7 	bl	801246e <USBD_CtlError>
          break;
 8011a80:	e004      	b.n	8011a8c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8011a82:	6839      	ldr	r1, [r7, #0]
 8011a84:	6878      	ldr	r0, [r7, #4]
 8011a86:	f000 fcf2 	bl	801246e <USBD_CtlError>
          break;
 8011a8a:	e000      	b.n	8011a8e <USBD_StdItfReq+0xc2>
          break;
 8011a8c:	bf00      	nop
      }
      break;
 8011a8e:	e004      	b.n	8011a9a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8011a90:	6839      	ldr	r1, [r7, #0]
 8011a92:	6878      	ldr	r0, [r7, #4]
 8011a94:	f000 fceb 	bl	801246e <USBD_CtlError>
      break;
 8011a98:	bf00      	nop
  }

  return ret;
 8011a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8011a9c:	4618      	mov	r0, r3
 8011a9e:	3710      	adds	r7, #16
 8011aa0:	46bd      	mov	sp, r7
 8011aa2:	bd80      	pop	{r7, pc}

08011aa4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011aa4:	b580      	push	{r7, lr}
 8011aa6:	b084      	sub	sp, #16
 8011aa8:	af00      	add	r7, sp, #0
 8011aaa:	6078      	str	r0, [r7, #4]
 8011aac:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8011aae:	2300      	movs	r3, #0
 8011ab0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8011ab2:	683b      	ldr	r3, [r7, #0]
 8011ab4:	889b      	ldrh	r3, [r3, #4]
 8011ab6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011ab8:	683b      	ldr	r3, [r7, #0]
 8011aba:	781b      	ldrb	r3, [r3, #0]
 8011abc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8011ac0:	2b40      	cmp	r3, #64	@ 0x40
 8011ac2:	d007      	beq.n	8011ad4 <USBD_StdEPReq+0x30>
 8011ac4:	2b40      	cmp	r3, #64	@ 0x40
 8011ac6:	f200 817f 	bhi.w	8011dc8 <USBD_StdEPReq+0x324>
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d02a      	beq.n	8011b24 <USBD_StdEPReq+0x80>
 8011ace:	2b20      	cmp	r3, #32
 8011ad0:	f040 817a 	bne.w	8011dc8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8011ad4:	7bbb      	ldrb	r3, [r7, #14]
 8011ad6:	4619      	mov	r1, r3
 8011ad8:	6878      	ldr	r0, [r7, #4]
 8011ada:	f7ff fe85 	bl	80117e8 <USBD_CoreFindEP>
 8011ade:	4603      	mov	r3, r0
 8011ae0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011ae2:	7b7b      	ldrb	r3, [r7, #13]
 8011ae4:	2bff      	cmp	r3, #255	@ 0xff
 8011ae6:	f000 8174 	beq.w	8011dd2 <USBD_StdEPReq+0x32e>
 8011aea:	7b7b      	ldrb	r3, [r7, #13]
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	f040 8170 	bne.w	8011dd2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8011af2:	7b7a      	ldrb	r2, [r7, #13]
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8011afa:	7b7a      	ldrb	r2, [r7, #13]
 8011afc:	687b      	ldr	r3, [r7, #4]
 8011afe:	32ae      	adds	r2, #174	@ 0xae
 8011b00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011b04:	689b      	ldr	r3, [r3, #8]
 8011b06:	2b00      	cmp	r3, #0
 8011b08:	f000 8163 	beq.w	8011dd2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8011b0c:	7b7a      	ldrb	r2, [r7, #13]
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	32ae      	adds	r2, #174	@ 0xae
 8011b12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011b16:	689b      	ldr	r3, [r3, #8]
 8011b18:	6839      	ldr	r1, [r7, #0]
 8011b1a:	6878      	ldr	r0, [r7, #4]
 8011b1c:	4798      	blx	r3
 8011b1e:	4603      	mov	r3, r0
 8011b20:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8011b22:	e156      	b.n	8011dd2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011b24:	683b      	ldr	r3, [r7, #0]
 8011b26:	785b      	ldrb	r3, [r3, #1]
 8011b28:	2b03      	cmp	r3, #3
 8011b2a:	d008      	beq.n	8011b3e <USBD_StdEPReq+0x9a>
 8011b2c:	2b03      	cmp	r3, #3
 8011b2e:	f300 8145 	bgt.w	8011dbc <USBD_StdEPReq+0x318>
 8011b32:	2b00      	cmp	r3, #0
 8011b34:	f000 809b 	beq.w	8011c6e <USBD_StdEPReq+0x1ca>
 8011b38:	2b01      	cmp	r3, #1
 8011b3a:	d03c      	beq.n	8011bb6 <USBD_StdEPReq+0x112>
 8011b3c:	e13e      	b.n	8011dbc <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8011b3e:	687b      	ldr	r3, [r7, #4]
 8011b40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011b44:	b2db      	uxtb	r3, r3
 8011b46:	2b02      	cmp	r3, #2
 8011b48:	d002      	beq.n	8011b50 <USBD_StdEPReq+0xac>
 8011b4a:	2b03      	cmp	r3, #3
 8011b4c:	d016      	beq.n	8011b7c <USBD_StdEPReq+0xd8>
 8011b4e:	e02c      	b.n	8011baa <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011b50:	7bbb      	ldrb	r3, [r7, #14]
 8011b52:	2b00      	cmp	r3, #0
 8011b54:	d00d      	beq.n	8011b72 <USBD_StdEPReq+0xce>
 8011b56:	7bbb      	ldrb	r3, [r7, #14]
 8011b58:	2b80      	cmp	r3, #128	@ 0x80
 8011b5a:	d00a      	beq.n	8011b72 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8011b5c:	7bbb      	ldrb	r3, [r7, #14]
 8011b5e:	4619      	mov	r1, r3
 8011b60:	6878      	ldr	r0, [r7, #4]
 8011b62:	f004 f8c9 	bl	8015cf8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8011b66:	2180      	movs	r1, #128	@ 0x80
 8011b68:	6878      	ldr	r0, [r7, #4]
 8011b6a:	f004 f8c5 	bl	8015cf8 <USBD_LL_StallEP>
 8011b6e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8011b70:	e020      	b.n	8011bb4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8011b72:	6839      	ldr	r1, [r7, #0]
 8011b74:	6878      	ldr	r0, [r7, #4]
 8011b76:	f000 fc7a 	bl	801246e <USBD_CtlError>
              break;
 8011b7a:	e01b      	b.n	8011bb4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8011b7c:	683b      	ldr	r3, [r7, #0]
 8011b7e:	885b      	ldrh	r3, [r3, #2]
 8011b80:	2b00      	cmp	r3, #0
 8011b82:	d10e      	bne.n	8011ba2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8011b84:	7bbb      	ldrb	r3, [r7, #14]
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	d00b      	beq.n	8011ba2 <USBD_StdEPReq+0xfe>
 8011b8a:	7bbb      	ldrb	r3, [r7, #14]
 8011b8c:	2b80      	cmp	r3, #128	@ 0x80
 8011b8e:	d008      	beq.n	8011ba2 <USBD_StdEPReq+0xfe>
 8011b90:	683b      	ldr	r3, [r7, #0]
 8011b92:	88db      	ldrh	r3, [r3, #6]
 8011b94:	2b00      	cmp	r3, #0
 8011b96:	d104      	bne.n	8011ba2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8011b98:	7bbb      	ldrb	r3, [r7, #14]
 8011b9a:	4619      	mov	r1, r3
 8011b9c:	6878      	ldr	r0, [r7, #4]
 8011b9e:	f004 f8ab 	bl	8015cf8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8011ba2:	6878      	ldr	r0, [r7, #4]
 8011ba4:	f000 fd3a 	bl	801261c <USBD_CtlSendStatus>

              break;
 8011ba8:	e004      	b.n	8011bb4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8011baa:	6839      	ldr	r1, [r7, #0]
 8011bac:	6878      	ldr	r0, [r7, #4]
 8011bae:	f000 fc5e 	bl	801246e <USBD_CtlError>
              break;
 8011bb2:	bf00      	nop
          }
          break;
 8011bb4:	e107      	b.n	8011dc6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011bbc:	b2db      	uxtb	r3, r3
 8011bbe:	2b02      	cmp	r3, #2
 8011bc0:	d002      	beq.n	8011bc8 <USBD_StdEPReq+0x124>
 8011bc2:	2b03      	cmp	r3, #3
 8011bc4:	d016      	beq.n	8011bf4 <USBD_StdEPReq+0x150>
 8011bc6:	e04b      	b.n	8011c60 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011bc8:	7bbb      	ldrb	r3, [r7, #14]
 8011bca:	2b00      	cmp	r3, #0
 8011bcc:	d00d      	beq.n	8011bea <USBD_StdEPReq+0x146>
 8011bce:	7bbb      	ldrb	r3, [r7, #14]
 8011bd0:	2b80      	cmp	r3, #128	@ 0x80
 8011bd2:	d00a      	beq.n	8011bea <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8011bd4:	7bbb      	ldrb	r3, [r7, #14]
 8011bd6:	4619      	mov	r1, r3
 8011bd8:	6878      	ldr	r0, [r7, #4]
 8011bda:	f004 f88d 	bl	8015cf8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8011bde:	2180      	movs	r1, #128	@ 0x80
 8011be0:	6878      	ldr	r0, [r7, #4]
 8011be2:	f004 f889 	bl	8015cf8 <USBD_LL_StallEP>
 8011be6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8011be8:	e040      	b.n	8011c6c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8011bea:	6839      	ldr	r1, [r7, #0]
 8011bec:	6878      	ldr	r0, [r7, #4]
 8011bee:	f000 fc3e 	bl	801246e <USBD_CtlError>
              break;
 8011bf2:	e03b      	b.n	8011c6c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8011bf4:	683b      	ldr	r3, [r7, #0]
 8011bf6:	885b      	ldrh	r3, [r3, #2]
 8011bf8:	2b00      	cmp	r3, #0
 8011bfa:	d136      	bne.n	8011c6a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8011bfc:	7bbb      	ldrb	r3, [r7, #14]
 8011bfe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011c02:	2b00      	cmp	r3, #0
 8011c04:	d004      	beq.n	8011c10 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8011c06:	7bbb      	ldrb	r3, [r7, #14]
 8011c08:	4619      	mov	r1, r3
 8011c0a:	6878      	ldr	r0, [r7, #4]
 8011c0c:	f004 f893 	bl	8015d36 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8011c10:	6878      	ldr	r0, [r7, #4]
 8011c12:	f000 fd03 	bl	801261c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8011c16:	7bbb      	ldrb	r3, [r7, #14]
 8011c18:	4619      	mov	r1, r3
 8011c1a:	6878      	ldr	r0, [r7, #4]
 8011c1c:	f7ff fde4 	bl	80117e8 <USBD_CoreFindEP>
 8011c20:	4603      	mov	r3, r0
 8011c22:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011c24:	7b7b      	ldrb	r3, [r7, #13]
 8011c26:	2bff      	cmp	r3, #255	@ 0xff
 8011c28:	d01f      	beq.n	8011c6a <USBD_StdEPReq+0x1c6>
 8011c2a:	7b7b      	ldrb	r3, [r7, #13]
 8011c2c:	2b00      	cmp	r3, #0
 8011c2e:	d11c      	bne.n	8011c6a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8011c30:	7b7a      	ldrb	r2, [r7, #13]
 8011c32:	687b      	ldr	r3, [r7, #4]
 8011c34:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8011c38:	7b7a      	ldrb	r2, [r7, #13]
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	32ae      	adds	r2, #174	@ 0xae
 8011c3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c42:	689b      	ldr	r3, [r3, #8]
 8011c44:	2b00      	cmp	r3, #0
 8011c46:	d010      	beq.n	8011c6a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8011c48:	7b7a      	ldrb	r2, [r7, #13]
 8011c4a:	687b      	ldr	r3, [r7, #4]
 8011c4c:	32ae      	adds	r2, #174	@ 0xae
 8011c4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c52:	689b      	ldr	r3, [r3, #8]
 8011c54:	6839      	ldr	r1, [r7, #0]
 8011c56:	6878      	ldr	r0, [r7, #4]
 8011c58:	4798      	blx	r3
 8011c5a:	4603      	mov	r3, r0
 8011c5c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8011c5e:	e004      	b.n	8011c6a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8011c60:	6839      	ldr	r1, [r7, #0]
 8011c62:	6878      	ldr	r0, [r7, #4]
 8011c64:	f000 fc03 	bl	801246e <USBD_CtlError>
              break;
 8011c68:	e000      	b.n	8011c6c <USBD_StdEPReq+0x1c8>
              break;
 8011c6a:	bf00      	nop
          }
          break;
 8011c6c:	e0ab      	b.n	8011dc6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011c74:	b2db      	uxtb	r3, r3
 8011c76:	2b02      	cmp	r3, #2
 8011c78:	d002      	beq.n	8011c80 <USBD_StdEPReq+0x1dc>
 8011c7a:	2b03      	cmp	r3, #3
 8011c7c:	d032      	beq.n	8011ce4 <USBD_StdEPReq+0x240>
 8011c7e:	e097      	b.n	8011db0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011c80:	7bbb      	ldrb	r3, [r7, #14]
 8011c82:	2b00      	cmp	r3, #0
 8011c84:	d007      	beq.n	8011c96 <USBD_StdEPReq+0x1f2>
 8011c86:	7bbb      	ldrb	r3, [r7, #14]
 8011c88:	2b80      	cmp	r3, #128	@ 0x80
 8011c8a:	d004      	beq.n	8011c96 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8011c8c:	6839      	ldr	r1, [r7, #0]
 8011c8e:	6878      	ldr	r0, [r7, #4]
 8011c90:	f000 fbed 	bl	801246e <USBD_CtlError>
                break;
 8011c94:	e091      	b.n	8011dba <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011c96:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	da0b      	bge.n	8011cb6 <USBD_StdEPReq+0x212>
 8011c9e:	7bbb      	ldrb	r3, [r7, #14]
 8011ca0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011ca4:	4613      	mov	r3, r2
 8011ca6:	009b      	lsls	r3, r3, #2
 8011ca8:	4413      	add	r3, r2
 8011caa:	009b      	lsls	r3, r3, #2
 8011cac:	3310      	adds	r3, #16
 8011cae:	687a      	ldr	r2, [r7, #4]
 8011cb0:	4413      	add	r3, r2
 8011cb2:	3304      	adds	r3, #4
 8011cb4:	e00b      	b.n	8011cce <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8011cb6:	7bbb      	ldrb	r3, [r7, #14]
 8011cb8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011cbc:	4613      	mov	r3, r2
 8011cbe:	009b      	lsls	r3, r3, #2
 8011cc0:	4413      	add	r3, r2
 8011cc2:	009b      	lsls	r3, r3, #2
 8011cc4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8011cc8:	687a      	ldr	r2, [r7, #4]
 8011cca:	4413      	add	r3, r2
 8011ccc:	3304      	adds	r3, #4
 8011cce:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8011cd0:	68bb      	ldr	r3, [r7, #8]
 8011cd2:	2200      	movs	r2, #0
 8011cd4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011cd6:	68bb      	ldr	r3, [r7, #8]
 8011cd8:	2202      	movs	r2, #2
 8011cda:	4619      	mov	r1, r3
 8011cdc:	6878      	ldr	r0, [r7, #4]
 8011cde:	f000 fc43 	bl	8012568 <USBD_CtlSendData>
              break;
 8011ce2:	e06a      	b.n	8011dba <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8011ce4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	da11      	bge.n	8011d10 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8011cec:	7bbb      	ldrb	r3, [r7, #14]
 8011cee:	f003 020f 	and.w	r2, r3, #15
 8011cf2:	6879      	ldr	r1, [r7, #4]
 8011cf4:	4613      	mov	r3, r2
 8011cf6:	009b      	lsls	r3, r3, #2
 8011cf8:	4413      	add	r3, r2
 8011cfa:	009b      	lsls	r3, r3, #2
 8011cfc:	440b      	add	r3, r1
 8011cfe:	3324      	adds	r3, #36	@ 0x24
 8011d00:	881b      	ldrh	r3, [r3, #0]
 8011d02:	2b00      	cmp	r3, #0
 8011d04:	d117      	bne.n	8011d36 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8011d06:	6839      	ldr	r1, [r7, #0]
 8011d08:	6878      	ldr	r0, [r7, #4]
 8011d0a:	f000 fbb0 	bl	801246e <USBD_CtlError>
                  break;
 8011d0e:	e054      	b.n	8011dba <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8011d10:	7bbb      	ldrb	r3, [r7, #14]
 8011d12:	f003 020f 	and.w	r2, r3, #15
 8011d16:	6879      	ldr	r1, [r7, #4]
 8011d18:	4613      	mov	r3, r2
 8011d1a:	009b      	lsls	r3, r3, #2
 8011d1c:	4413      	add	r3, r2
 8011d1e:	009b      	lsls	r3, r3, #2
 8011d20:	440b      	add	r3, r1
 8011d22:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011d26:	881b      	ldrh	r3, [r3, #0]
 8011d28:	2b00      	cmp	r3, #0
 8011d2a:	d104      	bne.n	8011d36 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8011d2c:	6839      	ldr	r1, [r7, #0]
 8011d2e:	6878      	ldr	r0, [r7, #4]
 8011d30:	f000 fb9d 	bl	801246e <USBD_CtlError>
                  break;
 8011d34:	e041      	b.n	8011dba <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011d36:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011d3a:	2b00      	cmp	r3, #0
 8011d3c:	da0b      	bge.n	8011d56 <USBD_StdEPReq+0x2b2>
 8011d3e:	7bbb      	ldrb	r3, [r7, #14]
 8011d40:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011d44:	4613      	mov	r3, r2
 8011d46:	009b      	lsls	r3, r3, #2
 8011d48:	4413      	add	r3, r2
 8011d4a:	009b      	lsls	r3, r3, #2
 8011d4c:	3310      	adds	r3, #16
 8011d4e:	687a      	ldr	r2, [r7, #4]
 8011d50:	4413      	add	r3, r2
 8011d52:	3304      	adds	r3, #4
 8011d54:	e00b      	b.n	8011d6e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8011d56:	7bbb      	ldrb	r3, [r7, #14]
 8011d58:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011d5c:	4613      	mov	r3, r2
 8011d5e:	009b      	lsls	r3, r3, #2
 8011d60:	4413      	add	r3, r2
 8011d62:	009b      	lsls	r3, r3, #2
 8011d64:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8011d68:	687a      	ldr	r2, [r7, #4]
 8011d6a:	4413      	add	r3, r2
 8011d6c:	3304      	adds	r3, #4
 8011d6e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8011d70:	7bbb      	ldrb	r3, [r7, #14]
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d002      	beq.n	8011d7c <USBD_StdEPReq+0x2d8>
 8011d76:	7bbb      	ldrb	r3, [r7, #14]
 8011d78:	2b80      	cmp	r3, #128	@ 0x80
 8011d7a:	d103      	bne.n	8011d84 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8011d7c:	68bb      	ldr	r3, [r7, #8]
 8011d7e:	2200      	movs	r2, #0
 8011d80:	601a      	str	r2, [r3, #0]
 8011d82:	e00e      	b.n	8011da2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8011d84:	7bbb      	ldrb	r3, [r7, #14]
 8011d86:	4619      	mov	r1, r3
 8011d88:	6878      	ldr	r0, [r7, #4]
 8011d8a:	f003 fff3 	bl	8015d74 <USBD_LL_IsStallEP>
 8011d8e:	4603      	mov	r3, r0
 8011d90:	2b00      	cmp	r3, #0
 8011d92:	d003      	beq.n	8011d9c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8011d94:	68bb      	ldr	r3, [r7, #8]
 8011d96:	2201      	movs	r2, #1
 8011d98:	601a      	str	r2, [r3, #0]
 8011d9a:	e002      	b.n	8011da2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8011d9c:	68bb      	ldr	r3, [r7, #8]
 8011d9e:	2200      	movs	r2, #0
 8011da0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011da2:	68bb      	ldr	r3, [r7, #8]
 8011da4:	2202      	movs	r2, #2
 8011da6:	4619      	mov	r1, r3
 8011da8:	6878      	ldr	r0, [r7, #4]
 8011daa:	f000 fbdd 	bl	8012568 <USBD_CtlSendData>
              break;
 8011dae:	e004      	b.n	8011dba <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8011db0:	6839      	ldr	r1, [r7, #0]
 8011db2:	6878      	ldr	r0, [r7, #4]
 8011db4:	f000 fb5b 	bl	801246e <USBD_CtlError>
              break;
 8011db8:	bf00      	nop
          }
          break;
 8011dba:	e004      	b.n	8011dc6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8011dbc:	6839      	ldr	r1, [r7, #0]
 8011dbe:	6878      	ldr	r0, [r7, #4]
 8011dc0:	f000 fb55 	bl	801246e <USBD_CtlError>
          break;
 8011dc4:	bf00      	nop
      }
      break;
 8011dc6:	e005      	b.n	8011dd4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8011dc8:	6839      	ldr	r1, [r7, #0]
 8011dca:	6878      	ldr	r0, [r7, #4]
 8011dcc:	f000 fb4f 	bl	801246e <USBD_CtlError>
      break;
 8011dd0:	e000      	b.n	8011dd4 <USBD_StdEPReq+0x330>
      break;
 8011dd2:	bf00      	nop
  }

  return ret;
 8011dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8011dd6:	4618      	mov	r0, r3
 8011dd8:	3710      	adds	r7, #16
 8011dda:	46bd      	mov	sp, r7
 8011ddc:	bd80      	pop	{r7, pc}
	...

08011de0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011de0:	b580      	push	{r7, lr}
 8011de2:	b084      	sub	sp, #16
 8011de4:	af00      	add	r7, sp, #0
 8011de6:	6078      	str	r0, [r7, #4]
 8011de8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8011dea:	2300      	movs	r3, #0
 8011dec:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8011dee:	2300      	movs	r3, #0
 8011df0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8011df2:	2300      	movs	r3, #0
 8011df4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8011df6:	683b      	ldr	r3, [r7, #0]
 8011df8:	885b      	ldrh	r3, [r3, #2]
 8011dfa:	0a1b      	lsrs	r3, r3, #8
 8011dfc:	b29b      	uxth	r3, r3
 8011dfe:	3b01      	subs	r3, #1
 8011e00:	2b06      	cmp	r3, #6
 8011e02:	f200 8128 	bhi.w	8012056 <USBD_GetDescriptor+0x276>
 8011e06:	a201      	add	r2, pc, #4	@ (adr r2, 8011e0c <USBD_GetDescriptor+0x2c>)
 8011e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e0c:	08011e29 	.word	0x08011e29
 8011e10:	08011e41 	.word	0x08011e41
 8011e14:	08011e81 	.word	0x08011e81
 8011e18:	08012057 	.word	0x08012057
 8011e1c:	08012057 	.word	0x08012057
 8011e20:	08011ff7 	.word	0x08011ff7
 8011e24:	08012023 	.word	0x08012023
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8011e28:	687b      	ldr	r3, [r7, #4]
 8011e2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011e2e:	681b      	ldr	r3, [r3, #0]
 8011e30:	687a      	ldr	r2, [r7, #4]
 8011e32:	7c12      	ldrb	r2, [r2, #16]
 8011e34:	f107 0108 	add.w	r1, r7, #8
 8011e38:	4610      	mov	r0, r2
 8011e3a:	4798      	blx	r3
 8011e3c:	60f8      	str	r0, [r7, #12]
      break;
 8011e3e:	e112      	b.n	8012066 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	7c1b      	ldrb	r3, [r3, #16]
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	d10d      	bne.n	8011e64 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011e4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011e50:	f107 0208 	add.w	r2, r7, #8
 8011e54:	4610      	mov	r0, r2
 8011e56:	4798      	blx	r3
 8011e58:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8011e5a:	68fb      	ldr	r3, [r7, #12]
 8011e5c:	3301      	adds	r3, #1
 8011e5e:	2202      	movs	r2, #2
 8011e60:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8011e62:	e100      	b.n	8012066 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e6c:	f107 0208 	add.w	r2, r7, #8
 8011e70:	4610      	mov	r0, r2
 8011e72:	4798      	blx	r3
 8011e74:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8011e76:	68fb      	ldr	r3, [r7, #12]
 8011e78:	3301      	adds	r3, #1
 8011e7a:	2202      	movs	r2, #2
 8011e7c:	701a      	strb	r2, [r3, #0]
      break;
 8011e7e:	e0f2      	b.n	8012066 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8011e80:	683b      	ldr	r3, [r7, #0]
 8011e82:	885b      	ldrh	r3, [r3, #2]
 8011e84:	b2db      	uxtb	r3, r3
 8011e86:	2b05      	cmp	r3, #5
 8011e88:	f200 80ac 	bhi.w	8011fe4 <USBD_GetDescriptor+0x204>
 8011e8c:	a201      	add	r2, pc, #4	@ (adr r2, 8011e94 <USBD_GetDescriptor+0xb4>)
 8011e8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e92:	bf00      	nop
 8011e94:	08011ead 	.word	0x08011ead
 8011e98:	08011ee1 	.word	0x08011ee1
 8011e9c:	08011f15 	.word	0x08011f15
 8011ea0:	08011f49 	.word	0x08011f49
 8011ea4:	08011f7d 	.word	0x08011f7d
 8011ea8:	08011fb1 	.word	0x08011fb1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8011eac:	687b      	ldr	r3, [r7, #4]
 8011eae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011eb2:	685b      	ldr	r3, [r3, #4]
 8011eb4:	2b00      	cmp	r3, #0
 8011eb6:	d00b      	beq.n	8011ed0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011ebe:	685b      	ldr	r3, [r3, #4]
 8011ec0:	687a      	ldr	r2, [r7, #4]
 8011ec2:	7c12      	ldrb	r2, [r2, #16]
 8011ec4:	f107 0108 	add.w	r1, r7, #8
 8011ec8:	4610      	mov	r0, r2
 8011eca:	4798      	blx	r3
 8011ecc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011ece:	e091      	b.n	8011ff4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011ed0:	6839      	ldr	r1, [r7, #0]
 8011ed2:	6878      	ldr	r0, [r7, #4]
 8011ed4:	f000 facb 	bl	801246e <USBD_CtlError>
            err++;
 8011ed8:	7afb      	ldrb	r3, [r7, #11]
 8011eda:	3301      	adds	r3, #1
 8011edc:	72fb      	strb	r3, [r7, #11]
          break;
 8011ede:	e089      	b.n	8011ff4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011ee6:	689b      	ldr	r3, [r3, #8]
 8011ee8:	2b00      	cmp	r3, #0
 8011eea:	d00b      	beq.n	8011f04 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8011eec:	687b      	ldr	r3, [r7, #4]
 8011eee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011ef2:	689b      	ldr	r3, [r3, #8]
 8011ef4:	687a      	ldr	r2, [r7, #4]
 8011ef6:	7c12      	ldrb	r2, [r2, #16]
 8011ef8:	f107 0108 	add.w	r1, r7, #8
 8011efc:	4610      	mov	r0, r2
 8011efe:	4798      	blx	r3
 8011f00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011f02:	e077      	b.n	8011ff4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011f04:	6839      	ldr	r1, [r7, #0]
 8011f06:	6878      	ldr	r0, [r7, #4]
 8011f08:	f000 fab1 	bl	801246e <USBD_CtlError>
            err++;
 8011f0c:	7afb      	ldrb	r3, [r7, #11]
 8011f0e:	3301      	adds	r3, #1
 8011f10:	72fb      	strb	r3, [r7, #11]
          break;
 8011f12:	e06f      	b.n	8011ff4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011f1a:	68db      	ldr	r3, [r3, #12]
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	d00b      	beq.n	8011f38 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011f26:	68db      	ldr	r3, [r3, #12]
 8011f28:	687a      	ldr	r2, [r7, #4]
 8011f2a:	7c12      	ldrb	r2, [r2, #16]
 8011f2c:	f107 0108 	add.w	r1, r7, #8
 8011f30:	4610      	mov	r0, r2
 8011f32:	4798      	blx	r3
 8011f34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011f36:	e05d      	b.n	8011ff4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011f38:	6839      	ldr	r1, [r7, #0]
 8011f3a:	6878      	ldr	r0, [r7, #4]
 8011f3c:	f000 fa97 	bl	801246e <USBD_CtlError>
            err++;
 8011f40:	7afb      	ldrb	r3, [r7, #11]
 8011f42:	3301      	adds	r3, #1
 8011f44:	72fb      	strb	r3, [r7, #11]
          break;
 8011f46:	e055      	b.n	8011ff4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011f4e:	691b      	ldr	r3, [r3, #16]
 8011f50:	2b00      	cmp	r3, #0
 8011f52:	d00b      	beq.n	8011f6c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8011f54:	687b      	ldr	r3, [r7, #4]
 8011f56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011f5a:	691b      	ldr	r3, [r3, #16]
 8011f5c:	687a      	ldr	r2, [r7, #4]
 8011f5e:	7c12      	ldrb	r2, [r2, #16]
 8011f60:	f107 0108 	add.w	r1, r7, #8
 8011f64:	4610      	mov	r0, r2
 8011f66:	4798      	blx	r3
 8011f68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011f6a:	e043      	b.n	8011ff4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011f6c:	6839      	ldr	r1, [r7, #0]
 8011f6e:	6878      	ldr	r0, [r7, #4]
 8011f70:	f000 fa7d 	bl	801246e <USBD_CtlError>
            err++;
 8011f74:	7afb      	ldrb	r3, [r7, #11]
 8011f76:	3301      	adds	r3, #1
 8011f78:	72fb      	strb	r3, [r7, #11]
          break;
 8011f7a:	e03b      	b.n	8011ff4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8011f7c:	687b      	ldr	r3, [r7, #4]
 8011f7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011f82:	695b      	ldr	r3, [r3, #20]
 8011f84:	2b00      	cmp	r3, #0
 8011f86:	d00b      	beq.n	8011fa0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8011f88:	687b      	ldr	r3, [r7, #4]
 8011f8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011f8e:	695b      	ldr	r3, [r3, #20]
 8011f90:	687a      	ldr	r2, [r7, #4]
 8011f92:	7c12      	ldrb	r2, [r2, #16]
 8011f94:	f107 0108 	add.w	r1, r7, #8
 8011f98:	4610      	mov	r0, r2
 8011f9a:	4798      	blx	r3
 8011f9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011f9e:	e029      	b.n	8011ff4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011fa0:	6839      	ldr	r1, [r7, #0]
 8011fa2:	6878      	ldr	r0, [r7, #4]
 8011fa4:	f000 fa63 	bl	801246e <USBD_CtlError>
            err++;
 8011fa8:	7afb      	ldrb	r3, [r7, #11]
 8011faa:	3301      	adds	r3, #1
 8011fac:	72fb      	strb	r3, [r7, #11]
          break;
 8011fae:	e021      	b.n	8011ff4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011fb6:	699b      	ldr	r3, [r3, #24]
 8011fb8:	2b00      	cmp	r3, #0
 8011fba:	d00b      	beq.n	8011fd4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8011fbc:	687b      	ldr	r3, [r7, #4]
 8011fbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011fc2:	699b      	ldr	r3, [r3, #24]
 8011fc4:	687a      	ldr	r2, [r7, #4]
 8011fc6:	7c12      	ldrb	r2, [r2, #16]
 8011fc8:	f107 0108 	add.w	r1, r7, #8
 8011fcc:	4610      	mov	r0, r2
 8011fce:	4798      	blx	r3
 8011fd0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011fd2:	e00f      	b.n	8011ff4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011fd4:	6839      	ldr	r1, [r7, #0]
 8011fd6:	6878      	ldr	r0, [r7, #4]
 8011fd8:	f000 fa49 	bl	801246e <USBD_CtlError>
            err++;
 8011fdc:	7afb      	ldrb	r3, [r7, #11]
 8011fde:	3301      	adds	r3, #1
 8011fe0:	72fb      	strb	r3, [r7, #11]
          break;
 8011fe2:	e007      	b.n	8011ff4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8011fe4:	6839      	ldr	r1, [r7, #0]
 8011fe6:	6878      	ldr	r0, [r7, #4]
 8011fe8:	f000 fa41 	bl	801246e <USBD_CtlError>
          err++;
 8011fec:	7afb      	ldrb	r3, [r7, #11]
 8011fee:	3301      	adds	r3, #1
 8011ff0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8011ff2:	bf00      	nop
      }
      break;
 8011ff4:	e037      	b.n	8012066 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	7c1b      	ldrb	r3, [r3, #16]
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	d109      	bne.n	8012012 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012004:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012006:	f107 0208 	add.w	r2, r7, #8
 801200a:	4610      	mov	r0, r2
 801200c:	4798      	blx	r3
 801200e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012010:	e029      	b.n	8012066 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8012012:	6839      	ldr	r1, [r7, #0]
 8012014:	6878      	ldr	r0, [r7, #4]
 8012016:	f000 fa2a 	bl	801246e <USBD_CtlError>
        err++;
 801201a:	7afb      	ldrb	r3, [r7, #11]
 801201c:	3301      	adds	r3, #1
 801201e:	72fb      	strb	r3, [r7, #11]
      break;
 8012020:	e021      	b.n	8012066 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012022:	687b      	ldr	r3, [r7, #4]
 8012024:	7c1b      	ldrb	r3, [r3, #16]
 8012026:	2b00      	cmp	r3, #0
 8012028:	d10d      	bne.n	8012046 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801202a:	687b      	ldr	r3, [r7, #4]
 801202c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012032:	f107 0208 	add.w	r2, r7, #8
 8012036:	4610      	mov	r0, r2
 8012038:	4798      	blx	r3
 801203a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801203c:	68fb      	ldr	r3, [r7, #12]
 801203e:	3301      	adds	r3, #1
 8012040:	2207      	movs	r2, #7
 8012042:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012044:	e00f      	b.n	8012066 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8012046:	6839      	ldr	r1, [r7, #0]
 8012048:	6878      	ldr	r0, [r7, #4]
 801204a:	f000 fa10 	bl	801246e <USBD_CtlError>
        err++;
 801204e:	7afb      	ldrb	r3, [r7, #11]
 8012050:	3301      	adds	r3, #1
 8012052:	72fb      	strb	r3, [r7, #11]
      break;
 8012054:	e007      	b.n	8012066 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8012056:	6839      	ldr	r1, [r7, #0]
 8012058:	6878      	ldr	r0, [r7, #4]
 801205a:	f000 fa08 	bl	801246e <USBD_CtlError>
      err++;
 801205e:	7afb      	ldrb	r3, [r7, #11]
 8012060:	3301      	adds	r3, #1
 8012062:	72fb      	strb	r3, [r7, #11]
      break;
 8012064:	bf00      	nop
  }

  if (err != 0U)
 8012066:	7afb      	ldrb	r3, [r7, #11]
 8012068:	2b00      	cmp	r3, #0
 801206a:	d11e      	bne.n	80120aa <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 801206c:	683b      	ldr	r3, [r7, #0]
 801206e:	88db      	ldrh	r3, [r3, #6]
 8012070:	2b00      	cmp	r3, #0
 8012072:	d016      	beq.n	80120a2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8012074:	893b      	ldrh	r3, [r7, #8]
 8012076:	2b00      	cmp	r3, #0
 8012078:	d00e      	beq.n	8012098 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 801207a:	683b      	ldr	r3, [r7, #0]
 801207c:	88da      	ldrh	r2, [r3, #6]
 801207e:	893b      	ldrh	r3, [r7, #8]
 8012080:	4293      	cmp	r3, r2
 8012082:	bf28      	it	cs
 8012084:	4613      	movcs	r3, r2
 8012086:	b29b      	uxth	r3, r3
 8012088:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801208a:	893b      	ldrh	r3, [r7, #8]
 801208c:	461a      	mov	r2, r3
 801208e:	68f9      	ldr	r1, [r7, #12]
 8012090:	6878      	ldr	r0, [r7, #4]
 8012092:	f000 fa69 	bl	8012568 <USBD_CtlSendData>
 8012096:	e009      	b.n	80120ac <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8012098:	6839      	ldr	r1, [r7, #0]
 801209a:	6878      	ldr	r0, [r7, #4]
 801209c:	f000 f9e7 	bl	801246e <USBD_CtlError>
 80120a0:	e004      	b.n	80120ac <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80120a2:	6878      	ldr	r0, [r7, #4]
 80120a4:	f000 faba 	bl	801261c <USBD_CtlSendStatus>
 80120a8:	e000      	b.n	80120ac <USBD_GetDescriptor+0x2cc>
    return;
 80120aa:	bf00      	nop
  }
}
 80120ac:	3710      	adds	r7, #16
 80120ae:	46bd      	mov	sp, r7
 80120b0:	bd80      	pop	{r7, pc}
 80120b2:	bf00      	nop

080120b4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80120b4:	b580      	push	{r7, lr}
 80120b6:	b084      	sub	sp, #16
 80120b8:	af00      	add	r7, sp, #0
 80120ba:	6078      	str	r0, [r7, #4]
 80120bc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80120be:	683b      	ldr	r3, [r7, #0]
 80120c0:	889b      	ldrh	r3, [r3, #4]
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	d131      	bne.n	801212a <USBD_SetAddress+0x76>
 80120c6:	683b      	ldr	r3, [r7, #0]
 80120c8:	88db      	ldrh	r3, [r3, #6]
 80120ca:	2b00      	cmp	r3, #0
 80120cc:	d12d      	bne.n	801212a <USBD_SetAddress+0x76>
 80120ce:	683b      	ldr	r3, [r7, #0]
 80120d0:	885b      	ldrh	r3, [r3, #2]
 80120d2:	2b7f      	cmp	r3, #127	@ 0x7f
 80120d4:	d829      	bhi.n	801212a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80120d6:	683b      	ldr	r3, [r7, #0]
 80120d8:	885b      	ldrh	r3, [r3, #2]
 80120da:	b2db      	uxtb	r3, r3
 80120dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80120e0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80120e8:	b2db      	uxtb	r3, r3
 80120ea:	2b03      	cmp	r3, #3
 80120ec:	d104      	bne.n	80120f8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80120ee:	6839      	ldr	r1, [r7, #0]
 80120f0:	6878      	ldr	r0, [r7, #4]
 80120f2:	f000 f9bc 	bl	801246e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80120f6:	e01d      	b.n	8012134 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	7bfa      	ldrb	r2, [r7, #15]
 80120fc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8012100:	7bfb      	ldrb	r3, [r7, #15]
 8012102:	4619      	mov	r1, r3
 8012104:	6878      	ldr	r0, [r7, #4]
 8012106:	f003 fe61 	bl	8015dcc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801210a:	6878      	ldr	r0, [r7, #4]
 801210c:	f000 fa86 	bl	801261c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8012110:	7bfb      	ldrb	r3, [r7, #15]
 8012112:	2b00      	cmp	r3, #0
 8012114:	d004      	beq.n	8012120 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012116:	687b      	ldr	r3, [r7, #4]
 8012118:	2202      	movs	r2, #2
 801211a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801211e:	e009      	b.n	8012134 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8012120:	687b      	ldr	r3, [r7, #4]
 8012122:	2201      	movs	r2, #1
 8012124:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012128:	e004      	b.n	8012134 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801212a:	6839      	ldr	r1, [r7, #0]
 801212c:	6878      	ldr	r0, [r7, #4]
 801212e:	f000 f99e 	bl	801246e <USBD_CtlError>
  }
}
 8012132:	bf00      	nop
 8012134:	bf00      	nop
 8012136:	3710      	adds	r7, #16
 8012138:	46bd      	mov	sp, r7
 801213a:	bd80      	pop	{r7, pc}

0801213c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801213c:	b580      	push	{r7, lr}
 801213e:	b084      	sub	sp, #16
 8012140:	af00      	add	r7, sp, #0
 8012142:	6078      	str	r0, [r7, #4]
 8012144:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012146:	2300      	movs	r3, #0
 8012148:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801214a:	683b      	ldr	r3, [r7, #0]
 801214c:	885b      	ldrh	r3, [r3, #2]
 801214e:	b2da      	uxtb	r2, r3
 8012150:	4b4e      	ldr	r3, [pc, #312]	@ (801228c <USBD_SetConfig+0x150>)
 8012152:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8012154:	4b4d      	ldr	r3, [pc, #308]	@ (801228c <USBD_SetConfig+0x150>)
 8012156:	781b      	ldrb	r3, [r3, #0]
 8012158:	2b01      	cmp	r3, #1
 801215a:	d905      	bls.n	8012168 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 801215c:	6839      	ldr	r1, [r7, #0]
 801215e:	6878      	ldr	r0, [r7, #4]
 8012160:	f000 f985 	bl	801246e <USBD_CtlError>
    return USBD_FAIL;
 8012164:	2303      	movs	r3, #3
 8012166:	e08c      	b.n	8012282 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801216e:	b2db      	uxtb	r3, r3
 8012170:	2b02      	cmp	r3, #2
 8012172:	d002      	beq.n	801217a <USBD_SetConfig+0x3e>
 8012174:	2b03      	cmp	r3, #3
 8012176:	d029      	beq.n	80121cc <USBD_SetConfig+0x90>
 8012178:	e075      	b.n	8012266 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801217a:	4b44      	ldr	r3, [pc, #272]	@ (801228c <USBD_SetConfig+0x150>)
 801217c:	781b      	ldrb	r3, [r3, #0]
 801217e:	2b00      	cmp	r3, #0
 8012180:	d020      	beq.n	80121c4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8012182:	4b42      	ldr	r3, [pc, #264]	@ (801228c <USBD_SetConfig+0x150>)
 8012184:	781b      	ldrb	r3, [r3, #0]
 8012186:	461a      	mov	r2, r3
 8012188:	687b      	ldr	r3, [r7, #4]
 801218a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 801218c:	4b3f      	ldr	r3, [pc, #252]	@ (801228c <USBD_SetConfig+0x150>)
 801218e:	781b      	ldrb	r3, [r3, #0]
 8012190:	4619      	mov	r1, r3
 8012192:	6878      	ldr	r0, [r7, #4]
 8012194:	f7fe ffe3 	bl	801115e <USBD_SetClassConfig>
 8012198:	4603      	mov	r3, r0
 801219a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 801219c:	7bfb      	ldrb	r3, [r7, #15]
 801219e:	2b00      	cmp	r3, #0
 80121a0:	d008      	beq.n	80121b4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80121a2:	6839      	ldr	r1, [r7, #0]
 80121a4:	6878      	ldr	r0, [r7, #4]
 80121a6:	f000 f962 	bl	801246e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80121aa:	687b      	ldr	r3, [r7, #4]
 80121ac:	2202      	movs	r2, #2
 80121ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80121b2:	e065      	b.n	8012280 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80121b4:	6878      	ldr	r0, [r7, #4]
 80121b6:	f000 fa31 	bl	801261c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	2203      	movs	r2, #3
 80121be:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80121c2:	e05d      	b.n	8012280 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80121c4:	6878      	ldr	r0, [r7, #4]
 80121c6:	f000 fa29 	bl	801261c <USBD_CtlSendStatus>
      break;
 80121ca:	e059      	b.n	8012280 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80121cc:	4b2f      	ldr	r3, [pc, #188]	@ (801228c <USBD_SetConfig+0x150>)
 80121ce:	781b      	ldrb	r3, [r3, #0]
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d112      	bne.n	80121fa <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80121d4:	687b      	ldr	r3, [r7, #4]
 80121d6:	2202      	movs	r2, #2
 80121d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80121dc:	4b2b      	ldr	r3, [pc, #172]	@ (801228c <USBD_SetConfig+0x150>)
 80121de:	781b      	ldrb	r3, [r3, #0]
 80121e0:	461a      	mov	r2, r3
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80121e6:	4b29      	ldr	r3, [pc, #164]	@ (801228c <USBD_SetConfig+0x150>)
 80121e8:	781b      	ldrb	r3, [r3, #0]
 80121ea:	4619      	mov	r1, r3
 80121ec:	6878      	ldr	r0, [r7, #4]
 80121ee:	f7fe ffd2 	bl	8011196 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80121f2:	6878      	ldr	r0, [r7, #4]
 80121f4:	f000 fa12 	bl	801261c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80121f8:	e042      	b.n	8012280 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80121fa:	4b24      	ldr	r3, [pc, #144]	@ (801228c <USBD_SetConfig+0x150>)
 80121fc:	781b      	ldrb	r3, [r3, #0]
 80121fe:	461a      	mov	r2, r3
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	685b      	ldr	r3, [r3, #4]
 8012204:	429a      	cmp	r2, r3
 8012206:	d02a      	beq.n	801225e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012208:	687b      	ldr	r3, [r7, #4]
 801220a:	685b      	ldr	r3, [r3, #4]
 801220c:	b2db      	uxtb	r3, r3
 801220e:	4619      	mov	r1, r3
 8012210:	6878      	ldr	r0, [r7, #4]
 8012212:	f7fe ffc0 	bl	8011196 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8012216:	4b1d      	ldr	r3, [pc, #116]	@ (801228c <USBD_SetConfig+0x150>)
 8012218:	781b      	ldrb	r3, [r3, #0]
 801221a:	461a      	mov	r2, r3
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012220:	4b1a      	ldr	r3, [pc, #104]	@ (801228c <USBD_SetConfig+0x150>)
 8012222:	781b      	ldrb	r3, [r3, #0]
 8012224:	4619      	mov	r1, r3
 8012226:	6878      	ldr	r0, [r7, #4]
 8012228:	f7fe ff99 	bl	801115e <USBD_SetClassConfig>
 801222c:	4603      	mov	r3, r0
 801222e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8012230:	7bfb      	ldrb	r3, [r7, #15]
 8012232:	2b00      	cmp	r3, #0
 8012234:	d00f      	beq.n	8012256 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8012236:	6839      	ldr	r1, [r7, #0]
 8012238:	6878      	ldr	r0, [r7, #4]
 801223a:	f000 f918 	bl	801246e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	685b      	ldr	r3, [r3, #4]
 8012242:	b2db      	uxtb	r3, r3
 8012244:	4619      	mov	r1, r3
 8012246:	6878      	ldr	r0, [r7, #4]
 8012248:	f7fe ffa5 	bl	8011196 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	2202      	movs	r2, #2
 8012250:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8012254:	e014      	b.n	8012280 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8012256:	6878      	ldr	r0, [r7, #4]
 8012258:	f000 f9e0 	bl	801261c <USBD_CtlSendStatus>
      break;
 801225c:	e010      	b.n	8012280 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801225e:	6878      	ldr	r0, [r7, #4]
 8012260:	f000 f9dc 	bl	801261c <USBD_CtlSendStatus>
      break;
 8012264:	e00c      	b.n	8012280 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8012266:	6839      	ldr	r1, [r7, #0]
 8012268:	6878      	ldr	r0, [r7, #4]
 801226a:	f000 f900 	bl	801246e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801226e:	4b07      	ldr	r3, [pc, #28]	@ (801228c <USBD_SetConfig+0x150>)
 8012270:	781b      	ldrb	r3, [r3, #0]
 8012272:	4619      	mov	r1, r3
 8012274:	6878      	ldr	r0, [r7, #4]
 8012276:	f7fe ff8e 	bl	8011196 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801227a:	2303      	movs	r3, #3
 801227c:	73fb      	strb	r3, [r7, #15]
      break;
 801227e:	bf00      	nop
  }

  return ret;
 8012280:	7bfb      	ldrb	r3, [r7, #15]
}
 8012282:	4618      	mov	r0, r3
 8012284:	3710      	adds	r7, #16
 8012286:	46bd      	mov	sp, r7
 8012288:	bd80      	pop	{r7, pc}
 801228a:	bf00      	nop
 801228c:	2000617c 	.word	0x2000617c

08012290 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012290:	b580      	push	{r7, lr}
 8012292:	b082      	sub	sp, #8
 8012294:	af00      	add	r7, sp, #0
 8012296:	6078      	str	r0, [r7, #4]
 8012298:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801229a:	683b      	ldr	r3, [r7, #0]
 801229c:	88db      	ldrh	r3, [r3, #6]
 801229e:	2b01      	cmp	r3, #1
 80122a0:	d004      	beq.n	80122ac <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80122a2:	6839      	ldr	r1, [r7, #0]
 80122a4:	6878      	ldr	r0, [r7, #4]
 80122a6:	f000 f8e2 	bl	801246e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80122aa:	e023      	b.n	80122f4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80122ac:	687b      	ldr	r3, [r7, #4]
 80122ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80122b2:	b2db      	uxtb	r3, r3
 80122b4:	2b02      	cmp	r3, #2
 80122b6:	dc02      	bgt.n	80122be <USBD_GetConfig+0x2e>
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	dc03      	bgt.n	80122c4 <USBD_GetConfig+0x34>
 80122bc:	e015      	b.n	80122ea <USBD_GetConfig+0x5a>
 80122be:	2b03      	cmp	r3, #3
 80122c0:	d00b      	beq.n	80122da <USBD_GetConfig+0x4a>
 80122c2:	e012      	b.n	80122ea <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	2200      	movs	r2, #0
 80122c8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	3308      	adds	r3, #8
 80122ce:	2201      	movs	r2, #1
 80122d0:	4619      	mov	r1, r3
 80122d2:	6878      	ldr	r0, [r7, #4]
 80122d4:	f000 f948 	bl	8012568 <USBD_CtlSendData>
        break;
 80122d8:	e00c      	b.n	80122f4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	3304      	adds	r3, #4
 80122de:	2201      	movs	r2, #1
 80122e0:	4619      	mov	r1, r3
 80122e2:	6878      	ldr	r0, [r7, #4]
 80122e4:	f000 f940 	bl	8012568 <USBD_CtlSendData>
        break;
 80122e8:	e004      	b.n	80122f4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80122ea:	6839      	ldr	r1, [r7, #0]
 80122ec:	6878      	ldr	r0, [r7, #4]
 80122ee:	f000 f8be 	bl	801246e <USBD_CtlError>
        break;
 80122f2:	bf00      	nop
}
 80122f4:	bf00      	nop
 80122f6:	3708      	adds	r7, #8
 80122f8:	46bd      	mov	sp, r7
 80122fa:	bd80      	pop	{r7, pc}

080122fc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80122fc:	b580      	push	{r7, lr}
 80122fe:	b082      	sub	sp, #8
 8012300:	af00      	add	r7, sp, #0
 8012302:	6078      	str	r0, [r7, #4]
 8012304:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801230c:	b2db      	uxtb	r3, r3
 801230e:	3b01      	subs	r3, #1
 8012310:	2b02      	cmp	r3, #2
 8012312:	d81e      	bhi.n	8012352 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8012314:	683b      	ldr	r3, [r7, #0]
 8012316:	88db      	ldrh	r3, [r3, #6]
 8012318:	2b02      	cmp	r3, #2
 801231a:	d004      	beq.n	8012326 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 801231c:	6839      	ldr	r1, [r7, #0]
 801231e:	6878      	ldr	r0, [r7, #4]
 8012320:	f000 f8a5 	bl	801246e <USBD_CtlError>
        break;
 8012324:	e01a      	b.n	801235c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	2201      	movs	r2, #1
 801232a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 801232c:	687b      	ldr	r3, [r7, #4]
 801232e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8012332:	2b00      	cmp	r3, #0
 8012334:	d005      	beq.n	8012342 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	68db      	ldr	r3, [r3, #12]
 801233a:	f043 0202 	orr.w	r2, r3, #2
 801233e:	687b      	ldr	r3, [r7, #4]
 8012340:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	330c      	adds	r3, #12
 8012346:	2202      	movs	r2, #2
 8012348:	4619      	mov	r1, r3
 801234a:	6878      	ldr	r0, [r7, #4]
 801234c:	f000 f90c 	bl	8012568 <USBD_CtlSendData>
      break;
 8012350:	e004      	b.n	801235c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8012352:	6839      	ldr	r1, [r7, #0]
 8012354:	6878      	ldr	r0, [r7, #4]
 8012356:	f000 f88a 	bl	801246e <USBD_CtlError>
      break;
 801235a:	bf00      	nop
  }
}
 801235c:	bf00      	nop
 801235e:	3708      	adds	r7, #8
 8012360:	46bd      	mov	sp, r7
 8012362:	bd80      	pop	{r7, pc}

08012364 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012364:	b580      	push	{r7, lr}
 8012366:	b082      	sub	sp, #8
 8012368:	af00      	add	r7, sp, #0
 801236a:	6078      	str	r0, [r7, #4]
 801236c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801236e:	683b      	ldr	r3, [r7, #0]
 8012370:	885b      	ldrh	r3, [r3, #2]
 8012372:	2b01      	cmp	r3, #1
 8012374:	d107      	bne.n	8012386 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8012376:	687b      	ldr	r3, [r7, #4]
 8012378:	2201      	movs	r2, #1
 801237a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801237e:	6878      	ldr	r0, [r7, #4]
 8012380:	f000 f94c 	bl	801261c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8012384:	e013      	b.n	80123ae <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8012386:	683b      	ldr	r3, [r7, #0]
 8012388:	885b      	ldrh	r3, [r3, #2]
 801238a:	2b02      	cmp	r3, #2
 801238c:	d10b      	bne.n	80123a6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 801238e:	683b      	ldr	r3, [r7, #0]
 8012390:	889b      	ldrh	r3, [r3, #4]
 8012392:	0a1b      	lsrs	r3, r3, #8
 8012394:	b29b      	uxth	r3, r3
 8012396:	b2da      	uxtb	r2, r3
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 801239e:	6878      	ldr	r0, [r7, #4]
 80123a0:	f000 f93c 	bl	801261c <USBD_CtlSendStatus>
}
 80123a4:	e003      	b.n	80123ae <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80123a6:	6839      	ldr	r1, [r7, #0]
 80123a8:	6878      	ldr	r0, [r7, #4]
 80123aa:	f000 f860 	bl	801246e <USBD_CtlError>
}
 80123ae:	bf00      	nop
 80123b0:	3708      	adds	r7, #8
 80123b2:	46bd      	mov	sp, r7
 80123b4:	bd80      	pop	{r7, pc}

080123b6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80123b6:	b580      	push	{r7, lr}
 80123b8:	b082      	sub	sp, #8
 80123ba:	af00      	add	r7, sp, #0
 80123bc:	6078      	str	r0, [r7, #4]
 80123be:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80123c0:	687b      	ldr	r3, [r7, #4]
 80123c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80123c6:	b2db      	uxtb	r3, r3
 80123c8:	3b01      	subs	r3, #1
 80123ca:	2b02      	cmp	r3, #2
 80123cc:	d80b      	bhi.n	80123e6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80123ce:	683b      	ldr	r3, [r7, #0]
 80123d0:	885b      	ldrh	r3, [r3, #2]
 80123d2:	2b01      	cmp	r3, #1
 80123d4:	d10c      	bne.n	80123f0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80123d6:	687b      	ldr	r3, [r7, #4]
 80123d8:	2200      	movs	r2, #0
 80123da:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80123de:	6878      	ldr	r0, [r7, #4]
 80123e0:	f000 f91c 	bl	801261c <USBD_CtlSendStatus>
      }
      break;
 80123e4:	e004      	b.n	80123f0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80123e6:	6839      	ldr	r1, [r7, #0]
 80123e8:	6878      	ldr	r0, [r7, #4]
 80123ea:	f000 f840 	bl	801246e <USBD_CtlError>
      break;
 80123ee:	e000      	b.n	80123f2 <USBD_ClrFeature+0x3c>
      break;
 80123f0:	bf00      	nop
  }
}
 80123f2:	bf00      	nop
 80123f4:	3708      	adds	r7, #8
 80123f6:	46bd      	mov	sp, r7
 80123f8:	bd80      	pop	{r7, pc}

080123fa <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80123fa:	b580      	push	{r7, lr}
 80123fc:	b084      	sub	sp, #16
 80123fe:	af00      	add	r7, sp, #0
 8012400:	6078      	str	r0, [r7, #4]
 8012402:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8012404:	683b      	ldr	r3, [r7, #0]
 8012406:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8012408:	68fb      	ldr	r3, [r7, #12]
 801240a:	781a      	ldrb	r2, [r3, #0]
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8012410:	68fb      	ldr	r3, [r7, #12]
 8012412:	3301      	adds	r3, #1
 8012414:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8012416:	68fb      	ldr	r3, [r7, #12]
 8012418:	781a      	ldrb	r2, [r3, #0]
 801241a:	687b      	ldr	r3, [r7, #4]
 801241c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 801241e:	68fb      	ldr	r3, [r7, #12]
 8012420:	3301      	adds	r3, #1
 8012422:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8012424:	68f8      	ldr	r0, [r7, #12]
 8012426:	f7ff fa40 	bl	80118aa <SWAPBYTE>
 801242a:	4603      	mov	r3, r0
 801242c:	461a      	mov	r2, r3
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8012432:	68fb      	ldr	r3, [r7, #12]
 8012434:	3301      	adds	r3, #1
 8012436:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012438:	68fb      	ldr	r3, [r7, #12]
 801243a:	3301      	adds	r3, #1
 801243c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 801243e:	68f8      	ldr	r0, [r7, #12]
 8012440:	f7ff fa33 	bl	80118aa <SWAPBYTE>
 8012444:	4603      	mov	r3, r0
 8012446:	461a      	mov	r2, r3
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 801244c:	68fb      	ldr	r3, [r7, #12]
 801244e:	3301      	adds	r3, #1
 8012450:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012452:	68fb      	ldr	r3, [r7, #12]
 8012454:	3301      	adds	r3, #1
 8012456:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8012458:	68f8      	ldr	r0, [r7, #12]
 801245a:	f7ff fa26 	bl	80118aa <SWAPBYTE>
 801245e:	4603      	mov	r3, r0
 8012460:	461a      	mov	r2, r3
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	80da      	strh	r2, [r3, #6]
}
 8012466:	bf00      	nop
 8012468:	3710      	adds	r7, #16
 801246a:	46bd      	mov	sp, r7
 801246c:	bd80      	pop	{r7, pc}

0801246e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801246e:	b580      	push	{r7, lr}
 8012470:	b082      	sub	sp, #8
 8012472:	af00      	add	r7, sp, #0
 8012474:	6078      	str	r0, [r7, #4]
 8012476:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8012478:	2180      	movs	r1, #128	@ 0x80
 801247a:	6878      	ldr	r0, [r7, #4]
 801247c:	f003 fc3c 	bl	8015cf8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8012480:	2100      	movs	r1, #0
 8012482:	6878      	ldr	r0, [r7, #4]
 8012484:	f003 fc38 	bl	8015cf8 <USBD_LL_StallEP>
}
 8012488:	bf00      	nop
 801248a:	3708      	adds	r7, #8
 801248c:	46bd      	mov	sp, r7
 801248e:	bd80      	pop	{r7, pc}

08012490 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8012490:	b580      	push	{r7, lr}
 8012492:	b086      	sub	sp, #24
 8012494:	af00      	add	r7, sp, #0
 8012496:	60f8      	str	r0, [r7, #12]
 8012498:	60b9      	str	r1, [r7, #8]
 801249a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801249c:	2300      	movs	r3, #0
 801249e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80124a0:	68fb      	ldr	r3, [r7, #12]
 80124a2:	2b00      	cmp	r3, #0
 80124a4:	d042      	beq.n	801252c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80124a6:	68fb      	ldr	r3, [r7, #12]
 80124a8:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80124aa:	6938      	ldr	r0, [r7, #16]
 80124ac:	f000 f842 	bl	8012534 <USBD_GetLen>
 80124b0:	4603      	mov	r3, r0
 80124b2:	3301      	adds	r3, #1
 80124b4:	005b      	lsls	r3, r3, #1
 80124b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80124ba:	d808      	bhi.n	80124ce <USBD_GetString+0x3e>
 80124bc:	6938      	ldr	r0, [r7, #16]
 80124be:	f000 f839 	bl	8012534 <USBD_GetLen>
 80124c2:	4603      	mov	r3, r0
 80124c4:	3301      	adds	r3, #1
 80124c6:	b29b      	uxth	r3, r3
 80124c8:	005b      	lsls	r3, r3, #1
 80124ca:	b29a      	uxth	r2, r3
 80124cc:	e001      	b.n	80124d2 <USBD_GetString+0x42>
 80124ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80124d6:	7dfb      	ldrb	r3, [r7, #23]
 80124d8:	68ba      	ldr	r2, [r7, #8]
 80124da:	4413      	add	r3, r2
 80124dc:	687a      	ldr	r2, [r7, #4]
 80124de:	7812      	ldrb	r2, [r2, #0]
 80124e0:	701a      	strb	r2, [r3, #0]
  idx++;
 80124e2:	7dfb      	ldrb	r3, [r7, #23]
 80124e4:	3301      	adds	r3, #1
 80124e6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80124e8:	7dfb      	ldrb	r3, [r7, #23]
 80124ea:	68ba      	ldr	r2, [r7, #8]
 80124ec:	4413      	add	r3, r2
 80124ee:	2203      	movs	r2, #3
 80124f0:	701a      	strb	r2, [r3, #0]
  idx++;
 80124f2:	7dfb      	ldrb	r3, [r7, #23]
 80124f4:	3301      	adds	r3, #1
 80124f6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80124f8:	e013      	b.n	8012522 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80124fa:	7dfb      	ldrb	r3, [r7, #23]
 80124fc:	68ba      	ldr	r2, [r7, #8]
 80124fe:	4413      	add	r3, r2
 8012500:	693a      	ldr	r2, [r7, #16]
 8012502:	7812      	ldrb	r2, [r2, #0]
 8012504:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8012506:	693b      	ldr	r3, [r7, #16]
 8012508:	3301      	adds	r3, #1
 801250a:	613b      	str	r3, [r7, #16]
    idx++;
 801250c:	7dfb      	ldrb	r3, [r7, #23]
 801250e:	3301      	adds	r3, #1
 8012510:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8012512:	7dfb      	ldrb	r3, [r7, #23]
 8012514:	68ba      	ldr	r2, [r7, #8]
 8012516:	4413      	add	r3, r2
 8012518:	2200      	movs	r2, #0
 801251a:	701a      	strb	r2, [r3, #0]
    idx++;
 801251c:	7dfb      	ldrb	r3, [r7, #23]
 801251e:	3301      	adds	r3, #1
 8012520:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8012522:	693b      	ldr	r3, [r7, #16]
 8012524:	781b      	ldrb	r3, [r3, #0]
 8012526:	2b00      	cmp	r3, #0
 8012528:	d1e7      	bne.n	80124fa <USBD_GetString+0x6a>
 801252a:	e000      	b.n	801252e <USBD_GetString+0x9e>
    return;
 801252c:	bf00      	nop
  }
}
 801252e:	3718      	adds	r7, #24
 8012530:	46bd      	mov	sp, r7
 8012532:	bd80      	pop	{r7, pc}

08012534 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8012534:	b480      	push	{r7}
 8012536:	b085      	sub	sp, #20
 8012538:	af00      	add	r7, sp, #0
 801253a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801253c:	2300      	movs	r3, #0
 801253e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8012544:	e005      	b.n	8012552 <USBD_GetLen+0x1e>
  {
    len++;
 8012546:	7bfb      	ldrb	r3, [r7, #15]
 8012548:	3301      	adds	r3, #1
 801254a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801254c:	68bb      	ldr	r3, [r7, #8]
 801254e:	3301      	adds	r3, #1
 8012550:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8012552:	68bb      	ldr	r3, [r7, #8]
 8012554:	781b      	ldrb	r3, [r3, #0]
 8012556:	2b00      	cmp	r3, #0
 8012558:	d1f5      	bne.n	8012546 <USBD_GetLen+0x12>
  }

  return len;
 801255a:	7bfb      	ldrb	r3, [r7, #15]
}
 801255c:	4618      	mov	r0, r3
 801255e:	3714      	adds	r7, #20
 8012560:	46bd      	mov	sp, r7
 8012562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012566:	4770      	bx	lr

08012568 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8012568:	b580      	push	{r7, lr}
 801256a:	b084      	sub	sp, #16
 801256c:	af00      	add	r7, sp, #0
 801256e:	60f8      	str	r0, [r7, #12]
 8012570:	60b9      	str	r1, [r7, #8]
 8012572:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8012574:	68fb      	ldr	r3, [r7, #12]
 8012576:	2202      	movs	r2, #2
 8012578:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 801257c:	68fb      	ldr	r3, [r7, #12]
 801257e:	687a      	ldr	r2, [r7, #4]
 8012580:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8012582:	68fb      	ldr	r3, [r7, #12]
 8012584:	687a      	ldr	r2, [r7, #4]
 8012586:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012588:	687b      	ldr	r3, [r7, #4]
 801258a:	68ba      	ldr	r2, [r7, #8]
 801258c:	2100      	movs	r1, #0
 801258e:	68f8      	ldr	r0, [r7, #12]
 8012590:	f003 fc3b 	bl	8015e0a <USBD_LL_Transmit>

  return USBD_OK;
 8012594:	2300      	movs	r3, #0
}
 8012596:	4618      	mov	r0, r3
 8012598:	3710      	adds	r7, #16
 801259a:	46bd      	mov	sp, r7
 801259c:	bd80      	pop	{r7, pc}

0801259e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801259e:	b580      	push	{r7, lr}
 80125a0:	b084      	sub	sp, #16
 80125a2:	af00      	add	r7, sp, #0
 80125a4:	60f8      	str	r0, [r7, #12]
 80125a6:	60b9      	str	r1, [r7, #8]
 80125a8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80125aa:	687b      	ldr	r3, [r7, #4]
 80125ac:	68ba      	ldr	r2, [r7, #8]
 80125ae:	2100      	movs	r1, #0
 80125b0:	68f8      	ldr	r0, [r7, #12]
 80125b2:	f003 fc2a 	bl	8015e0a <USBD_LL_Transmit>

  return USBD_OK;
 80125b6:	2300      	movs	r3, #0
}
 80125b8:	4618      	mov	r0, r3
 80125ba:	3710      	adds	r7, #16
 80125bc:	46bd      	mov	sp, r7
 80125be:	bd80      	pop	{r7, pc}

080125c0 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80125c0:	b580      	push	{r7, lr}
 80125c2:	b084      	sub	sp, #16
 80125c4:	af00      	add	r7, sp, #0
 80125c6:	60f8      	str	r0, [r7, #12]
 80125c8:	60b9      	str	r1, [r7, #8]
 80125ca:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80125cc:	68fb      	ldr	r3, [r7, #12]
 80125ce:	2203      	movs	r2, #3
 80125d0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80125d4:	68fb      	ldr	r3, [r7, #12]
 80125d6:	687a      	ldr	r2, [r7, #4]
 80125d8:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80125dc:	68fb      	ldr	r3, [r7, #12]
 80125de:	687a      	ldr	r2, [r7, #4]
 80125e0:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	68ba      	ldr	r2, [r7, #8]
 80125e8:	2100      	movs	r1, #0
 80125ea:	68f8      	ldr	r0, [r7, #12]
 80125ec:	f003 fc2e 	bl	8015e4c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80125f0:	2300      	movs	r3, #0
}
 80125f2:	4618      	mov	r0, r3
 80125f4:	3710      	adds	r7, #16
 80125f6:	46bd      	mov	sp, r7
 80125f8:	bd80      	pop	{r7, pc}

080125fa <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80125fa:	b580      	push	{r7, lr}
 80125fc:	b084      	sub	sp, #16
 80125fe:	af00      	add	r7, sp, #0
 8012600:	60f8      	str	r0, [r7, #12]
 8012602:	60b9      	str	r1, [r7, #8]
 8012604:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012606:	687b      	ldr	r3, [r7, #4]
 8012608:	68ba      	ldr	r2, [r7, #8]
 801260a:	2100      	movs	r1, #0
 801260c:	68f8      	ldr	r0, [r7, #12]
 801260e:	f003 fc1d 	bl	8015e4c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012612:	2300      	movs	r3, #0
}
 8012614:	4618      	mov	r0, r3
 8012616:	3710      	adds	r7, #16
 8012618:	46bd      	mov	sp, r7
 801261a:	bd80      	pop	{r7, pc}

0801261c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801261c:	b580      	push	{r7, lr}
 801261e:	b082      	sub	sp, #8
 8012620:	af00      	add	r7, sp, #0
 8012622:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	2204      	movs	r2, #4
 8012628:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801262c:	2300      	movs	r3, #0
 801262e:	2200      	movs	r2, #0
 8012630:	2100      	movs	r1, #0
 8012632:	6878      	ldr	r0, [r7, #4]
 8012634:	f003 fbe9 	bl	8015e0a <USBD_LL_Transmit>

  return USBD_OK;
 8012638:	2300      	movs	r3, #0
}
 801263a:	4618      	mov	r0, r3
 801263c:	3708      	adds	r7, #8
 801263e:	46bd      	mov	sp, r7
 8012640:	bd80      	pop	{r7, pc}

08012642 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8012642:	b580      	push	{r7, lr}
 8012644:	b082      	sub	sp, #8
 8012646:	af00      	add	r7, sp, #0
 8012648:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	2205      	movs	r2, #5
 801264e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012652:	2300      	movs	r3, #0
 8012654:	2200      	movs	r2, #0
 8012656:	2100      	movs	r1, #0
 8012658:	6878      	ldr	r0, [r7, #4]
 801265a:	f003 fbf7 	bl	8015e4c <USBD_LL_PrepareReceive>

  return USBD_OK;
 801265e:	2300      	movs	r3, #0
}
 8012660:	4618      	mov	r0, r3
 8012662:	3708      	adds	r7, #8
 8012664:	46bd      	mov	sp, r7
 8012666:	bd80      	pop	{r7, pc}

08012668 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8012668:	b580      	push	{r7, lr}
 801266a:	b084      	sub	sp, #16
 801266c:	af00      	add	r7, sp, #0
 801266e:	4603      	mov	r3, r0
 8012670:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8012672:	79fb      	ldrb	r3, [r7, #7]
 8012674:	4a08      	ldr	r2, [pc, #32]	@ (8012698 <disk_status+0x30>)
 8012676:	009b      	lsls	r3, r3, #2
 8012678:	4413      	add	r3, r2
 801267a:	685b      	ldr	r3, [r3, #4]
 801267c:	685b      	ldr	r3, [r3, #4]
 801267e:	79fa      	ldrb	r2, [r7, #7]
 8012680:	4905      	ldr	r1, [pc, #20]	@ (8012698 <disk_status+0x30>)
 8012682:	440a      	add	r2, r1
 8012684:	7a12      	ldrb	r2, [r2, #8]
 8012686:	4610      	mov	r0, r2
 8012688:	4798      	blx	r3
 801268a:	4603      	mov	r3, r0
 801268c:	73fb      	strb	r3, [r7, #15]
  return stat;
 801268e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012690:	4618      	mov	r0, r3
 8012692:	3710      	adds	r7, #16
 8012694:	46bd      	mov	sp, r7
 8012696:	bd80      	pop	{r7, pc}
 8012698:	200063a8 	.word	0x200063a8

0801269c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 801269c:	b580      	push	{r7, lr}
 801269e:	b084      	sub	sp, #16
 80126a0:	af00      	add	r7, sp, #0
 80126a2:	4603      	mov	r3, r0
 80126a4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80126a6:	2300      	movs	r3, #0
 80126a8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80126aa:	79fb      	ldrb	r3, [r7, #7]
 80126ac:	4a0e      	ldr	r2, [pc, #56]	@ (80126e8 <disk_initialize+0x4c>)
 80126ae:	5cd3      	ldrb	r3, [r2, r3]
 80126b0:	2b00      	cmp	r3, #0
 80126b2:	d114      	bne.n	80126de <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80126b4:	79fb      	ldrb	r3, [r7, #7]
 80126b6:	4a0c      	ldr	r2, [pc, #48]	@ (80126e8 <disk_initialize+0x4c>)
 80126b8:	009b      	lsls	r3, r3, #2
 80126ba:	4413      	add	r3, r2
 80126bc:	685b      	ldr	r3, [r3, #4]
 80126be:	681b      	ldr	r3, [r3, #0]
 80126c0:	79fa      	ldrb	r2, [r7, #7]
 80126c2:	4909      	ldr	r1, [pc, #36]	@ (80126e8 <disk_initialize+0x4c>)
 80126c4:	440a      	add	r2, r1
 80126c6:	7a12      	ldrb	r2, [r2, #8]
 80126c8:	4610      	mov	r0, r2
 80126ca:	4798      	blx	r3
 80126cc:	4603      	mov	r3, r0
 80126ce:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 80126d0:	7bfb      	ldrb	r3, [r7, #15]
 80126d2:	2b00      	cmp	r3, #0
 80126d4:	d103      	bne.n	80126de <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 80126d6:	79fb      	ldrb	r3, [r7, #7]
 80126d8:	4a03      	ldr	r2, [pc, #12]	@ (80126e8 <disk_initialize+0x4c>)
 80126da:	2101      	movs	r1, #1
 80126dc:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 80126de:	7bfb      	ldrb	r3, [r7, #15]
}
 80126e0:	4618      	mov	r0, r3
 80126e2:	3710      	adds	r7, #16
 80126e4:	46bd      	mov	sp, r7
 80126e6:	bd80      	pop	{r7, pc}
 80126e8:	200063a8 	.word	0x200063a8

080126ec <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80126ec:	b590      	push	{r4, r7, lr}
 80126ee:	b087      	sub	sp, #28
 80126f0:	af00      	add	r7, sp, #0
 80126f2:	60b9      	str	r1, [r7, #8]
 80126f4:	607a      	str	r2, [r7, #4]
 80126f6:	603b      	str	r3, [r7, #0]
 80126f8:	4603      	mov	r3, r0
 80126fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80126fc:	7bfb      	ldrb	r3, [r7, #15]
 80126fe:	4a0a      	ldr	r2, [pc, #40]	@ (8012728 <disk_read+0x3c>)
 8012700:	009b      	lsls	r3, r3, #2
 8012702:	4413      	add	r3, r2
 8012704:	685b      	ldr	r3, [r3, #4]
 8012706:	689c      	ldr	r4, [r3, #8]
 8012708:	7bfb      	ldrb	r3, [r7, #15]
 801270a:	4a07      	ldr	r2, [pc, #28]	@ (8012728 <disk_read+0x3c>)
 801270c:	4413      	add	r3, r2
 801270e:	7a18      	ldrb	r0, [r3, #8]
 8012710:	683b      	ldr	r3, [r7, #0]
 8012712:	687a      	ldr	r2, [r7, #4]
 8012714:	68b9      	ldr	r1, [r7, #8]
 8012716:	47a0      	blx	r4
 8012718:	4603      	mov	r3, r0
 801271a:	75fb      	strb	r3, [r7, #23]
  return res;
 801271c:	7dfb      	ldrb	r3, [r7, #23]
}
 801271e:	4618      	mov	r0, r3
 8012720:	371c      	adds	r7, #28
 8012722:	46bd      	mov	sp, r7
 8012724:	bd90      	pop	{r4, r7, pc}
 8012726:	bf00      	nop
 8012728:	200063a8 	.word	0x200063a8

0801272c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 801272c:	b590      	push	{r4, r7, lr}
 801272e:	b087      	sub	sp, #28
 8012730:	af00      	add	r7, sp, #0
 8012732:	60b9      	str	r1, [r7, #8]
 8012734:	607a      	str	r2, [r7, #4]
 8012736:	603b      	str	r3, [r7, #0]
 8012738:	4603      	mov	r3, r0
 801273a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 801273c:	7bfb      	ldrb	r3, [r7, #15]
 801273e:	4a0a      	ldr	r2, [pc, #40]	@ (8012768 <disk_write+0x3c>)
 8012740:	009b      	lsls	r3, r3, #2
 8012742:	4413      	add	r3, r2
 8012744:	685b      	ldr	r3, [r3, #4]
 8012746:	68dc      	ldr	r4, [r3, #12]
 8012748:	7bfb      	ldrb	r3, [r7, #15]
 801274a:	4a07      	ldr	r2, [pc, #28]	@ (8012768 <disk_write+0x3c>)
 801274c:	4413      	add	r3, r2
 801274e:	7a18      	ldrb	r0, [r3, #8]
 8012750:	683b      	ldr	r3, [r7, #0]
 8012752:	687a      	ldr	r2, [r7, #4]
 8012754:	68b9      	ldr	r1, [r7, #8]
 8012756:	47a0      	blx	r4
 8012758:	4603      	mov	r3, r0
 801275a:	75fb      	strb	r3, [r7, #23]
  return res;
 801275c:	7dfb      	ldrb	r3, [r7, #23]
}
 801275e:	4618      	mov	r0, r3
 8012760:	371c      	adds	r7, #28
 8012762:	46bd      	mov	sp, r7
 8012764:	bd90      	pop	{r4, r7, pc}
 8012766:	bf00      	nop
 8012768:	200063a8 	.word	0x200063a8

0801276c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 801276c:	b580      	push	{r7, lr}
 801276e:	b084      	sub	sp, #16
 8012770:	af00      	add	r7, sp, #0
 8012772:	4603      	mov	r3, r0
 8012774:	603a      	str	r2, [r7, #0]
 8012776:	71fb      	strb	r3, [r7, #7]
 8012778:	460b      	mov	r3, r1
 801277a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 801277c:	79fb      	ldrb	r3, [r7, #7]
 801277e:	4a09      	ldr	r2, [pc, #36]	@ (80127a4 <disk_ioctl+0x38>)
 8012780:	009b      	lsls	r3, r3, #2
 8012782:	4413      	add	r3, r2
 8012784:	685b      	ldr	r3, [r3, #4]
 8012786:	691b      	ldr	r3, [r3, #16]
 8012788:	79fa      	ldrb	r2, [r7, #7]
 801278a:	4906      	ldr	r1, [pc, #24]	@ (80127a4 <disk_ioctl+0x38>)
 801278c:	440a      	add	r2, r1
 801278e:	7a10      	ldrb	r0, [r2, #8]
 8012790:	79b9      	ldrb	r1, [r7, #6]
 8012792:	683a      	ldr	r2, [r7, #0]
 8012794:	4798      	blx	r3
 8012796:	4603      	mov	r3, r0
 8012798:	73fb      	strb	r3, [r7, #15]
  return res;
 801279a:	7bfb      	ldrb	r3, [r7, #15]
}
 801279c:	4618      	mov	r0, r3
 801279e:	3710      	adds	r7, #16
 80127a0:	46bd      	mov	sp, r7
 80127a2:	bd80      	pop	{r7, pc}
 80127a4:	200063a8 	.word	0x200063a8

080127a8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80127a8:	b480      	push	{r7}
 80127aa:	b085      	sub	sp, #20
 80127ac:	af00      	add	r7, sp, #0
 80127ae:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	3301      	adds	r3, #1
 80127b4:	781b      	ldrb	r3, [r3, #0]
 80127b6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80127b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80127bc:	021b      	lsls	r3, r3, #8
 80127be:	b21a      	sxth	r2, r3
 80127c0:	687b      	ldr	r3, [r7, #4]
 80127c2:	781b      	ldrb	r3, [r3, #0]
 80127c4:	b21b      	sxth	r3, r3
 80127c6:	4313      	orrs	r3, r2
 80127c8:	b21b      	sxth	r3, r3
 80127ca:	81fb      	strh	r3, [r7, #14]
	return rv;
 80127cc:	89fb      	ldrh	r3, [r7, #14]
}
 80127ce:	4618      	mov	r0, r3
 80127d0:	3714      	adds	r7, #20
 80127d2:	46bd      	mov	sp, r7
 80127d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127d8:	4770      	bx	lr

080127da <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80127da:	b480      	push	{r7}
 80127dc:	b085      	sub	sp, #20
 80127de:	af00      	add	r7, sp, #0
 80127e0:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	3303      	adds	r3, #3
 80127e6:	781b      	ldrb	r3, [r3, #0]
 80127e8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80127ea:	68fb      	ldr	r3, [r7, #12]
 80127ec:	021b      	lsls	r3, r3, #8
 80127ee:	687a      	ldr	r2, [r7, #4]
 80127f0:	3202      	adds	r2, #2
 80127f2:	7812      	ldrb	r2, [r2, #0]
 80127f4:	4313      	orrs	r3, r2
 80127f6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80127f8:	68fb      	ldr	r3, [r7, #12]
 80127fa:	021b      	lsls	r3, r3, #8
 80127fc:	687a      	ldr	r2, [r7, #4]
 80127fe:	3201      	adds	r2, #1
 8012800:	7812      	ldrb	r2, [r2, #0]
 8012802:	4313      	orrs	r3, r2
 8012804:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8012806:	68fb      	ldr	r3, [r7, #12]
 8012808:	021b      	lsls	r3, r3, #8
 801280a:	687a      	ldr	r2, [r7, #4]
 801280c:	7812      	ldrb	r2, [r2, #0]
 801280e:	4313      	orrs	r3, r2
 8012810:	60fb      	str	r3, [r7, #12]
	return rv;
 8012812:	68fb      	ldr	r3, [r7, #12]
}
 8012814:	4618      	mov	r0, r3
 8012816:	3714      	adds	r7, #20
 8012818:	46bd      	mov	sp, r7
 801281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801281e:	4770      	bx	lr

08012820 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8012820:	b480      	push	{r7}
 8012822:	b083      	sub	sp, #12
 8012824:	af00      	add	r7, sp, #0
 8012826:	6078      	str	r0, [r7, #4]
 8012828:	460b      	mov	r3, r1
 801282a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 801282c:	687b      	ldr	r3, [r7, #4]
 801282e:	1c5a      	adds	r2, r3, #1
 8012830:	607a      	str	r2, [r7, #4]
 8012832:	887a      	ldrh	r2, [r7, #2]
 8012834:	b2d2      	uxtb	r2, r2
 8012836:	701a      	strb	r2, [r3, #0]
 8012838:	887b      	ldrh	r3, [r7, #2]
 801283a:	0a1b      	lsrs	r3, r3, #8
 801283c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	1c5a      	adds	r2, r3, #1
 8012842:	607a      	str	r2, [r7, #4]
 8012844:	887a      	ldrh	r2, [r7, #2]
 8012846:	b2d2      	uxtb	r2, r2
 8012848:	701a      	strb	r2, [r3, #0]
}
 801284a:	bf00      	nop
 801284c:	370c      	adds	r7, #12
 801284e:	46bd      	mov	sp, r7
 8012850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012854:	4770      	bx	lr

08012856 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8012856:	b480      	push	{r7}
 8012858:	b083      	sub	sp, #12
 801285a:	af00      	add	r7, sp, #0
 801285c:	6078      	str	r0, [r7, #4]
 801285e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012860:	687b      	ldr	r3, [r7, #4]
 8012862:	1c5a      	adds	r2, r3, #1
 8012864:	607a      	str	r2, [r7, #4]
 8012866:	683a      	ldr	r2, [r7, #0]
 8012868:	b2d2      	uxtb	r2, r2
 801286a:	701a      	strb	r2, [r3, #0]
 801286c:	683b      	ldr	r3, [r7, #0]
 801286e:	0a1b      	lsrs	r3, r3, #8
 8012870:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012872:	687b      	ldr	r3, [r7, #4]
 8012874:	1c5a      	adds	r2, r3, #1
 8012876:	607a      	str	r2, [r7, #4]
 8012878:	683a      	ldr	r2, [r7, #0]
 801287a:	b2d2      	uxtb	r2, r2
 801287c:	701a      	strb	r2, [r3, #0]
 801287e:	683b      	ldr	r3, [r7, #0]
 8012880:	0a1b      	lsrs	r3, r3, #8
 8012882:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012884:	687b      	ldr	r3, [r7, #4]
 8012886:	1c5a      	adds	r2, r3, #1
 8012888:	607a      	str	r2, [r7, #4]
 801288a:	683a      	ldr	r2, [r7, #0]
 801288c:	b2d2      	uxtb	r2, r2
 801288e:	701a      	strb	r2, [r3, #0]
 8012890:	683b      	ldr	r3, [r7, #0]
 8012892:	0a1b      	lsrs	r3, r3, #8
 8012894:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	1c5a      	adds	r2, r3, #1
 801289a:	607a      	str	r2, [r7, #4]
 801289c:	683a      	ldr	r2, [r7, #0]
 801289e:	b2d2      	uxtb	r2, r2
 80128a0:	701a      	strb	r2, [r3, #0]
}
 80128a2:	bf00      	nop
 80128a4:	370c      	adds	r7, #12
 80128a6:	46bd      	mov	sp, r7
 80128a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128ac:	4770      	bx	lr

080128ae <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80128ae:	b480      	push	{r7}
 80128b0:	b087      	sub	sp, #28
 80128b2:	af00      	add	r7, sp, #0
 80128b4:	60f8      	str	r0, [r7, #12]
 80128b6:	60b9      	str	r1, [r7, #8]
 80128b8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80128ba:	68fb      	ldr	r3, [r7, #12]
 80128bc:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80128be:	68bb      	ldr	r3, [r7, #8]
 80128c0:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	2b00      	cmp	r3, #0
 80128c6:	d00d      	beq.n	80128e4 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80128c8:	693a      	ldr	r2, [r7, #16]
 80128ca:	1c53      	adds	r3, r2, #1
 80128cc:	613b      	str	r3, [r7, #16]
 80128ce:	697b      	ldr	r3, [r7, #20]
 80128d0:	1c59      	adds	r1, r3, #1
 80128d2:	6179      	str	r1, [r7, #20]
 80128d4:	7812      	ldrb	r2, [r2, #0]
 80128d6:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	3b01      	subs	r3, #1
 80128dc:	607b      	str	r3, [r7, #4]
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	2b00      	cmp	r3, #0
 80128e2:	d1f1      	bne.n	80128c8 <mem_cpy+0x1a>
	}
}
 80128e4:	bf00      	nop
 80128e6:	371c      	adds	r7, #28
 80128e8:	46bd      	mov	sp, r7
 80128ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128ee:	4770      	bx	lr

080128f0 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80128f0:	b480      	push	{r7}
 80128f2:	b087      	sub	sp, #28
 80128f4:	af00      	add	r7, sp, #0
 80128f6:	60f8      	str	r0, [r7, #12]
 80128f8:	60b9      	str	r1, [r7, #8]
 80128fa:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80128fc:	68fb      	ldr	r3, [r7, #12]
 80128fe:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8012900:	697b      	ldr	r3, [r7, #20]
 8012902:	1c5a      	adds	r2, r3, #1
 8012904:	617a      	str	r2, [r7, #20]
 8012906:	68ba      	ldr	r2, [r7, #8]
 8012908:	b2d2      	uxtb	r2, r2
 801290a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 801290c:	687b      	ldr	r3, [r7, #4]
 801290e:	3b01      	subs	r3, #1
 8012910:	607b      	str	r3, [r7, #4]
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	2b00      	cmp	r3, #0
 8012916:	d1f3      	bne.n	8012900 <mem_set+0x10>
}
 8012918:	bf00      	nop
 801291a:	bf00      	nop
 801291c:	371c      	adds	r7, #28
 801291e:	46bd      	mov	sp, r7
 8012920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012924:	4770      	bx	lr

08012926 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8012926:	b480      	push	{r7}
 8012928:	b089      	sub	sp, #36	@ 0x24
 801292a:	af00      	add	r7, sp, #0
 801292c:	60f8      	str	r0, [r7, #12]
 801292e:	60b9      	str	r1, [r7, #8]
 8012930:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8012932:	68fb      	ldr	r3, [r7, #12]
 8012934:	61fb      	str	r3, [r7, #28]
 8012936:	68bb      	ldr	r3, [r7, #8]
 8012938:	61bb      	str	r3, [r7, #24]
	int r = 0;
 801293a:	2300      	movs	r3, #0
 801293c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 801293e:	69fb      	ldr	r3, [r7, #28]
 8012940:	1c5a      	adds	r2, r3, #1
 8012942:	61fa      	str	r2, [r7, #28]
 8012944:	781b      	ldrb	r3, [r3, #0]
 8012946:	4619      	mov	r1, r3
 8012948:	69bb      	ldr	r3, [r7, #24]
 801294a:	1c5a      	adds	r2, r3, #1
 801294c:	61ba      	str	r2, [r7, #24]
 801294e:	781b      	ldrb	r3, [r3, #0]
 8012950:	1acb      	subs	r3, r1, r3
 8012952:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8012954:	687b      	ldr	r3, [r7, #4]
 8012956:	3b01      	subs	r3, #1
 8012958:	607b      	str	r3, [r7, #4]
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	2b00      	cmp	r3, #0
 801295e:	d002      	beq.n	8012966 <mem_cmp+0x40>
 8012960:	697b      	ldr	r3, [r7, #20]
 8012962:	2b00      	cmp	r3, #0
 8012964:	d0eb      	beq.n	801293e <mem_cmp+0x18>

	return r;
 8012966:	697b      	ldr	r3, [r7, #20]
}
 8012968:	4618      	mov	r0, r3
 801296a:	3724      	adds	r7, #36	@ 0x24
 801296c:	46bd      	mov	sp, r7
 801296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012972:	4770      	bx	lr

08012974 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8012974:	b480      	push	{r7}
 8012976:	b083      	sub	sp, #12
 8012978:	af00      	add	r7, sp, #0
 801297a:	6078      	str	r0, [r7, #4]
 801297c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 801297e:	e002      	b.n	8012986 <chk_chr+0x12>
 8012980:	687b      	ldr	r3, [r7, #4]
 8012982:	3301      	adds	r3, #1
 8012984:	607b      	str	r3, [r7, #4]
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	781b      	ldrb	r3, [r3, #0]
 801298a:	2b00      	cmp	r3, #0
 801298c:	d005      	beq.n	801299a <chk_chr+0x26>
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	781b      	ldrb	r3, [r3, #0]
 8012992:	461a      	mov	r2, r3
 8012994:	683b      	ldr	r3, [r7, #0]
 8012996:	4293      	cmp	r3, r2
 8012998:	d1f2      	bne.n	8012980 <chk_chr+0xc>
	return *str;
 801299a:	687b      	ldr	r3, [r7, #4]
 801299c:	781b      	ldrb	r3, [r3, #0]
}
 801299e:	4618      	mov	r0, r3
 80129a0:	370c      	adds	r7, #12
 80129a2:	46bd      	mov	sp, r7
 80129a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129a8:	4770      	bx	lr
	...

080129ac <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80129ac:	b480      	push	{r7}
 80129ae:	b085      	sub	sp, #20
 80129b0:	af00      	add	r7, sp, #0
 80129b2:	6078      	str	r0, [r7, #4]
 80129b4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80129b6:	2300      	movs	r3, #0
 80129b8:	60bb      	str	r3, [r7, #8]
 80129ba:	68bb      	ldr	r3, [r7, #8]
 80129bc:	60fb      	str	r3, [r7, #12]
 80129be:	e029      	b.n	8012a14 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80129c0:	4a27      	ldr	r2, [pc, #156]	@ (8012a60 <chk_lock+0xb4>)
 80129c2:	68fb      	ldr	r3, [r7, #12]
 80129c4:	011b      	lsls	r3, r3, #4
 80129c6:	4413      	add	r3, r2
 80129c8:	681b      	ldr	r3, [r3, #0]
 80129ca:	2b00      	cmp	r3, #0
 80129cc:	d01d      	beq.n	8012a0a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80129ce:	4a24      	ldr	r2, [pc, #144]	@ (8012a60 <chk_lock+0xb4>)
 80129d0:	68fb      	ldr	r3, [r7, #12]
 80129d2:	011b      	lsls	r3, r3, #4
 80129d4:	4413      	add	r3, r2
 80129d6:	681a      	ldr	r2, [r3, #0]
 80129d8:	687b      	ldr	r3, [r7, #4]
 80129da:	681b      	ldr	r3, [r3, #0]
 80129dc:	429a      	cmp	r2, r3
 80129de:	d116      	bne.n	8012a0e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80129e0:	4a1f      	ldr	r2, [pc, #124]	@ (8012a60 <chk_lock+0xb4>)
 80129e2:	68fb      	ldr	r3, [r7, #12]
 80129e4:	011b      	lsls	r3, r3, #4
 80129e6:	4413      	add	r3, r2
 80129e8:	3304      	adds	r3, #4
 80129ea:	681a      	ldr	r2, [r3, #0]
 80129ec:	687b      	ldr	r3, [r7, #4]
 80129ee:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80129f0:	429a      	cmp	r2, r3
 80129f2:	d10c      	bne.n	8012a0e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80129f4:	4a1a      	ldr	r2, [pc, #104]	@ (8012a60 <chk_lock+0xb4>)
 80129f6:	68fb      	ldr	r3, [r7, #12]
 80129f8:	011b      	lsls	r3, r3, #4
 80129fa:	4413      	add	r3, r2
 80129fc:	3308      	adds	r3, #8
 80129fe:	681a      	ldr	r2, [r3, #0]
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8012a04:	429a      	cmp	r2, r3
 8012a06:	d102      	bne.n	8012a0e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8012a08:	e007      	b.n	8012a1a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8012a0a:	2301      	movs	r3, #1
 8012a0c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8012a0e:	68fb      	ldr	r3, [r7, #12]
 8012a10:	3301      	adds	r3, #1
 8012a12:	60fb      	str	r3, [r7, #12]
 8012a14:	68fb      	ldr	r3, [r7, #12]
 8012a16:	2b01      	cmp	r3, #1
 8012a18:	d9d2      	bls.n	80129c0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8012a1a:	68fb      	ldr	r3, [r7, #12]
 8012a1c:	2b02      	cmp	r3, #2
 8012a1e:	d109      	bne.n	8012a34 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8012a20:	68bb      	ldr	r3, [r7, #8]
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	d102      	bne.n	8012a2c <chk_lock+0x80>
 8012a26:	683b      	ldr	r3, [r7, #0]
 8012a28:	2b02      	cmp	r3, #2
 8012a2a:	d101      	bne.n	8012a30 <chk_lock+0x84>
 8012a2c:	2300      	movs	r3, #0
 8012a2e:	e010      	b.n	8012a52 <chk_lock+0xa6>
 8012a30:	2312      	movs	r3, #18
 8012a32:	e00e      	b.n	8012a52 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8012a34:	683b      	ldr	r3, [r7, #0]
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	d108      	bne.n	8012a4c <chk_lock+0xa0>
 8012a3a:	4a09      	ldr	r2, [pc, #36]	@ (8012a60 <chk_lock+0xb4>)
 8012a3c:	68fb      	ldr	r3, [r7, #12]
 8012a3e:	011b      	lsls	r3, r3, #4
 8012a40:	4413      	add	r3, r2
 8012a42:	330c      	adds	r3, #12
 8012a44:	881b      	ldrh	r3, [r3, #0]
 8012a46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012a4a:	d101      	bne.n	8012a50 <chk_lock+0xa4>
 8012a4c:	2310      	movs	r3, #16
 8012a4e:	e000      	b.n	8012a52 <chk_lock+0xa6>
 8012a50:	2300      	movs	r3, #0
}
 8012a52:	4618      	mov	r0, r3
 8012a54:	3714      	adds	r7, #20
 8012a56:	46bd      	mov	sp, r7
 8012a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a5c:	4770      	bx	lr
 8012a5e:	bf00      	nop
 8012a60:	20006188 	.word	0x20006188

08012a64 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8012a64:	b480      	push	{r7}
 8012a66:	b083      	sub	sp, #12
 8012a68:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8012a6a:	2300      	movs	r3, #0
 8012a6c:	607b      	str	r3, [r7, #4]
 8012a6e:	e002      	b.n	8012a76 <enq_lock+0x12>
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	3301      	adds	r3, #1
 8012a74:	607b      	str	r3, [r7, #4]
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	2b01      	cmp	r3, #1
 8012a7a:	d806      	bhi.n	8012a8a <enq_lock+0x26>
 8012a7c:	4a09      	ldr	r2, [pc, #36]	@ (8012aa4 <enq_lock+0x40>)
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	011b      	lsls	r3, r3, #4
 8012a82:	4413      	add	r3, r2
 8012a84:	681b      	ldr	r3, [r3, #0]
 8012a86:	2b00      	cmp	r3, #0
 8012a88:	d1f2      	bne.n	8012a70 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8012a8a:	687b      	ldr	r3, [r7, #4]
 8012a8c:	2b02      	cmp	r3, #2
 8012a8e:	bf14      	ite	ne
 8012a90:	2301      	movne	r3, #1
 8012a92:	2300      	moveq	r3, #0
 8012a94:	b2db      	uxtb	r3, r3
}
 8012a96:	4618      	mov	r0, r3
 8012a98:	370c      	adds	r7, #12
 8012a9a:	46bd      	mov	sp, r7
 8012a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aa0:	4770      	bx	lr
 8012aa2:	bf00      	nop
 8012aa4:	20006188 	.word	0x20006188

08012aa8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8012aa8:	b480      	push	{r7}
 8012aaa:	b085      	sub	sp, #20
 8012aac:	af00      	add	r7, sp, #0
 8012aae:	6078      	str	r0, [r7, #4]
 8012ab0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8012ab2:	2300      	movs	r3, #0
 8012ab4:	60fb      	str	r3, [r7, #12]
 8012ab6:	e01f      	b.n	8012af8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8012ab8:	4a41      	ldr	r2, [pc, #260]	@ (8012bc0 <inc_lock+0x118>)
 8012aba:	68fb      	ldr	r3, [r7, #12]
 8012abc:	011b      	lsls	r3, r3, #4
 8012abe:	4413      	add	r3, r2
 8012ac0:	681a      	ldr	r2, [r3, #0]
 8012ac2:	687b      	ldr	r3, [r7, #4]
 8012ac4:	681b      	ldr	r3, [r3, #0]
 8012ac6:	429a      	cmp	r2, r3
 8012ac8:	d113      	bne.n	8012af2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8012aca:	4a3d      	ldr	r2, [pc, #244]	@ (8012bc0 <inc_lock+0x118>)
 8012acc:	68fb      	ldr	r3, [r7, #12]
 8012ace:	011b      	lsls	r3, r3, #4
 8012ad0:	4413      	add	r3, r2
 8012ad2:	3304      	adds	r3, #4
 8012ad4:	681a      	ldr	r2, [r3, #0]
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8012ada:	429a      	cmp	r2, r3
 8012adc:	d109      	bne.n	8012af2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8012ade:	4a38      	ldr	r2, [pc, #224]	@ (8012bc0 <inc_lock+0x118>)
 8012ae0:	68fb      	ldr	r3, [r7, #12]
 8012ae2:	011b      	lsls	r3, r3, #4
 8012ae4:	4413      	add	r3, r2
 8012ae6:	3308      	adds	r3, #8
 8012ae8:	681a      	ldr	r2, [r3, #0]
 8012aea:	687b      	ldr	r3, [r7, #4]
 8012aec:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8012aee:	429a      	cmp	r2, r3
 8012af0:	d006      	beq.n	8012b00 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8012af2:	68fb      	ldr	r3, [r7, #12]
 8012af4:	3301      	adds	r3, #1
 8012af6:	60fb      	str	r3, [r7, #12]
 8012af8:	68fb      	ldr	r3, [r7, #12]
 8012afa:	2b01      	cmp	r3, #1
 8012afc:	d9dc      	bls.n	8012ab8 <inc_lock+0x10>
 8012afe:	e000      	b.n	8012b02 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8012b00:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8012b02:	68fb      	ldr	r3, [r7, #12]
 8012b04:	2b02      	cmp	r3, #2
 8012b06:	d132      	bne.n	8012b6e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8012b08:	2300      	movs	r3, #0
 8012b0a:	60fb      	str	r3, [r7, #12]
 8012b0c:	e002      	b.n	8012b14 <inc_lock+0x6c>
 8012b0e:	68fb      	ldr	r3, [r7, #12]
 8012b10:	3301      	adds	r3, #1
 8012b12:	60fb      	str	r3, [r7, #12]
 8012b14:	68fb      	ldr	r3, [r7, #12]
 8012b16:	2b01      	cmp	r3, #1
 8012b18:	d806      	bhi.n	8012b28 <inc_lock+0x80>
 8012b1a:	4a29      	ldr	r2, [pc, #164]	@ (8012bc0 <inc_lock+0x118>)
 8012b1c:	68fb      	ldr	r3, [r7, #12]
 8012b1e:	011b      	lsls	r3, r3, #4
 8012b20:	4413      	add	r3, r2
 8012b22:	681b      	ldr	r3, [r3, #0]
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d1f2      	bne.n	8012b0e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8012b28:	68fb      	ldr	r3, [r7, #12]
 8012b2a:	2b02      	cmp	r3, #2
 8012b2c:	d101      	bne.n	8012b32 <inc_lock+0x8a>
 8012b2e:	2300      	movs	r3, #0
 8012b30:	e040      	b.n	8012bb4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	681a      	ldr	r2, [r3, #0]
 8012b36:	4922      	ldr	r1, [pc, #136]	@ (8012bc0 <inc_lock+0x118>)
 8012b38:	68fb      	ldr	r3, [r7, #12]
 8012b3a:	011b      	lsls	r3, r3, #4
 8012b3c:	440b      	add	r3, r1
 8012b3e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	689a      	ldr	r2, [r3, #8]
 8012b44:	491e      	ldr	r1, [pc, #120]	@ (8012bc0 <inc_lock+0x118>)
 8012b46:	68fb      	ldr	r3, [r7, #12]
 8012b48:	011b      	lsls	r3, r3, #4
 8012b4a:	440b      	add	r3, r1
 8012b4c:	3304      	adds	r3, #4
 8012b4e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	695a      	ldr	r2, [r3, #20]
 8012b54:	491a      	ldr	r1, [pc, #104]	@ (8012bc0 <inc_lock+0x118>)
 8012b56:	68fb      	ldr	r3, [r7, #12]
 8012b58:	011b      	lsls	r3, r3, #4
 8012b5a:	440b      	add	r3, r1
 8012b5c:	3308      	adds	r3, #8
 8012b5e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8012b60:	4a17      	ldr	r2, [pc, #92]	@ (8012bc0 <inc_lock+0x118>)
 8012b62:	68fb      	ldr	r3, [r7, #12]
 8012b64:	011b      	lsls	r3, r3, #4
 8012b66:	4413      	add	r3, r2
 8012b68:	330c      	adds	r3, #12
 8012b6a:	2200      	movs	r2, #0
 8012b6c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8012b6e:	683b      	ldr	r3, [r7, #0]
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d009      	beq.n	8012b88 <inc_lock+0xe0>
 8012b74:	4a12      	ldr	r2, [pc, #72]	@ (8012bc0 <inc_lock+0x118>)
 8012b76:	68fb      	ldr	r3, [r7, #12]
 8012b78:	011b      	lsls	r3, r3, #4
 8012b7a:	4413      	add	r3, r2
 8012b7c:	330c      	adds	r3, #12
 8012b7e:	881b      	ldrh	r3, [r3, #0]
 8012b80:	2b00      	cmp	r3, #0
 8012b82:	d001      	beq.n	8012b88 <inc_lock+0xe0>
 8012b84:	2300      	movs	r3, #0
 8012b86:	e015      	b.n	8012bb4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8012b88:	683b      	ldr	r3, [r7, #0]
 8012b8a:	2b00      	cmp	r3, #0
 8012b8c:	d108      	bne.n	8012ba0 <inc_lock+0xf8>
 8012b8e:	4a0c      	ldr	r2, [pc, #48]	@ (8012bc0 <inc_lock+0x118>)
 8012b90:	68fb      	ldr	r3, [r7, #12]
 8012b92:	011b      	lsls	r3, r3, #4
 8012b94:	4413      	add	r3, r2
 8012b96:	330c      	adds	r3, #12
 8012b98:	881b      	ldrh	r3, [r3, #0]
 8012b9a:	3301      	adds	r3, #1
 8012b9c:	b29a      	uxth	r2, r3
 8012b9e:	e001      	b.n	8012ba4 <inc_lock+0xfc>
 8012ba0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8012ba4:	4906      	ldr	r1, [pc, #24]	@ (8012bc0 <inc_lock+0x118>)
 8012ba6:	68fb      	ldr	r3, [r7, #12]
 8012ba8:	011b      	lsls	r3, r3, #4
 8012baa:	440b      	add	r3, r1
 8012bac:	330c      	adds	r3, #12
 8012bae:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8012bb0:	68fb      	ldr	r3, [r7, #12]
 8012bb2:	3301      	adds	r3, #1
}
 8012bb4:	4618      	mov	r0, r3
 8012bb6:	3714      	adds	r7, #20
 8012bb8:	46bd      	mov	sp, r7
 8012bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bbe:	4770      	bx	lr
 8012bc0:	20006188 	.word	0x20006188

08012bc4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8012bc4:	b480      	push	{r7}
 8012bc6:	b085      	sub	sp, #20
 8012bc8:	af00      	add	r7, sp, #0
 8012bca:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8012bcc:	687b      	ldr	r3, [r7, #4]
 8012bce:	3b01      	subs	r3, #1
 8012bd0:	607b      	str	r3, [r7, #4]
 8012bd2:	687b      	ldr	r3, [r7, #4]
 8012bd4:	2b01      	cmp	r3, #1
 8012bd6:	d825      	bhi.n	8012c24 <dec_lock+0x60>
		n = Files[i].ctr;
 8012bd8:	4a17      	ldr	r2, [pc, #92]	@ (8012c38 <dec_lock+0x74>)
 8012bda:	687b      	ldr	r3, [r7, #4]
 8012bdc:	011b      	lsls	r3, r3, #4
 8012bde:	4413      	add	r3, r2
 8012be0:	330c      	adds	r3, #12
 8012be2:	881b      	ldrh	r3, [r3, #0]
 8012be4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8012be6:	89fb      	ldrh	r3, [r7, #14]
 8012be8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012bec:	d101      	bne.n	8012bf2 <dec_lock+0x2e>
 8012bee:	2300      	movs	r3, #0
 8012bf0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8012bf2:	89fb      	ldrh	r3, [r7, #14]
 8012bf4:	2b00      	cmp	r3, #0
 8012bf6:	d002      	beq.n	8012bfe <dec_lock+0x3a>
 8012bf8:	89fb      	ldrh	r3, [r7, #14]
 8012bfa:	3b01      	subs	r3, #1
 8012bfc:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8012bfe:	4a0e      	ldr	r2, [pc, #56]	@ (8012c38 <dec_lock+0x74>)
 8012c00:	687b      	ldr	r3, [r7, #4]
 8012c02:	011b      	lsls	r3, r3, #4
 8012c04:	4413      	add	r3, r2
 8012c06:	330c      	adds	r3, #12
 8012c08:	89fa      	ldrh	r2, [r7, #14]
 8012c0a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8012c0c:	89fb      	ldrh	r3, [r7, #14]
 8012c0e:	2b00      	cmp	r3, #0
 8012c10:	d105      	bne.n	8012c1e <dec_lock+0x5a>
 8012c12:	4a09      	ldr	r2, [pc, #36]	@ (8012c38 <dec_lock+0x74>)
 8012c14:	687b      	ldr	r3, [r7, #4]
 8012c16:	011b      	lsls	r3, r3, #4
 8012c18:	4413      	add	r3, r2
 8012c1a:	2200      	movs	r2, #0
 8012c1c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8012c1e:	2300      	movs	r3, #0
 8012c20:	737b      	strb	r3, [r7, #13]
 8012c22:	e001      	b.n	8012c28 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8012c24:	2302      	movs	r3, #2
 8012c26:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8012c28:	7b7b      	ldrb	r3, [r7, #13]
}
 8012c2a:	4618      	mov	r0, r3
 8012c2c:	3714      	adds	r7, #20
 8012c2e:	46bd      	mov	sp, r7
 8012c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c34:	4770      	bx	lr
 8012c36:	bf00      	nop
 8012c38:	20006188 	.word	0x20006188

08012c3c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8012c3c:	b480      	push	{r7}
 8012c3e:	b085      	sub	sp, #20
 8012c40:	af00      	add	r7, sp, #0
 8012c42:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8012c44:	2300      	movs	r3, #0
 8012c46:	60fb      	str	r3, [r7, #12]
 8012c48:	e010      	b.n	8012c6c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8012c4a:	4a0d      	ldr	r2, [pc, #52]	@ (8012c80 <clear_lock+0x44>)
 8012c4c:	68fb      	ldr	r3, [r7, #12]
 8012c4e:	011b      	lsls	r3, r3, #4
 8012c50:	4413      	add	r3, r2
 8012c52:	681b      	ldr	r3, [r3, #0]
 8012c54:	687a      	ldr	r2, [r7, #4]
 8012c56:	429a      	cmp	r2, r3
 8012c58:	d105      	bne.n	8012c66 <clear_lock+0x2a>
 8012c5a:	4a09      	ldr	r2, [pc, #36]	@ (8012c80 <clear_lock+0x44>)
 8012c5c:	68fb      	ldr	r3, [r7, #12]
 8012c5e:	011b      	lsls	r3, r3, #4
 8012c60:	4413      	add	r3, r2
 8012c62:	2200      	movs	r2, #0
 8012c64:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8012c66:	68fb      	ldr	r3, [r7, #12]
 8012c68:	3301      	adds	r3, #1
 8012c6a:	60fb      	str	r3, [r7, #12]
 8012c6c:	68fb      	ldr	r3, [r7, #12]
 8012c6e:	2b01      	cmp	r3, #1
 8012c70:	d9eb      	bls.n	8012c4a <clear_lock+0xe>
	}
}
 8012c72:	bf00      	nop
 8012c74:	bf00      	nop
 8012c76:	3714      	adds	r7, #20
 8012c78:	46bd      	mov	sp, r7
 8012c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c7e:	4770      	bx	lr
 8012c80:	20006188 	.word	0x20006188

08012c84 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8012c84:	b580      	push	{r7, lr}
 8012c86:	b086      	sub	sp, #24
 8012c88:	af00      	add	r7, sp, #0
 8012c8a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8012c8c:	2300      	movs	r3, #0
 8012c8e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	78db      	ldrb	r3, [r3, #3]
 8012c94:	2b00      	cmp	r3, #0
 8012c96:	d034      	beq.n	8012d02 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012c9c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8012c9e:	687b      	ldr	r3, [r7, #4]
 8012ca0:	7858      	ldrb	r0, [r3, #1]
 8012ca2:	687b      	ldr	r3, [r7, #4]
 8012ca4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8012ca8:	2301      	movs	r3, #1
 8012caa:	697a      	ldr	r2, [r7, #20]
 8012cac:	f7ff fd3e 	bl	801272c <disk_write>
 8012cb0:	4603      	mov	r3, r0
 8012cb2:	2b00      	cmp	r3, #0
 8012cb4:	d002      	beq.n	8012cbc <sync_window+0x38>
			res = FR_DISK_ERR;
 8012cb6:	2301      	movs	r3, #1
 8012cb8:	73fb      	strb	r3, [r7, #15]
 8012cba:	e022      	b.n	8012d02 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	2200      	movs	r2, #0
 8012cc0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8012cc2:	687b      	ldr	r3, [r7, #4]
 8012cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012cc6:	697a      	ldr	r2, [r7, #20]
 8012cc8:	1ad2      	subs	r2, r2, r3
 8012cca:	687b      	ldr	r3, [r7, #4]
 8012ccc:	6a1b      	ldr	r3, [r3, #32]
 8012cce:	429a      	cmp	r2, r3
 8012cd0:	d217      	bcs.n	8012d02 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8012cd2:	687b      	ldr	r3, [r7, #4]
 8012cd4:	789b      	ldrb	r3, [r3, #2]
 8012cd6:	613b      	str	r3, [r7, #16]
 8012cd8:	e010      	b.n	8012cfc <sync_window+0x78>
					wsect += fs->fsize;
 8012cda:	687b      	ldr	r3, [r7, #4]
 8012cdc:	6a1b      	ldr	r3, [r3, #32]
 8012cde:	697a      	ldr	r2, [r7, #20]
 8012ce0:	4413      	add	r3, r2
 8012ce2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8012ce4:	687b      	ldr	r3, [r7, #4]
 8012ce6:	7858      	ldrb	r0, [r3, #1]
 8012ce8:	687b      	ldr	r3, [r7, #4]
 8012cea:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8012cee:	2301      	movs	r3, #1
 8012cf0:	697a      	ldr	r2, [r7, #20]
 8012cf2:	f7ff fd1b 	bl	801272c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8012cf6:	693b      	ldr	r3, [r7, #16]
 8012cf8:	3b01      	subs	r3, #1
 8012cfa:	613b      	str	r3, [r7, #16]
 8012cfc:	693b      	ldr	r3, [r7, #16]
 8012cfe:	2b01      	cmp	r3, #1
 8012d00:	d8eb      	bhi.n	8012cda <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8012d02:	7bfb      	ldrb	r3, [r7, #15]
}
 8012d04:	4618      	mov	r0, r3
 8012d06:	3718      	adds	r7, #24
 8012d08:	46bd      	mov	sp, r7
 8012d0a:	bd80      	pop	{r7, pc}

08012d0c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8012d0c:	b580      	push	{r7, lr}
 8012d0e:	b084      	sub	sp, #16
 8012d10:	af00      	add	r7, sp, #0
 8012d12:	6078      	str	r0, [r7, #4]
 8012d14:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8012d16:	2300      	movs	r3, #0
 8012d18:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8012d1a:	687b      	ldr	r3, [r7, #4]
 8012d1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012d1e:	683a      	ldr	r2, [r7, #0]
 8012d20:	429a      	cmp	r2, r3
 8012d22:	d01b      	beq.n	8012d5c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8012d24:	6878      	ldr	r0, [r7, #4]
 8012d26:	f7ff ffad 	bl	8012c84 <sync_window>
 8012d2a:	4603      	mov	r3, r0
 8012d2c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8012d2e:	7bfb      	ldrb	r3, [r7, #15]
 8012d30:	2b00      	cmp	r3, #0
 8012d32:	d113      	bne.n	8012d5c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	7858      	ldrb	r0, [r3, #1]
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8012d3e:	2301      	movs	r3, #1
 8012d40:	683a      	ldr	r2, [r7, #0]
 8012d42:	f7ff fcd3 	bl	80126ec <disk_read>
 8012d46:	4603      	mov	r3, r0
 8012d48:	2b00      	cmp	r3, #0
 8012d4a:	d004      	beq.n	8012d56 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8012d4c:	f04f 33ff 	mov.w	r3, #4294967295
 8012d50:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8012d52:	2301      	movs	r3, #1
 8012d54:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	683a      	ldr	r2, [r7, #0]
 8012d5a:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8012d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8012d5e:	4618      	mov	r0, r3
 8012d60:	3710      	adds	r7, #16
 8012d62:	46bd      	mov	sp, r7
 8012d64:	bd80      	pop	{r7, pc}
	...

08012d68 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8012d68:	b580      	push	{r7, lr}
 8012d6a:	b084      	sub	sp, #16
 8012d6c:	af00      	add	r7, sp, #0
 8012d6e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8012d70:	6878      	ldr	r0, [r7, #4]
 8012d72:	f7ff ff87 	bl	8012c84 <sync_window>
 8012d76:	4603      	mov	r3, r0
 8012d78:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8012d7a:	7bfb      	ldrb	r3, [r7, #15]
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	d159      	bne.n	8012e34 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	781b      	ldrb	r3, [r3, #0]
 8012d84:	2b03      	cmp	r3, #3
 8012d86:	d149      	bne.n	8012e1c <sync_fs+0xb4>
 8012d88:	687b      	ldr	r3, [r7, #4]
 8012d8a:	791b      	ldrb	r3, [r3, #4]
 8012d8c:	2b01      	cmp	r3, #1
 8012d8e:	d145      	bne.n	8012e1c <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	899b      	ldrh	r3, [r3, #12]
 8012d9a:	461a      	mov	r2, r3
 8012d9c:	2100      	movs	r1, #0
 8012d9e:	f7ff fda7 	bl	80128f0 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8012da2:	687b      	ldr	r3, [r7, #4]
 8012da4:	3338      	adds	r3, #56	@ 0x38
 8012da6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8012daa:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8012dae:	4618      	mov	r0, r3
 8012db0:	f7ff fd36 	bl	8012820 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	3338      	adds	r3, #56	@ 0x38
 8012db8:	4921      	ldr	r1, [pc, #132]	@ (8012e40 <sync_fs+0xd8>)
 8012dba:	4618      	mov	r0, r3
 8012dbc:	f7ff fd4b 	bl	8012856 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8012dc0:	687b      	ldr	r3, [r7, #4]
 8012dc2:	3338      	adds	r3, #56	@ 0x38
 8012dc4:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8012dc8:	491e      	ldr	r1, [pc, #120]	@ (8012e44 <sync_fs+0xdc>)
 8012dca:	4618      	mov	r0, r3
 8012dcc:	f7ff fd43 	bl	8012856 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	3338      	adds	r3, #56	@ 0x38
 8012dd4:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	699b      	ldr	r3, [r3, #24]
 8012ddc:	4619      	mov	r1, r3
 8012dde:	4610      	mov	r0, r2
 8012de0:	f7ff fd39 	bl	8012856 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8012de4:	687b      	ldr	r3, [r7, #4]
 8012de6:	3338      	adds	r3, #56	@ 0x38
 8012de8:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8012dec:	687b      	ldr	r3, [r7, #4]
 8012dee:	695b      	ldr	r3, [r3, #20]
 8012df0:	4619      	mov	r1, r3
 8012df2:	4610      	mov	r0, r2
 8012df4:	f7ff fd2f 	bl	8012856 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8012df8:	687b      	ldr	r3, [r7, #4]
 8012dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012dfc:	1c5a      	adds	r2, r3, #1
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8012e02:	687b      	ldr	r3, [r7, #4]
 8012e04:	7858      	ldrb	r0, [r3, #1]
 8012e06:	687b      	ldr	r3, [r7, #4]
 8012e08:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012e10:	2301      	movs	r3, #1
 8012e12:	f7ff fc8b 	bl	801272c <disk_write>
			fs->fsi_flag = 0;
 8012e16:	687b      	ldr	r3, [r7, #4]
 8012e18:	2200      	movs	r2, #0
 8012e1a:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8012e1c:	687b      	ldr	r3, [r7, #4]
 8012e1e:	785b      	ldrb	r3, [r3, #1]
 8012e20:	2200      	movs	r2, #0
 8012e22:	2100      	movs	r1, #0
 8012e24:	4618      	mov	r0, r3
 8012e26:	f7ff fca1 	bl	801276c <disk_ioctl>
 8012e2a:	4603      	mov	r3, r0
 8012e2c:	2b00      	cmp	r3, #0
 8012e2e:	d001      	beq.n	8012e34 <sync_fs+0xcc>
 8012e30:	2301      	movs	r3, #1
 8012e32:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8012e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e36:	4618      	mov	r0, r3
 8012e38:	3710      	adds	r7, #16
 8012e3a:	46bd      	mov	sp, r7
 8012e3c:	bd80      	pop	{r7, pc}
 8012e3e:	bf00      	nop
 8012e40:	41615252 	.word	0x41615252
 8012e44:	61417272 	.word	0x61417272

08012e48 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8012e48:	b480      	push	{r7}
 8012e4a:	b083      	sub	sp, #12
 8012e4c:	af00      	add	r7, sp, #0
 8012e4e:	6078      	str	r0, [r7, #4]
 8012e50:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8012e52:	683b      	ldr	r3, [r7, #0]
 8012e54:	3b02      	subs	r3, #2
 8012e56:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8012e58:	687b      	ldr	r3, [r7, #4]
 8012e5a:	69db      	ldr	r3, [r3, #28]
 8012e5c:	3b02      	subs	r3, #2
 8012e5e:	683a      	ldr	r2, [r7, #0]
 8012e60:	429a      	cmp	r2, r3
 8012e62:	d301      	bcc.n	8012e68 <clust2sect+0x20>
 8012e64:	2300      	movs	r3, #0
 8012e66:	e008      	b.n	8012e7a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	895b      	ldrh	r3, [r3, #10]
 8012e6c:	461a      	mov	r2, r3
 8012e6e:	683b      	ldr	r3, [r7, #0]
 8012e70:	fb03 f202 	mul.w	r2, r3, r2
 8012e74:	687b      	ldr	r3, [r7, #4]
 8012e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012e78:	4413      	add	r3, r2
}
 8012e7a:	4618      	mov	r0, r3
 8012e7c:	370c      	adds	r7, #12
 8012e7e:	46bd      	mov	sp, r7
 8012e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e84:	4770      	bx	lr

08012e86 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8012e86:	b580      	push	{r7, lr}
 8012e88:	b086      	sub	sp, #24
 8012e8a:	af00      	add	r7, sp, #0
 8012e8c:	6078      	str	r0, [r7, #4]
 8012e8e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8012e90:	687b      	ldr	r3, [r7, #4]
 8012e92:	681b      	ldr	r3, [r3, #0]
 8012e94:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8012e96:	683b      	ldr	r3, [r7, #0]
 8012e98:	2b01      	cmp	r3, #1
 8012e9a:	d904      	bls.n	8012ea6 <get_fat+0x20>
 8012e9c:	693b      	ldr	r3, [r7, #16]
 8012e9e:	69db      	ldr	r3, [r3, #28]
 8012ea0:	683a      	ldr	r2, [r7, #0]
 8012ea2:	429a      	cmp	r2, r3
 8012ea4:	d302      	bcc.n	8012eac <get_fat+0x26>
		val = 1;	/* Internal error */
 8012ea6:	2301      	movs	r3, #1
 8012ea8:	617b      	str	r3, [r7, #20]
 8012eaa:	e0ba      	b.n	8013022 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8012eac:	f04f 33ff 	mov.w	r3, #4294967295
 8012eb0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8012eb2:	693b      	ldr	r3, [r7, #16]
 8012eb4:	781b      	ldrb	r3, [r3, #0]
 8012eb6:	2b03      	cmp	r3, #3
 8012eb8:	f000 8082 	beq.w	8012fc0 <get_fat+0x13a>
 8012ebc:	2b03      	cmp	r3, #3
 8012ebe:	f300 80a6 	bgt.w	801300e <get_fat+0x188>
 8012ec2:	2b01      	cmp	r3, #1
 8012ec4:	d002      	beq.n	8012ecc <get_fat+0x46>
 8012ec6:	2b02      	cmp	r3, #2
 8012ec8:	d055      	beq.n	8012f76 <get_fat+0xf0>
 8012eca:	e0a0      	b.n	801300e <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8012ecc:	683b      	ldr	r3, [r7, #0]
 8012ece:	60fb      	str	r3, [r7, #12]
 8012ed0:	68fb      	ldr	r3, [r7, #12]
 8012ed2:	085b      	lsrs	r3, r3, #1
 8012ed4:	68fa      	ldr	r2, [r7, #12]
 8012ed6:	4413      	add	r3, r2
 8012ed8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012eda:	693b      	ldr	r3, [r7, #16]
 8012edc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012ede:	693b      	ldr	r3, [r7, #16]
 8012ee0:	899b      	ldrh	r3, [r3, #12]
 8012ee2:	4619      	mov	r1, r3
 8012ee4:	68fb      	ldr	r3, [r7, #12]
 8012ee6:	fbb3 f3f1 	udiv	r3, r3, r1
 8012eea:	4413      	add	r3, r2
 8012eec:	4619      	mov	r1, r3
 8012eee:	6938      	ldr	r0, [r7, #16]
 8012ef0:	f7ff ff0c 	bl	8012d0c <move_window>
 8012ef4:	4603      	mov	r3, r0
 8012ef6:	2b00      	cmp	r3, #0
 8012ef8:	f040 808c 	bne.w	8013014 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 8012efc:	68fb      	ldr	r3, [r7, #12]
 8012efe:	1c5a      	adds	r2, r3, #1
 8012f00:	60fa      	str	r2, [r7, #12]
 8012f02:	693a      	ldr	r2, [r7, #16]
 8012f04:	8992      	ldrh	r2, [r2, #12]
 8012f06:	fbb3 f1f2 	udiv	r1, r3, r2
 8012f0a:	fb01 f202 	mul.w	r2, r1, r2
 8012f0e:	1a9b      	subs	r3, r3, r2
 8012f10:	693a      	ldr	r2, [r7, #16]
 8012f12:	4413      	add	r3, r2
 8012f14:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8012f18:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012f1a:	693b      	ldr	r3, [r7, #16]
 8012f1c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012f1e:	693b      	ldr	r3, [r7, #16]
 8012f20:	899b      	ldrh	r3, [r3, #12]
 8012f22:	4619      	mov	r1, r3
 8012f24:	68fb      	ldr	r3, [r7, #12]
 8012f26:	fbb3 f3f1 	udiv	r3, r3, r1
 8012f2a:	4413      	add	r3, r2
 8012f2c:	4619      	mov	r1, r3
 8012f2e:	6938      	ldr	r0, [r7, #16]
 8012f30:	f7ff feec 	bl	8012d0c <move_window>
 8012f34:	4603      	mov	r3, r0
 8012f36:	2b00      	cmp	r3, #0
 8012f38:	d16e      	bne.n	8013018 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 8012f3a:	693b      	ldr	r3, [r7, #16]
 8012f3c:	899b      	ldrh	r3, [r3, #12]
 8012f3e:	461a      	mov	r2, r3
 8012f40:	68fb      	ldr	r3, [r7, #12]
 8012f42:	fbb3 f1f2 	udiv	r1, r3, r2
 8012f46:	fb01 f202 	mul.w	r2, r1, r2
 8012f4a:	1a9b      	subs	r3, r3, r2
 8012f4c:	693a      	ldr	r2, [r7, #16]
 8012f4e:	4413      	add	r3, r2
 8012f50:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8012f54:	021b      	lsls	r3, r3, #8
 8012f56:	68ba      	ldr	r2, [r7, #8]
 8012f58:	4313      	orrs	r3, r2
 8012f5a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8012f5c:	683b      	ldr	r3, [r7, #0]
 8012f5e:	f003 0301 	and.w	r3, r3, #1
 8012f62:	2b00      	cmp	r3, #0
 8012f64:	d002      	beq.n	8012f6c <get_fat+0xe6>
 8012f66:	68bb      	ldr	r3, [r7, #8]
 8012f68:	091b      	lsrs	r3, r3, #4
 8012f6a:	e002      	b.n	8012f72 <get_fat+0xec>
 8012f6c:	68bb      	ldr	r3, [r7, #8]
 8012f6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8012f72:	617b      	str	r3, [r7, #20]
			break;
 8012f74:	e055      	b.n	8013022 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8012f76:	693b      	ldr	r3, [r7, #16]
 8012f78:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012f7a:	693b      	ldr	r3, [r7, #16]
 8012f7c:	899b      	ldrh	r3, [r3, #12]
 8012f7e:	085b      	lsrs	r3, r3, #1
 8012f80:	b29b      	uxth	r3, r3
 8012f82:	4619      	mov	r1, r3
 8012f84:	683b      	ldr	r3, [r7, #0]
 8012f86:	fbb3 f3f1 	udiv	r3, r3, r1
 8012f8a:	4413      	add	r3, r2
 8012f8c:	4619      	mov	r1, r3
 8012f8e:	6938      	ldr	r0, [r7, #16]
 8012f90:	f7ff febc 	bl	8012d0c <move_window>
 8012f94:	4603      	mov	r3, r0
 8012f96:	2b00      	cmp	r3, #0
 8012f98:	d140      	bne.n	801301c <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8012f9a:	693b      	ldr	r3, [r7, #16]
 8012f9c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8012fa0:	683b      	ldr	r3, [r7, #0]
 8012fa2:	005b      	lsls	r3, r3, #1
 8012fa4:	693a      	ldr	r2, [r7, #16]
 8012fa6:	8992      	ldrh	r2, [r2, #12]
 8012fa8:	fbb3 f0f2 	udiv	r0, r3, r2
 8012fac:	fb00 f202 	mul.w	r2, r0, r2
 8012fb0:	1a9b      	subs	r3, r3, r2
 8012fb2:	440b      	add	r3, r1
 8012fb4:	4618      	mov	r0, r3
 8012fb6:	f7ff fbf7 	bl	80127a8 <ld_word>
 8012fba:	4603      	mov	r3, r0
 8012fbc:	617b      	str	r3, [r7, #20]
			break;
 8012fbe:	e030      	b.n	8013022 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8012fc0:	693b      	ldr	r3, [r7, #16]
 8012fc2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012fc4:	693b      	ldr	r3, [r7, #16]
 8012fc6:	899b      	ldrh	r3, [r3, #12]
 8012fc8:	089b      	lsrs	r3, r3, #2
 8012fca:	b29b      	uxth	r3, r3
 8012fcc:	4619      	mov	r1, r3
 8012fce:	683b      	ldr	r3, [r7, #0]
 8012fd0:	fbb3 f3f1 	udiv	r3, r3, r1
 8012fd4:	4413      	add	r3, r2
 8012fd6:	4619      	mov	r1, r3
 8012fd8:	6938      	ldr	r0, [r7, #16]
 8012fda:	f7ff fe97 	bl	8012d0c <move_window>
 8012fde:	4603      	mov	r3, r0
 8012fe0:	2b00      	cmp	r3, #0
 8012fe2:	d11d      	bne.n	8013020 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8012fe4:	693b      	ldr	r3, [r7, #16]
 8012fe6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8012fea:	683b      	ldr	r3, [r7, #0]
 8012fec:	009b      	lsls	r3, r3, #2
 8012fee:	693a      	ldr	r2, [r7, #16]
 8012ff0:	8992      	ldrh	r2, [r2, #12]
 8012ff2:	fbb3 f0f2 	udiv	r0, r3, r2
 8012ff6:	fb00 f202 	mul.w	r2, r0, r2
 8012ffa:	1a9b      	subs	r3, r3, r2
 8012ffc:	440b      	add	r3, r1
 8012ffe:	4618      	mov	r0, r3
 8013000:	f7ff fbeb 	bl	80127da <ld_dword>
 8013004:	4603      	mov	r3, r0
 8013006:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 801300a:	617b      	str	r3, [r7, #20]
			break;
 801300c:	e009      	b.n	8013022 <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 801300e:	2301      	movs	r3, #1
 8013010:	617b      	str	r3, [r7, #20]
 8013012:	e006      	b.n	8013022 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8013014:	bf00      	nop
 8013016:	e004      	b.n	8013022 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8013018:	bf00      	nop
 801301a:	e002      	b.n	8013022 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801301c:	bf00      	nop
 801301e:	e000      	b.n	8013022 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8013020:	bf00      	nop
		}
	}

	return val;
 8013022:	697b      	ldr	r3, [r7, #20]
}
 8013024:	4618      	mov	r0, r3
 8013026:	3718      	adds	r7, #24
 8013028:	46bd      	mov	sp, r7
 801302a:	bd80      	pop	{r7, pc}

0801302c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 801302c:	b590      	push	{r4, r7, lr}
 801302e:	b089      	sub	sp, #36	@ 0x24
 8013030:	af00      	add	r7, sp, #0
 8013032:	60f8      	str	r0, [r7, #12]
 8013034:	60b9      	str	r1, [r7, #8]
 8013036:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8013038:	2302      	movs	r3, #2
 801303a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 801303c:	68bb      	ldr	r3, [r7, #8]
 801303e:	2b01      	cmp	r3, #1
 8013040:	f240 8109 	bls.w	8013256 <put_fat+0x22a>
 8013044:	68fb      	ldr	r3, [r7, #12]
 8013046:	69db      	ldr	r3, [r3, #28]
 8013048:	68ba      	ldr	r2, [r7, #8]
 801304a:	429a      	cmp	r2, r3
 801304c:	f080 8103 	bcs.w	8013256 <put_fat+0x22a>
		switch (fs->fs_type) {
 8013050:	68fb      	ldr	r3, [r7, #12]
 8013052:	781b      	ldrb	r3, [r3, #0]
 8013054:	2b03      	cmp	r3, #3
 8013056:	f000 80b6 	beq.w	80131c6 <put_fat+0x19a>
 801305a:	2b03      	cmp	r3, #3
 801305c:	f300 80fb 	bgt.w	8013256 <put_fat+0x22a>
 8013060:	2b01      	cmp	r3, #1
 8013062:	d003      	beq.n	801306c <put_fat+0x40>
 8013064:	2b02      	cmp	r3, #2
 8013066:	f000 8083 	beq.w	8013170 <put_fat+0x144>
 801306a:	e0f4      	b.n	8013256 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 801306c:	68bb      	ldr	r3, [r7, #8]
 801306e:	61bb      	str	r3, [r7, #24]
 8013070:	69bb      	ldr	r3, [r7, #24]
 8013072:	085b      	lsrs	r3, r3, #1
 8013074:	69ba      	ldr	r2, [r7, #24]
 8013076:	4413      	add	r3, r2
 8013078:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801307a:	68fb      	ldr	r3, [r7, #12]
 801307c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801307e:	68fb      	ldr	r3, [r7, #12]
 8013080:	899b      	ldrh	r3, [r3, #12]
 8013082:	4619      	mov	r1, r3
 8013084:	69bb      	ldr	r3, [r7, #24]
 8013086:	fbb3 f3f1 	udiv	r3, r3, r1
 801308a:	4413      	add	r3, r2
 801308c:	4619      	mov	r1, r3
 801308e:	68f8      	ldr	r0, [r7, #12]
 8013090:	f7ff fe3c 	bl	8012d0c <move_window>
 8013094:	4603      	mov	r3, r0
 8013096:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8013098:	7ffb      	ldrb	r3, [r7, #31]
 801309a:	2b00      	cmp	r3, #0
 801309c:	f040 80d4 	bne.w	8013248 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 80130a0:	68fb      	ldr	r3, [r7, #12]
 80130a2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80130a6:	69bb      	ldr	r3, [r7, #24]
 80130a8:	1c5a      	adds	r2, r3, #1
 80130aa:	61ba      	str	r2, [r7, #24]
 80130ac:	68fa      	ldr	r2, [r7, #12]
 80130ae:	8992      	ldrh	r2, [r2, #12]
 80130b0:	fbb3 f0f2 	udiv	r0, r3, r2
 80130b4:	fb00 f202 	mul.w	r2, r0, r2
 80130b8:	1a9b      	subs	r3, r3, r2
 80130ba:	440b      	add	r3, r1
 80130bc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80130be:	68bb      	ldr	r3, [r7, #8]
 80130c0:	f003 0301 	and.w	r3, r3, #1
 80130c4:	2b00      	cmp	r3, #0
 80130c6:	d00d      	beq.n	80130e4 <put_fat+0xb8>
 80130c8:	697b      	ldr	r3, [r7, #20]
 80130ca:	781b      	ldrb	r3, [r3, #0]
 80130cc:	b25b      	sxtb	r3, r3
 80130ce:	f003 030f 	and.w	r3, r3, #15
 80130d2:	b25a      	sxtb	r2, r3
 80130d4:	687b      	ldr	r3, [r7, #4]
 80130d6:	b25b      	sxtb	r3, r3
 80130d8:	011b      	lsls	r3, r3, #4
 80130da:	b25b      	sxtb	r3, r3
 80130dc:	4313      	orrs	r3, r2
 80130de:	b25b      	sxtb	r3, r3
 80130e0:	b2db      	uxtb	r3, r3
 80130e2:	e001      	b.n	80130e8 <put_fat+0xbc>
 80130e4:	687b      	ldr	r3, [r7, #4]
 80130e6:	b2db      	uxtb	r3, r3
 80130e8:	697a      	ldr	r2, [r7, #20]
 80130ea:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80130ec:	68fb      	ldr	r3, [r7, #12]
 80130ee:	2201      	movs	r2, #1
 80130f0:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80130f2:	68fb      	ldr	r3, [r7, #12]
 80130f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80130f6:	68fb      	ldr	r3, [r7, #12]
 80130f8:	899b      	ldrh	r3, [r3, #12]
 80130fa:	4619      	mov	r1, r3
 80130fc:	69bb      	ldr	r3, [r7, #24]
 80130fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8013102:	4413      	add	r3, r2
 8013104:	4619      	mov	r1, r3
 8013106:	68f8      	ldr	r0, [r7, #12]
 8013108:	f7ff fe00 	bl	8012d0c <move_window>
 801310c:	4603      	mov	r3, r0
 801310e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8013110:	7ffb      	ldrb	r3, [r7, #31]
 8013112:	2b00      	cmp	r3, #0
 8013114:	f040 809a 	bne.w	801324c <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8013118:	68fb      	ldr	r3, [r7, #12]
 801311a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801311e:	68fb      	ldr	r3, [r7, #12]
 8013120:	899b      	ldrh	r3, [r3, #12]
 8013122:	461a      	mov	r2, r3
 8013124:	69bb      	ldr	r3, [r7, #24]
 8013126:	fbb3 f0f2 	udiv	r0, r3, r2
 801312a:	fb00 f202 	mul.w	r2, r0, r2
 801312e:	1a9b      	subs	r3, r3, r2
 8013130:	440b      	add	r3, r1
 8013132:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8013134:	68bb      	ldr	r3, [r7, #8]
 8013136:	f003 0301 	and.w	r3, r3, #1
 801313a:	2b00      	cmp	r3, #0
 801313c:	d003      	beq.n	8013146 <put_fat+0x11a>
 801313e:	687b      	ldr	r3, [r7, #4]
 8013140:	091b      	lsrs	r3, r3, #4
 8013142:	b2db      	uxtb	r3, r3
 8013144:	e00e      	b.n	8013164 <put_fat+0x138>
 8013146:	697b      	ldr	r3, [r7, #20]
 8013148:	781b      	ldrb	r3, [r3, #0]
 801314a:	b25b      	sxtb	r3, r3
 801314c:	f023 030f 	bic.w	r3, r3, #15
 8013150:	b25a      	sxtb	r2, r3
 8013152:	687b      	ldr	r3, [r7, #4]
 8013154:	0a1b      	lsrs	r3, r3, #8
 8013156:	b25b      	sxtb	r3, r3
 8013158:	f003 030f 	and.w	r3, r3, #15
 801315c:	b25b      	sxtb	r3, r3
 801315e:	4313      	orrs	r3, r2
 8013160:	b25b      	sxtb	r3, r3
 8013162:	b2db      	uxtb	r3, r3
 8013164:	697a      	ldr	r2, [r7, #20]
 8013166:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8013168:	68fb      	ldr	r3, [r7, #12]
 801316a:	2201      	movs	r2, #1
 801316c:	70da      	strb	r2, [r3, #3]
			break;
 801316e:	e072      	b.n	8013256 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8013170:	68fb      	ldr	r3, [r7, #12]
 8013172:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8013174:	68fb      	ldr	r3, [r7, #12]
 8013176:	899b      	ldrh	r3, [r3, #12]
 8013178:	085b      	lsrs	r3, r3, #1
 801317a:	b29b      	uxth	r3, r3
 801317c:	4619      	mov	r1, r3
 801317e:	68bb      	ldr	r3, [r7, #8]
 8013180:	fbb3 f3f1 	udiv	r3, r3, r1
 8013184:	4413      	add	r3, r2
 8013186:	4619      	mov	r1, r3
 8013188:	68f8      	ldr	r0, [r7, #12]
 801318a:	f7ff fdbf 	bl	8012d0c <move_window>
 801318e:	4603      	mov	r3, r0
 8013190:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8013192:	7ffb      	ldrb	r3, [r7, #31]
 8013194:	2b00      	cmp	r3, #0
 8013196:	d15b      	bne.n	8013250 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8013198:	68fb      	ldr	r3, [r7, #12]
 801319a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801319e:	68bb      	ldr	r3, [r7, #8]
 80131a0:	005b      	lsls	r3, r3, #1
 80131a2:	68fa      	ldr	r2, [r7, #12]
 80131a4:	8992      	ldrh	r2, [r2, #12]
 80131a6:	fbb3 f0f2 	udiv	r0, r3, r2
 80131aa:	fb00 f202 	mul.w	r2, r0, r2
 80131ae:	1a9b      	subs	r3, r3, r2
 80131b0:	440b      	add	r3, r1
 80131b2:	687a      	ldr	r2, [r7, #4]
 80131b4:	b292      	uxth	r2, r2
 80131b6:	4611      	mov	r1, r2
 80131b8:	4618      	mov	r0, r3
 80131ba:	f7ff fb31 	bl	8012820 <st_word>
			fs->wflag = 1;
 80131be:	68fb      	ldr	r3, [r7, #12]
 80131c0:	2201      	movs	r2, #1
 80131c2:	70da      	strb	r2, [r3, #3]
			break;
 80131c4:	e047      	b.n	8013256 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80131c6:	68fb      	ldr	r3, [r7, #12]
 80131c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80131ca:	68fb      	ldr	r3, [r7, #12]
 80131cc:	899b      	ldrh	r3, [r3, #12]
 80131ce:	089b      	lsrs	r3, r3, #2
 80131d0:	b29b      	uxth	r3, r3
 80131d2:	4619      	mov	r1, r3
 80131d4:	68bb      	ldr	r3, [r7, #8]
 80131d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80131da:	4413      	add	r3, r2
 80131dc:	4619      	mov	r1, r3
 80131de:	68f8      	ldr	r0, [r7, #12]
 80131e0:	f7ff fd94 	bl	8012d0c <move_window>
 80131e4:	4603      	mov	r3, r0
 80131e6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80131e8:	7ffb      	ldrb	r3, [r7, #31]
 80131ea:	2b00      	cmp	r3, #0
 80131ec:	d132      	bne.n	8013254 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80131ee:	687b      	ldr	r3, [r7, #4]
 80131f0:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80131f4:	68fb      	ldr	r3, [r7, #12]
 80131f6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80131fa:	68bb      	ldr	r3, [r7, #8]
 80131fc:	009b      	lsls	r3, r3, #2
 80131fe:	68fa      	ldr	r2, [r7, #12]
 8013200:	8992      	ldrh	r2, [r2, #12]
 8013202:	fbb3 f0f2 	udiv	r0, r3, r2
 8013206:	fb00 f202 	mul.w	r2, r0, r2
 801320a:	1a9b      	subs	r3, r3, r2
 801320c:	440b      	add	r3, r1
 801320e:	4618      	mov	r0, r3
 8013210:	f7ff fae3 	bl	80127da <ld_dword>
 8013214:	4603      	mov	r3, r0
 8013216:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 801321a:	4323      	orrs	r3, r4
 801321c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 801321e:	68fb      	ldr	r3, [r7, #12]
 8013220:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8013224:	68bb      	ldr	r3, [r7, #8]
 8013226:	009b      	lsls	r3, r3, #2
 8013228:	68fa      	ldr	r2, [r7, #12]
 801322a:	8992      	ldrh	r2, [r2, #12]
 801322c:	fbb3 f0f2 	udiv	r0, r3, r2
 8013230:	fb00 f202 	mul.w	r2, r0, r2
 8013234:	1a9b      	subs	r3, r3, r2
 8013236:	440b      	add	r3, r1
 8013238:	6879      	ldr	r1, [r7, #4]
 801323a:	4618      	mov	r0, r3
 801323c:	f7ff fb0b 	bl	8012856 <st_dword>
			fs->wflag = 1;
 8013240:	68fb      	ldr	r3, [r7, #12]
 8013242:	2201      	movs	r2, #1
 8013244:	70da      	strb	r2, [r3, #3]
			break;
 8013246:	e006      	b.n	8013256 <put_fat+0x22a>
			if (res != FR_OK) break;
 8013248:	bf00      	nop
 801324a:	e004      	b.n	8013256 <put_fat+0x22a>
			if (res != FR_OK) break;
 801324c:	bf00      	nop
 801324e:	e002      	b.n	8013256 <put_fat+0x22a>
			if (res != FR_OK) break;
 8013250:	bf00      	nop
 8013252:	e000      	b.n	8013256 <put_fat+0x22a>
			if (res != FR_OK) break;
 8013254:	bf00      	nop
		}
	}
	return res;
 8013256:	7ffb      	ldrb	r3, [r7, #31]
}
 8013258:	4618      	mov	r0, r3
 801325a:	3724      	adds	r7, #36	@ 0x24
 801325c:	46bd      	mov	sp, r7
 801325e:	bd90      	pop	{r4, r7, pc}

08013260 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8013260:	b580      	push	{r7, lr}
 8013262:	b088      	sub	sp, #32
 8013264:	af00      	add	r7, sp, #0
 8013266:	60f8      	str	r0, [r7, #12]
 8013268:	60b9      	str	r1, [r7, #8]
 801326a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 801326c:	2300      	movs	r3, #0
 801326e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8013270:	68fb      	ldr	r3, [r7, #12]
 8013272:	681b      	ldr	r3, [r3, #0]
 8013274:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8013276:	68bb      	ldr	r3, [r7, #8]
 8013278:	2b01      	cmp	r3, #1
 801327a:	d904      	bls.n	8013286 <remove_chain+0x26>
 801327c:	69bb      	ldr	r3, [r7, #24]
 801327e:	69db      	ldr	r3, [r3, #28]
 8013280:	68ba      	ldr	r2, [r7, #8]
 8013282:	429a      	cmp	r2, r3
 8013284:	d301      	bcc.n	801328a <remove_chain+0x2a>
 8013286:	2302      	movs	r3, #2
 8013288:	e04b      	b.n	8013322 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 801328a:	687b      	ldr	r3, [r7, #4]
 801328c:	2b00      	cmp	r3, #0
 801328e:	d00c      	beq.n	80132aa <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8013290:	f04f 32ff 	mov.w	r2, #4294967295
 8013294:	6879      	ldr	r1, [r7, #4]
 8013296:	69b8      	ldr	r0, [r7, #24]
 8013298:	f7ff fec8 	bl	801302c <put_fat>
 801329c:	4603      	mov	r3, r0
 801329e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80132a0:	7ffb      	ldrb	r3, [r7, #31]
 80132a2:	2b00      	cmp	r3, #0
 80132a4:	d001      	beq.n	80132aa <remove_chain+0x4a>
 80132a6:	7ffb      	ldrb	r3, [r7, #31]
 80132a8:	e03b      	b.n	8013322 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80132aa:	68b9      	ldr	r1, [r7, #8]
 80132ac:	68f8      	ldr	r0, [r7, #12]
 80132ae:	f7ff fdea 	bl	8012e86 <get_fat>
 80132b2:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80132b4:	697b      	ldr	r3, [r7, #20]
 80132b6:	2b00      	cmp	r3, #0
 80132b8:	d031      	beq.n	801331e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80132ba:	697b      	ldr	r3, [r7, #20]
 80132bc:	2b01      	cmp	r3, #1
 80132be:	d101      	bne.n	80132c4 <remove_chain+0x64>
 80132c0:	2302      	movs	r3, #2
 80132c2:	e02e      	b.n	8013322 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80132c4:	697b      	ldr	r3, [r7, #20]
 80132c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80132ca:	d101      	bne.n	80132d0 <remove_chain+0x70>
 80132cc:	2301      	movs	r3, #1
 80132ce:	e028      	b.n	8013322 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80132d0:	2200      	movs	r2, #0
 80132d2:	68b9      	ldr	r1, [r7, #8]
 80132d4:	69b8      	ldr	r0, [r7, #24]
 80132d6:	f7ff fea9 	bl	801302c <put_fat>
 80132da:	4603      	mov	r3, r0
 80132dc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80132de:	7ffb      	ldrb	r3, [r7, #31]
 80132e0:	2b00      	cmp	r3, #0
 80132e2:	d001      	beq.n	80132e8 <remove_chain+0x88>
 80132e4:	7ffb      	ldrb	r3, [r7, #31]
 80132e6:	e01c      	b.n	8013322 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80132e8:	69bb      	ldr	r3, [r7, #24]
 80132ea:	699a      	ldr	r2, [r3, #24]
 80132ec:	69bb      	ldr	r3, [r7, #24]
 80132ee:	69db      	ldr	r3, [r3, #28]
 80132f0:	3b02      	subs	r3, #2
 80132f2:	429a      	cmp	r2, r3
 80132f4:	d20b      	bcs.n	801330e <remove_chain+0xae>
			fs->free_clst++;
 80132f6:	69bb      	ldr	r3, [r7, #24]
 80132f8:	699b      	ldr	r3, [r3, #24]
 80132fa:	1c5a      	adds	r2, r3, #1
 80132fc:	69bb      	ldr	r3, [r7, #24]
 80132fe:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8013300:	69bb      	ldr	r3, [r7, #24]
 8013302:	791b      	ldrb	r3, [r3, #4]
 8013304:	f043 0301 	orr.w	r3, r3, #1
 8013308:	b2da      	uxtb	r2, r3
 801330a:	69bb      	ldr	r3, [r7, #24]
 801330c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 801330e:	697b      	ldr	r3, [r7, #20]
 8013310:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8013312:	69bb      	ldr	r3, [r7, #24]
 8013314:	69db      	ldr	r3, [r3, #28]
 8013316:	68ba      	ldr	r2, [r7, #8]
 8013318:	429a      	cmp	r2, r3
 801331a:	d3c6      	bcc.n	80132aa <remove_chain+0x4a>
 801331c:	e000      	b.n	8013320 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 801331e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8013320:	2300      	movs	r3, #0
}
 8013322:	4618      	mov	r0, r3
 8013324:	3720      	adds	r7, #32
 8013326:	46bd      	mov	sp, r7
 8013328:	bd80      	pop	{r7, pc}

0801332a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 801332a:	b580      	push	{r7, lr}
 801332c:	b088      	sub	sp, #32
 801332e:	af00      	add	r7, sp, #0
 8013330:	6078      	str	r0, [r7, #4]
 8013332:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8013334:	687b      	ldr	r3, [r7, #4]
 8013336:	681b      	ldr	r3, [r3, #0]
 8013338:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 801333a:	683b      	ldr	r3, [r7, #0]
 801333c:	2b00      	cmp	r3, #0
 801333e:	d10d      	bne.n	801335c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8013340:	693b      	ldr	r3, [r7, #16]
 8013342:	695b      	ldr	r3, [r3, #20]
 8013344:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8013346:	69bb      	ldr	r3, [r7, #24]
 8013348:	2b00      	cmp	r3, #0
 801334a:	d004      	beq.n	8013356 <create_chain+0x2c>
 801334c:	693b      	ldr	r3, [r7, #16]
 801334e:	69db      	ldr	r3, [r3, #28]
 8013350:	69ba      	ldr	r2, [r7, #24]
 8013352:	429a      	cmp	r2, r3
 8013354:	d31b      	bcc.n	801338e <create_chain+0x64>
 8013356:	2301      	movs	r3, #1
 8013358:	61bb      	str	r3, [r7, #24]
 801335a:	e018      	b.n	801338e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 801335c:	6839      	ldr	r1, [r7, #0]
 801335e:	6878      	ldr	r0, [r7, #4]
 8013360:	f7ff fd91 	bl	8012e86 <get_fat>
 8013364:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8013366:	68fb      	ldr	r3, [r7, #12]
 8013368:	2b01      	cmp	r3, #1
 801336a:	d801      	bhi.n	8013370 <create_chain+0x46>
 801336c:	2301      	movs	r3, #1
 801336e:	e070      	b.n	8013452 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8013370:	68fb      	ldr	r3, [r7, #12]
 8013372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013376:	d101      	bne.n	801337c <create_chain+0x52>
 8013378:	68fb      	ldr	r3, [r7, #12]
 801337a:	e06a      	b.n	8013452 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 801337c:	693b      	ldr	r3, [r7, #16]
 801337e:	69db      	ldr	r3, [r3, #28]
 8013380:	68fa      	ldr	r2, [r7, #12]
 8013382:	429a      	cmp	r2, r3
 8013384:	d201      	bcs.n	801338a <create_chain+0x60>
 8013386:	68fb      	ldr	r3, [r7, #12]
 8013388:	e063      	b.n	8013452 <create_chain+0x128>
		scl = clst;
 801338a:	683b      	ldr	r3, [r7, #0]
 801338c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 801338e:	69bb      	ldr	r3, [r7, #24]
 8013390:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8013392:	69fb      	ldr	r3, [r7, #28]
 8013394:	3301      	adds	r3, #1
 8013396:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8013398:	693b      	ldr	r3, [r7, #16]
 801339a:	69db      	ldr	r3, [r3, #28]
 801339c:	69fa      	ldr	r2, [r7, #28]
 801339e:	429a      	cmp	r2, r3
 80133a0:	d307      	bcc.n	80133b2 <create_chain+0x88>
				ncl = 2;
 80133a2:	2302      	movs	r3, #2
 80133a4:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80133a6:	69fa      	ldr	r2, [r7, #28]
 80133a8:	69bb      	ldr	r3, [r7, #24]
 80133aa:	429a      	cmp	r2, r3
 80133ac:	d901      	bls.n	80133b2 <create_chain+0x88>
 80133ae:	2300      	movs	r3, #0
 80133b0:	e04f      	b.n	8013452 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80133b2:	69f9      	ldr	r1, [r7, #28]
 80133b4:	6878      	ldr	r0, [r7, #4]
 80133b6:	f7ff fd66 	bl	8012e86 <get_fat>
 80133ba:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80133bc:	68fb      	ldr	r3, [r7, #12]
 80133be:	2b00      	cmp	r3, #0
 80133c0:	d00e      	beq.n	80133e0 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80133c2:	68fb      	ldr	r3, [r7, #12]
 80133c4:	2b01      	cmp	r3, #1
 80133c6:	d003      	beq.n	80133d0 <create_chain+0xa6>
 80133c8:	68fb      	ldr	r3, [r7, #12]
 80133ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80133ce:	d101      	bne.n	80133d4 <create_chain+0xaa>
 80133d0:	68fb      	ldr	r3, [r7, #12]
 80133d2:	e03e      	b.n	8013452 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80133d4:	69fa      	ldr	r2, [r7, #28]
 80133d6:	69bb      	ldr	r3, [r7, #24]
 80133d8:	429a      	cmp	r2, r3
 80133da:	d1da      	bne.n	8013392 <create_chain+0x68>
 80133dc:	2300      	movs	r3, #0
 80133de:	e038      	b.n	8013452 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80133e0:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80133e2:	f04f 32ff 	mov.w	r2, #4294967295
 80133e6:	69f9      	ldr	r1, [r7, #28]
 80133e8:	6938      	ldr	r0, [r7, #16]
 80133ea:	f7ff fe1f 	bl	801302c <put_fat>
 80133ee:	4603      	mov	r3, r0
 80133f0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80133f2:	7dfb      	ldrb	r3, [r7, #23]
 80133f4:	2b00      	cmp	r3, #0
 80133f6:	d109      	bne.n	801340c <create_chain+0xe2>
 80133f8:	683b      	ldr	r3, [r7, #0]
 80133fa:	2b00      	cmp	r3, #0
 80133fc:	d006      	beq.n	801340c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80133fe:	69fa      	ldr	r2, [r7, #28]
 8013400:	6839      	ldr	r1, [r7, #0]
 8013402:	6938      	ldr	r0, [r7, #16]
 8013404:	f7ff fe12 	bl	801302c <put_fat>
 8013408:	4603      	mov	r3, r0
 801340a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 801340c:	7dfb      	ldrb	r3, [r7, #23]
 801340e:	2b00      	cmp	r3, #0
 8013410:	d116      	bne.n	8013440 <create_chain+0x116>
		fs->last_clst = ncl;
 8013412:	693b      	ldr	r3, [r7, #16]
 8013414:	69fa      	ldr	r2, [r7, #28]
 8013416:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8013418:	693b      	ldr	r3, [r7, #16]
 801341a:	699a      	ldr	r2, [r3, #24]
 801341c:	693b      	ldr	r3, [r7, #16]
 801341e:	69db      	ldr	r3, [r3, #28]
 8013420:	3b02      	subs	r3, #2
 8013422:	429a      	cmp	r2, r3
 8013424:	d804      	bhi.n	8013430 <create_chain+0x106>
 8013426:	693b      	ldr	r3, [r7, #16]
 8013428:	699b      	ldr	r3, [r3, #24]
 801342a:	1e5a      	subs	r2, r3, #1
 801342c:	693b      	ldr	r3, [r7, #16]
 801342e:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8013430:	693b      	ldr	r3, [r7, #16]
 8013432:	791b      	ldrb	r3, [r3, #4]
 8013434:	f043 0301 	orr.w	r3, r3, #1
 8013438:	b2da      	uxtb	r2, r3
 801343a:	693b      	ldr	r3, [r7, #16]
 801343c:	711a      	strb	r2, [r3, #4]
 801343e:	e007      	b.n	8013450 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8013440:	7dfb      	ldrb	r3, [r7, #23]
 8013442:	2b01      	cmp	r3, #1
 8013444:	d102      	bne.n	801344c <create_chain+0x122>
 8013446:	f04f 33ff 	mov.w	r3, #4294967295
 801344a:	e000      	b.n	801344e <create_chain+0x124>
 801344c:	2301      	movs	r3, #1
 801344e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8013450:	69fb      	ldr	r3, [r7, #28]
}
 8013452:	4618      	mov	r0, r3
 8013454:	3720      	adds	r7, #32
 8013456:	46bd      	mov	sp, r7
 8013458:	bd80      	pop	{r7, pc}

0801345a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 801345a:	b480      	push	{r7}
 801345c:	b087      	sub	sp, #28
 801345e:	af00      	add	r7, sp, #0
 8013460:	6078      	str	r0, [r7, #4]
 8013462:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8013464:	687b      	ldr	r3, [r7, #4]
 8013466:	681b      	ldr	r3, [r3, #0]
 8013468:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 801346a:	687b      	ldr	r3, [r7, #4]
 801346c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801346e:	3304      	adds	r3, #4
 8013470:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8013472:	68fb      	ldr	r3, [r7, #12]
 8013474:	899b      	ldrh	r3, [r3, #12]
 8013476:	461a      	mov	r2, r3
 8013478:	683b      	ldr	r3, [r7, #0]
 801347a:	fbb3 f3f2 	udiv	r3, r3, r2
 801347e:	68fa      	ldr	r2, [r7, #12]
 8013480:	8952      	ldrh	r2, [r2, #10]
 8013482:	fbb3 f3f2 	udiv	r3, r3, r2
 8013486:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8013488:	693b      	ldr	r3, [r7, #16]
 801348a:	1d1a      	adds	r2, r3, #4
 801348c:	613a      	str	r2, [r7, #16]
 801348e:	681b      	ldr	r3, [r3, #0]
 8013490:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8013492:	68bb      	ldr	r3, [r7, #8]
 8013494:	2b00      	cmp	r3, #0
 8013496:	d101      	bne.n	801349c <clmt_clust+0x42>
 8013498:	2300      	movs	r3, #0
 801349a:	e010      	b.n	80134be <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 801349c:	697a      	ldr	r2, [r7, #20]
 801349e:	68bb      	ldr	r3, [r7, #8]
 80134a0:	429a      	cmp	r2, r3
 80134a2:	d307      	bcc.n	80134b4 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 80134a4:	697a      	ldr	r2, [r7, #20]
 80134a6:	68bb      	ldr	r3, [r7, #8]
 80134a8:	1ad3      	subs	r3, r2, r3
 80134aa:	617b      	str	r3, [r7, #20]
 80134ac:	693b      	ldr	r3, [r7, #16]
 80134ae:	3304      	adds	r3, #4
 80134b0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80134b2:	e7e9      	b.n	8013488 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 80134b4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80134b6:	693b      	ldr	r3, [r7, #16]
 80134b8:	681a      	ldr	r2, [r3, #0]
 80134ba:	697b      	ldr	r3, [r7, #20]
 80134bc:	4413      	add	r3, r2
}
 80134be:	4618      	mov	r0, r3
 80134c0:	371c      	adds	r7, #28
 80134c2:	46bd      	mov	sp, r7
 80134c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134c8:	4770      	bx	lr

080134ca <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80134ca:	b580      	push	{r7, lr}
 80134cc:	b086      	sub	sp, #24
 80134ce:	af00      	add	r7, sp, #0
 80134d0:	6078      	str	r0, [r7, #4]
 80134d2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	681b      	ldr	r3, [r3, #0]
 80134d8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80134da:	683b      	ldr	r3, [r7, #0]
 80134dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80134e0:	d204      	bcs.n	80134ec <dir_sdi+0x22>
 80134e2:	683b      	ldr	r3, [r7, #0]
 80134e4:	f003 031f 	and.w	r3, r3, #31
 80134e8:	2b00      	cmp	r3, #0
 80134ea:	d001      	beq.n	80134f0 <dir_sdi+0x26>
		return FR_INT_ERR;
 80134ec:	2302      	movs	r3, #2
 80134ee:	e071      	b.n	80135d4 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	683a      	ldr	r2, [r7, #0]
 80134f4:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80134f6:	687b      	ldr	r3, [r7, #4]
 80134f8:	689b      	ldr	r3, [r3, #8]
 80134fa:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80134fc:	697b      	ldr	r3, [r7, #20]
 80134fe:	2b00      	cmp	r3, #0
 8013500:	d106      	bne.n	8013510 <dir_sdi+0x46>
 8013502:	693b      	ldr	r3, [r7, #16]
 8013504:	781b      	ldrb	r3, [r3, #0]
 8013506:	2b02      	cmp	r3, #2
 8013508:	d902      	bls.n	8013510 <dir_sdi+0x46>
		clst = fs->dirbase;
 801350a:	693b      	ldr	r3, [r7, #16]
 801350c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801350e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8013510:	697b      	ldr	r3, [r7, #20]
 8013512:	2b00      	cmp	r3, #0
 8013514:	d10c      	bne.n	8013530 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8013516:	683b      	ldr	r3, [r7, #0]
 8013518:	095b      	lsrs	r3, r3, #5
 801351a:	693a      	ldr	r2, [r7, #16]
 801351c:	8912      	ldrh	r2, [r2, #8]
 801351e:	4293      	cmp	r3, r2
 8013520:	d301      	bcc.n	8013526 <dir_sdi+0x5c>
 8013522:	2302      	movs	r3, #2
 8013524:	e056      	b.n	80135d4 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8013526:	693b      	ldr	r3, [r7, #16]
 8013528:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801352a:	687b      	ldr	r3, [r7, #4]
 801352c:	61da      	str	r2, [r3, #28]
 801352e:	e02d      	b.n	801358c <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8013530:	693b      	ldr	r3, [r7, #16]
 8013532:	895b      	ldrh	r3, [r3, #10]
 8013534:	461a      	mov	r2, r3
 8013536:	693b      	ldr	r3, [r7, #16]
 8013538:	899b      	ldrh	r3, [r3, #12]
 801353a:	fb02 f303 	mul.w	r3, r2, r3
 801353e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8013540:	e019      	b.n	8013576 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8013542:	687b      	ldr	r3, [r7, #4]
 8013544:	6979      	ldr	r1, [r7, #20]
 8013546:	4618      	mov	r0, r3
 8013548:	f7ff fc9d 	bl	8012e86 <get_fat>
 801354c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801354e:	697b      	ldr	r3, [r7, #20]
 8013550:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013554:	d101      	bne.n	801355a <dir_sdi+0x90>
 8013556:	2301      	movs	r3, #1
 8013558:	e03c      	b.n	80135d4 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 801355a:	697b      	ldr	r3, [r7, #20]
 801355c:	2b01      	cmp	r3, #1
 801355e:	d904      	bls.n	801356a <dir_sdi+0xa0>
 8013560:	693b      	ldr	r3, [r7, #16]
 8013562:	69db      	ldr	r3, [r3, #28]
 8013564:	697a      	ldr	r2, [r7, #20]
 8013566:	429a      	cmp	r2, r3
 8013568:	d301      	bcc.n	801356e <dir_sdi+0xa4>
 801356a:	2302      	movs	r3, #2
 801356c:	e032      	b.n	80135d4 <dir_sdi+0x10a>
			ofs -= csz;
 801356e:	683a      	ldr	r2, [r7, #0]
 8013570:	68fb      	ldr	r3, [r7, #12]
 8013572:	1ad3      	subs	r3, r2, r3
 8013574:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8013576:	683a      	ldr	r2, [r7, #0]
 8013578:	68fb      	ldr	r3, [r7, #12]
 801357a:	429a      	cmp	r2, r3
 801357c:	d2e1      	bcs.n	8013542 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 801357e:	6979      	ldr	r1, [r7, #20]
 8013580:	6938      	ldr	r0, [r7, #16]
 8013582:	f7ff fc61 	bl	8012e48 <clust2sect>
 8013586:	4602      	mov	r2, r0
 8013588:	687b      	ldr	r3, [r7, #4]
 801358a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 801358c:	687b      	ldr	r3, [r7, #4]
 801358e:	697a      	ldr	r2, [r7, #20]
 8013590:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8013592:	687b      	ldr	r3, [r7, #4]
 8013594:	69db      	ldr	r3, [r3, #28]
 8013596:	2b00      	cmp	r3, #0
 8013598:	d101      	bne.n	801359e <dir_sdi+0xd4>
 801359a:	2302      	movs	r3, #2
 801359c:	e01a      	b.n	80135d4 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 801359e:	687b      	ldr	r3, [r7, #4]
 80135a0:	69da      	ldr	r2, [r3, #28]
 80135a2:	693b      	ldr	r3, [r7, #16]
 80135a4:	899b      	ldrh	r3, [r3, #12]
 80135a6:	4619      	mov	r1, r3
 80135a8:	683b      	ldr	r3, [r7, #0]
 80135aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80135ae:	441a      	add	r2, r3
 80135b0:	687b      	ldr	r3, [r7, #4]
 80135b2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80135b4:	693b      	ldr	r3, [r7, #16]
 80135b6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80135ba:	693b      	ldr	r3, [r7, #16]
 80135bc:	899b      	ldrh	r3, [r3, #12]
 80135be:	461a      	mov	r2, r3
 80135c0:	683b      	ldr	r3, [r7, #0]
 80135c2:	fbb3 f0f2 	udiv	r0, r3, r2
 80135c6:	fb00 f202 	mul.w	r2, r0, r2
 80135ca:	1a9b      	subs	r3, r3, r2
 80135cc:	18ca      	adds	r2, r1, r3
 80135ce:	687b      	ldr	r3, [r7, #4]
 80135d0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80135d2:	2300      	movs	r3, #0
}
 80135d4:	4618      	mov	r0, r3
 80135d6:	3718      	adds	r7, #24
 80135d8:	46bd      	mov	sp, r7
 80135da:	bd80      	pop	{r7, pc}

080135dc <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80135dc:	b580      	push	{r7, lr}
 80135de:	b086      	sub	sp, #24
 80135e0:	af00      	add	r7, sp, #0
 80135e2:	6078      	str	r0, [r7, #4]
 80135e4:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80135e6:	687b      	ldr	r3, [r7, #4]
 80135e8:	681b      	ldr	r3, [r3, #0]
 80135ea:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80135ec:	687b      	ldr	r3, [r7, #4]
 80135ee:	695b      	ldr	r3, [r3, #20]
 80135f0:	3320      	adds	r3, #32
 80135f2:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80135f4:	687b      	ldr	r3, [r7, #4]
 80135f6:	69db      	ldr	r3, [r3, #28]
 80135f8:	2b00      	cmp	r3, #0
 80135fa:	d003      	beq.n	8013604 <dir_next+0x28>
 80135fc:	68bb      	ldr	r3, [r7, #8]
 80135fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8013602:	d301      	bcc.n	8013608 <dir_next+0x2c>
 8013604:	2304      	movs	r3, #4
 8013606:	e0bb      	b.n	8013780 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8013608:	68fb      	ldr	r3, [r7, #12]
 801360a:	899b      	ldrh	r3, [r3, #12]
 801360c:	461a      	mov	r2, r3
 801360e:	68bb      	ldr	r3, [r7, #8]
 8013610:	fbb3 f1f2 	udiv	r1, r3, r2
 8013614:	fb01 f202 	mul.w	r2, r1, r2
 8013618:	1a9b      	subs	r3, r3, r2
 801361a:	2b00      	cmp	r3, #0
 801361c:	f040 809d 	bne.w	801375a <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	69db      	ldr	r3, [r3, #28]
 8013624:	1c5a      	adds	r2, r3, #1
 8013626:	687b      	ldr	r3, [r7, #4]
 8013628:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	699b      	ldr	r3, [r3, #24]
 801362e:	2b00      	cmp	r3, #0
 8013630:	d10b      	bne.n	801364a <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8013632:	68bb      	ldr	r3, [r7, #8]
 8013634:	095b      	lsrs	r3, r3, #5
 8013636:	68fa      	ldr	r2, [r7, #12]
 8013638:	8912      	ldrh	r2, [r2, #8]
 801363a:	4293      	cmp	r3, r2
 801363c:	f0c0 808d 	bcc.w	801375a <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8013640:	687b      	ldr	r3, [r7, #4]
 8013642:	2200      	movs	r2, #0
 8013644:	61da      	str	r2, [r3, #28]
 8013646:	2304      	movs	r3, #4
 8013648:	e09a      	b.n	8013780 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 801364a:	68fb      	ldr	r3, [r7, #12]
 801364c:	899b      	ldrh	r3, [r3, #12]
 801364e:	461a      	mov	r2, r3
 8013650:	68bb      	ldr	r3, [r7, #8]
 8013652:	fbb3 f3f2 	udiv	r3, r3, r2
 8013656:	68fa      	ldr	r2, [r7, #12]
 8013658:	8952      	ldrh	r2, [r2, #10]
 801365a:	3a01      	subs	r2, #1
 801365c:	4013      	ands	r3, r2
 801365e:	2b00      	cmp	r3, #0
 8013660:	d17b      	bne.n	801375a <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8013662:	687a      	ldr	r2, [r7, #4]
 8013664:	687b      	ldr	r3, [r7, #4]
 8013666:	699b      	ldr	r3, [r3, #24]
 8013668:	4619      	mov	r1, r3
 801366a:	4610      	mov	r0, r2
 801366c:	f7ff fc0b 	bl	8012e86 <get_fat>
 8013670:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8013672:	697b      	ldr	r3, [r7, #20]
 8013674:	2b01      	cmp	r3, #1
 8013676:	d801      	bhi.n	801367c <dir_next+0xa0>
 8013678:	2302      	movs	r3, #2
 801367a:	e081      	b.n	8013780 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 801367c:	697b      	ldr	r3, [r7, #20]
 801367e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013682:	d101      	bne.n	8013688 <dir_next+0xac>
 8013684:	2301      	movs	r3, #1
 8013686:	e07b      	b.n	8013780 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8013688:	68fb      	ldr	r3, [r7, #12]
 801368a:	69db      	ldr	r3, [r3, #28]
 801368c:	697a      	ldr	r2, [r7, #20]
 801368e:	429a      	cmp	r2, r3
 8013690:	d359      	bcc.n	8013746 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8013692:	683b      	ldr	r3, [r7, #0]
 8013694:	2b00      	cmp	r3, #0
 8013696:	d104      	bne.n	80136a2 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8013698:	687b      	ldr	r3, [r7, #4]
 801369a:	2200      	movs	r2, #0
 801369c:	61da      	str	r2, [r3, #28]
 801369e:	2304      	movs	r3, #4
 80136a0:	e06e      	b.n	8013780 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80136a2:	687a      	ldr	r2, [r7, #4]
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	699b      	ldr	r3, [r3, #24]
 80136a8:	4619      	mov	r1, r3
 80136aa:	4610      	mov	r0, r2
 80136ac:	f7ff fe3d 	bl	801332a <create_chain>
 80136b0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80136b2:	697b      	ldr	r3, [r7, #20]
 80136b4:	2b00      	cmp	r3, #0
 80136b6:	d101      	bne.n	80136bc <dir_next+0xe0>
 80136b8:	2307      	movs	r3, #7
 80136ba:	e061      	b.n	8013780 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80136bc:	697b      	ldr	r3, [r7, #20]
 80136be:	2b01      	cmp	r3, #1
 80136c0:	d101      	bne.n	80136c6 <dir_next+0xea>
 80136c2:	2302      	movs	r3, #2
 80136c4:	e05c      	b.n	8013780 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80136c6:	697b      	ldr	r3, [r7, #20]
 80136c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80136cc:	d101      	bne.n	80136d2 <dir_next+0xf6>
 80136ce:	2301      	movs	r3, #1
 80136d0:	e056      	b.n	8013780 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80136d2:	68f8      	ldr	r0, [r7, #12]
 80136d4:	f7ff fad6 	bl	8012c84 <sync_window>
 80136d8:	4603      	mov	r3, r0
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d001      	beq.n	80136e2 <dir_next+0x106>
 80136de:	2301      	movs	r3, #1
 80136e0:	e04e      	b.n	8013780 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80136e2:	68fb      	ldr	r3, [r7, #12]
 80136e4:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 80136e8:	68fb      	ldr	r3, [r7, #12]
 80136ea:	899b      	ldrh	r3, [r3, #12]
 80136ec:	461a      	mov	r2, r3
 80136ee:	2100      	movs	r1, #0
 80136f0:	f7ff f8fe 	bl	80128f0 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80136f4:	2300      	movs	r3, #0
 80136f6:	613b      	str	r3, [r7, #16]
 80136f8:	6979      	ldr	r1, [r7, #20]
 80136fa:	68f8      	ldr	r0, [r7, #12]
 80136fc:	f7ff fba4 	bl	8012e48 <clust2sect>
 8013700:	4602      	mov	r2, r0
 8013702:	68fb      	ldr	r3, [r7, #12]
 8013704:	635a      	str	r2, [r3, #52]	@ 0x34
 8013706:	e012      	b.n	801372e <dir_next+0x152>
						fs->wflag = 1;
 8013708:	68fb      	ldr	r3, [r7, #12]
 801370a:	2201      	movs	r2, #1
 801370c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 801370e:	68f8      	ldr	r0, [r7, #12]
 8013710:	f7ff fab8 	bl	8012c84 <sync_window>
 8013714:	4603      	mov	r3, r0
 8013716:	2b00      	cmp	r3, #0
 8013718:	d001      	beq.n	801371e <dir_next+0x142>
 801371a:	2301      	movs	r3, #1
 801371c:	e030      	b.n	8013780 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801371e:	693b      	ldr	r3, [r7, #16]
 8013720:	3301      	adds	r3, #1
 8013722:	613b      	str	r3, [r7, #16]
 8013724:	68fb      	ldr	r3, [r7, #12]
 8013726:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013728:	1c5a      	adds	r2, r3, #1
 801372a:	68fb      	ldr	r3, [r7, #12]
 801372c:	635a      	str	r2, [r3, #52]	@ 0x34
 801372e:	68fb      	ldr	r3, [r7, #12]
 8013730:	895b      	ldrh	r3, [r3, #10]
 8013732:	461a      	mov	r2, r3
 8013734:	693b      	ldr	r3, [r7, #16]
 8013736:	4293      	cmp	r3, r2
 8013738:	d3e6      	bcc.n	8013708 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 801373a:	68fb      	ldr	r3, [r7, #12]
 801373c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801373e:	693b      	ldr	r3, [r7, #16]
 8013740:	1ad2      	subs	r2, r2, r3
 8013742:	68fb      	ldr	r3, [r7, #12]
 8013744:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8013746:	687b      	ldr	r3, [r7, #4]
 8013748:	697a      	ldr	r2, [r7, #20]
 801374a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 801374c:	6979      	ldr	r1, [r7, #20]
 801374e:	68f8      	ldr	r0, [r7, #12]
 8013750:	f7ff fb7a 	bl	8012e48 <clust2sect>
 8013754:	4602      	mov	r2, r0
 8013756:	687b      	ldr	r3, [r7, #4]
 8013758:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	68ba      	ldr	r2, [r7, #8]
 801375e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8013760:	68fb      	ldr	r3, [r7, #12]
 8013762:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8013766:	68fb      	ldr	r3, [r7, #12]
 8013768:	899b      	ldrh	r3, [r3, #12]
 801376a:	461a      	mov	r2, r3
 801376c:	68bb      	ldr	r3, [r7, #8]
 801376e:	fbb3 f0f2 	udiv	r0, r3, r2
 8013772:	fb00 f202 	mul.w	r2, r0, r2
 8013776:	1a9b      	subs	r3, r3, r2
 8013778:	18ca      	adds	r2, r1, r3
 801377a:	687b      	ldr	r3, [r7, #4]
 801377c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801377e:	2300      	movs	r3, #0
}
 8013780:	4618      	mov	r0, r3
 8013782:	3718      	adds	r7, #24
 8013784:	46bd      	mov	sp, r7
 8013786:	bd80      	pop	{r7, pc}

08013788 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8013788:	b580      	push	{r7, lr}
 801378a:	b086      	sub	sp, #24
 801378c:	af00      	add	r7, sp, #0
 801378e:	6078      	str	r0, [r7, #4]
 8013790:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8013792:	687b      	ldr	r3, [r7, #4]
 8013794:	681b      	ldr	r3, [r3, #0]
 8013796:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8013798:	2100      	movs	r1, #0
 801379a:	6878      	ldr	r0, [r7, #4]
 801379c:	f7ff fe95 	bl	80134ca <dir_sdi>
 80137a0:	4603      	mov	r3, r0
 80137a2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80137a4:	7dfb      	ldrb	r3, [r7, #23]
 80137a6:	2b00      	cmp	r3, #0
 80137a8:	d12b      	bne.n	8013802 <dir_alloc+0x7a>
		n = 0;
 80137aa:	2300      	movs	r3, #0
 80137ac:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80137ae:	687b      	ldr	r3, [r7, #4]
 80137b0:	69db      	ldr	r3, [r3, #28]
 80137b2:	4619      	mov	r1, r3
 80137b4:	68f8      	ldr	r0, [r7, #12]
 80137b6:	f7ff faa9 	bl	8012d0c <move_window>
 80137ba:	4603      	mov	r3, r0
 80137bc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80137be:	7dfb      	ldrb	r3, [r7, #23]
 80137c0:	2b00      	cmp	r3, #0
 80137c2:	d11d      	bne.n	8013800 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80137c4:	687b      	ldr	r3, [r7, #4]
 80137c6:	6a1b      	ldr	r3, [r3, #32]
 80137c8:	781b      	ldrb	r3, [r3, #0]
 80137ca:	2be5      	cmp	r3, #229	@ 0xe5
 80137cc:	d004      	beq.n	80137d8 <dir_alloc+0x50>
 80137ce:	687b      	ldr	r3, [r7, #4]
 80137d0:	6a1b      	ldr	r3, [r3, #32]
 80137d2:	781b      	ldrb	r3, [r3, #0]
 80137d4:	2b00      	cmp	r3, #0
 80137d6:	d107      	bne.n	80137e8 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80137d8:	693b      	ldr	r3, [r7, #16]
 80137da:	3301      	adds	r3, #1
 80137dc:	613b      	str	r3, [r7, #16]
 80137de:	693a      	ldr	r2, [r7, #16]
 80137e0:	683b      	ldr	r3, [r7, #0]
 80137e2:	429a      	cmp	r2, r3
 80137e4:	d102      	bne.n	80137ec <dir_alloc+0x64>
 80137e6:	e00c      	b.n	8013802 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80137e8:	2300      	movs	r3, #0
 80137ea:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80137ec:	2101      	movs	r1, #1
 80137ee:	6878      	ldr	r0, [r7, #4]
 80137f0:	f7ff fef4 	bl	80135dc <dir_next>
 80137f4:	4603      	mov	r3, r0
 80137f6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80137f8:	7dfb      	ldrb	r3, [r7, #23]
 80137fa:	2b00      	cmp	r3, #0
 80137fc:	d0d7      	beq.n	80137ae <dir_alloc+0x26>
 80137fe:	e000      	b.n	8013802 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8013800:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8013802:	7dfb      	ldrb	r3, [r7, #23]
 8013804:	2b04      	cmp	r3, #4
 8013806:	d101      	bne.n	801380c <dir_alloc+0x84>
 8013808:	2307      	movs	r3, #7
 801380a:	75fb      	strb	r3, [r7, #23]
	return res;
 801380c:	7dfb      	ldrb	r3, [r7, #23]
}
 801380e:	4618      	mov	r0, r3
 8013810:	3718      	adds	r7, #24
 8013812:	46bd      	mov	sp, r7
 8013814:	bd80      	pop	{r7, pc}

08013816 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8013816:	b580      	push	{r7, lr}
 8013818:	b084      	sub	sp, #16
 801381a:	af00      	add	r7, sp, #0
 801381c:	6078      	str	r0, [r7, #4]
 801381e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8013820:	683b      	ldr	r3, [r7, #0]
 8013822:	331a      	adds	r3, #26
 8013824:	4618      	mov	r0, r3
 8013826:	f7fe ffbf 	bl	80127a8 <ld_word>
 801382a:	4603      	mov	r3, r0
 801382c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 801382e:	687b      	ldr	r3, [r7, #4]
 8013830:	781b      	ldrb	r3, [r3, #0]
 8013832:	2b03      	cmp	r3, #3
 8013834:	d109      	bne.n	801384a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8013836:	683b      	ldr	r3, [r7, #0]
 8013838:	3314      	adds	r3, #20
 801383a:	4618      	mov	r0, r3
 801383c:	f7fe ffb4 	bl	80127a8 <ld_word>
 8013840:	4603      	mov	r3, r0
 8013842:	041b      	lsls	r3, r3, #16
 8013844:	68fa      	ldr	r2, [r7, #12]
 8013846:	4313      	orrs	r3, r2
 8013848:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 801384a:	68fb      	ldr	r3, [r7, #12]
}
 801384c:	4618      	mov	r0, r3
 801384e:	3710      	adds	r7, #16
 8013850:	46bd      	mov	sp, r7
 8013852:	bd80      	pop	{r7, pc}

08013854 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8013854:	b580      	push	{r7, lr}
 8013856:	b084      	sub	sp, #16
 8013858:	af00      	add	r7, sp, #0
 801385a:	60f8      	str	r0, [r7, #12]
 801385c:	60b9      	str	r1, [r7, #8]
 801385e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8013860:	68bb      	ldr	r3, [r7, #8]
 8013862:	331a      	adds	r3, #26
 8013864:	687a      	ldr	r2, [r7, #4]
 8013866:	b292      	uxth	r2, r2
 8013868:	4611      	mov	r1, r2
 801386a:	4618      	mov	r0, r3
 801386c:	f7fe ffd8 	bl	8012820 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8013870:	68fb      	ldr	r3, [r7, #12]
 8013872:	781b      	ldrb	r3, [r3, #0]
 8013874:	2b03      	cmp	r3, #3
 8013876:	d109      	bne.n	801388c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8013878:	68bb      	ldr	r3, [r7, #8]
 801387a:	f103 0214 	add.w	r2, r3, #20
 801387e:	687b      	ldr	r3, [r7, #4]
 8013880:	0c1b      	lsrs	r3, r3, #16
 8013882:	b29b      	uxth	r3, r3
 8013884:	4619      	mov	r1, r3
 8013886:	4610      	mov	r0, r2
 8013888:	f7fe ffca 	bl	8012820 <st_word>
	}
}
 801388c:	bf00      	nop
 801388e:	3710      	adds	r7, #16
 8013890:	46bd      	mov	sp, r7
 8013892:	bd80      	pop	{r7, pc}

08013894 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8013894:	b590      	push	{r4, r7, lr}
 8013896:	b087      	sub	sp, #28
 8013898:	af00      	add	r7, sp, #0
 801389a:	6078      	str	r0, [r7, #4]
 801389c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 801389e:	683b      	ldr	r3, [r7, #0]
 80138a0:	331a      	adds	r3, #26
 80138a2:	4618      	mov	r0, r3
 80138a4:	f7fe ff80 	bl	80127a8 <ld_word>
 80138a8:	4603      	mov	r3, r0
 80138aa:	2b00      	cmp	r3, #0
 80138ac:	d001      	beq.n	80138b2 <cmp_lfn+0x1e>
 80138ae:	2300      	movs	r3, #0
 80138b0:	e059      	b.n	8013966 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80138b2:	683b      	ldr	r3, [r7, #0]
 80138b4:	781b      	ldrb	r3, [r3, #0]
 80138b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80138ba:	1e5a      	subs	r2, r3, #1
 80138bc:	4613      	mov	r3, r2
 80138be:	005b      	lsls	r3, r3, #1
 80138c0:	4413      	add	r3, r2
 80138c2:	009b      	lsls	r3, r3, #2
 80138c4:	4413      	add	r3, r2
 80138c6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80138c8:	2301      	movs	r3, #1
 80138ca:	81fb      	strh	r3, [r7, #14]
 80138cc:	2300      	movs	r3, #0
 80138ce:	613b      	str	r3, [r7, #16]
 80138d0:	e033      	b.n	801393a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80138d2:	4a27      	ldr	r2, [pc, #156]	@ (8013970 <cmp_lfn+0xdc>)
 80138d4:	693b      	ldr	r3, [r7, #16]
 80138d6:	4413      	add	r3, r2
 80138d8:	781b      	ldrb	r3, [r3, #0]
 80138da:	461a      	mov	r2, r3
 80138dc:	683b      	ldr	r3, [r7, #0]
 80138de:	4413      	add	r3, r2
 80138e0:	4618      	mov	r0, r3
 80138e2:	f7fe ff61 	bl	80127a8 <ld_word>
 80138e6:	4603      	mov	r3, r0
 80138e8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80138ea:	89fb      	ldrh	r3, [r7, #14]
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	d01a      	beq.n	8013926 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80138f0:	697b      	ldr	r3, [r7, #20]
 80138f2:	2bfe      	cmp	r3, #254	@ 0xfe
 80138f4:	d812      	bhi.n	801391c <cmp_lfn+0x88>
 80138f6:	89bb      	ldrh	r3, [r7, #12]
 80138f8:	4618      	mov	r0, r3
 80138fa:	f001 fd7b 	bl	80153f4 <ff_wtoupper>
 80138fe:	4603      	mov	r3, r0
 8013900:	461c      	mov	r4, r3
 8013902:	697b      	ldr	r3, [r7, #20]
 8013904:	1c5a      	adds	r2, r3, #1
 8013906:	617a      	str	r2, [r7, #20]
 8013908:	005b      	lsls	r3, r3, #1
 801390a:	687a      	ldr	r2, [r7, #4]
 801390c:	4413      	add	r3, r2
 801390e:	881b      	ldrh	r3, [r3, #0]
 8013910:	4618      	mov	r0, r3
 8013912:	f001 fd6f 	bl	80153f4 <ff_wtoupper>
 8013916:	4603      	mov	r3, r0
 8013918:	429c      	cmp	r4, r3
 801391a:	d001      	beq.n	8013920 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 801391c:	2300      	movs	r3, #0
 801391e:	e022      	b.n	8013966 <cmp_lfn+0xd2>
			}
			wc = uc;
 8013920:	89bb      	ldrh	r3, [r7, #12]
 8013922:	81fb      	strh	r3, [r7, #14]
 8013924:	e006      	b.n	8013934 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8013926:	89bb      	ldrh	r3, [r7, #12]
 8013928:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801392c:	4293      	cmp	r3, r2
 801392e:	d001      	beq.n	8013934 <cmp_lfn+0xa0>
 8013930:	2300      	movs	r3, #0
 8013932:	e018      	b.n	8013966 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8013934:	693b      	ldr	r3, [r7, #16]
 8013936:	3301      	adds	r3, #1
 8013938:	613b      	str	r3, [r7, #16]
 801393a:	693b      	ldr	r3, [r7, #16]
 801393c:	2b0c      	cmp	r3, #12
 801393e:	d9c8      	bls.n	80138d2 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8013940:	683b      	ldr	r3, [r7, #0]
 8013942:	781b      	ldrb	r3, [r3, #0]
 8013944:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013948:	2b00      	cmp	r3, #0
 801394a:	d00b      	beq.n	8013964 <cmp_lfn+0xd0>
 801394c:	89fb      	ldrh	r3, [r7, #14]
 801394e:	2b00      	cmp	r3, #0
 8013950:	d008      	beq.n	8013964 <cmp_lfn+0xd0>
 8013952:	697b      	ldr	r3, [r7, #20]
 8013954:	005b      	lsls	r3, r3, #1
 8013956:	687a      	ldr	r2, [r7, #4]
 8013958:	4413      	add	r3, r2
 801395a:	881b      	ldrh	r3, [r3, #0]
 801395c:	2b00      	cmp	r3, #0
 801395e:	d001      	beq.n	8013964 <cmp_lfn+0xd0>
 8013960:	2300      	movs	r3, #0
 8013962:	e000      	b.n	8013966 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8013964:	2301      	movs	r3, #1
}
 8013966:	4618      	mov	r0, r3
 8013968:	371c      	adds	r7, #28
 801396a:	46bd      	mov	sp, r7
 801396c:	bd90      	pop	{r4, r7, pc}
 801396e:	bf00      	nop
 8013970:	0801adac 	.word	0x0801adac

08013974 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8013974:	b580      	push	{r7, lr}
 8013976:	b088      	sub	sp, #32
 8013978:	af00      	add	r7, sp, #0
 801397a:	60f8      	str	r0, [r7, #12]
 801397c:	60b9      	str	r1, [r7, #8]
 801397e:	4611      	mov	r1, r2
 8013980:	461a      	mov	r2, r3
 8013982:	460b      	mov	r3, r1
 8013984:	71fb      	strb	r3, [r7, #7]
 8013986:	4613      	mov	r3, r2
 8013988:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 801398a:	68bb      	ldr	r3, [r7, #8]
 801398c:	330d      	adds	r3, #13
 801398e:	79ba      	ldrb	r2, [r7, #6]
 8013990:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8013992:	68bb      	ldr	r3, [r7, #8]
 8013994:	330b      	adds	r3, #11
 8013996:	220f      	movs	r2, #15
 8013998:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 801399a:	68bb      	ldr	r3, [r7, #8]
 801399c:	330c      	adds	r3, #12
 801399e:	2200      	movs	r2, #0
 80139a0:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80139a2:	68bb      	ldr	r3, [r7, #8]
 80139a4:	331a      	adds	r3, #26
 80139a6:	2100      	movs	r1, #0
 80139a8:	4618      	mov	r0, r3
 80139aa:	f7fe ff39 	bl	8012820 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80139ae:	79fb      	ldrb	r3, [r7, #7]
 80139b0:	1e5a      	subs	r2, r3, #1
 80139b2:	4613      	mov	r3, r2
 80139b4:	005b      	lsls	r3, r3, #1
 80139b6:	4413      	add	r3, r2
 80139b8:	009b      	lsls	r3, r3, #2
 80139ba:	4413      	add	r3, r2
 80139bc:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80139be:	2300      	movs	r3, #0
 80139c0:	82fb      	strh	r3, [r7, #22]
 80139c2:	2300      	movs	r3, #0
 80139c4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80139c6:	8afb      	ldrh	r3, [r7, #22]
 80139c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80139cc:	4293      	cmp	r3, r2
 80139ce:	d007      	beq.n	80139e0 <put_lfn+0x6c>
 80139d0:	69fb      	ldr	r3, [r7, #28]
 80139d2:	1c5a      	adds	r2, r3, #1
 80139d4:	61fa      	str	r2, [r7, #28]
 80139d6:	005b      	lsls	r3, r3, #1
 80139d8:	68fa      	ldr	r2, [r7, #12]
 80139da:	4413      	add	r3, r2
 80139dc:	881b      	ldrh	r3, [r3, #0]
 80139de:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80139e0:	4a17      	ldr	r2, [pc, #92]	@ (8013a40 <put_lfn+0xcc>)
 80139e2:	69bb      	ldr	r3, [r7, #24]
 80139e4:	4413      	add	r3, r2
 80139e6:	781b      	ldrb	r3, [r3, #0]
 80139e8:	461a      	mov	r2, r3
 80139ea:	68bb      	ldr	r3, [r7, #8]
 80139ec:	4413      	add	r3, r2
 80139ee:	8afa      	ldrh	r2, [r7, #22]
 80139f0:	4611      	mov	r1, r2
 80139f2:	4618      	mov	r0, r3
 80139f4:	f7fe ff14 	bl	8012820 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80139f8:	8afb      	ldrh	r3, [r7, #22]
 80139fa:	2b00      	cmp	r3, #0
 80139fc:	d102      	bne.n	8013a04 <put_lfn+0x90>
 80139fe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8013a02:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8013a04:	69bb      	ldr	r3, [r7, #24]
 8013a06:	3301      	adds	r3, #1
 8013a08:	61bb      	str	r3, [r7, #24]
 8013a0a:	69bb      	ldr	r3, [r7, #24]
 8013a0c:	2b0c      	cmp	r3, #12
 8013a0e:	d9da      	bls.n	80139c6 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8013a10:	8afb      	ldrh	r3, [r7, #22]
 8013a12:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8013a16:	4293      	cmp	r3, r2
 8013a18:	d006      	beq.n	8013a28 <put_lfn+0xb4>
 8013a1a:	69fb      	ldr	r3, [r7, #28]
 8013a1c:	005b      	lsls	r3, r3, #1
 8013a1e:	68fa      	ldr	r2, [r7, #12]
 8013a20:	4413      	add	r3, r2
 8013a22:	881b      	ldrh	r3, [r3, #0]
 8013a24:	2b00      	cmp	r3, #0
 8013a26:	d103      	bne.n	8013a30 <put_lfn+0xbc>
 8013a28:	79fb      	ldrb	r3, [r7, #7]
 8013a2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013a2e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8013a30:	68bb      	ldr	r3, [r7, #8]
 8013a32:	79fa      	ldrb	r2, [r7, #7]
 8013a34:	701a      	strb	r2, [r3, #0]
}
 8013a36:	bf00      	nop
 8013a38:	3720      	adds	r7, #32
 8013a3a:	46bd      	mov	sp, r7
 8013a3c:	bd80      	pop	{r7, pc}
 8013a3e:	bf00      	nop
 8013a40:	0801adac 	.word	0x0801adac

08013a44 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8013a44:	b580      	push	{r7, lr}
 8013a46:	b08c      	sub	sp, #48	@ 0x30
 8013a48:	af00      	add	r7, sp, #0
 8013a4a:	60f8      	str	r0, [r7, #12]
 8013a4c:	60b9      	str	r1, [r7, #8]
 8013a4e:	607a      	str	r2, [r7, #4]
 8013a50:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8013a52:	220b      	movs	r2, #11
 8013a54:	68b9      	ldr	r1, [r7, #8]
 8013a56:	68f8      	ldr	r0, [r7, #12]
 8013a58:	f7fe ff29 	bl	80128ae <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8013a5c:	683b      	ldr	r3, [r7, #0]
 8013a5e:	2b05      	cmp	r3, #5
 8013a60:	d92b      	bls.n	8013aba <gen_numname+0x76>
		sr = seq;
 8013a62:	683b      	ldr	r3, [r7, #0]
 8013a64:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8013a66:	e022      	b.n	8013aae <gen_numname+0x6a>
			wc = *lfn++;
 8013a68:	687b      	ldr	r3, [r7, #4]
 8013a6a:	1c9a      	adds	r2, r3, #2
 8013a6c:	607a      	str	r2, [r7, #4]
 8013a6e:	881b      	ldrh	r3, [r3, #0]
 8013a70:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8013a72:	2300      	movs	r3, #0
 8013a74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8013a76:	e017      	b.n	8013aa8 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8013a78:	69fb      	ldr	r3, [r7, #28]
 8013a7a:	005a      	lsls	r2, r3, #1
 8013a7c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013a7e:	f003 0301 	and.w	r3, r3, #1
 8013a82:	4413      	add	r3, r2
 8013a84:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8013a86:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013a88:	085b      	lsrs	r3, r3, #1
 8013a8a:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8013a8c:	69fb      	ldr	r3, [r7, #28]
 8013a8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8013a92:	2b00      	cmp	r3, #0
 8013a94:	d005      	beq.n	8013aa2 <gen_numname+0x5e>
 8013a96:	69fb      	ldr	r3, [r7, #28]
 8013a98:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8013a9c:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8013aa0:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8013aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013aa4:	3301      	adds	r3, #1
 8013aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8013aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013aaa:	2b0f      	cmp	r3, #15
 8013aac:	d9e4      	bls.n	8013a78 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8013aae:	687b      	ldr	r3, [r7, #4]
 8013ab0:	881b      	ldrh	r3, [r3, #0]
 8013ab2:	2b00      	cmp	r3, #0
 8013ab4:	d1d8      	bne.n	8013a68 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8013ab6:	69fb      	ldr	r3, [r7, #28]
 8013ab8:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8013aba:	2307      	movs	r3, #7
 8013abc:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8013abe:	683b      	ldr	r3, [r7, #0]
 8013ac0:	b2db      	uxtb	r3, r3
 8013ac2:	f003 030f 	and.w	r3, r3, #15
 8013ac6:	b2db      	uxtb	r3, r3
 8013ac8:	3330      	adds	r3, #48	@ 0x30
 8013aca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8013ace:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013ad2:	2b39      	cmp	r3, #57	@ 0x39
 8013ad4:	d904      	bls.n	8013ae0 <gen_numname+0x9c>
 8013ad6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013ada:	3307      	adds	r3, #7
 8013adc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8013ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013ae2:	1e5a      	subs	r2, r3, #1
 8013ae4:	62ba      	str	r2, [r7, #40]	@ 0x28
 8013ae6:	3330      	adds	r3, #48	@ 0x30
 8013ae8:	443b      	add	r3, r7
 8013aea:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8013aee:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8013af2:	683b      	ldr	r3, [r7, #0]
 8013af4:	091b      	lsrs	r3, r3, #4
 8013af6:	603b      	str	r3, [r7, #0]
	} while (seq);
 8013af8:	683b      	ldr	r3, [r7, #0]
 8013afa:	2b00      	cmp	r3, #0
 8013afc:	d1df      	bne.n	8013abe <gen_numname+0x7a>
	ns[i] = '~';
 8013afe:	f107 0214 	add.w	r2, r7, #20
 8013b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b04:	4413      	add	r3, r2
 8013b06:	227e      	movs	r2, #126	@ 0x7e
 8013b08:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8013b0a:	2300      	movs	r3, #0
 8013b0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8013b0e:	e002      	b.n	8013b16 <gen_numname+0xd2>
 8013b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b12:	3301      	adds	r3, #1
 8013b14:	627b      	str	r3, [r7, #36]	@ 0x24
 8013b16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b1a:	429a      	cmp	r2, r3
 8013b1c:	d205      	bcs.n	8013b2a <gen_numname+0xe6>
 8013b1e:	68fa      	ldr	r2, [r7, #12]
 8013b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b22:	4413      	add	r3, r2
 8013b24:	781b      	ldrb	r3, [r3, #0]
 8013b26:	2b20      	cmp	r3, #32
 8013b28:	d1f2      	bne.n	8013b10 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8013b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b2c:	2b07      	cmp	r3, #7
 8013b2e:	d807      	bhi.n	8013b40 <gen_numname+0xfc>
 8013b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b32:	1c5a      	adds	r2, r3, #1
 8013b34:	62ba      	str	r2, [r7, #40]	@ 0x28
 8013b36:	3330      	adds	r3, #48	@ 0x30
 8013b38:	443b      	add	r3, r7
 8013b3a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8013b3e:	e000      	b.n	8013b42 <gen_numname+0xfe>
 8013b40:	2120      	movs	r1, #32
 8013b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b44:	1c5a      	adds	r2, r3, #1
 8013b46:	627a      	str	r2, [r7, #36]	@ 0x24
 8013b48:	68fa      	ldr	r2, [r7, #12]
 8013b4a:	4413      	add	r3, r2
 8013b4c:	460a      	mov	r2, r1
 8013b4e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8013b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b52:	2b07      	cmp	r3, #7
 8013b54:	d9e9      	bls.n	8013b2a <gen_numname+0xe6>
}
 8013b56:	bf00      	nop
 8013b58:	bf00      	nop
 8013b5a:	3730      	adds	r7, #48	@ 0x30
 8013b5c:	46bd      	mov	sp, r7
 8013b5e:	bd80      	pop	{r7, pc}

08013b60 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8013b60:	b480      	push	{r7}
 8013b62:	b085      	sub	sp, #20
 8013b64:	af00      	add	r7, sp, #0
 8013b66:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8013b68:	2300      	movs	r3, #0
 8013b6a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8013b6c:	230b      	movs	r3, #11
 8013b6e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8013b70:	7bfb      	ldrb	r3, [r7, #15]
 8013b72:	b2da      	uxtb	r2, r3
 8013b74:	0852      	lsrs	r2, r2, #1
 8013b76:	01db      	lsls	r3, r3, #7
 8013b78:	4313      	orrs	r3, r2
 8013b7a:	b2da      	uxtb	r2, r3
 8013b7c:	687b      	ldr	r3, [r7, #4]
 8013b7e:	1c59      	adds	r1, r3, #1
 8013b80:	6079      	str	r1, [r7, #4]
 8013b82:	781b      	ldrb	r3, [r3, #0]
 8013b84:	4413      	add	r3, r2
 8013b86:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8013b88:	68bb      	ldr	r3, [r7, #8]
 8013b8a:	3b01      	subs	r3, #1
 8013b8c:	60bb      	str	r3, [r7, #8]
 8013b8e:	68bb      	ldr	r3, [r7, #8]
 8013b90:	2b00      	cmp	r3, #0
 8013b92:	d1ed      	bne.n	8013b70 <sum_sfn+0x10>
	return sum;
 8013b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8013b96:	4618      	mov	r0, r3
 8013b98:	3714      	adds	r7, #20
 8013b9a:	46bd      	mov	sp, r7
 8013b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ba0:	4770      	bx	lr

08013ba2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8013ba2:	b580      	push	{r7, lr}
 8013ba4:	b086      	sub	sp, #24
 8013ba6:	af00      	add	r7, sp, #0
 8013ba8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8013baa:	687b      	ldr	r3, [r7, #4]
 8013bac:	681b      	ldr	r3, [r3, #0]
 8013bae:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8013bb0:	2100      	movs	r1, #0
 8013bb2:	6878      	ldr	r0, [r7, #4]
 8013bb4:	f7ff fc89 	bl	80134ca <dir_sdi>
 8013bb8:	4603      	mov	r3, r0
 8013bba:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8013bbc:	7dfb      	ldrb	r3, [r7, #23]
 8013bbe:	2b00      	cmp	r3, #0
 8013bc0:	d001      	beq.n	8013bc6 <dir_find+0x24>
 8013bc2:	7dfb      	ldrb	r3, [r7, #23]
 8013bc4:	e0a9      	b.n	8013d1a <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8013bc6:	23ff      	movs	r3, #255	@ 0xff
 8013bc8:	753b      	strb	r3, [r7, #20]
 8013bca:	7d3b      	ldrb	r3, [r7, #20]
 8013bcc:	757b      	strb	r3, [r7, #21]
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8013bd4:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	69db      	ldr	r3, [r3, #28]
 8013bda:	4619      	mov	r1, r3
 8013bdc:	6938      	ldr	r0, [r7, #16]
 8013bde:	f7ff f895 	bl	8012d0c <move_window>
 8013be2:	4603      	mov	r3, r0
 8013be4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8013be6:	7dfb      	ldrb	r3, [r7, #23]
 8013be8:	2b00      	cmp	r3, #0
 8013bea:	f040 8090 	bne.w	8013d0e <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8013bee:	687b      	ldr	r3, [r7, #4]
 8013bf0:	6a1b      	ldr	r3, [r3, #32]
 8013bf2:	781b      	ldrb	r3, [r3, #0]
 8013bf4:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8013bf6:	7dbb      	ldrb	r3, [r7, #22]
 8013bf8:	2b00      	cmp	r3, #0
 8013bfa:	d102      	bne.n	8013c02 <dir_find+0x60>
 8013bfc:	2304      	movs	r3, #4
 8013bfe:	75fb      	strb	r3, [r7, #23]
 8013c00:	e08a      	b.n	8013d18 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8013c02:	687b      	ldr	r3, [r7, #4]
 8013c04:	6a1b      	ldr	r3, [r3, #32]
 8013c06:	330b      	adds	r3, #11
 8013c08:	781b      	ldrb	r3, [r3, #0]
 8013c0a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8013c0e:	73fb      	strb	r3, [r7, #15]
 8013c10:	687b      	ldr	r3, [r7, #4]
 8013c12:	7bfa      	ldrb	r2, [r7, #15]
 8013c14:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8013c16:	7dbb      	ldrb	r3, [r7, #22]
 8013c18:	2be5      	cmp	r3, #229	@ 0xe5
 8013c1a:	d007      	beq.n	8013c2c <dir_find+0x8a>
 8013c1c:	7bfb      	ldrb	r3, [r7, #15]
 8013c1e:	f003 0308 	and.w	r3, r3, #8
 8013c22:	2b00      	cmp	r3, #0
 8013c24:	d009      	beq.n	8013c3a <dir_find+0x98>
 8013c26:	7bfb      	ldrb	r3, [r7, #15]
 8013c28:	2b0f      	cmp	r3, #15
 8013c2a:	d006      	beq.n	8013c3a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8013c2c:	23ff      	movs	r3, #255	@ 0xff
 8013c2e:	757b      	strb	r3, [r7, #21]
 8013c30:	687b      	ldr	r3, [r7, #4]
 8013c32:	f04f 32ff 	mov.w	r2, #4294967295
 8013c36:	631a      	str	r2, [r3, #48]	@ 0x30
 8013c38:	e05e      	b.n	8013cf8 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8013c3a:	7bfb      	ldrb	r3, [r7, #15]
 8013c3c:	2b0f      	cmp	r3, #15
 8013c3e:	d136      	bne.n	8013cae <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8013c40:	687b      	ldr	r3, [r7, #4]
 8013c42:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8013c46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013c4a:	2b00      	cmp	r3, #0
 8013c4c:	d154      	bne.n	8013cf8 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8013c4e:	7dbb      	ldrb	r3, [r7, #22]
 8013c50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	d00d      	beq.n	8013c74 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8013c58:	687b      	ldr	r3, [r7, #4]
 8013c5a:	6a1b      	ldr	r3, [r3, #32]
 8013c5c:	7b5b      	ldrb	r3, [r3, #13]
 8013c5e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8013c60:	7dbb      	ldrb	r3, [r7, #22]
 8013c62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013c66:	75bb      	strb	r3, [r7, #22]
 8013c68:	7dbb      	ldrb	r3, [r7, #22]
 8013c6a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8013c6c:	687b      	ldr	r3, [r7, #4]
 8013c6e:	695a      	ldr	r2, [r3, #20]
 8013c70:	687b      	ldr	r3, [r7, #4]
 8013c72:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8013c74:	7dba      	ldrb	r2, [r7, #22]
 8013c76:	7d7b      	ldrb	r3, [r7, #21]
 8013c78:	429a      	cmp	r2, r3
 8013c7a:	d115      	bne.n	8013ca8 <dir_find+0x106>
 8013c7c:	687b      	ldr	r3, [r7, #4]
 8013c7e:	6a1b      	ldr	r3, [r3, #32]
 8013c80:	330d      	adds	r3, #13
 8013c82:	781b      	ldrb	r3, [r3, #0]
 8013c84:	7d3a      	ldrb	r2, [r7, #20]
 8013c86:	429a      	cmp	r2, r3
 8013c88:	d10e      	bne.n	8013ca8 <dir_find+0x106>
 8013c8a:	693b      	ldr	r3, [r7, #16]
 8013c8c:	691a      	ldr	r2, [r3, #16]
 8013c8e:	687b      	ldr	r3, [r7, #4]
 8013c90:	6a1b      	ldr	r3, [r3, #32]
 8013c92:	4619      	mov	r1, r3
 8013c94:	4610      	mov	r0, r2
 8013c96:	f7ff fdfd 	bl	8013894 <cmp_lfn>
 8013c9a:	4603      	mov	r3, r0
 8013c9c:	2b00      	cmp	r3, #0
 8013c9e:	d003      	beq.n	8013ca8 <dir_find+0x106>
 8013ca0:	7d7b      	ldrb	r3, [r7, #21]
 8013ca2:	3b01      	subs	r3, #1
 8013ca4:	b2db      	uxtb	r3, r3
 8013ca6:	e000      	b.n	8013caa <dir_find+0x108>
 8013ca8:	23ff      	movs	r3, #255	@ 0xff
 8013caa:	757b      	strb	r3, [r7, #21]
 8013cac:	e024      	b.n	8013cf8 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8013cae:	7d7b      	ldrb	r3, [r7, #21]
 8013cb0:	2b00      	cmp	r3, #0
 8013cb2:	d109      	bne.n	8013cc8 <dir_find+0x126>
 8013cb4:	687b      	ldr	r3, [r7, #4]
 8013cb6:	6a1b      	ldr	r3, [r3, #32]
 8013cb8:	4618      	mov	r0, r3
 8013cba:	f7ff ff51 	bl	8013b60 <sum_sfn>
 8013cbe:	4603      	mov	r3, r0
 8013cc0:	461a      	mov	r2, r3
 8013cc2:	7d3b      	ldrb	r3, [r7, #20]
 8013cc4:	4293      	cmp	r3, r2
 8013cc6:	d024      	beq.n	8013d12 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8013cc8:	687b      	ldr	r3, [r7, #4]
 8013cca:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8013cce:	f003 0301 	and.w	r3, r3, #1
 8013cd2:	2b00      	cmp	r3, #0
 8013cd4:	d10a      	bne.n	8013cec <dir_find+0x14a>
 8013cd6:	687b      	ldr	r3, [r7, #4]
 8013cd8:	6a18      	ldr	r0, [r3, #32]
 8013cda:	687b      	ldr	r3, [r7, #4]
 8013cdc:	3324      	adds	r3, #36	@ 0x24
 8013cde:	220b      	movs	r2, #11
 8013ce0:	4619      	mov	r1, r3
 8013ce2:	f7fe fe20 	bl	8012926 <mem_cmp>
 8013ce6:	4603      	mov	r3, r0
 8013ce8:	2b00      	cmp	r3, #0
 8013cea:	d014      	beq.n	8013d16 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8013cec:	23ff      	movs	r3, #255	@ 0xff
 8013cee:	757b      	strb	r3, [r7, #21]
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	f04f 32ff 	mov.w	r2, #4294967295
 8013cf6:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8013cf8:	2100      	movs	r1, #0
 8013cfa:	6878      	ldr	r0, [r7, #4]
 8013cfc:	f7ff fc6e 	bl	80135dc <dir_next>
 8013d00:	4603      	mov	r3, r0
 8013d02:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8013d04:	7dfb      	ldrb	r3, [r7, #23]
 8013d06:	2b00      	cmp	r3, #0
 8013d08:	f43f af65 	beq.w	8013bd6 <dir_find+0x34>
 8013d0c:	e004      	b.n	8013d18 <dir_find+0x176>
		if (res != FR_OK) break;
 8013d0e:	bf00      	nop
 8013d10:	e002      	b.n	8013d18 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8013d12:	bf00      	nop
 8013d14:	e000      	b.n	8013d18 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8013d16:	bf00      	nop

	return res;
 8013d18:	7dfb      	ldrb	r3, [r7, #23]
}
 8013d1a:	4618      	mov	r0, r3
 8013d1c:	3718      	adds	r7, #24
 8013d1e:	46bd      	mov	sp, r7
 8013d20:	bd80      	pop	{r7, pc}
	...

08013d24 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8013d24:	b580      	push	{r7, lr}
 8013d26:	b08c      	sub	sp, #48	@ 0x30
 8013d28:	af00      	add	r7, sp, #0
 8013d2a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8013d2c:	687b      	ldr	r3, [r7, #4]
 8013d2e:	681b      	ldr	r3, [r3, #0]
 8013d30:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8013d32:	687b      	ldr	r3, [r7, #4]
 8013d34:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8013d38:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8013d3c:	2b00      	cmp	r3, #0
 8013d3e:	d001      	beq.n	8013d44 <dir_register+0x20>
 8013d40:	2306      	movs	r3, #6
 8013d42:	e0e0      	b.n	8013f06 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8013d44:	2300      	movs	r3, #0
 8013d46:	627b      	str	r3, [r7, #36]	@ 0x24
 8013d48:	e002      	b.n	8013d50 <dir_register+0x2c>
 8013d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d4c:	3301      	adds	r3, #1
 8013d4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8013d50:	69fb      	ldr	r3, [r7, #28]
 8013d52:	691a      	ldr	r2, [r3, #16]
 8013d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d56:	005b      	lsls	r3, r3, #1
 8013d58:	4413      	add	r3, r2
 8013d5a:	881b      	ldrh	r3, [r3, #0]
 8013d5c:	2b00      	cmp	r3, #0
 8013d5e:	d1f4      	bne.n	8013d4a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8013d60:	687b      	ldr	r3, [r7, #4]
 8013d62:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8013d66:	f107 030c 	add.w	r3, r7, #12
 8013d6a:	220c      	movs	r2, #12
 8013d6c:	4618      	mov	r0, r3
 8013d6e:	f7fe fd9e 	bl	80128ae <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8013d72:	7dfb      	ldrb	r3, [r7, #23]
 8013d74:	f003 0301 	and.w	r3, r3, #1
 8013d78:	2b00      	cmp	r3, #0
 8013d7a:	d032      	beq.n	8013de2 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8013d7c:	687b      	ldr	r3, [r7, #4]
 8013d7e:	2240      	movs	r2, #64	@ 0x40
 8013d80:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8013d84:	2301      	movs	r3, #1
 8013d86:	62bb      	str	r3, [r7, #40]	@ 0x28
 8013d88:	e016      	b.n	8013db8 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8013d8a:	687b      	ldr	r3, [r7, #4]
 8013d8c:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8013d90:	69fb      	ldr	r3, [r7, #28]
 8013d92:	691a      	ldr	r2, [r3, #16]
 8013d94:	f107 010c 	add.w	r1, r7, #12
 8013d98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013d9a:	f7ff fe53 	bl	8013a44 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8013d9e:	6878      	ldr	r0, [r7, #4]
 8013da0:	f7ff feff 	bl	8013ba2 <dir_find>
 8013da4:	4603      	mov	r3, r0
 8013da6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8013daa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013dae:	2b00      	cmp	r3, #0
 8013db0:	d106      	bne.n	8013dc0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8013db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013db4:	3301      	adds	r3, #1
 8013db6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8013db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013dba:	2b63      	cmp	r3, #99	@ 0x63
 8013dbc:	d9e5      	bls.n	8013d8a <dir_register+0x66>
 8013dbe:	e000      	b.n	8013dc2 <dir_register+0x9e>
			if (res != FR_OK) break;
 8013dc0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8013dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013dc4:	2b64      	cmp	r3, #100	@ 0x64
 8013dc6:	d101      	bne.n	8013dcc <dir_register+0xa8>
 8013dc8:	2307      	movs	r3, #7
 8013dca:	e09c      	b.n	8013f06 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8013dcc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013dd0:	2b04      	cmp	r3, #4
 8013dd2:	d002      	beq.n	8013dda <dir_register+0xb6>
 8013dd4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013dd8:	e095      	b.n	8013f06 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8013dda:	7dfa      	ldrb	r2, [r7, #23]
 8013ddc:	687b      	ldr	r3, [r7, #4]
 8013dde:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8013de2:	7dfb      	ldrb	r3, [r7, #23]
 8013de4:	f003 0302 	and.w	r3, r3, #2
 8013de8:	2b00      	cmp	r3, #0
 8013dea:	d007      	beq.n	8013dfc <dir_register+0xd8>
 8013dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013dee:	330c      	adds	r3, #12
 8013df0:	4a47      	ldr	r2, [pc, #284]	@ (8013f10 <dir_register+0x1ec>)
 8013df2:	fba2 2303 	umull	r2, r3, r2, r3
 8013df6:	089b      	lsrs	r3, r3, #2
 8013df8:	3301      	adds	r3, #1
 8013dfa:	e000      	b.n	8013dfe <dir_register+0xda>
 8013dfc:	2301      	movs	r3, #1
 8013dfe:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8013e00:	6a39      	ldr	r1, [r7, #32]
 8013e02:	6878      	ldr	r0, [r7, #4]
 8013e04:	f7ff fcc0 	bl	8013788 <dir_alloc>
 8013e08:	4603      	mov	r3, r0
 8013e0a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8013e0e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013e12:	2b00      	cmp	r3, #0
 8013e14:	d148      	bne.n	8013ea8 <dir_register+0x184>
 8013e16:	6a3b      	ldr	r3, [r7, #32]
 8013e18:	3b01      	subs	r3, #1
 8013e1a:	623b      	str	r3, [r7, #32]
 8013e1c:	6a3b      	ldr	r3, [r7, #32]
 8013e1e:	2b00      	cmp	r3, #0
 8013e20:	d042      	beq.n	8013ea8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8013e22:	687b      	ldr	r3, [r7, #4]
 8013e24:	695a      	ldr	r2, [r3, #20]
 8013e26:	6a3b      	ldr	r3, [r7, #32]
 8013e28:	015b      	lsls	r3, r3, #5
 8013e2a:	1ad3      	subs	r3, r2, r3
 8013e2c:	4619      	mov	r1, r3
 8013e2e:	6878      	ldr	r0, [r7, #4]
 8013e30:	f7ff fb4b 	bl	80134ca <dir_sdi>
 8013e34:	4603      	mov	r3, r0
 8013e36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8013e3a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013e3e:	2b00      	cmp	r3, #0
 8013e40:	d132      	bne.n	8013ea8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8013e42:	687b      	ldr	r3, [r7, #4]
 8013e44:	3324      	adds	r3, #36	@ 0x24
 8013e46:	4618      	mov	r0, r3
 8013e48:	f7ff fe8a 	bl	8013b60 <sum_sfn>
 8013e4c:	4603      	mov	r3, r0
 8013e4e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8013e50:	687b      	ldr	r3, [r7, #4]
 8013e52:	69db      	ldr	r3, [r3, #28]
 8013e54:	4619      	mov	r1, r3
 8013e56:	69f8      	ldr	r0, [r7, #28]
 8013e58:	f7fe ff58 	bl	8012d0c <move_window>
 8013e5c:	4603      	mov	r3, r0
 8013e5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8013e62:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013e66:	2b00      	cmp	r3, #0
 8013e68:	d11d      	bne.n	8013ea6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8013e6a:	69fb      	ldr	r3, [r7, #28]
 8013e6c:	6918      	ldr	r0, [r3, #16]
 8013e6e:	687b      	ldr	r3, [r7, #4]
 8013e70:	6a19      	ldr	r1, [r3, #32]
 8013e72:	6a3b      	ldr	r3, [r7, #32]
 8013e74:	b2da      	uxtb	r2, r3
 8013e76:	7efb      	ldrb	r3, [r7, #27]
 8013e78:	f7ff fd7c 	bl	8013974 <put_lfn>
				fs->wflag = 1;
 8013e7c:	69fb      	ldr	r3, [r7, #28]
 8013e7e:	2201      	movs	r2, #1
 8013e80:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8013e82:	2100      	movs	r1, #0
 8013e84:	6878      	ldr	r0, [r7, #4]
 8013e86:	f7ff fba9 	bl	80135dc <dir_next>
 8013e8a:	4603      	mov	r3, r0
 8013e8c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8013e90:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013e94:	2b00      	cmp	r3, #0
 8013e96:	d107      	bne.n	8013ea8 <dir_register+0x184>
 8013e98:	6a3b      	ldr	r3, [r7, #32]
 8013e9a:	3b01      	subs	r3, #1
 8013e9c:	623b      	str	r3, [r7, #32]
 8013e9e:	6a3b      	ldr	r3, [r7, #32]
 8013ea0:	2b00      	cmp	r3, #0
 8013ea2:	d1d5      	bne.n	8013e50 <dir_register+0x12c>
 8013ea4:	e000      	b.n	8013ea8 <dir_register+0x184>
				if (res != FR_OK) break;
 8013ea6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8013ea8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013eac:	2b00      	cmp	r3, #0
 8013eae:	d128      	bne.n	8013f02 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8013eb0:	687b      	ldr	r3, [r7, #4]
 8013eb2:	69db      	ldr	r3, [r3, #28]
 8013eb4:	4619      	mov	r1, r3
 8013eb6:	69f8      	ldr	r0, [r7, #28]
 8013eb8:	f7fe ff28 	bl	8012d0c <move_window>
 8013ebc:	4603      	mov	r3, r0
 8013ebe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8013ec2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013ec6:	2b00      	cmp	r3, #0
 8013ec8:	d11b      	bne.n	8013f02 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8013eca:	687b      	ldr	r3, [r7, #4]
 8013ecc:	6a1b      	ldr	r3, [r3, #32]
 8013ece:	2220      	movs	r2, #32
 8013ed0:	2100      	movs	r1, #0
 8013ed2:	4618      	mov	r0, r3
 8013ed4:	f7fe fd0c 	bl	80128f0 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	6a18      	ldr	r0, [r3, #32]
 8013edc:	687b      	ldr	r3, [r7, #4]
 8013ede:	3324      	adds	r3, #36	@ 0x24
 8013ee0:	220b      	movs	r2, #11
 8013ee2:	4619      	mov	r1, r3
 8013ee4:	f7fe fce3 	bl	80128ae <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8013ee8:	687b      	ldr	r3, [r7, #4]
 8013eea:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8013eee:	687b      	ldr	r3, [r7, #4]
 8013ef0:	6a1b      	ldr	r3, [r3, #32]
 8013ef2:	330c      	adds	r3, #12
 8013ef4:	f002 0218 	and.w	r2, r2, #24
 8013ef8:	b2d2      	uxtb	r2, r2
 8013efa:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8013efc:	69fb      	ldr	r3, [r7, #28]
 8013efe:	2201      	movs	r2, #1
 8013f00:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8013f02:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8013f06:	4618      	mov	r0, r3
 8013f08:	3730      	adds	r7, #48	@ 0x30
 8013f0a:	46bd      	mov	sp, r7
 8013f0c:	bd80      	pop	{r7, pc}
 8013f0e:	bf00      	nop
 8013f10:	4ec4ec4f 	.word	0x4ec4ec4f

08013f14 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8013f14:	b580      	push	{r7, lr}
 8013f16:	b08a      	sub	sp, #40	@ 0x28
 8013f18:	af00      	add	r7, sp, #0
 8013f1a:	6078      	str	r0, [r7, #4]
 8013f1c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8013f1e:	683b      	ldr	r3, [r7, #0]
 8013f20:	681b      	ldr	r3, [r3, #0]
 8013f22:	613b      	str	r3, [r7, #16]
 8013f24:	687b      	ldr	r3, [r7, #4]
 8013f26:	681b      	ldr	r3, [r3, #0]
 8013f28:	691b      	ldr	r3, [r3, #16]
 8013f2a:	60fb      	str	r3, [r7, #12]
 8013f2c:	2300      	movs	r3, #0
 8013f2e:	617b      	str	r3, [r7, #20]
 8013f30:	697b      	ldr	r3, [r7, #20]
 8013f32:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8013f34:	69bb      	ldr	r3, [r7, #24]
 8013f36:	1c5a      	adds	r2, r3, #1
 8013f38:	61ba      	str	r2, [r7, #24]
 8013f3a:	693a      	ldr	r2, [r7, #16]
 8013f3c:	4413      	add	r3, r2
 8013f3e:	781b      	ldrb	r3, [r3, #0]
 8013f40:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8013f42:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013f44:	2b1f      	cmp	r3, #31
 8013f46:	d940      	bls.n	8013fca <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8013f48:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013f4a:	2b2f      	cmp	r3, #47	@ 0x2f
 8013f4c:	d006      	beq.n	8013f5c <create_name+0x48>
 8013f4e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013f50:	2b5c      	cmp	r3, #92	@ 0x5c
 8013f52:	d110      	bne.n	8013f76 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8013f54:	e002      	b.n	8013f5c <create_name+0x48>
 8013f56:	69bb      	ldr	r3, [r7, #24]
 8013f58:	3301      	adds	r3, #1
 8013f5a:	61bb      	str	r3, [r7, #24]
 8013f5c:	693a      	ldr	r2, [r7, #16]
 8013f5e:	69bb      	ldr	r3, [r7, #24]
 8013f60:	4413      	add	r3, r2
 8013f62:	781b      	ldrb	r3, [r3, #0]
 8013f64:	2b2f      	cmp	r3, #47	@ 0x2f
 8013f66:	d0f6      	beq.n	8013f56 <create_name+0x42>
 8013f68:	693a      	ldr	r2, [r7, #16]
 8013f6a:	69bb      	ldr	r3, [r7, #24]
 8013f6c:	4413      	add	r3, r2
 8013f6e:	781b      	ldrb	r3, [r3, #0]
 8013f70:	2b5c      	cmp	r3, #92	@ 0x5c
 8013f72:	d0f0      	beq.n	8013f56 <create_name+0x42>
			break;
 8013f74:	e02a      	b.n	8013fcc <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8013f76:	697b      	ldr	r3, [r7, #20]
 8013f78:	2bfe      	cmp	r3, #254	@ 0xfe
 8013f7a:	d901      	bls.n	8013f80 <create_name+0x6c>
 8013f7c:	2306      	movs	r3, #6
 8013f7e:	e17d      	b.n	801427c <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8013f80:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013f82:	b2db      	uxtb	r3, r3
 8013f84:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8013f86:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013f88:	2101      	movs	r1, #1
 8013f8a:	4618      	mov	r0, r3
 8013f8c:	f001 f9f6 	bl	801537c <ff_convert>
 8013f90:	4603      	mov	r3, r0
 8013f92:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8013f94:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013f96:	2b00      	cmp	r3, #0
 8013f98:	d101      	bne.n	8013f9e <create_name+0x8a>
 8013f9a:	2306      	movs	r3, #6
 8013f9c:	e16e      	b.n	801427c <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8013f9e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013fa0:	2b7f      	cmp	r3, #127	@ 0x7f
 8013fa2:	d809      	bhi.n	8013fb8 <create_name+0xa4>
 8013fa4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013fa6:	4619      	mov	r1, r3
 8013fa8:	488d      	ldr	r0, [pc, #564]	@ (80141e0 <create_name+0x2cc>)
 8013faa:	f7fe fce3 	bl	8012974 <chk_chr>
 8013fae:	4603      	mov	r3, r0
 8013fb0:	2b00      	cmp	r3, #0
 8013fb2:	d001      	beq.n	8013fb8 <create_name+0xa4>
 8013fb4:	2306      	movs	r3, #6
 8013fb6:	e161      	b.n	801427c <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8013fb8:	697b      	ldr	r3, [r7, #20]
 8013fba:	1c5a      	adds	r2, r3, #1
 8013fbc:	617a      	str	r2, [r7, #20]
 8013fbe:	005b      	lsls	r3, r3, #1
 8013fc0:	68fa      	ldr	r2, [r7, #12]
 8013fc2:	4413      	add	r3, r2
 8013fc4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8013fc6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8013fc8:	e7b4      	b.n	8013f34 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8013fca:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8013fcc:	693a      	ldr	r2, [r7, #16]
 8013fce:	69bb      	ldr	r3, [r7, #24]
 8013fd0:	441a      	add	r2, r3
 8013fd2:	683b      	ldr	r3, [r7, #0]
 8013fd4:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8013fd6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013fd8:	2b1f      	cmp	r3, #31
 8013fda:	d801      	bhi.n	8013fe0 <create_name+0xcc>
 8013fdc:	2304      	movs	r3, #4
 8013fde:	e000      	b.n	8013fe2 <create_name+0xce>
 8013fe0:	2300      	movs	r3, #0
 8013fe2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8013fe6:	e011      	b.n	801400c <create_name+0xf8>
		w = lfn[di - 1];
 8013fe8:	697b      	ldr	r3, [r7, #20]
 8013fea:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8013fee:	3b01      	subs	r3, #1
 8013ff0:	005b      	lsls	r3, r3, #1
 8013ff2:	68fa      	ldr	r2, [r7, #12]
 8013ff4:	4413      	add	r3, r2
 8013ff6:	881b      	ldrh	r3, [r3, #0]
 8013ff8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8013ffa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013ffc:	2b20      	cmp	r3, #32
 8013ffe:	d002      	beq.n	8014006 <create_name+0xf2>
 8014000:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014002:	2b2e      	cmp	r3, #46	@ 0x2e
 8014004:	d106      	bne.n	8014014 <create_name+0x100>
		di--;
 8014006:	697b      	ldr	r3, [r7, #20]
 8014008:	3b01      	subs	r3, #1
 801400a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 801400c:	697b      	ldr	r3, [r7, #20]
 801400e:	2b00      	cmp	r3, #0
 8014010:	d1ea      	bne.n	8013fe8 <create_name+0xd4>
 8014012:	e000      	b.n	8014016 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8014014:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8014016:	697b      	ldr	r3, [r7, #20]
 8014018:	005b      	lsls	r3, r3, #1
 801401a:	68fa      	ldr	r2, [r7, #12]
 801401c:	4413      	add	r3, r2
 801401e:	2200      	movs	r2, #0
 8014020:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8014022:	697b      	ldr	r3, [r7, #20]
 8014024:	2b00      	cmp	r3, #0
 8014026:	d101      	bne.n	801402c <create_name+0x118>
 8014028:	2306      	movs	r3, #6
 801402a:	e127      	b.n	801427c <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 801402c:	687b      	ldr	r3, [r7, #4]
 801402e:	3324      	adds	r3, #36	@ 0x24
 8014030:	220b      	movs	r2, #11
 8014032:	2120      	movs	r1, #32
 8014034:	4618      	mov	r0, r3
 8014036:	f7fe fc5b 	bl	80128f0 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 801403a:	2300      	movs	r3, #0
 801403c:	61bb      	str	r3, [r7, #24]
 801403e:	e002      	b.n	8014046 <create_name+0x132>
 8014040:	69bb      	ldr	r3, [r7, #24]
 8014042:	3301      	adds	r3, #1
 8014044:	61bb      	str	r3, [r7, #24]
 8014046:	69bb      	ldr	r3, [r7, #24]
 8014048:	005b      	lsls	r3, r3, #1
 801404a:	68fa      	ldr	r2, [r7, #12]
 801404c:	4413      	add	r3, r2
 801404e:	881b      	ldrh	r3, [r3, #0]
 8014050:	2b20      	cmp	r3, #32
 8014052:	d0f5      	beq.n	8014040 <create_name+0x12c>
 8014054:	69bb      	ldr	r3, [r7, #24]
 8014056:	005b      	lsls	r3, r3, #1
 8014058:	68fa      	ldr	r2, [r7, #12]
 801405a:	4413      	add	r3, r2
 801405c:	881b      	ldrh	r3, [r3, #0]
 801405e:	2b2e      	cmp	r3, #46	@ 0x2e
 8014060:	d0ee      	beq.n	8014040 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8014062:	69bb      	ldr	r3, [r7, #24]
 8014064:	2b00      	cmp	r3, #0
 8014066:	d009      	beq.n	801407c <create_name+0x168>
 8014068:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801406c:	f043 0303 	orr.w	r3, r3, #3
 8014070:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8014074:	e002      	b.n	801407c <create_name+0x168>
 8014076:	697b      	ldr	r3, [r7, #20]
 8014078:	3b01      	subs	r3, #1
 801407a:	617b      	str	r3, [r7, #20]
 801407c:	697b      	ldr	r3, [r7, #20]
 801407e:	2b00      	cmp	r3, #0
 8014080:	d009      	beq.n	8014096 <create_name+0x182>
 8014082:	697b      	ldr	r3, [r7, #20]
 8014084:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8014088:	3b01      	subs	r3, #1
 801408a:	005b      	lsls	r3, r3, #1
 801408c:	68fa      	ldr	r2, [r7, #12]
 801408e:	4413      	add	r3, r2
 8014090:	881b      	ldrh	r3, [r3, #0]
 8014092:	2b2e      	cmp	r3, #46	@ 0x2e
 8014094:	d1ef      	bne.n	8014076 <create_name+0x162>

	i = b = 0; ni = 8;
 8014096:	2300      	movs	r3, #0
 8014098:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801409c:	2300      	movs	r3, #0
 801409e:	623b      	str	r3, [r7, #32]
 80140a0:	2308      	movs	r3, #8
 80140a2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 80140a4:	69bb      	ldr	r3, [r7, #24]
 80140a6:	1c5a      	adds	r2, r3, #1
 80140a8:	61ba      	str	r2, [r7, #24]
 80140aa:	005b      	lsls	r3, r3, #1
 80140ac:	68fa      	ldr	r2, [r7, #12]
 80140ae:	4413      	add	r3, r2
 80140b0:	881b      	ldrh	r3, [r3, #0]
 80140b2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 80140b4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80140b6:	2b00      	cmp	r3, #0
 80140b8:	f000 8090 	beq.w	80141dc <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80140bc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80140be:	2b20      	cmp	r3, #32
 80140c0:	d006      	beq.n	80140d0 <create_name+0x1bc>
 80140c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80140c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80140c6:	d10a      	bne.n	80140de <create_name+0x1ca>
 80140c8:	69ba      	ldr	r2, [r7, #24]
 80140ca:	697b      	ldr	r3, [r7, #20]
 80140cc:	429a      	cmp	r2, r3
 80140ce:	d006      	beq.n	80140de <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 80140d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80140d4:	f043 0303 	orr.w	r3, r3, #3
 80140d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80140dc:	e07d      	b.n	80141da <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80140de:	6a3a      	ldr	r2, [r7, #32]
 80140e0:	69fb      	ldr	r3, [r7, #28]
 80140e2:	429a      	cmp	r2, r3
 80140e4:	d203      	bcs.n	80140ee <create_name+0x1da>
 80140e6:	69ba      	ldr	r2, [r7, #24]
 80140e8:	697b      	ldr	r3, [r7, #20]
 80140ea:	429a      	cmp	r2, r3
 80140ec:	d123      	bne.n	8014136 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 80140ee:	69fb      	ldr	r3, [r7, #28]
 80140f0:	2b0b      	cmp	r3, #11
 80140f2:	d106      	bne.n	8014102 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 80140f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80140f8:	f043 0303 	orr.w	r3, r3, #3
 80140fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014100:	e075      	b.n	80141ee <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8014102:	69ba      	ldr	r2, [r7, #24]
 8014104:	697b      	ldr	r3, [r7, #20]
 8014106:	429a      	cmp	r2, r3
 8014108:	d005      	beq.n	8014116 <create_name+0x202>
 801410a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801410e:	f043 0303 	orr.w	r3, r3, #3
 8014112:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8014116:	69ba      	ldr	r2, [r7, #24]
 8014118:	697b      	ldr	r3, [r7, #20]
 801411a:	429a      	cmp	r2, r3
 801411c:	d866      	bhi.n	80141ec <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 801411e:	697b      	ldr	r3, [r7, #20]
 8014120:	61bb      	str	r3, [r7, #24]
 8014122:	2308      	movs	r3, #8
 8014124:	623b      	str	r3, [r7, #32]
 8014126:	230b      	movs	r3, #11
 8014128:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 801412a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801412e:	009b      	lsls	r3, r3, #2
 8014130:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8014134:	e051      	b.n	80141da <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8014136:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014138:	2b7f      	cmp	r3, #127	@ 0x7f
 801413a:	d914      	bls.n	8014166 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 801413c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801413e:	2100      	movs	r1, #0
 8014140:	4618      	mov	r0, r3
 8014142:	f001 f91b 	bl	801537c <ff_convert>
 8014146:	4603      	mov	r3, r0
 8014148:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 801414a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801414c:	2b00      	cmp	r3, #0
 801414e:	d004      	beq.n	801415a <create_name+0x246>
 8014150:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014152:	3b80      	subs	r3, #128	@ 0x80
 8014154:	4a23      	ldr	r2, [pc, #140]	@ (80141e4 <create_name+0x2d0>)
 8014156:	5cd3      	ldrb	r3, [r2, r3]
 8014158:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 801415a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801415e:	f043 0302 	orr.w	r3, r3, #2
 8014162:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8014166:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014168:	2b00      	cmp	r3, #0
 801416a:	d007      	beq.n	801417c <create_name+0x268>
 801416c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801416e:	4619      	mov	r1, r3
 8014170:	481d      	ldr	r0, [pc, #116]	@ (80141e8 <create_name+0x2d4>)
 8014172:	f7fe fbff 	bl	8012974 <chk_chr>
 8014176:	4603      	mov	r3, r0
 8014178:	2b00      	cmp	r3, #0
 801417a:	d008      	beq.n	801418e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 801417c:	235f      	movs	r3, #95	@ 0x5f
 801417e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8014180:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014184:	f043 0303 	orr.w	r3, r3, #3
 8014188:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801418c:	e01b      	b.n	80141c6 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 801418e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014190:	2b40      	cmp	r3, #64	@ 0x40
 8014192:	d909      	bls.n	80141a8 <create_name+0x294>
 8014194:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014196:	2b5a      	cmp	r3, #90	@ 0x5a
 8014198:	d806      	bhi.n	80141a8 <create_name+0x294>
					b |= 2;
 801419a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801419e:	f043 0302 	orr.w	r3, r3, #2
 80141a2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80141a6:	e00e      	b.n	80141c6 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 80141a8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80141aa:	2b60      	cmp	r3, #96	@ 0x60
 80141ac:	d90b      	bls.n	80141c6 <create_name+0x2b2>
 80141ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80141b0:	2b7a      	cmp	r3, #122	@ 0x7a
 80141b2:	d808      	bhi.n	80141c6 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 80141b4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80141b8:	f043 0301 	orr.w	r3, r3, #1
 80141bc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80141c0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80141c2:	3b20      	subs	r3, #32
 80141c4:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 80141c6:	6a3b      	ldr	r3, [r7, #32]
 80141c8:	1c5a      	adds	r2, r3, #1
 80141ca:	623a      	str	r2, [r7, #32]
 80141cc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80141ce:	b2d1      	uxtb	r1, r2
 80141d0:	687a      	ldr	r2, [r7, #4]
 80141d2:	4413      	add	r3, r2
 80141d4:	460a      	mov	r2, r1
 80141d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 80141da:	e763      	b.n	80140a4 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 80141dc:	bf00      	nop
 80141de:	e006      	b.n	80141ee <create_name+0x2da>
 80141e0:	0801ac7c 	.word	0x0801ac7c
 80141e4:	0801ad2c 	.word	0x0801ad2c
 80141e8:	0801ac88 	.word	0x0801ac88
			if (si > di) break;			/* No extension */
 80141ec:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80141ee:	687b      	ldr	r3, [r7, #4]
 80141f0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80141f4:	2be5      	cmp	r3, #229	@ 0xe5
 80141f6:	d103      	bne.n	8014200 <create_name+0x2ec>
 80141f8:	687b      	ldr	r3, [r7, #4]
 80141fa:	2205      	movs	r2, #5
 80141fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8014200:	69fb      	ldr	r3, [r7, #28]
 8014202:	2b08      	cmp	r3, #8
 8014204:	d104      	bne.n	8014210 <create_name+0x2fc>
 8014206:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801420a:	009b      	lsls	r3, r3, #2
 801420c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8014210:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014214:	f003 030c 	and.w	r3, r3, #12
 8014218:	2b0c      	cmp	r3, #12
 801421a:	d005      	beq.n	8014228 <create_name+0x314>
 801421c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014220:	f003 0303 	and.w	r3, r3, #3
 8014224:	2b03      	cmp	r3, #3
 8014226:	d105      	bne.n	8014234 <create_name+0x320>
 8014228:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801422c:	f043 0302 	orr.w	r3, r3, #2
 8014230:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8014234:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014238:	f003 0302 	and.w	r3, r3, #2
 801423c:	2b00      	cmp	r3, #0
 801423e:	d117      	bne.n	8014270 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8014240:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014244:	f003 0303 	and.w	r3, r3, #3
 8014248:	2b01      	cmp	r3, #1
 801424a:	d105      	bne.n	8014258 <create_name+0x344>
 801424c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014250:	f043 0310 	orr.w	r3, r3, #16
 8014254:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8014258:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801425c:	f003 030c 	and.w	r3, r3, #12
 8014260:	2b04      	cmp	r3, #4
 8014262:	d105      	bne.n	8014270 <create_name+0x35c>
 8014264:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014268:	f043 0308 	orr.w	r3, r3, #8
 801426c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8014270:	687b      	ldr	r3, [r7, #4]
 8014272:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8014276:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 801427a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 801427c:	4618      	mov	r0, r3
 801427e:	3728      	adds	r7, #40	@ 0x28
 8014280:	46bd      	mov	sp, r7
 8014282:	bd80      	pop	{r7, pc}

08014284 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8014284:	b580      	push	{r7, lr}
 8014286:	b086      	sub	sp, #24
 8014288:	af00      	add	r7, sp, #0
 801428a:	6078      	str	r0, [r7, #4]
 801428c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 801428e:	687b      	ldr	r3, [r7, #4]
 8014290:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8014292:	693b      	ldr	r3, [r7, #16]
 8014294:	681b      	ldr	r3, [r3, #0]
 8014296:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8014298:	e002      	b.n	80142a0 <follow_path+0x1c>
 801429a:	683b      	ldr	r3, [r7, #0]
 801429c:	3301      	adds	r3, #1
 801429e:	603b      	str	r3, [r7, #0]
 80142a0:	683b      	ldr	r3, [r7, #0]
 80142a2:	781b      	ldrb	r3, [r3, #0]
 80142a4:	2b2f      	cmp	r3, #47	@ 0x2f
 80142a6:	d0f8      	beq.n	801429a <follow_path+0x16>
 80142a8:	683b      	ldr	r3, [r7, #0]
 80142aa:	781b      	ldrb	r3, [r3, #0]
 80142ac:	2b5c      	cmp	r3, #92	@ 0x5c
 80142ae:	d0f4      	beq.n	801429a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80142b0:	693b      	ldr	r3, [r7, #16]
 80142b2:	2200      	movs	r2, #0
 80142b4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80142b6:	683b      	ldr	r3, [r7, #0]
 80142b8:	781b      	ldrb	r3, [r3, #0]
 80142ba:	2b1f      	cmp	r3, #31
 80142bc:	d80a      	bhi.n	80142d4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80142be:	687b      	ldr	r3, [r7, #4]
 80142c0:	2280      	movs	r2, #128	@ 0x80
 80142c2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 80142c6:	2100      	movs	r1, #0
 80142c8:	6878      	ldr	r0, [r7, #4]
 80142ca:	f7ff f8fe 	bl	80134ca <dir_sdi>
 80142ce:	4603      	mov	r3, r0
 80142d0:	75fb      	strb	r3, [r7, #23]
 80142d2:	e048      	b.n	8014366 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80142d4:	463b      	mov	r3, r7
 80142d6:	4619      	mov	r1, r3
 80142d8:	6878      	ldr	r0, [r7, #4]
 80142da:	f7ff fe1b 	bl	8013f14 <create_name>
 80142de:	4603      	mov	r3, r0
 80142e0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80142e2:	7dfb      	ldrb	r3, [r7, #23]
 80142e4:	2b00      	cmp	r3, #0
 80142e6:	d139      	bne.n	801435c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 80142e8:	6878      	ldr	r0, [r7, #4]
 80142ea:	f7ff fc5a 	bl	8013ba2 <dir_find>
 80142ee:	4603      	mov	r3, r0
 80142f0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80142f2:	687b      	ldr	r3, [r7, #4]
 80142f4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80142f8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80142fa:	7dfb      	ldrb	r3, [r7, #23]
 80142fc:	2b00      	cmp	r3, #0
 80142fe:	d00a      	beq.n	8014316 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8014300:	7dfb      	ldrb	r3, [r7, #23]
 8014302:	2b04      	cmp	r3, #4
 8014304:	d12c      	bne.n	8014360 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8014306:	7afb      	ldrb	r3, [r7, #11]
 8014308:	f003 0304 	and.w	r3, r3, #4
 801430c:	2b00      	cmp	r3, #0
 801430e:	d127      	bne.n	8014360 <follow_path+0xdc>
 8014310:	2305      	movs	r3, #5
 8014312:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8014314:	e024      	b.n	8014360 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8014316:	7afb      	ldrb	r3, [r7, #11]
 8014318:	f003 0304 	and.w	r3, r3, #4
 801431c:	2b00      	cmp	r3, #0
 801431e:	d121      	bne.n	8014364 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8014320:	693b      	ldr	r3, [r7, #16]
 8014322:	799b      	ldrb	r3, [r3, #6]
 8014324:	f003 0310 	and.w	r3, r3, #16
 8014328:	2b00      	cmp	r3, #0
 801432a:	d102      	bne.n	8014332 <follow_path+0xae>
				res = FR_NO_PATH; break;
 801432c:	2305      	movs	r3, #5
 801432e:	75fb      	strb	r3, [r7, #23]
 8014330:	e019      	b.n	8014366 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8014332:	68fb      	ldr	r3, [r7, #12]
 8014334:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	695b      	ldr	r3, [r3, #20]
 801433c:	68fa      	ldr	r2, [r7, #12]
 801433e:	8992      	ldrh	r2, [r2, #12]
 8014340:	fbb3 f0f2 	udiv	r0, r3, r2
 8014344:	fb00 f202 	mul.w	r2, r0, r2
 8014348:	1a9b      	subs	r3, r3, r2
 801434a:	440b      	add	r3, r1
 801434c:	4619      	mov	r1, r3
 801434e:	68f8      	ldr	r0, [r7, #12]
 8014350:	f7ff fa61 	bl	8013816 <ld_clust>
 8014354:	4602      	mov	r2, r0
 8014356:	693b      	ldr	r3, [r7, #16]
 8014358:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801435a:	e7bb      	b.n	80142d4 <follow_path+0x50>
			if (res != FR_OK) break;
 801435c:	bf00      	nop
 801435e:	e002      	b.n	8014366 <follow_path+0xe2>
				break;
 8014360:	bf00      	nop
 8014362:	e000      	b.n	8014366 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8014364:	bf00      	nop
			}
		}
	}

	return res;
 8014366:	7dfb      	ldrb	r3, [r7, #23]
}
 8014368:	4618      	mov	r0, r3
 801436a:	3718      	adds	r7, #24
 801436c:	46bd      	mov	sp, r7
 801436e:	bd80      	pop	{r7, pc}

08014370 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8014370:	b480      	push	{r7}
 8014372:	b087      	sub	sp, #28
 8014374:	af00      	add	r7, sp, #0
 8014376:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8014378:	f04f 33ff 	mov.w	r3, #4294967295
 801437c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 801437e:	687b      	ldr	r3, [r7, #4]
 8014380:	681b      	ldr	r3, [r3, #0]
 8014382:	2b00      	cmp	r3, #0
 8014384:	d031      	beq.n	80143ea <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8014386:	687b      	ldr	r3, [r7, #4]
 8014388:	681b      	ldr	r3, [r3, #0]
 801438a:	617b      	str	r3, [r7, #20]
 801438c:	e002      	b.n	8014394 <get_ldnumber+0x24>
 801438e:	697b      	ldr	r3, [r7, #20]
 8014390:	3301      	adds	r3, #1
 8014392:	617b      	str	r3, [r7, #20]
 8014394:	697b      	ldr	r3, [r7, #20]
 8014396:	781b      	ldrb	r3, [r3, #0]
 8014398:	2b1f      	cmp	r3, #31
 801439a:	d903      	bls.n	80143a4 <get_ldnumber+0x34>
 801439c:	697b      	ldr	r3, [r7, #20]
 801439e:	781b      	ldrb	r3, [r3, #0]
 80143a0:	2b3a      	cmp	r3, #58	@ 0x3a
 80143a2:	d1f4      	bne.n	801438e <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80143a4:	697b      	ldr	r3, [r7, #20]
 80143a6:	781b      	ldrb	r3, [r3, #0]
 80143a8:	2b3a      	cmp	r3, #58	@ 0x3a
 80143aa:	d11c      	bne.n	80143e6 <get_ldnumber+0x76>
			tp = *path;
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	681b      	ldr	r3, [r3, #0]
 80143b0:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80143b2:	68fb      	ldr	r3, [r7, #12]
 80143b4:	1c5a      	adds	r2, r3, #1
 80143b6:	60fa      	str	r2, [r7, #12]
 80143b8:	781b      	ldrb	r3, [r3, #0]
 80143ba:	3b30      	subs	r3, #48	@ 0x30
 80143bc:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80143be:	68bb      	ldr	r3, [r7, #8]
 80143c0:	2b09      	cmp	r3, #9
 80143c2:	d80e      	bhi.n	80143e2 <get_ldnumber+0x72>
 80143c4:	68fa      	ldr	r2, [r7, #12]
 80143c6:	697b      	ldr	r3, [r7, #20]
 80143c8:	429a      	cmp	r2, r3
 80143ca:	d10a      	bne.n	80143e2 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80143cc:	68bb      	ldr	r3, [r7, #8]
 80143ce:	2b00      	cmp	r3, #0
 80143d0:	d107      	bne.n	80143e2 <get_ldnumber+0x72>
					vol = (int)i;
 80143d2:	68bb      	ldr	r3, [r7, #8]
 80143d4:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80143d6:	697b      	ldr	r3, [r7, #20]
 80143d8:	3301      	adds	r3, #1
 80143da:	617b      	str	r3, [r7, #20]
 80143dc:	687b      	ldr	r3, [r7, #4]
 80143de:	697a      	ldr	r2, [r7, #20]
 80143e0:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80143e2:	693b      	ldr	r3, [r7, #16]
 80143e4:	e002      	b.n	80143ec <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80143e6:	2300      	movs	r3, #0
 80143e8:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80143ea:	693b      	ldr	r3, [r7, #16]
}
 80143ec:	4618      	mov	r0, r3
 80143ee:	371c      	adds	r7, #28
 80143f0:	46bd      	mov	sp, r7
 80143f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143f6:	4770      	bx	lr

080143f8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80143f8:	b580      	push	{r7, lr}
 80143fa:	b082      	sub	sp, #8
 80143fc:	af00      	add	r7, sp, #0
 80143fe:	6078      	str	r0, [r7, #4]
 8014400:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8014402:	687b      	ldr	r3, [r7, #4]
 8014404:	2200      	movs	r2, #0
 8014406:	70da      	strb	r2, [r3, #3]
 8014408:	687b      	ldr	r3, [r7, #4]
 801440a:	f04f 32ff 	mov.w	r2, #4294967295
 801440e:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8014410:	6839      	ldr	r1, [r7, #0]
 8014412:	6878      	ldr	r0, [r7, #4]
 8014414:	f7fe fc7a 	bl	8012d0c <move_window>
 8014418:	4603      	mov	r3, r0
 801441a:	2b00      	cmp	r3, #0
 801441c:	d001      	beq.n	8014422 <check_fs+0x2a>
 801441e:	2304      	movs	r3, #4
 8014420:	e038      	b.n	8014494 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8014422:	687b      	ldr	r3, [r7, #4]
 8014424:	3338      	adds	r3, #56	@ 0x38
 8014426:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801442a:	4618      	mov	r0, r3
 801442c:	f7fe f9bc 	bl	80127a8 <ld_word>
 8014430:	4603      	mov	r3, r0
 8014432:	461a      	mov	r2, r3
 8014434:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8014438:	429a      	cmp	r2, r3
 801443a:	d001      	beq.n	8014440 <check_fs+0x48>
 801443c:	2303      	movs	r3, #3
 801443e:	e029      	b.n	8014494 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8014440:	687b      	ldr	r3, [r7, #4]
 8014442:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8014446:	2be9      	cmp	r3, #233	@ 0xe9
 8014448:	d009      	beq.n	801445e <check_fs+0x66>
 801444a:	687b      	ldr	r3, [r7, #4]
 801444c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8014450:	2beb      	cmp	r3, #235	@ 0xeb
 8014452:	d11e      	bne.n	8014492 <check_fs+0x9a>
 8014454:	687b      	ldr	r3, [r7, #4]
 8014456:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 801445a:	2b90      	cmp	r3, #144	@ 0x90
 801445c:	d119      	bne.n	8014492 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801445e:	687b      	ldr	r3, [r7, #4]
 8014460:	3338      	adds	r3, #56	@ 0x38
 8014462:	3336      	adds	r3, #54	@ 0x36
 8014464:	4618      	mov	r0, r3
 8014466:	f7fe f9b8 	bl	80127da <ld_dword>
 801446a:	4603      	mov	r3, r0
 801446c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8014470:	4a0a      	ldr	r2, [pc, #40]	@ (801449c <check_fs+0xa4>)
 8014472:	4293      	cmp	r3, r2
 8014474:	d101      	bne.n	801447a <check_fs+0x82>
 8014476:	2300      	movs	r3, #0
 8014478:	e00c      	b.n	8014494 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801447a:	687b      	ldr	r3, [r7, #4]
 801447c:	3338      	adds	r3, #56	@ 0x38
 801447e:	3352      	adds	r3, #82	@ 0x52
 8014480:	4618      	mov	r0, r3
 8014482:	f7fe f9aa 	bl	80127da <ld_dword>
 8014486:	4603      	mov	r3, r0
 8014488:	4a05      	ldr	r2, [pc, #20]	@ (80144a0 <check_fs+0xa8>)
 801448a:	4293      	cmp	r3, r2
 801448c:	d101      	bne.n	8014492 <check_fs+0x9a>
 801448e:	2300      	movs	r3, #0
 8014490:	e000      	b.n	8014494 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8014492:	2302      	movs	r3, #2
}
 8014494:	4618      	mov	r0, r3
 8014496:	3708      	adds	r7, #8
 8014498:	46bd      	mov	sp, r7
 801449a:	bd80      	pop	{r7, pc}
 801449c:	00544146 	.word	0x00544146
 80144a0:	33544146 	.word	0x33544146

080144a4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80144a4:	b580      	push	{r7, lr}
 80144a6:	b096      	sub	sp, #88	@ 0x58
 80144a8:	af00      	add	r7, sp, #0
 80144aa:	60f8      	str	r0, [r7, #12]
 80144ac:	60b9      	str	r1, [r7, #8]
 80144ae:	4613      	mov	r3, r2
 80144b0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80144b2:	68bb      	ldr	r3, [r7, #8]
 80144b4:	2200      	movs	r2, #0
 80144b6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80144b8:	68f8      	ldr	r0, [r7, #12]
 80144ba:	f7ff ff59 	bl	8014370 <get_ldnumber>
 80144be:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80144c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80144c2:	2b00      	cmp	r3, #0
 80144c4:	da01      	bge.n	80144ca <find_volume+0x26>
 80144c6:	230b      	movs	r3, #11
 80144c8:	e265      	b.n	8014996 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80144ca:	4a9f      	ldr	r2, [pc, #636]	@ (8014748 <find_volume+0x2a4>)
 80144cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80144ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80144d2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80144d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144d6:	2b00      	cmp	r3, #0
 80144d8:	d101      	bne.n	80144de <find_volume+0x3a>
 80144da:	230c      	movs	r3, #12
 80144dc:	e25b      	b.n	8014996 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80144de:	68bb      	ldr	r3, [r7, #8]
 80144e0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80144e2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80144e4:	79fb      	ldrb	r3, [r7, #7]
 80144e6:	f023 0301 	bic.w	r3, r3, #1
 80144ea:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80144ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144ee:	781b      	ldrb	r3, [r3, #0]
 80144f0:	2b00      	cmp	r3, #0
 80144f2:	d01a      	beq.n	801452a <find_volume+0x86>
		stat = disk_status(fs->drv);
 80144f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144f6:	785b      	ldrb	r3, [r3, #1]
 80144f8:	4618      	mov	r0, r3
 80144fa:	f7fe f8b5 	bl	8012668 <disk_status>
 80144fe:	4603      	mov	r3, r0
 8014500:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8014504:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8014508:	f003 0301 	and.w	r3, r3, #1
 801450c:	2b00      	cmp	r3, #0
 801450e:	d10c      	bne.n	801452a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8014510:	79fb      	ldrb	r3, [r7, #7]
 8014512:	2b00      	cmp	r3, #0
 8014514:	d007      	beq.n	8014526 <find_volume+0x82>
 8014516:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801451a:	f003 0304 	and.w	r3, r3, #4
 801451e:	2b00      	cmp	r3, #0
 8014520:	d001      	beq.n	8014526 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8014522:	230a      	movs	r3, #10
 8014524:	e237      	b.n	8014996 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8014526:	2300      	movs	r3, #0
 8014528:	e235      	b.n	8014996 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801452a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801452c:	2200      	movs	r2, #0
 801452e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8014530:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014532:	b2da      	uxtb	r2, r3
 8014534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014536:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8014538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801453a:	785b      	ldrb	r3, [r3, #1]
 801453c:	4618      	mov	r0, r3
 801453e:	f7fe f8ad 	bl	801269c <disk_initialize>
 8014542:	4603      	mov	r3, r0
 8014544:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8014548:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801454c:	f003 0301 	and.w	r3, r3, #1
 8014550:	2b00      	cmp	r3, #0
 8014552:	d001      	beq.n	8014558 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8014554:	2303      	movs	r3, #3
 8014556:	e21e      	b.n	8014996 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8014558:	79fb      	ldrb	r3, [r7, #7]
 801455a:	2b00      	cmp	r3, #0
 801455c:	d007      	beq.n	801456e <find_volume+0xca>
 801455e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8014562:	f003 0304 	and.w	r3, r3, #4
 8014566:	2b00      	cmp	r3, #0
 8014568:	d001      	beq.n	801456e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 801456a:	230a      	movs	r3, #10
 801456c:	e213      	b.n	8014996 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 801456e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014570:	7858      	ldrb	r0, [r3, #1]
 8014572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014574:	330c      	adds	r3, #12
 8014576:	461a      	mov	r2, r3
 8014578:	2102      	movs	r1, #2
 801457a:	f7fe f8f7 	bl	801276c <disk_ioctl>
 801457e:	4603      	mov	r3, r0
 8014580:	2b00      	cmp	r3, #0
 8014582:	d001      	beq.n	8014588 <find_volume+0xe4>
 8014584:	2301      	movs	r3, #1
 8014586:	e206      	b.n	8014996 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8014588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801458a:	899b      	ldrh	r3, [r3, #12]
 801458c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014590:	d80d      	bhi.n	80145ae <find_volume+0x10a>
 8014592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014594:	899b      	ldrh	r3, [r3, #12]
 8014596:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801459a:	d308      	bcc.n	80145ae <find_volume+0x10a>
 801459c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801459e:	899b      	ldrh	r3, [r3, #12]
 80145a0:	461a      	mov	r2, r3
 80145a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80145a4:	899b      	ldrh	r3, [r3, #12]
 80145a6:	3b01      	subs	r3, #1
 80145a8:	4013      	ands	r3, r2
 80145aa:	2b00      	cmp	r3, #0
 80145ac:	d001      	beq.n	80145b2 <find_volume+0x10e>
 80145ae:	2301      	movs	r3, #1
 80145b0:	e1f1      	b.n	8014996 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80145b2:	2300      	movs	r3, #0
 80145b4:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80145b6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80145b8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80145ba:	f7ff ff1d 	bl	80143f8 <check_fs>
 80145be:	4603      	mov	r3, r0
 80145c0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80145c4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80145c8:	2b02      	cmp	r3, #2
 80145ca:	d149      	bne.n	8014660 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80145cc:	2300      	movs	r3, #0
 80145ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80145d0:	e01e      	b.n	8014610 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80145d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80145d4:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80145d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80145da:	011b      	lsls	r3, r3, #4
 80145dc:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 80145e0:	4413      	add	r3, r2
 80145e2:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80145e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80145e6:	3304      	adds	r3, #4
 80145e8:	781b      	ldrb	r3, [r3, #0]
 80145ea:	2b00      	cmp	r3, #0
 80145ec:	d006      	beq.n	80145fc <find_volume+0x158>
 80145ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80145f0:	3308      	adds	r3, #8
 80145f2:	4618      	mov	r0, r3
 80145f4:	f7fe f8f1 	bl	80127da <ld_dword>
 80145f8:	4602      	mov	r2, r0
 80145fa:	e000      	b.n	80145fe <find_volume+0x15a>
 80145fc:	2200      	movs	r2, #0
 80145fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014600:	009b      	lsls	r3, r3, #2
 8014602:	3358      	adds	r3, #88	@ 0x58
 8014604:	443b      	add	r3, r7
 8014606:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801460a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801460c:	3301      	adds	r3, #1
 801460e:	643b      	str	r3, [r7, #64]	@ 0x40
 8014610:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014612:	2b03      	cmp	r3, #3
 8014614:	d9dd      	bls.n	80145d2 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8014616:	2300      	movs	r3, #0
 8014618:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 801461a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801461c:	2b00      	cmp	r3, #0
 801461e:	d002      	beq.n	8014626 <find_volume+0x182>
 8014620:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014622:	3b01      	subs	r3, #1
 8014624:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8014626:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014628:	009b      	lsls	r3, r3, #2
 801462a:	3358      	adds	r3, #88	@ 0x58
 801462c:	443b      	add	r3, r7
 801462e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8014632:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8014634:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014636:	2b00      	cmp	r3, #0
 8014638:	d005      	beq.n	8014646 <find_volume+0x1a2>
 801463a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801463c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801463e:	f7ff fedb 	bl	80143f8 <check_fs>
 8014642:	4603      	mov	r3, r0
 8014644:	e000      	b.n	8014648 <find_volume+0x1a4>
 8014646:	2303      	movs	r3, #3
 8014648:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 801464c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014650:	2b01      	cmp	r3, #1
 8014652:	d905      	bls.n	8014660 <find_volume+0x1bc>
 8014654:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014656:	3301      	adds	r3, #1
 8014658:	643b      	str	r3, [r7, #64]	@ 0x40
 801465a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801465c:	2b03      	cmp	r3, #3
 801465e:	d9e2      	bls.n	8014626 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8014660:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014664:	2b04      	cmp	r3, #4
 8014666:	d101      	bne.n	801466c <find_volume+0x1c8>
 8014668:	2301      	movs	r3, #1
 801466a:	e194      	b.n	8014996 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 801466c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014670:	2b01      	cmp	r3, #1
 8014672:	d901      	bls.n	8014678 <find_volume+0x1d4>
 8014674:	230d      	movs	r3, #13
 8014676:	e18e      	b.n	8014996 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8014678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801467a:	3338      	adds	r3, #56	@ 0x38
 801467c:	330b      	adds	r3, #11
 801467e:	4618      	mov	r0, r3
 8014680:	f7fe f892 	bl	80127a8 <ld_word>
 8014684:	4603      	mov	r3, r0
 8014686:	461a      	mov	r2, r3
 8014688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801468a:	899b      	ldrh	r3, [r3, #12]
 801468c:	429a      	cmp	r2, r3
 801468e:	d001      	beq.n	8014694 <find_volume+0x1f0>
 8014690:	230d      	movs	r3, #13
 8014692:	e180      	b.n	8014996 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8014694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014696:	3338      	adds	r3, #56	@ 0x38
 8014698:	3316      	adds	r3, #22
 801469a:	4618      	mov	r0, r3
 801469c:	f7fe f884 	bl	80127a8 <ld_word>
 80146a0:	4603      	mov	r3, r0
 80146a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80146a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80146a6:	2b00      	cmp	r3, #0
 80146a8:	d106      	bne.n	80146b8 <find_volume+0x214>
 80146aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80146ac:	3338      	adds	r3, #56	@ 0x38
 80146ae:	3324      	adds	r3, #36	@ 0x24
 80146b0:	4618      	mov	r0, r3
 80146b2:	f7fe f892 	bl	80127da <ld_dword>
 80146b6:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80146b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80146ba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80146bc:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80146be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80146c0:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 80146c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80146c6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80146c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80146ca:	789b      	ldrb	r3, [r3, #2]
 80146cc:	2b01      	cmp	r3, #1
 80146ce:	d005      	beq.n	80146dc <find_volume+0x238>
 80146d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80146d2:	789b      	ldrb	r3, [r3, #2]
 80146d4:	2b02      	cmp	r3, #2
 80146d6:	d001      	beq.n	80146dc <find_volume+0x238>
 80146d8:	230d      	movs	r3, #13
 80146da:	e15c      	b.n	8014996 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80146dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80146de:	789b      	ldrb	r3, [r3, #2]
 80146e0:	461a      	mov	r2, r3
 80146e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80146e4:	fb02 f303 	mul.w	r3, r2, r3
 80146e8:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80146ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80146ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80146f0:	461a      	mov	r2, r3
 80146f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80146f4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80146f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80146f8:	895b      	ldrh	r3, [r3, #10]
 80146fa:	2b00      	cmp	r3, #0
 80146fc:	d008      	beq.n	8014710 <find_volume+0x26c>
 80146fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014700:	895b      	ldrh	r3, [r3, #10]
 8014702:	461a      	mov	r2, r3
 8014704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014706:	895b      	ldrh	r3, [r3, #10]
 8014708:	3b01      	subs	r3, #1
 801470a:	4013      	ands	r3, r2
 801470c:	2b00      	cmp	r3, #0
 801470e:	d001      	beq.n	8014714 <find_volume+0x270>
 8014710:	230d      	movs	r3, #13
 8014712:	e140      	b.n	8014996 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8014714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014716:	3338      	adds	r3, #56	@ 0x38
 8014718:	3311      	adds	r3, #17
 801471a:	4618      	mov	r0, r3
 801471c:	f7fe f844 	bl	80127a8 <ld_word>
 8014720:	4603      	mov	r3, r0
 8014722:	461a      	mov	r2, r3
 8014724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014726:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8014728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801472a:	891b      	ldrh	r3, [r3, #8]
 801472c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801472e:	8992      	ldrh	r2, [r2, #12]
 8014730:	0952      	lsrs	r2, r2, #5
 8014732:	b292      	uxth	r2, r2
 8014734:	fbb3 f1f2 	udiv	r1, r3, r2
 8014738:	fb01 f202 	mul.w	r2, r1, r2
 801473c:	1a9b      	subs	r3, r3, r2
 801473e:	b29b      	uxth	r3, r3
 8014740:	2b00      	cmp	r3, #0
 8014742:	d003      	beq.n	801474c <find_volume+0x2a8>
 8014744:	230d      	movs	r3, #13
 8014746:	e126      	b.n	8014996 <find_volume+0x4f2>
 8014748:	20006180 	.word	0x20006180

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 801474c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801474e:	3338      	adds	r3, #56	@ 0x38
 8014750:	3313      	adds	r3, #19
 8014752:	4618      	mov	r0, r3
 8014754:	f7fe f828 	bl	80127a8 <ld_word>
 8014758:	4603      	mov	r3, r0
 801475a:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 801475c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801475e:	2b00      	cmp	r3, #0
 8014760:	d106      	bne.n	8014770 <find_volume+0x2cc>
 8014762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014764:	3338      	adds	r3, #56	@ 0x38
 8014766:	3320      	adds	r3, #32
 8014768:	4618      	mov	r0, r3
 801476a:	f7fe f836 	bl	80127da <ld_dword>
 801476e:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8014770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014772:	3338      	adds	r3, #56	@ 0x38
 8014774:	330e      	adds	r3, #14
 8014776:	4618      	mov	r0, r3
 8014778:	f7fe f816 	bl	80127a8 <ld_word>
 801477c:	4603      	mov	r3, r0
 801477e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8014780:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8014782:	2b00      	cmp	r3, #0
 8014784:	d101      	bne.n	801478a <find_volume+0x2e6>
 8014786:	230d      	movs	r3, #13
 8014788:	e105      	b.n	8014996 <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 801478a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801478c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801478e:	4413      	add	r3, r2
 8014790:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014792:	8911      	ldrh	r1, [r2, #8]
 8014794:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014796:	8992      	ldrh	r2, [r2, #12]
 8014798:	0952      	lsrs	r2, r2, #5
 801479a:	b292      	uxth	r2, r2
 801479c:	fbb1 f2f2 	udiv	r2, r1, r2
 80147a0:	b292      	uxth	r2, r2
 80147a2:	4413      	add	r3, r2
 80147a4:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80147a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80147a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80147aa:	429a      	cmp	r2, r3
 80147ac:	d201      	bcs.n	80147b2 <find_volume+0x30e>
 80147ae:	230d      	movs	r3, #13
 80147b0:	e0f1      	b.n	8014996 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80147b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80147b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80147b6:	1ad3      	subs	r3, r2, r3
 80147b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80147ba:	8952      	ldrh	r2, [r2, #10]
 80147bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80147c0:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80147c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80147c4:	2b00      	cmp	r3, #0
 80147c6:	d101      	bne.n	80147cc <find_volume+0x328>
 80147c8:	230d      	movs	r3, #13
 80147ca:	e0e4      	b.n	8014996 <find_volume+0x4f2>
		fmt = FS_FAT32;
 80147cc:	2303      	movs	r3, #3
 80147ce:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80147d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80147d4:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80147d8:	4293      	cmp	r3, r2
 80147da:	d802      	bhi.n	80147e2 <find_volume+0x33e>
 80147dc:	2302      	movs	r3, #2
 80147de:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80147e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80147e4:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80147e8:	4293      	cmp	r3, r2
 80147ea:	d802      	bhi.n	80147f2 <find_volume+0x34e>
 80147ec:	2301      	movs	r3, #1
 80147ee:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80147f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80147f4:	1c9a      	adds	r2, r3, #2
 80147f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80147f8:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 80147fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80147fc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80147fe:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8014800:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8014802:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014804:	441a      	add	r2, r3
 8014806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014808:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 801480a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801480c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801480e:	441a      	add	r2, r3
 8014810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014812:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 8014814:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014818:	2b03      	cmp	r3, #3
 801481a:	d11e      	bne.n	801485a <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 801481c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801481e:	3338      	adds	r3, #56	@ 0x38
 8014820:	332a      	adds	r3, #42	@ 0x2a
 8014822:	4618      	mov	r0, r3
 8014824:	f7fd ffc0 	bl	80127a8 <ld_word>
 8014828:	4603      	mov	r3, r0
 801482a:	2b00      	cmp	r3, #0
 801482c:	d001      	beq.n	8014832 <find_volume+0x38e>
 801482e:	230d      	movs	r3, #13
 8014830:	e0b1      	b.n	8014996 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8014832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014834:	891b      	ldrh	r3, [r3, #8]
 8014836:	2b00      	cmp	r3, #0
 8014838:	d001      	beq.n	801483e <find_volume+0x39a>
 801483a:	230d      	movs	r3, #13
 801483c:	e0ab      	b.n	8014996 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 801483e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014840:	3338      	adds	r3, #56	@ 0x38
 8014842:	332c      	adds	r3, #44	@ 0x2c
 8014844:	4618      	mov	r0, r3
 8014846:	f7fd ffc8 	bl	80127da <ld_dword>
 801484a:	4602      	mov	r2, r0
 801484c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801484e:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8014850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014852:	69db      	ldr	r3, [r3, #28]
 8014854:	009b      	lsls	r3, r3, #2
 8014856:	647b      	str	r3, [r7, #68]	@ 0x44
 8014858:	e01f      	b.n	801489a <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 801485a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801485c:	891b      	ldrh	r3, [r3, #8]
 801485e:	2b00      	cmp	r3, #0
 8014860:	d101      	bne.n	8014866 <find_volume+0x3c2>
 8014862:	230d      	movs	r3, #13
 8014864:	e097      	b.n	8014996 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8014866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014868:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801486a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801486c:	441a      	add	r2, r3
 801486e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014870:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8014872:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014876:	2b02      	cmp	r3, #2
 8014878:	d103      	bne.n	8014882 <find_volume+0x3de>
 801487a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801487c:	69db      	ldr	r3, [r3, #28]
 801487e:	005b      	lsls	r3, r3, #1
 8014880:	e00a      	b.n	8014898 <find_volume+0x3f4>
 8014882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014884:	69da      	ldr	r2, [r3, #28]
 8014886:	4613      	mov	r3, r2
 8014888:	005b      	lsls	r3, r3, #1
 801488a:	4413      	add	r3, r2
 801488c:	085a      	lsrs	r2, r3, #1
 801488e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014890:	69db      	ldr	r3, [r3, #28]
 8014892:	f003 0301 	and.w	r3, r3, #1
 8014896:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8014898:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 801489a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801489c:	6a1a      	ldr	r2, [r3, #32]
 801489e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80148a0:	899b      	ldrh	r3, [r3, #12]
 80148a2:	4619      	mov	r1, r3
 80148a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80148a6:	440b      	add	r3, r1
 80148a8:	3b01      	subs	r3, #1
 80148aa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80148ac:	8989      	ldrh	r1, [r1, #12]
 80148ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80148b2:	429a      	cmp	r2, r3
 80148b4:	d201      	bcs.n	80148ba <find_volume+0x416>
 80148b6:	230d      	movs	r3, #13
 80148b8:	e06d      	b.n	8014996 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80148ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80148bc:	f04f 32ff 	mov.w	r2, #4294967295
 80148c0:	619a      	str	r2, [r3, #24]
 80148c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80148c4:	699a      	ldr	r2, [r3, #24]
 80148c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80148c8:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 80148ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80148cc:	2280      	movs	r2, #128	@ 0x80
 80148ce:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80148d0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80148d4:	2b03      	cmp	r3, #3
 80148d6:	d149      	bne.n	801496c <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80148d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80148da:	3338      	adds	r3, #56	@ 0x38
 80148dc:	3330      	adds	r3, #48	@ 0x30
 80148de:	4618      	mov	r0, r3
 80148e0:	f7fd ff62 	bl	80127a8 <ld_word>
 80148e4:	4603      	mov	r3, r0
 80148e6:	2b01      	cmp	r3, #1
 80148e8:	d140      	bne.n	801496c <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 80148ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80148ec:	3301      	adds	r3, #1
 80148ee:	4619      	mov	r1, r3
 80148f0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80148f2:	f7fe fa0b 	bl	8012d0c <move_window>
 80148f6:	4603      	mov	r3, r0
 80148f8:	2b00      	cmp	r3, #0
 80148fa:	d137      	bne.n	801496c <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 80148fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80148fe:	2200      	movs	r2, #0
 8014900:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8014902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014904:	3338      	adds	r3, #56	@ 0x38
 8014906:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801490a:	4618      	mov	r0, r3
 801490c:	f7fd ff4c 	bl	80127a8 <ld_word>
 8014910:	4603      	mov	r3, r0
 8014912:	461a      	mov	r2, r3
 8014914:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8014918:	429a      	cmp	r2, r3
 801491a:	d127      	bne.n	801496c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 801491c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801491e:	3338      	adds	r3, #56	@ 0x38
 8014920:	4618      	mov	r0, r3
 8014922:	f7fd ff5a 	bl	80127da <ld_dword>
 8014926:	4603      	mov	r3, r0
 8014928:	4a1d      	ldr	r2, [pc, #116]	@ (80149a0 <find_volume+0x4fc>)
 801492a:	4293      	cmp	r3, r2
 801492c:	d11e      	bne.n	801496c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 801492e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014930:	3338      	adds	r3, #56	@ 0x38
 8014932:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8014936:	4618      	mov	r0, r3
 8014938:	f7fd ff4f 	bl	80127da <ld_dword>
 801493c:	4603      	mov	r3, r0
 801493e:	4a19      	ldr	r2, [pc, #100]	@ (80149a4 <find_volume+0x500>)
 8014940:	4293      	cmp	r3, r2
 8014942:	d113      	bne.n	801496c <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8014944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014946:	3338      	adds	r3, #56	@ 0x38
 8014948:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 801494c:	4618      	mov	r0, r3
 801494e:	f7fd ff44 	bl	80127da <ld_dword>
 8014952:	4602      	mov	r2, r0
 8014954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014956:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8014958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801495a:	3338      	adds	r3, #56	@ 0x38
 801495c:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8014960:	4618      	mov	r0, r3
 8014962:	f7fd ff3a 	bl	80127da <ld_dword>
 8014966:	4602      	mov	r2, r0
 8014968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801496a:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 801496c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801496e:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8014972:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8014974:	4b0c      	ldr	r3, [pc, #48]	@ (80149a8 <find_volume+0x504>)
 8014976:	881b      	ldrh	r3, [r3, #0]
 8014978:	3301      	adds	r3, #1
 801497a:	b29a      	uxth	r2, r3
 801497c:	4b0a      	ldr	r3, [pc, #40]	@ (80149a8 <find_volume+0x504>)
 801497e:	801a      	strh	r2, [r3, #0]
 8014980:	4b09      	ldr	r3, [pc, #36]	@ (80149a8 <find_volume+0x504>)
 8014982:	881a      	ldrh	r2, [r3, #0]
 8014984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014986:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8014988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801498a:	4a08      	ldr	r2, [pc, #32]	@ (80149ac <find_volume+0x508>)
 801498c:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 801498e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8014990:	f7fe f954 	bl	8012c3c <clear_lock>
#endif
	return FR_OK;
 8014994:	2300      	movs	r3, #0
}
 8014996:	4618      	mov	r0, r3
 8014998:	3758      	adds	r7, #88	@ 0x58
 801499a:	46bd      	mov	sp, r7
 801499c:	bd80      	pop	{r7, pc}
 801499e:	bf00      	nop
 80149a0:	41615252 	.word	0x41615252
 80149a4:	61417272 	.word	0x61417272
 80149a8:	20006184 	.word	0x20006184
 80149ac:	200061a8 	.word	0x200061a8

080149b0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80149b0:	b580      	push	{r7, lr}
 80149b2:	b084      	sub	sp, #16
 80149b4:	af00      	add	r7, sp, #0
 80149b6:	6078      	str	r0, [r7, #4]
 80149b8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80149ba:	2309      	movs	r3, #9
 80149bc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80149be:	687b      	ldr	r3, [r7, #4]
 80149c0:	2b00      	cmp	r3, #0
 80149c2:	d01c      	beq.n	80149fe <validate+0x4e>
 80149c4:	687b      	ldr	r3, [r7, #4]
 80149c6:	681b      	ldr	r3, [r3, #0]
 80149c8:	2b00      	cmp	r3, #0
 80149ca:	d018      	beq.n	80149fe <validate+0x4e>
 80149cc:	687b      	ldr	r3, [r7, #4]
 80149ce:	681b      	ldr	r3, [r3, #0]
 80149d0:	781b      	ldrb	r3, [r3, #0]
 80149d2:	2b00      	cmp	r3, #0
 80149d4:	d013      	beq.n	80149fe <validate+0x4e>
 80149d6:	687b      	ldr	r3, [r7, #4]
 80149d8:	889a      	ldrh	r2, [r3, #4]
 80149da:	687b      	ldr	r3, [r7, #4]
 80149dc:	681b      	ldr	r3, [r3, #0]
 80149de:	88db      	ldrh	r3, [r3, #6]
 80149e0:	429a      	cmp	r2, r3
 80149e2:	d10c      	bne.n	80149fe <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80149e4:	687b      	ldr	r3, [r7, #4]
 80149e6:	681b      	ldr	r3, [r3, #0]
 80149e8:	785b      	ldrb	r3, [r3, #1]
 80149ea:	4618      	mov	r0, r3
 80149ec:	f7fd fe3c 	bl	8012668 <disk_status>
 80149f0:	4603      	mov	r3, r0
 80149f2:	f003 0301 	and.w	r3, r3, #1
 80149f6:	2b00      	cmp	r3, #0
 80149f8:	d101      	bne.n	80149fe <validate+0x4e>
			res = FR_OK;
 80149fa:	2300      	movs	r3, #0
 80149fc:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80149fe:	7bfb      	ldrb	r3, [r7, #15]
 8014a00:	2b00      	cmp	r3, #0
 8014a02:	d102      	bne.n	8014a0a <validate+0x5a>
 8014a04:	687b      	ldr	r3, [r7, #4]
 8014a06:	681b      	ldr	r3, [r3, #0]
 8014a08:	e000      	b.n	8014a0c <validate+0x5c>
 8014a0a:	2300      	movs	r3, #0
 8014a0c:	683a      	ldr	r2, [r7, #0]
 8014a0e:	6013      	str	r3, [r2, #0]
	return res;
 8014a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8014a12:	4618      	mov	r0, r3
 8014a14:	3710      	adds	r7, #16
 8014a16:	46bd      	mov	sp, r7
 8014a18:	bd80      	pop	{r7, pc}
	...

08014a1c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8014a1c:	b580      	push	{r7, lr}
 8014a1e:	b088      	sub	sp, #32
 8014a20:	af00      	add	r7, sp, #0
 8014a22:	60f8      	str	r0, [r7, #12]
 8014a24:	60b9      	str	r1, [r7, #8]
 8014a26:	4613      	mov	r3, r2
 8014a28:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8014a2a:	68bb      	ldr	r3, [r7, #8]
 8014a2c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8014a2e:	f107 0310 	add.w	r3, r7, #16
 8014a32:	4618      	mov	r0, r3
 8014a34:	f7ff fc9c 	bl	8014370 <get_ldnumber>
 8014a38:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8014a3a:	69fb      	ldr	r3, [r7, #28]
 8014a3c:	2b00      	cmp	r3, #0
 8014a3e:	da01      	bge.n	8014a44 <f_mount+0x28>
 8014a40:	230b      	movs	r3, #11
 8014a42:	e02b      	b.n	8014a9c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8014a44:	4a17      	ldr	r2, [pc, #92]	@ (8014aa4 <f_mount+0x88>)
 8014a46:	69fb      	ldr	r3, [r7, #28]
 8014a48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014a4c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8014a4e:	69bb      	ldr	r3, [r7, #24]
 8014a50:	2b00      	cmp	r3, #0
 8014a52:	d005      	beq.n	8014a60 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8014a54:	69b8      	ldr	r0, [r7, #24]
 8014a56:	f7fe f8f1 	bl	8012c3c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8014a5a:	69bb      	ldr	r3, [r7, #24]
 8014a5c:	2200      	movs	r2, #0
 8014a5e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8014a60:	68fb      	ldr	r3, [r7, #12]
 8014a62:	2b00      	cmp	r3, #0
 8014a64:	d002      	beq.n	8014a6c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8014a66:	68fb      	ldr	r3, [r7, #12]
 8014a68:	2200      	movs	r2, #0
 8014a6a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8014a6c:	68fa      	ldr	r2, [r7, #12]
 8014a6e:	490d      	ldr	r1, [pc, #52]	@ (8014aa4 <f_mount+0x88>)
 8014a70:	69fb      	ldr	r3, [r7, #28]
 8014a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8014a76:	68fb      	ldr	r3, [r7, #12]
 8014a78:	2b00      	cmp	r3, #0
 8014a7a:	d002      	beq.n	8014a82 <f_mount+0x66>
 8014a7c:	79fb      	ldrb	r3, [r7, #7]
 8014a7e:	2b01      	cmp	r3, #1
 8014a80:	d001      	beq.n	8014a86 <f_mount+0x6a>
 8014a82:	2300      	movs	r3, #0
 8014a84:	e00a      	b.n	8014a9c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8014a86:	f107 010c 	add.w	r1, r7, #12
 8014a8a:	f107 0308 	add.w	r3, r7, #8
 8014a8e:	2200      	movs	r2, #0
 8014a90:	4618      	mov	r0, r3
 8014a92:	f7ff fd07 	bl	80144a4 <find_volume>
 8014a96:	4603      	mov	r3, r0
 8014a98:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8014a9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8014a9c:	4618      	mov	r0, r3
 8014a9e:	3720      	adds	r7, #32
 8014aa0:	46bd      	mov	sp, r7
 8014aa2:	bd80      	pop	{r7, pc}
 8014aa4:	20006180 	.word	0x20006180

08014aa8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8014aa8:	b580      	push	{r7, lr}
 8014aaa:	b09a      	sub	sp, #104	@ 0x68
 8014aac:	af00      	add	r7, sp, #0
 8014aae:	60f8      	str	r0, [r7, #12]
 8014ab0:	60b9      	str	r1, [r7, #8]
 8014ab2:	4613      	mov	r3, r2
 8014ab4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8014ab6:	68fb      	ldr	r3, [r7, #12]
 8014ab8:	2b00      	cmp	r3, #0
 8014aba:	d101      	bne.n	8014ac0 <f_open+0x18>
 8014abc:	2309      	movs	r3, #9
 8014abe:	e1b7      	b.n	8014e30 <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8014ac0:	79fb      	ldrb	r3, [r7, #7]
 8014ac2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8014ac6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8014ac8:	79fa      	ldrb	r2, [r7, #7]
 8014aca:	f107 0114 	add.w	r1, r7, #20
 8014ace:	f107 0308 	add.w	r3, r7, #8
 8014ad2:	4618      	mov	r0, r3
 8014ad4:	f7ff fce6 	bl	80144a4 <find_volume>
 8014ad8:	4603      	mov	r3, r0
 8014ada:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 8014ade:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8014ae2:	2b00      	cmp	r3, #0
 8014ae4:	f040 819b 	bne.w	8014e1e <f_open+0x376>
		dj.obj.fs = fs;
 8014ae8:	697b      	ldr	r3, [r7, #20]
 8014aea:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8014aec:	68ba      	ldr	r2, [r7, #8]
 8014aee:	f107 0318 	add.w	r3, r7, #24
 8014af2:	4611      	mov	r1, r2
 8014af4:	4618      	mov	r0, r3
 8014af6:	f7ff fbc5 	bl	8014284 <follow_path>
 8014afa:	4603      	mov	r3, r0
 8014afc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8014b00:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8014b04:	2b00      	cmp	r3, #0
 8014b06:	d118      	bne.n	8014b3a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8014b08:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014b0c:	b25b      	sxtb	r3, r3
 8014b0e:	2b00      	cmp	r3, #0
 8014b10:	da03      	bge.n	8014b1a <f_open+0x72>
				res = FR_INVALID_NAME;
 8014b12:	2306      	movs	r3, #6
 8014b14:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8014b18:	e00f      	b.n	8014b3a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8014b1a:	79fb      	ldrb	r3, [r7, #7]
 8014b1c:	2b01      	cmp	r3, #1
 8014b1e:	bf8c      	ite	hi
 8014b20:	2301      	movhi	r3, #1
 8014b22:	2300      	movls	r3, #0
 8014b24:	b2db      	uxtb	r3, r3
 8014b26:	461a      	mov	r2, r3
 8014b28:	f107 0318 	add.w	r3, r7, #24
 8014b2c:	4611      	mov	r1, r2
 8014b2e:	4618      	mov	r0, r3
 8014b30:	f7fd ff3c 	bl	80129ac <chk_lock>
 8014b34:	4603      	mov	r3, r0
 8014b36:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8014b3a:	79fb      	ldrb	r3, [r7, #7]
 8014b3c:	f003 031c 	and.w	r3, r3, #28
 8014b40:	2b00      	cmp	r3, #0
 8014b42:	d07f      	beq.n	8014c44 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8014b44:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8014b48:	2b00      	cmp	r3, #0
 8014b4a:	d017      	beq.n	8014b7c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8014b4c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8014b50:	2b04      	cmp	r3, #4
 8014b52:	d10e      	bne.n	8014b72 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8014b54:	f7fd ff86 	bl	8012a64 <enq_lock>
 8014b58:	4603      	mov	r3, r0
 8014b5a:	2b00      	cmp	r3, #0
 8014b5c:	d006      	beq.n	8014b6c <f_open+0xc4>
 8014b5e:	f107 0318 	add.w	r3, r7, #24
 8014b62:	4618      	mov	r0, r3
 8014b64:	f7ff f8de 	bl	8013d24 <dir_register>
 8014b68:	4603      	mov	r3, r0
 8014b6a:	e000      	b.n	8014b6e <f_open+0xc6>
 8014b6c:	2312      	movs	r3, #18
 8014b6e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8014b72:	79fb      	ldrb	r3, [r7, #7]
 8014b74:	f043 0308 	orr.w	r3, r3, #8
 8014b78:	71fb      	strb	r3, [r7, #7]
 8014b7a:	e010      	b.n	8014b9e <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8014b7c:	7fbb      	ldrb	r3, [r7, #30]
 8014b7e:	f003 0311 	and.w	r3, r3, #17
 8014b82:	2b00      	cmp	r3, #0
 8014b84:	d003      	beq.n	8014b8e <f_open+0xe6>
					res = FR_DENIED;
 8014b86:	2307      	movs	r3, #7
 8014b88:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8014b8c:	e007      	b.n	8014b9e <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8014b8e:	79fb      	ldrb	r3, [r7, #7]
 8014b90:	f003 0304 	and.w	r3, r3, #4
 8014b94:	2b00      	cmp	r3, #0
 8014b96:	d002      	beq.n	8014b9e <f_open+0xf6>
 8014b98:	2308      	movs	r3, #8
 8014b9a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8014b9e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8014ba2:	2b00      	cmp	r3, #0
 8014ba4:	d168      	bne.n	8014c78 <f_open+0x1d0>
 8014ba6:	79fb      	ldrb	r3, [r7, #7]
 8014ba8:	f003 0308 	and.w	r3, r3, #8
 8014bac:	2b00      	cmp	r3, #0
 8014bae:	d063      	beq.n	8014c78 <f_open+0x1d0>
				dw = GET_FATTIME();
 8014bb0:	f7fb fd2a 	bl	8010608 <get_fattime>
 8014bb4:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8014bb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014bb8:	330e      	adds	r3, #14
 8014bba:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8014bbc:	4618      	mov	r0, r3
 8014bbe:	f7fd fe4a 	bl	8012856 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8014bc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014bc4:	3316      	adds	r3, #22
 8014bc6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8014bc8:	4618      	mov	r0, r3
 8014bca:	f7fd fe44 	bl	8012856 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8014bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014bd0:	330b      	adds	r3, #11
 8014bd2:	2220      	movs	r2, #32
 8014bd4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8014bd6:	697b      	ldr	r3, [r7, #20]
 8014bd8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014bda:	4611      	mov	r1, r2
 8014bdc:	4618      	mov	r0, r3
 8014bde:	f7fe fe1a 	bl	8013816 <ld_clust>
 8014be2:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8014be4:	697b      	ldr	r3, [r7, #20]
 8014be6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8014be8:	2200      	movs	r2, #0
 8014bea:	4618      	mov	r0, r3
 8014bec:	f7fe fe32 	bl	8013854 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8014bf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014bf2:	331c      	adds	r3, #28
 8014bf4:	2100      	movs	r1, #0
 8014bf6:	4618      	mov	r0, r3
 8014bf8:	f7fd fe2d 	bl	8012856 <st_dword>
					fs->wflag = 1;
 8014bfc:	697b      	ldr	r3, [r7, #20]
 8014bfe:	2201      	movs	r2, #1
 8014c00:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8014c02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014c04:	2b00      	cmp	r3, #0
 8014c06:	d037      	beq.n	8014c78 <f_open+0x1d0>
						dw = fs->winsect;
 8014c08:	697b      	ldr	r3, [r7, #20]
 8014c0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014c0c:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8014c0e:	f107 0318 	add.w	r3, r7, #24
 8014c12:	2200      	movs	r2, #0
 8014c14:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8014c16:	4618      	mov	r0, r3
 8014c18:	f7fe fb22 	bl	8013260 <remove_chain>
 8014c1c:	4603      	mov	r3, r0
 8014c1e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8014c22:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8014c26:	2b00      	cmp	r3, #0
 8014c28:	d126      	bne.n	8014c78 <f_open+0x1d0>
							res = move_window(fs, dw);
 8014c2a:	697b      	ldr	r3, [r7, #20]
 8014c2c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8014c2e:	4618      	mov	r0, r3
 8014c30:	f7fe f86c 	bl	8012d0c <move_window>
 8014c34:	4603      	mov	r3, r0
 8014c36:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8014c3a:	697b      	ldr	r3, [r7, #20]
 8014c3c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8014c3e:	3a01      	subs	r2, #1
 8014c40:	615a      	str	r2, [r3, #20]
 8014c42:	e019      	b.n	8014c78 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8014c44:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8014c48:	2b00      	cmp	r3, #0
 8014c4a:	d115      	bne.n	8014c78 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8014c4c:	7fbb      	ldrb	r3, [r7, #30]
 8014c4e:	f003 0310 	and.w	r3, r3, #16
 8014c52:	2b00      	cmp	r3, #0
 8014c54:	d003      	beq.n	8014c5e <f_open+0x1b6>
					res = FR_NO_FILE;
 8014c56:	2304      	movs	r3, #4
 8014c58:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8014c5c:	e00c      	b.n	8014c78 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8014c5e:	79fb      	ldrb	r3, [r7, #7]
 8014c60:	f003 0302 	and.w	r3, r3, #2
 8014c64:	2b00      	cmp	r3, #0
 8014c66:	d007      	beq.n	8014c78 <f_open+0x1d0>
 8014c68:	7fbb      	ldrb	r3, [r7, #30]
 8014c6a:	f003 0301 	and.w	r3, r3, #1
 8014c6e:	2b00      	cmp	r3, #0
 8014c70:	d002      	beq.n	8014c78 <f_open+0x1d0>
						res = FR_DENIED;
 8014c72:	2307      	movs	r3, #7
 8014c74:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8014c78:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8014c7c:	2b00      	cmp	r3, #0
 8014c7e:	d126      	bne.n	8014cce <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8014c80:	79fb      	ldrb	r3, [r7, #7]
 8014c82:	f003 0308 	and.w	r3, r3, #8
 8014c86:	2b00      	cmp	r3, #0
 8014c88:	d003      	beq.n	8014c92 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8014c8a:	79fb      	ldrb	r3, [r7, #7]
 8014c8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014c90:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8014c92:	697b      	ldr	r3, [r7, #20]
 8014c94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014c96:	68fb      	ldr	r3, [r7, #12]
 8014c98:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8014c9a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014c9c:	68fb      	ldr	r3, [r7, #12]
 8014c9e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8014ca0:	79fb      	ldrb	r3, [r7, #7]
 8014ca2:	2b01      	cmp	r3, #1
 8014ca4:	bf8c      	ite	hi
 8014ca6:	2301      	movhi	r3, #1
 8014ca8:	2300      	movls	r3, #0
 8014caa:	b2db      	uxtb	r3, r3
 8014cac:	461a      	mov	r2, r3
 8014cae:	f107 0318 	add.w	r3, r7, #24
 8014cb2:	4611      	mov	r1, r2
 8014cb4:	4618      	mov	r0, r3
 8014cb6:	f7fd fef7 	bl	8012aa8 <inc_lock>
 8014cba:	4602      	mov	r2, r0
 8014cbc:	68fb      	ldr	r3, [r7, #12]
 8014cbe:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8014cc0:	68fb      	ldr	r3, [r7, #12]
 8014cc2:	691b      	ldr	r3, [r3, #16]
 8014cc4:	2b00      	cmp	r3, #0
 8014cc6:	d102      	bne.n	8014cce <f_open+0x226>
 8014cc8:	2302      	movs	r3, #2
 8014cca:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8014cce:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8014cd2:	2b00      	cmp	r3, #0
 8014cd4:	f040 80a3 	bne.w	8014e1e <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8014cd8:	697b      	ldr	r3, [r7, #20]
 8014cda:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014cdc:	4611      	mov	r1, r2
 8014cde:	4618      	mov	r0, r3
 8014ce0:	f7fe fd99 	bl	8013816 <ld_clust>
 8014ce4:	4602      	mov	r2, r0
 8014ce6:	68fb      	ldr	r3, [r7, #12]
 8014ce8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8014cea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014cec:	331c      	adds	r3, #28
 8014cee:	4618      	mov	r0, r3
 8014cf0:	f7fd fd73 	bl	80127da <ld_dword>
 8014cf4:	4602      	mov	r2, r0
 8014cf6:	68fb      	ldr	r3, [r7, #12]
 8014cf8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8014cfa:	68fb      	ldr	r3, [r7, #12]
 8014cfc:	2200      	movs	r2, #0
 8014cfe:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8014d00:	697a      	ldr	r2, [r7, #20]
 8014d02:	68fb      	ldr	r3, [r7, #12]
 8014d04:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8014d06:	697b      	ldr	r3, [r7, #20]
 8014d08:	88da      	ldrh	r2, [r3, #6]
 8014d0a:	68fb      	ldr	r3, [r7, #12]
 8014d0c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8014d0e:	68fb      	ldr	r3, [r7, #12]
 8014d10:	79fa      	ldrb	r2, [r7, #7]
 8014d12:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8014d14:	68fb      	ldr	r3, [r7, #12]
 8014d16:	2200      	movs	r2, #0
 8014d18:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8014d1a:	68fb      	ldr	r3, [r7, #12]
 8014d1c:	2200      	movs	r2, #0
 8014d1e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8014d20:	68fb      	ldr	r3, [r7, #12]
 8014d22:	2200      	movs	r2, #0
 8014d24:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8014d26:	68fb      	ldr	r3, [r7, #12]
 8014d28:	3330      	adds	r3, #48	@ 0x30
 8014d2a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8014d2e:	2100      	movs	r1, #0
 8014d30:	4618      	mov	r0, r3
 8014d32:	f7fd fddd 	bl	80128f0 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8014d36:	79fb      	ldrb	r3, [r7, #7]
 8014d38:	f003 0320 	and.w	r3, r3, #32
 8014d3c:	2b00      	cmp	r3, #0
 8014d3e:	d06e      	beq.n	8014e1e <f_open+0x376>
 8014d40:	68fb      	ldr	r3, [r7, #12]
 8014d42:	68db      	ldr	r3, [r3, #12]
 8014d44:	2b00      	cmp	r3, #0
 8014d46:	d06a      	beq.n	8014e1e <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8014d48:	68fb      	ldr	r3, [r7, #12]
 8014d4a:	68da      	ldr	r2, [r3, #12]
 8014d4c:	68fb      	ldr	r3, [r7, #12]
 8014d4e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8014d50:	697b      	ldr	r3, [r7, #20]
 8014d52:	895b      	ldrh	r3, [r3, #10]
 8014d54:	461a      	mov	r2, r3
 8014d56:	697b      	ldr	r3, [r7, #20]
 8014d58:	899b      	ldrh	r3, [r3, #12]
 8014d5a:	fb02 f303 	mul.w	r3, r2, r3
 8014d5e:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8014d60:	68fb      	ldr	r3, [r7, #12]
 8014d62:	689b      	ldr	r3, [r3, #8]
 8014d64:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8014d66:	68fb      	ldr	r3, [r7, #12]
 8014d68:	68db      	ldr	r3, [r3, #12]
 8014d6a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8014d6c:	e016      	b.n	8014d9c <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8014d6e:	68fb      	ldr	r3, [r7, #12]
 8014d70:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8014d72:	4618      	mov	r0, r3
 8014d74:	f7fe f887 	bl	8012e86 <get_fat>
 8014d78:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8014d7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014d7c:	2b01      	cmp	r3, #1
 8014d7e:	d802      	bhi.n	8014d86 <f_open+0x2de>
 8014d80:	2302      	movs	r3, #2
 8014d82:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8014d86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014d88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014d8c:	d102      	bne.n	8014d94 <f_open+0x2ec>
 8014d8e:	2301      	movs	r3, #1
 8014d90:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8014d94:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8014d96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014d98:	1ad3      	subs	r3, r2, r3
 8014d9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8014d9c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8014da0:	2b00      	cmp	r3, #0
 8014da2:	d103      	bne.n	8014dac <f_open+0x304>
 8014da4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8014da6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014da8:	429a      	cmp	r2, r3
 8014daa:	d8e0      	bhi.n	8014d6e <f_open+0x2c6>
				}
				fp->clust = clst;
 8014dac:	68fb      	ldr	r3, [r7, #12]
 8014dae:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8014db0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8014db2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8014db6:	2b00      	cmp	r3, #0
 8014db8:	d131      	bne.n	8014e1e <f_open+0x376>
 8014dba:	697b      	ldr	r3, [r7, #20]
 8014dbc:	899b      	ldrh	r3, [r3, #12]
 8014dbe:	461a      	mov	r2, r3
 8014dc0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014dc2:	fbb3 f1f2 	udiv	r1, r3, r2
 8014dc6:	fb01 f202 	mul.w	r2, r1, r2
 8014dca:	1a9b      	subs	r3, r3, r2
 8014dcc:	2b00      	cmp	r3, #0
 8014dce:	d026      	beq.n	8014e1e <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8014dd0:	697b      	ldr	r3, [r7, #20]
 8014dd2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8014dd4:	4618      	mov	r0, r3
 8014dd6:	f7fe f837 	bl	8012e48 <clust2sect>
 8014dda:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8014ddc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014dde:	2b00      	cmp	r3, #0
 8014de0:	d103      	bne.n	8014dea <f_open+0x342>
						res = FR_INT_ERR;
 8014de2:	2302      	movs	r3, #2
 8014de4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8014de8:	e019      	b.n	8014e1e <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8014dea:	697b      	ldr	r3, [r7, #20]
 8014dec:	899b      	ldrh	r3, [r3, #12]
 8014dee:	461a      	mov	r2, r3
 8014df0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014df2:	fbb3 f2f2 	udiv	r2, r3, r2
 8014df6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014df8:	441a      	add	r2, r3
 8014dfa:	68fb      	ldr	r3, [r7, #12]
 8014dfc:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8014dfe:	697b      	ldr	r3, [r7, #20]
 8014e00:	7858      	ldrb	r0, [r3, #1]
 8014e02:	68fb      	ldr	r3, [r7, #12]
 8014e04:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8014e08:	68fb      	ldr	r3, [r7, #12]
 8014e0a:	6a1a      	ldr	r2, [r3, #32]
 8014e0c:	2301      	movs	r3, #1
 8014e0e:	f7fd fc6d 	bl	80126ec <disk_read>
 8014e12:	4603      	mov	r3, r0
 8014e14:	2b00      	cmp	r3, #0
 8014e16:	d002      	beq.n	8014e1e <f_open+0x376>
 8014e18:	2301      	movs	r3, #1
 8014e1a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8014e1e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8014e22:	2b00      	cmp	r3, #0
 8014e24:	d002      	beq.n	8014e2c <f_open+0x384>
 8014e26:	68fb      	ldr	r3, [r7, #12]
 8014e28:	2200      	movs	r2, #0
 8014e2a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8014e2c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8014e30:	4618      	mov	r0, r3
 8014e32:	3768      	adds	r7, #104	@ 0x68
 8014e34:	46bd      	mov	sp, r7
 8014e36:	bd80      	pop	{r7, pc}

08014e38 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8014e38:	b580      	push	{r7, lr}
 8014e3a:	b08e      	sub	sp, #56	@ 0x38
 8014e3c:	af00      	add	r7, sp, #0
 8014e3e:	60f8      	str	r0, [r7, #12]
 8014e40:	60b9      	str	r1, [r7, #8]
 8014e42:	607a      	str	r2, [r7, #4]
 8014e44:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8014e46:	68bb      	ldr	r3, [r7, #8]
 8014e48:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 8014e4a:	683b      	ldr	r3, [r7, #0]
 8014e4c:	2200      	movs	r2, #0
 8014e4e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8014e50:	68fb      	ldr	r3, [r7, #12]
 8014e52:	f107 0214 	add.w	r2, r7, #20
 8014e56:	4611      	mov	r1, r2
 8014e58:	4618      	mov	r0, r3
 8014e5a:	f7ff fda9 	bl	80149b0 <validate>
 8014e5e:	4603      	mov	r3, r0
 8014e60:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8014e64:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8014e68:	2b00      	cmp	r3, #0
 8014e6a:	d107      	bne.n	8014e7c <f_read+0x44>
 8014e6c:	68fb      	ldr	r3, [r7, #12]
 8014e6e:	7d5b      	ldrb	r3, [r3, #21]
 8014e70:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8014e74:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8014e78:	2b00      	cmp	r3, #0
 8014e7a:	d002      	beq.n	8014e82 <f_read+0x4a>
 8014e7c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8014e80:	e135      	b.n	80150ee <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8014e82:	68fb      	ldr	r3, [r7, #12]
 8014e84:	7d1b      	ldrb	r3, [r3, #20]
 8014e86:	f003 0301 	and.w	r3, r3, #1
 8014e8a:	2b00      	cmp	r3, #0
 8014e8c:	d101      	bne.n	8014e92 <f_read+0x5a>
 8014e8e:	2307      	movs	r3, #7
 8014e90:	e12d      	b.n	80150ee <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 8014e92:	68fb      	ldr	r3, [r7, #12]
 8014e94:	68da      	ldr	r2, [r3, #12]
 8014e96:	68fb      	ldr	r3, [r7, #12]
 8014e98:	699b      	ldr	r3, [r3, #24]
 8014e9a:	1ad3      	subs	r3, r2, r3
 8014e9c:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8014e9e:	687a      	ldr	r2, [r7, #4]
 8014ea0:	6a3b      	ldr	r3, [r7, #32]
 8014ea2:	429a      	cmp	r2, r3
 8014ea4:	f240 811e 	bls.w	80150e4 <f_read+0x2ac>
 8014ea8:	6a3b      	ldr	r3, [r7, #32]
 8014eaa:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8014eac:	e11a      	b.n	80150e4 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8014eae:	68fb      	ldr	r3, [r7, #12]
 8014eb0:	699b      	ldr	r3, [r3, #24]
 8014eb2:	697a      	ldr	r2, [r7, #20]
 8014eb4:	8992      	ldrh	r2, [r2, #12]
 8014eb6:	fbb3 f1f2 	udiv	r1, r3, r2
 8014eba:	fb01 f202 	mul.w	r2, r1, r2
 8014ebe:	1a9b      	subs	r3, r3, r2
 8014ec0:	2b00      	cmp	r3, #0
 8014ec2:	f040 80d5 	bne.w	8015070 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8014ec6:	68fb      	ldr	r3, [r7, #12]
 8014ec8:	699b      	ldr	r3, [r3, #24]
 8014eca:	697a      	ldr	r2, [r7, #20]
 8014ecc:	8992      	ldrh	r2, [r2, #12]
 8014ece:	fbb3 f3f2 	udiv	r3, r3, r2
 8014ed2:	697a      	ldr	r2, [r7, #20]
 8014ed4:	8952      	ldrh	r2, [r2, #10]
 8014ed6:	3a01      	subs	r2, #1
 8014ed8:	4013      	ands	r3, r2
 8014eda:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8014edc:	69fb      	ldr	r3, [r7, #28]
 8014ede:	2b00      	cmp	r3, #0
 8014ee0:	d12f      	bne.n	8014f42 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8014ee2:	68fb      	ldr	r3, [r7, #12]
 8014ee4:	699b      	ldr	r3, [r3, #24]
 8014ee6:	2b00      	cmp	r3, #0
 8014ee8:	d103      	bne.n	8014ef2 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8014eea:	68fb      	ldr	r3, [r7, #12]
 8014eec:	689b      	ldr	r3, [r3, #8]
 8014eee:	633b      	str	r3, [r7, #48]	@ 0x30
 8014ef0:	e013      	b.n	8014f1a <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8014ef2:	68fb      	ldr	r3, [r7, #12]
 8014ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014ef6:	2b00      	cmp	r3, #0
 8014ef8:	d007      	beq.n	8014f0a <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8014efa:	68fb      	ldr	r3, [r7, #12]
 8014efc:	699b      	ldr	r3, [r3, #24]
 8014efe:	4619      	mov	r1, r3
 8014f00:	68f8      	ldr	r0, [r7, #12]
 8014f02:	f7fe faaa 	bl	801345a <clmt_clust>
 8014f06:	6338      	str	r0, [r7, #48]	@ 0x30
 8014f08:	e007      	b.n	8014f1a <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8014f0a:	68fa      	ldr	r2, [r7, #12]
 8014f0c:	68fb      	ldr	r3, [r7, #12]
 8014f0e:	69db      	ldr	r3, [r3, #28]
 8014f10:	4619      	mov	r1, r3
 8014f12:	4610      	mov	r0, r2
 8014f14:	f7fd ffb7 	bl	8012e86 <get_fat>
 8014f18:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8014f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f1c:	2b01      	cmp	r3, #1
 8014f1e:	d804      	bhi.n	8014f2a <f_read+0xf2>
 8014f20:	68fb      	ldr	r3, [r7, #12]
 8014f22:	2202      	movs	r2, #2
 8014f24:	755a      	strb	r2, [r3, #21]
 8014f26:	2302      	movs	r3, #2
 8014f28:	e0e1      	b.n	80150ee <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8014f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014f30:	d104      	bne.n	8014f3c <f_read+0x104>
 8014f32:	68fb      	ldr	r3, [r7, #12]
 8014f34:	2201      	movs	r2, #1
 8014f36:	755a      	strb	r2, [r3, #21]
 8014f38:	2301      	movs	r3, #1
 8014f3a:	e0d8      	b.n	80150ee <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 8014f3c:	68fb      	ldr	r3, [r7, #12]
 8014f3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014f40:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8014f42:	697a      	ldr	r2, [r7, #20]
 8014f44:	68fb      	ldr	r3, [r7, #12]
 8014f46:	69db      	ldr	r3, [r3, #28]
 8014f48:	4619      	mov	r1, r3
 8014f4a:	4610      	mov	r0, r2
 8014f4c:	f7fd ff7c 	bl	8012e48 <clust2sect>
 8014f50:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8014f52:	69bb      	ldr	r3, [r7, #24]
 8014f54:	2b00      	cmp	r3, #0
 8014f56:	d104      	bne.n	8014f62 <f_read+0x12a>
 8014f58:	68fb      	ldr	r3, [r7, #12]
 8014f5a:	2202      	movs	r2, #2
 8014f5c:	755a      	strb	r2, [r3, #21]
 8014f5e:	2302      	movs	r3, #2
 8014f60:	e0c5      	b.n	80150ee <f_read+0x2b6>
			sect += csect;
 8014f62:	69ba      	ldr	r2, [r7, #24]
 8014f64:	69fb      	ldr	r3, [r7, #28]
 8014f66:	4413      	add	r3, r2
 8014f68:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8014f6a:	697b      	ldr	r3, [r7, #20]
 8014f6c:	899b      	ldrh	r3, [r3, #12]
 8014f6e:	461a      	mov	r2, r3
 8014f70:	687b      	ldr	r3, [r7, #4]
 8014f72:	fbb3 f3f2 	udiv	r3, r3, r2
 8014f76:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8014f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f7a:	2b00      	cmp	r3, #0
 8014f7c:	d041      	beq.n	8015002 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8014f7e:	69fa      	ldr	r2, [r7, #28]
 8014f80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f82:	4413      	add	r3, r2
 8014f84:	697a      	ldr	r2, [r7, #20]
 8014f86:	8952      	ldrh	r2, [r2, #10]
 8014f88:	4293      	cmp	r3, r2
 8014f8a:	d905      	bls.n	8014f98 <f_read+0x160>
					cc = fs->csize - csect;
 8014f8c:	697b      	ldr	r3, [r7, #20]
 8014f8e:	895b      	ldrh	r3, [r3, #10]
 8014f90:	461a      	mov	r2, r3
 8014f92:	69fb      	ldr	r3, [r7, #28]
 8014f94:	1ad3      	subs	r3, r2, r3
 8014f96:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8014f98:	697b      	ldr	r3, [r7, #20]
 8014f9a:	7858      	ldrb	r0, [r3, #1]
 8014f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f9e:	69ba      	ldr	r2, [r7, #24]
 8014fa0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014fa2:	f7fd fba3 	bl	80126ec <disk_read>
 8014fa6:	4603      	mov	r3, r0
 8014fa8:	2b00      	cmp	r3, #0
 8014faa:	d004      	beq.n	8014fb6 <f_read+0x17e>
 8014fac:	68fb      	ldr	r3, [r7, #12]
 8014fae:	2201      	movs	r2, #1
 8014fb0:	755a      	strb	r2, [r3, #21]
 8014fb2:	2301      	movs	r3, #1
 8014fb4:	e09b      	b.n	80150ee <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8014fb6:	68fb      	ldr	r3, [r7, #12]
 8014fb8:	7d1b      	ldrb	r3, [r3, #20]
 8014fba:	b25b      	sxtb	r3, r3
 8014fbc:	2b00      	cmp	r3, #0
 8014fbe:	da18      	bge.n	8014ff2 <f_read+0x1ba>
 8014fc0:	68fb      	ldr	r3, [r7, #12]
 8014fc2:	6a1a      	ldr	r2, [r3, #32]
 8014fc4:	69bb      	ldr	r3, [r7, #24]
 8014fc6:	1ad3      	subs	r3, r2, r3
 8014fc8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014fca:	429a      	cmp	r2, r3
 8014fcc:	d911      	bls.n	8014ff2 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8014fce:	68fb      	ldr	r3, [r7, #12]
 8014fd0:	6a1a      	ldr	r2, [r3, #32]
 8014fd2:	69bb      	ldr	r3, [r7, #24]
 8014fd4:	1ad3      	subs	r3, r2, r3
 8014fd6:	697a      	ldr	r2, [r7, #20]
 8014fd8:	8992      	ldrh	r2, [r2, #12]
 8014fda:	fb02 f303 	mul.w	r3, r2, r3
 8014fde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014fe0:	18d0      	adds	r0, r2, r3
 8014fe2:	68fb      	ldr	r3, [r7, #12]
 8014fe4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8014fe8:	697b      	ldr	r3, [r7, #20]
 8014fea:	899b      	ldrh	r3, [r3, #12]
 8014fec:	461a      	mov	r2, r3
 8014fee:	f7fd fc5e 	bl	80128ae <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8014ff2:	697b      	ldr	r3, [r7, #20]
 8014ff4:	899b      	ldrh	r3, [r3, #12]
 8014ff6:	461a      	mov	r2, r3
 8014ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ffa:	fb02 f303 	mul.w	r3, r2, r3
 8014ffe:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 8015000:	e05c      	b.n	80150bc <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8015002:	68fb      	ldr	r3, [r7, #12]
 8015004:	6a1b      	ldr	r3, [r3, #32]
 8015006:	69ba      	ldr	r2, [r7, #24]
 8015008:	429a      	cmp	r2, r3
 801500a:	d02e      	beq.n	801506a <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 801500c:	68fb      	ldr	r3, [r7, #12]
 801500e:	7d1b      	ldrb	r3, [r3, #20]
 8015010:	b25b      	sxtb	r3, r3
 8015012:	2b00      	cmp	r3, #0
 8015014:	da18      	bge.n	8015048 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8015016:	697b      	ldr	r3, [r7, #20]
 8015018:	7858      	ldrb	r0, [r3, #1]
 801501a:	68fb      	ldr	r3, [r7, #12]
 801501c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8015020:	68fb      	ldr	r3, [r7, #12]
 8015022:	6a1a      	ldr	r2, [r3, #32]
 8015024:	2301      	movs	r3, #1
 8015026:	f7fd fb81 	bl	801272c <disk_write>
 801502a:	4603      	mov	r3, r0
 801502c:	2b00      	cmp	r3, #0
 801502e:	d004      	beq.n	801503a <f_read+0x202>
 8015030:	68fb      	ldr	r3, [r7, #12]
 8015032:	2201      	movs	r2, #1
 8015034:	755a      	strb	r2, [r3, #21]
 8015036:	2301      	movs	r3, #1
 8015038:	e059      	b.n	80150ee <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 801503a:	68fb      	ldr	r3, [r7, #12]
 801503c:	7d1b      	ldrb	r3, [r3, #20]
 801503e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8015042:	b2da      	uxtb	r2, r3
 8015044:	68fb      	ldr	r3, [r7, #12]
 8015046:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8015048:	697b      	ldr	r3, [r7, #20]
 801504a:	7858      	ldrb	r0, [r3, #1]
 801504c:	68fb      	ldr	r3, [r7, #12]
 801504e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8015052:	2301      	movs	r3, #1
 8015054:	69ba      	ldr	r2, [r7, #24]
 8015056:	f7fd fb49 	bl	80126ec <disk_read>
 801505a:	4603      	mov	r3, r0
 801505c:	2b00      	cmp	r3, #0
 801505e:	d004      	beq.n	801506a <f_read+0x232>
 8015060:	68fb      	ldr	r3, [r7, #12]
 8015062:	2201      	movs	r2, #1
 8015064:	755a      	strb	r2, [r3, #21]
 8015066:	2301      	movs	r3, #1
 8015068:	e041      	b.n	80150ee <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 801506a:	68fb      	ldr	r3, [r7, #12]
 801506c:	69ba      	ldr	r2, [r7, #24]
 801506e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8015070:	697b      	ldr	r3, [r7, #20]
 8015072:	899b      	ldrh	r3, [r3, #12]
 8015074:	4618      	mov	r0, r3
 8015076:	68fb      	ldr	r3, [r7, #12]
 8015078:	699b      	ldr	r3, [r3, #24]
 801507a:	697a      	ldr	r2, [r7, #20]
 801507c:	8992      	ldrh	r2, [r2, #12]
 801507e:	fbb3 f1f2 	udiv	r1, r3, r2
 8015082:	fb01 f202 	mul.w	r2, r1, r2
 8015086:	1a9b      	subs	r3, r3, r2
 8015088:	1ac3      	subs	r3, r0, r3
 801508a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 801508c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801508e:	687b      	ldr	r3, [r7, #4]
 8015090:	429a      	cmp	r2, r3
 8015092:	d901      	bls.n	8015098 <f_read+0x260>
 8015094:	687b      	ldr	r3, [r7, #4]
 8015096:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8015098:	68fb      	ldr	r3, [r7, #12]
 801509a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801509e:	68fb      	ldr	r3, [r7, #12]
 80150a0:	699b      	ldr	r3, [r3, #24]
 80150a2:	697a      	ldr	r2, [r7, #20]
 80150a4:	8992      	ldrh	r2, [r2, #12]
 80150a6:	fbb3 f0f2 	udiv	r0, r3, r2
 80150aa:	fb00 f202 	mul.w	r2, r0, r2
 80150ae:	1a9b      	subs	r3, r3, r2
 80150b0:	440b      	add	r3, r1
 80150b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80150b4:	4619      	mov	r1, r3
 80150b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80150b8:	f7fd fbf9 	bl	80128ae <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80150bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80150be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150c0:	4413      	add	r3, r2
 80150c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80150c4:	68fb      	ldr	r3, [r7, #12]
 80150c6:	699a      	ldr	r2, [r3, #24]
 80150c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150ca:	441a      	add	r2, r3
 80150cc:	68fb      	ldr	r3, [r7, #12]
 80150ce:	619a      	str	r2, [r3, #24]
 80150d0:	683b      	ldr	r3, [r7, #0]
 80150d2:	681a      	ldr	r2, [r3, #0]
 80150d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150d6:	441a      	add	r2, r3
 80150d8:	683b      	ldr	r3, [r7, #0]
 80150da:	601a      	str	r2, [r3, #0]
 80150dc:	687a      	ldr	r2, [r7, #4]
 80150de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150e0:	1ad3      	subs	r3, r2, r3
 80150e2:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80150e4:	687b      	ldr	r3, [r7, #4]
 80150e6:	2b00      	cmp	r3, #0
 80150e8:	f47f aee1 	bne.w	8014eae <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80150ec:	2300      	movs	r3, #0
}
 80150ee:	4618      	mov	r0, r3
 80150f0:	3738      	adds	r7, #56	@ 0x38
 80150f2:	46bd      	mov	sp, r7
 80150f4:	bd80      	pop	{r7, pc}

080150f6 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80150f6:	b580      	push	{r7, lr}
 80150f8:	b086      	sub	sp, #24
 80150fa:	af00      	add	r7, sp, #0
 80150fc:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80150fe:	687b      	ldr	r3, [r7, #4]
 8015100:	f107 0208 	add.w	r2, r7, #8
 8015104:	4611      	mov	r1, r2
 8015106:	4618      	mov	r0, r3
 8015108:	f7ff fc52 	bl	80149b0 <validate>
 801510c:	4603      	mov	r3, r0
 801510e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8015110:	7dfb      	ldrb	r3, [r7, #23]
 8015112:	2b00      	cmp	r3, #0
 8015114:	d168      	bne.n	80151e8 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8015116:	687b      	ldr	r3, [r7, #4]
 8015118:	7d1b      	ldrb	r3, [r3, #20]
 801511a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801511e:	2b00      	cmp	r3, #0
 8015120:	d062      	beq.n	80151e8 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8015122:	687b      	ldr	r3, [r7, #4]
 8015124:	7d1b      	ldrb	r3, [r3, #20]
 8015126:	b25b      	sxtb	r3, r3
 8015128:	2b00      	cmp	r3, #0
 801512a:	da15      	bge.n	8015158 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801512c:	68bb      	ldr	r3, [r7, #8]
 801512e:	7858      	ldrb	r0, [r3, #1]
 8015130:	687b      	ldr	r3, [r7, #4]
 8015132:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8015136:	687b      	ldr	r3, [r7, #4]
 8015138:	6a1a      	ldr	r2, [r3, #32]
 801513a:	2301      	movs	r3, #1
 801513c:	f7fd faf6 	bl	801272c <disk_write>
 8015140:	4603      	mov	r3, r0
 8015142:	2b00      	cmp	r3, #0
 8015144:	d001      	beq.n	801514a <f_sync+0x54>
 8015146:	2301      	movs	r3, #1
 8015148:	e04f      	b.n	80151ea <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 801514a:	687b      	ldr	r3, [r7, #4]
 801514c:	7d1b      	ldrb	r3, [r3, #20]
 801514e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8015152:	b2da      	uxtb	r2, r3
 8015154:	687b      	ldr	r3, [r7, #4]
 8015156:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8015158:	f7fb fa56 	bl	8010608 <get_fattime>
 801515c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 801515e:	68ba      	ldr	r2, [r7, #8]
 8015160:	687b      	ldr	r3, [r7, #4]
 8015162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015164:	4619      	mov	r1, r3
 8015166:	4610      	mov	r0, r2
 8015168:	f7fd fdd0 	bl	8012d0c <move_window>
 801516c:	4603      	mov	r3, r0
 801516e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8015170:	7dfb      	ldrb	r3, [r7, #23]
 8015172:	2b00      	cmp	r3, #0
 8015174:	d138      	bne.n	80151e8 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8015176:	687b      	ldr	r3, [r7, #4]
 8015178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801517a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801517c:	68fb      	ldr	r3, [r7, #12]
 801517e:	330b      	adds	r3, #11
 8015180:	781a      	ldrb	r2, [r3, #0]
 8015182:	68fb      	ldr	r3, [r7, #12]
 8015184:	330b      	adds	r3, #11
 8015186:	f042 0220 	orr.w	r2, r2, #32
 801518a:	b2d2      	uxtb	r2, r2
 801518c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801518e:	687b      	ldr	r3, [r7, #4]
 8015190:	6818      	ldr	r0, [r3, #0]
 8015192:	687b      	ldr	r3, [r7, #4]
 8015194:	689b      	ldr	r3, [r3, #8]
 8015196:	461a      	mov	r2, r3
 8015198:	68f9      	ldr	r1, [r7, #12]
 801519a:	f7fe fb5b 	bl	8013854 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801519e:	68fb      	ldr	r3, [r7, #12]
 80151a0:	f103 021c 	add.w	r2, r3, #28
 80151a4:	687b      	ldr	r3, [r7, #4]
 80151a6:	68db      	ldr	r3, [r3, #12]
 80151a8:	4619      	mov	r1, r3
 80151aa:	4610      	mov	r0, r2
 80151ac:	f7fd fb53 	bl	8012856 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80151b0:	68fb      	ldr	r3, [r7, #12]
 80151b2:	3316      	adds	r3, #22
 80151b4:	6939      	ldr	r1, [r7, #16]
 80151b6:	4618      	mov	r0, r3
 80151b8:	f7fd fb4d 	bl	8012856 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80151bc:	68fb      	ldr	r3, [r7, #12]
 80151be:	3312      	adds	r3, #18
 80151c0:	2100      	movs	r1, #0
 80151c2:	4618      	mov	r0, r3
 80151c4:	f7fd fb2c 	bl	8012820 <st_word>
					fs->wflag = 1;
 80151c8:	68bb      	ldr	r3, [r7, #8]
 80151ca:	2201      	movs	r2, #1
 80151cc:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80151ce:	68bb      	ldr	r3, [r7, #8]
 80151d0:	4618      	mov	r0, r3
 80151d2:	f7fd fdc9 	bl	8012d68 <sync_fs>
 80151d6:	4603      	mov	r3, r0
 80151d8:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80151da:	687b      	ldr	r3, [r7, #4]
 80151dc:	7d1b      	ldrb	r3, [r3, #20]
 80151de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80151e2:	b2da      	uxtb	r2, r3
 80151e4:	687b      	ldr	r3, [r7, #4]
 80151e6:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80151e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80151ea:	4618      	mov	r0, r3
 80151ec:	3718      	adds	r7, #24
 80151ee:	46bd      	mov	sp, r7
 80151f0:	bd80      	pop	{r7, pc}

080151f2 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80151f2:	b580      	push	{r7, lr}
 80151f4:	b084      	sub	sp, #16
 80151f6:	af00      	add	r7, sp, #0
 80151f8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80151fa:	6878      	ldr	r0, [r7, #4]
 80151fc:	f7ff ff7b 	bl	80150f6 <f_sync>
 8015200:	4603      	mov	r3, r0
 8015202:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8015204:	7bfb      	ldrb	r3, [r7, #15]
 8015206:	2b00      	cmp	r3, #0
 8015208:	d118      	bne.n	801523c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801520a:	687b      	ldr	r3, [r7, #4]
 801520c:	f107 0208 	add.w	r2, r7, #8
 8015210:	4611      	mov	r1, r2
 8015212:	4618      	mov	r0, r3
 8015214:	f7ff fbcc 	bl	80149b0 <validate>
 8015218:	4603      	mov	r3, r0
 801521a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801521c:	7bfb      	ldrb	r3, [r7, #15]
 801521e:	2b00      	cmp	r3, #0
 8015220:	d10c      	bne.n	801523c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8015222:	687b      	ldr	r3, [r7, #4]
 8015224:	691b      	ldr	r3, [r3, #16]
 8015226:	4618      	mov	r0, r3
 8015228:	f7fd fccc 	bl	8012bc4 <dec_lock>
 801522c:	4603      	mov	r3, r0
 801522e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8015230:	7bfb      	ldrb	r3, [r7, #15]
 8015232:	2b00      	cmp	r3, #0
 8015234:	d102      	bne.n	801523c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8015236:	687b      	ldr	r3, [r7, #4]
 8015238:	2200      	movs	r2, #0
 801523a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801523c:	7bfb      	ldrb	r3, [r7, #15]
}
 801523e:	4618      	mov	r0, r3
 8015240:	3710      	adds	r7, #16
 8015242:	46bd      	mov	sp, r7
 8015244:	bd80      	pop	{r7, pc}

08015246 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8015246:	b580      	push	{r7, lr}
 8015248:	b088      	sub	sp, #32
 801524a:	af00      	add	r7, sp, #0
 801524c:	60f8      	str	r0, [r7, #12]
 801524e:	60b9      	str	r1, [r7, #8]
 8015250:	607a      	str	r2, [r7, #4]
	int n = 0;
 8015252:	2300      	movs	r3, #0
 8015254:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8015256:	68fb      	ldr	r3, [r7, #12]
 8015258:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 801525a:	e01c      	b.n	8015296 <f_gets+0x50>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 801525c:	f107 0310 	add.w	r3, r7, #16
 8015260:	f107 0114 	add.w	r1, r7, #20
 8015264:	2201      	movs	r2, #1
 8015266:	6878      	ldr	r0, [r7, #4]
 8015268:	f7ff fde6 	bl	8014e38 <f_read>
		if (rc != 1) break;
 801526c:	693b      	ldr	r3, [r7, #16]
 801526e:	2b01      	cmp	r3, #1
 8015270:	d117      	bne.n	80152a2 <f_gets+0x5c>
		c = s[0];
 8015272:	7d3b      	ldrb	r3, [r7, #20]
 8015274:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8015276:	7dfb      	ldrb	r3, [r7, #23]
 8015278:	2b0d      	cmp	r3, #13
 801527a:	d00b      	beq.n	8015294 <f_gets+0x4e>
		*p++ = c;
 801527c:	69bb      	ldr	r3, [r7, #24]
 801527e:	1c5a      	adds	r2, r3, #1
 8015280:	61ba      	str	r2, [r7, #24]
 8015282:	7dfa      	ldrb	r2, [r7, #23]
 8015284:	701a      	strb	r2, [r3, #0]
		n++;
 8015286:	69fb      	ldr	r3, [r7, #28]
 8015288:	3301      	adds	r3, #1
 801528a:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 801528c:	7dfb      	ldrb	r3, [r7, #23]
 801528e:	2b0a      	cmp	r3, #10
 8015290:	d009      	beq.n	80152a6 <f_gets+0x60>
 8015292:	e000      	b.n	8015296 <f_gets+0x50>
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8015294:	bf00      	nop
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8015296:	68bb      	ldr	r3, [r7, #8]
 8015298:	3b01      	subs	r3, #1
 801529a:	69fa      	ldr	r2, [r7, #28]
 801529c:	429a      	cmp	r2, r3
 801529e:	dbdd      	blt.n	801525c <f_gets+0x16>
 80152a0:	e002      	b.n	80152a8 <f_gets+0x62>
		if (rc != 1) break;
 80152a2:	bf00      	nop
 80152a4:	e000      	b.n	80152a8 <f_gets+0x62>
		if (c == '\n') break;		/* Break on EOL */
 80152a6:	bf00      	nop
	}
	*p = 0;
 80152a8:	69bb      	ldr	r3, [r7, #24]
 80152aa:	2200      	movs	r2, #0
 80152ac:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 80152ae:	69fb      	ldr	r3, [r7, #28]
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	d001      	beq.n	80152b8 <f_gets+0x72>
 80152b4:	68fb      	ldr	r3, [r7, #12]
 80152b6:	e000      	b.n	80152ba <f_gets+0x74>
 80152b8:	2300      	movs	r3, #0
}
 80152ba:	4618      	mov	r0, r3
 80152bc:	3720      	adds	r7, #32
 80152be:	46bd      	mov	sp, r7
 80152c0:	bd80      	pop	{r7, pc}
	...

080152c4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80152c4:	b480      	push	{r7}
 80152c6:	b087      	sub	sp, #28
 80152c8:	af00      	add	r7, sp, #0
 80152ca:	60f8      	str	r0, [r7, #12]
 80152cc:	60b9      	str	r1, [r7, #8]
 80152ce:	4613      	mov	r3, r2
 80152d0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80152d2:	2301      	movs	r3, #1
 80152d4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80152d6:	2300      	movs	r3, #0
 80152d8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80152da:	4b1f      	ldr	r3, [pc, #124]	@ (8015358 <FATFS_LinkDriverEx+0x94>)
 80152dc:	7a5b      	ldrb	r3, [r3, #9]
 80152de:	b2db      	uxtb	r3, r3
 80152e0:	2b00      	cmp	r3, #0
 80152e2:	d131      	bne.n	8015348 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80152e4:	4b1c      	ldr	r3, [pc, #112]	@ (8015358 <FATFS_LinkDriverEx+0x94>)
 80152e6:	7a5b      	ldrb	r3, [r3, #9]
 80152e8:	b2db      	uxtb	r3, r3
 80152ea:	461a      	mov	r2, r3
 80152ec:	4b1a      	ldr	r3, [pc, #104]	@ (8015358 <FATFS_LinkDriverEx+0x94>)
 80152ee:	2100      	movs	r1, #0
 80152f0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80152f2:	4b19      	ldr	r3, [pc, #100]	@ (8015358 <FATFS_LinkDriverEx+0x94>)
 80152f4:	7a5b      	ldrb	r3, [r3, #9]
 80152f6:	b2db      	uxtb	r3, r3
 80152f8:	4a17      	ldr	r2, [pc, #92]	@ (8015358 <FATFS_LinkDriverEx+0x94>)
 80152fa:	009b      	lsls	r3, r3, #2
 80152fc:	4413      	add	r3, r2
 80152fe:	68fa      	ldr	r2, [r7, #12]
 8015300:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8015302:	4b15      	ldr	r3, [pc, #84]	@ (8015358 <FATFS_LinkDriverEx+0x94>)
 8015304:	7a5b      	ldrb	r3, [r3, #9]
 8015306:	b2db      	uxtb	r3, r3
 8015308:	461a      	mov	r2, r3
 801530a:	4b13      	ldr	r3, [pc, #76]	@ (8015358 <FATFS_LinkDriverEx+0x94>)
 801530c:	4413      	add	r3, r2
 801530e:	79fa      	ldrb	r2, [r7, #7]
 8015310:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8015312:	4b11      	ldr	r3, [pc, #68]	@ (8015358 <FATFS_LinkDriverEx+0x94>)
 8015314:	7a5b      	ldrb	r3, [r3, #9]
 8015316:	b2db      	uxtb	r3, r3
 8015318:	1c5a      	adds	r2, r3, #1
 801531a:	b2d1      	uxtb	r1, r2
 801531c:	4a0e      	ldr	r2, [pc, #56]	@ (8015358 <FATFS_LinkDriverEx+0x94>)
 801531e:	7251      	strb	r1, [r2, #9]
 8015320:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8015322:	7dbb      	ldrb	r3, [r7, #22]
 8015324:	3330      	adds	r3, #48	@ 0x30
 8015326:	b2da      	uxtb	r2, r3
 8015328:	68bb      	ldr	r3, [r7, #8]
 801532a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801532c:	68bb      	ldr	r3, [r7, #8]
 801532e:	3301      	adds	r3, #1
 8015330:	223a      	movs	r2, #58	@ 0x3a
 8015332:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8015334:	68bb      	ldr	r3, [r7, #8]
 8015336:	3302      	adds	r3, #2
 8015338:	222f      	movs	r2, #47	@ 0x2f
 801533a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801533c:	68bb      	ldr	r3, [r7, #8]
 801533e:	3303      	adds	r3, #3
 8015340:	2200      	movs	r2, #0
 8015342:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8015344:	2300      	movs	r3, #0
 8015346:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8015348:	7dfb      	ldrb	r3, [r7, #23]
}
 801534a:	4618      	mov	r0, r3
 801534c:	371c      	adds	r7, #28
 801534e:	46bd      	mov	sp, r7
 8015350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015354:	4770      	bx	lr
 8015356:	bf00      	nop
 8015358:	200063a8 	.word	0x200063a8

0801535c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801535c:	b580      	push	{r7, lr}
 801535e:	b082      	sub	sp, #8
 8015360:	af00      	add	r7, sp, #0
 8015362:	6078      	str	r0, [r7, #4]
 8015364:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8015366:	2200      	movs	r2, #0
 8015368:	6839      	ldr	r1, [r7, #0]
 801536a:	6878      	ldr	r0, [r7, #4]
 801536c:	f7ff ffaa 	bl	80152c4 <FATFS_LinkDriverEx>
 8015370:	4603      	mov	r3, r0
}
 8015372:	4618      	mov	r0, r3
 8015374:	3708      	adds	r7, #8
 8015376:	46bd      	mov	sp, r7
 8015378:	bd80      	pop	{r7, pc}
	...

0801537c <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 801537c:	b480      	push	{r7}
 801537e:	b085      	sub	sp, #20
 8015380:	af00      	add	r7, sp, #0
 8015382:	4603      	mov	r3, r0
 8015384:	6039      	str	r1, [r7, #0]
 8015386:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8015388:	88fb      	ldrh	r3, [r7, #6]
 801538a:	2b7f      	cmp	r3, #127	@ 0x7f
 801538c:	d802      	bhi.n	8015394 <ff_convert+0x18>
		c = chr;
 801538e:	88fb      	ldrh	r3, [r7, #6]
 8015390:	81fb      	strh	r3, [r7, #14]
 8015392:	e025      	b.n	80153e0 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8015394:	683b      	ldr	r3, [r7, #0]
 8015396:	2b00      	cmp	r3, #0
 8015398:	d00b      	beq.n	80153b2 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 801539a:	88fb      	ldrh	r3, [r7, #6]
 801539c:	2bff      	cmp	r3, #255	@ 0xff
 801539e:	d805      	bhi.n	80153ac <ff_convert+0x30>
 80153a0:	88fb      	ldrh	r3, [r7, #6]
 80153a2:	3b80      	subs	r3, #128	@ 0x80
 80153a4:	4a12      	ldr	r2, [pc, #72]	@ (80153f0 <ff_convert+0x74>)
 80153a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80153aa:	e000      	b.n	80153ae <ff_convert+0x32>
 80153ac:	2300      	movs	r3, #0
 80153ae:	81fb      	strh	r3, [r7, #14]
 80153b0:	e016      	b.n	80153e0 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 80153b2:	2300      	movs	r3, #0
 80153b4:	81fb      	strh	r3, [r7, #14]
 80153b6:	e009      	b.n	80153cc <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80153b8:	89fb      	ldrh	r3, [r7, #14]
 80153ba:	4a0d      	ldr	r2, [pc, #52]	@ (80153f0 <ff_convert+0x74>)
 80153bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80153c0:	88fa      	ldrh	r2, [r7, #6]
 80153c2:	429a      	cmp	r2, r3
 80153c4:	d006      	beq.n	80153d4 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80153c6:	89fb      	ldrh	r3, [r7, #14]
 80153c8:	3301      	adds	r3, #1
 80153ca:	81fb      	strh	r3, [r7, #14]
 80153cc:	89fb      	ldrh	r3, [r7, #14]
 80153ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80153d0:	d9f2      	bls.n	80153b8 <ff_convert+0x3c>
 80153d2:	e000      	b.n	80153d6 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80153d4:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80153d6:	89fb      	ldrh	r3, [r7, #14]
 80153d8:	3380      	adds	r3, #128	@ 0x80
 80153da:	b29b      	uxth	r3, r3
 80153dc:	b2db      	uxtb	r3, r3
 80153de:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80153e0:	89fb      	ldrh	r3, [r7, #14]
}
 80153e2:	4618      	mov	r0, r3
 80153e4:	3714      	adds	r7, #20
 80153e6:	46bd      	mov	sp, r7
 80153e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153ec:	4770      	bx	lr
 80153ee:	bf00      	nop
 80153f0:	0801adbc 	.word	0x0801adbc

080153f4 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80153f4:	b480      	push	{r7}
 80153f6:	b087      	sub	sp, #28
 80153f8:	af00      	add	r7, sp, #0
 80153fa:	4603      	mov	r3, r0
 80153fc:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80153fe:	88fb      	ldrh	r3, [r7, #6]
 8015400:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015404:	d201      	bcs.n	801540a <ff_wtoupper+0x16>
 8015406:	4b3e      	ldr	r3, [pc, #248]	@ (8015500 <ff_wtoupper+0x10c>)
 8015408:	e000      	b.n	801540c <ff_wtoupper+0x18>
 801540a:	4b3e      	ldr	r3, [pc, #248]	@ (8015504 <ff_wtoupper+0x110>)
 801540c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 801540e:	697b      	ldr	r3, [r7, #20]
 8015410:	1c9a      	adds	r2, r3, #2
 8015412:	617a      	str	r2, [r7, #20]
 8015414:	881b      	ldrh	r3, [r3, #0]
 8015416:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8015418:	8a7b      	ldrh	r3, [r7, #18]
 801541a:	2b00      	cmp	r3, #0
 801541c:	d068      	beq.n	80154f0 <ff_wtoupper+0xfc>
 801541e:	88fa      	ldrh	r2, [r7, #6]
 8015420:	8a7b      	ldrh	r3, [r7, #18]
 8015422:	429a      	cmp	r2, r3
 8015424:	d364      	bcc.n	80154f0 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8015426:	697b      	ldr	r3, [r7, #20]
 8015428:	1c9a      	adds	r2, r3, #2
 801542a:	617a      	str	r2, [r7, #20]
 801542c:	881b      	ldrh	r3, [r3, #0]
 801542e:	823b      	strh	r3, [r7, #16]
 8015430:	8a3b      	ldrh	r3, [r7, #16]
 8015432:	0a1b      	lsrs	r3, r3, #8
 8015434:	81fb      	strh	r3, [r7, #14]
 8015436:	8a3b      	ldrh	r3, [r7, #16]
 8015438:	b2db      	uxtb	r3, r3
 801543a:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 801543c:	88fa      	ldrh	r2, [r7, #6]
 801543e:	8a79      	ldrh	r1, [r7, #18]
 8015440:	8a3b      	ldrh	r3, [r7, #16]
 8015442:	440b      	add	r3, r1
 8015444:	429a      	cmp	r2, r3
 8015446:	da49      	bge.n	80154dc <ff_wtoupper+0xe8>
			switch (cmd) {
 8015448:	89fb      	ldrh	r3, [r7, #14]
 801544a:	2b08      	cmp	r3, #8
 801544c:	d84f      	bhi.n	80154ee <ff_wtoupper+0xfa>
 801544e:	a201      	add	r2, pc, #4	@ (adr r2, 8015454 <ff_wtoupper+0x60>)
 8015450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015454:	08015479 	.word	0x08015479
 8015458:	0801548b 	.word	0x0801548b
 801545c:	080154a1 	.word	0x080154a1
 8015460:	080154a9 	.word	0x080154a9
 8015464:	080154b1 	.word	0x080154b1
 8015468:	080154b9 	.word	0x080154b9
 801546c:	080154c1 	.word	0x080154c1
 8015470:	080154c9 	.word	0x080154c9
 8015474:	080154d1 	.word	0x080154d1
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8015478:	88fa      	ldrh	r2, [r7, #6]
 801547a:	8a7b      	ldrh	r3, [r7, #18]
 801547c:	1ad3      	subs	r3, r2, r3
 801547e:	005b      	lsls	r3, r3, #1
 8015480:	697a      	ldr	r2, [r7, #20]
 8015482:	4413      	add	r3, r2
 8015484:	881b      	ldrh	r3, [r3, #0]
 8015486:	80fb      	strh	r3, [r7, #6]
 8015488:	e027      	b.n	80154da <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 801548a:	88fa      	ldrh	r2, [r7, #6]
 801548c:	8a7b      	ldrh	r3, [r7, #18]
 801548e:	1ad3      	subs	r3, r2, r3
 8015490:	b29b      	uxth	r3, r3
 8015492:	f003 0301 	and.w	r3, r3, #1
 8015496:	b29b      	uxth	r3, r3
 8015498:	88fa      	ldrh	r2, [r7, #6]
 801549a:	1ad3      	subs	r3, r2, r3
 801549c:	80fb      	strh	r3, [r7, #6]
 801549e:	e01c      	b.n	80154da <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 80154a0:	88fb      	ldrh	r3, [r7, #6]
 80154a2:	3b10      	subs	r3, #16
 80154a4:	80fb      	strh	r3, [r7, #6]
 80154a6:	e018      	b.n	80154da <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 80154a8:	88fb      	ldrh	r3, [r7, #6]
 80154aa:	3b20      	subs	r3, #32
 80154ac:	80fb      	strh	r3, [r7, #6]
 80154ae:	e014      	b.n	80154da <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 80154b0:	88fb      	ldrh	r3, [r7, #6]
 80154b2:	3b30      	subs	r3, #48	@ 0x30
 80154b4:	80fb      	strh	r3, [r7, #6]
 80154b6:	e010      	b.n	80154da <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 80154b8:	88fb      	ldrh	r3, [r7, #6]
 80154ba:	3b1a      	subs	r3, #26
 80154bc:	80fb      	strh	r3, [r7, #6]
 80154be:	e00c      	b.n	80154da <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 80154c0:	88fb      	ldrh	r3, [r7, #6]
 80154c2:	3308      	adds	r3, #8
 80154c4:	80fb      	strh	r3, [r7, #6]
 80154c6:	e008      	b.n	80154da <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 80154c8:	88fb      	ldrh	r3, [r7, #6]
 80154ca:	3b50      	subs	r3, #80	@ 0x50
 80154cc:	80fb      	strh	r3, [r7, #6]
 80154ce:	e004      	b.n	80154da <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80154d0:	88fb      	ldrh	r3, [r7, #6]
 80154d2:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 80154d6:	80fb      	strh	r3, [r7, #6]
 80154d8:	bf00      	nop
			}
			break;
 80154da:	e008      	b.n	80154ee <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80154dc:	89fb      	ldrh	r3, [r7, #14]
 80154de:	2b00      	cmp	r3, #0
 80154e0:	d195      	bne.n	801540e <ff_wtoupper+0x1a>
 80154e2:	8a3b      	ldrh	r3, [r7, #16]
 80154e4:	005b      	lsls	r3, r3, #1
 80154e6:	697a      	ldr	r2, [r7, #20]
 80154e8:	4413      	add	r3, r2
 80154ea:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80154ec:	e78f      	b.n	801540e <ff_wtoupper+0x1a>
			break;
 80154ee:	bf00      	nop
	}

	return chr;
 80154f0:	88fb      	ldrh	r3, [r7, #6]
}
 80154f2:	4618      	mov	r0, r3
 80154f4:	371c      	adds	r7, #28
 80154f6:	46bd      	mov	sp, r7
 80154f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154fc:	4770      	bx	lr
 80154fe:	bf00      	nop
 8015500:	0801aebc 	.word	0x0801aebc
 8015504:	0801b0b0 	.word	0x0801b0b0

08015508 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8015508:	b580      	push	{r7, lr}
 801550a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 801550c:	2200      	movs	r2, #0
 801550e:	4912      	ldr	r1, [pc, #72]	@ (8015558 <MX_USB_DEVICE_Init+0x50>)
 8015510:	4812      	ldr	r0, [pc, #72]	@ (801555c <MX_USB_DEVICE_Init+0x54>)
 8015512:	f7fb fda7 	bl	8011064 <USBD_Init>
 8015516:	4603      	mov	r3, r0
 8015518:	2b00      	cmp	r3, #0
 801551a:	d001      	beq.n	8015520 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801551c:	f7ef fe32 	bl	8005184 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8015520:	490f      	ldr	r1, [pc, #60]	@ (8015560 <MX_USB_DEVICE_Init+0x58>)
 8015522:	480e      	ldr	r0, [pc, #56]	@ (801555c <MX_USB_DEVICE_Init+0x54>)
 8015524:	f7fb fdce 	bl	80110c4 <USBD_RegisterClass>
 8015528:	4603      	mov	r3, r0
 801552a:	2b00      	cmp	r3, #0
 801552c:	d001      	beq.n	8015532 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801552e:	f7ef fe29 	bl	8005184 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8015532:	490c      	ldr	r1, [pc, #48]	@ (8015564 <MX_USB_DEVICE_Init+0x5c>)
 8015534:	4809      	ldr	r0, [pc, #36]	@ (801555c <MX_USB_DEVICE_Init+0x54>)
 8015536:	f7fb fcc5 	bl	8010ec4 <USBD_CDC_RegisterInterface>
 801553a:	4603      	mov	r3, r0
 801553c:	2b00      	cmp	r3, #0
 801553e:	d001      	beq.n	8015544 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8015540:	f7ef fe20 	bl	8005184 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8015544:	4805      	ldr	r0, [pc, #20]	@ (801555c <MX_USB_DEVICE_Init+0x54>)
 8015546:	f7fb fdf3 	bl	8011130 <USBD_Start>
 801554a:	4603      	mov	r3, r0
 801554c:	2b00      	cmp	r3, #0
 801554e:	d001      	beq.n	8015554 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8015550:	f7ef fe18 	bl	8005184 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8015554:	bf00      	nop
 8015556:	bd80      	pop	{r7, pc}
 8015558:	200001e0 	.word	0x200001e0
 801555c:	200063b4 	.word	0x200063b4
 8015560:	2000014c 	.word	0x2000014c
 8015564:	200001cc 	.word	0x200001cc

08015568 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8015568:	b580      	push	{r7, lr}
 801556a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801556c:	2200      	movs	r2, #0
 801556e:	4905      	ldr	r1, [pc, #20]	@ (8015584 <CDC_Init_FS+0x1c>)
 8015570:	4805      	ldr	r0, [pc, #20]	@ (8015588 <CDC_Init_FS+0x20>)
 8015572:	f7fb fcc1 	bl	8010ef8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8015576:	4905      	ldr	r1, [pc, #20]	@ (801558c <CDC_Init_FS+0x24>)
 8015578:	4803      	ldr	r0, [pc, #12]	@ (8015588 <CDC_Init_FS+0x20>)
 801557a:	f7fb fcdf 	bl	8010f3c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801557e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8015580:	4618      	mov	r0, r3
 8015582:	bd80      	pop	{r7, pc}
 8015584:	20006e90 	.word	0x20006e90
 8015588:	200063b4 	.word	0x200063b4
 801558c:	20006690 	.word	0x20006690

08015590 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8015590:	b480      	push	{r7}
 8015592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8015594:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8015596:	4618      	mov	r0, r3
 8015598:	46bd      	mov	sp, r7
 801559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801559e:	4770      	bx	lr

080155a0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80155a0:	b480      	push	{r7}
 80155a2:	b083      	sub	sp, #12
 80155a4:	af00      	add	r7, sp, #0
 80155a6:	4603      	mov	r3, r0
 80155a8:	6039      	str	r1, [r7, #0]
 80155aa:	71fb      	strb	r3, [r7, #7]
 80155ac:	4613      	mov	r3, r2
 80155ae:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80155b0:	79fb      	ldrb	r3, [r7, #7]
 80155b2:	2b23      	cmp	r3, #35	@ 0x23
 80155b4:	d84a      	bhi.n	801564c <CDC_Control_FS+0xac>
 80155b6:	a201      	add	r2, pc, #4	@ (adr r2, 80155bc <CDC_Control_FS+0x1c>)
 80155b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80155bc:	0801564d 	.word	0x0801564d
 80155c0:	0801564d 	.word	0x0801564d
 80155c4:	0801564d 	.word	0x0801564d
 80155c8:	0801564d 	.word	0x0801564d
 80155cc:	0801564d 	.word	0x0801564d
 80155d0:	0801564d 	.word	0x0801564d
 80155d4:	0801564d 	.word	0x0801564d
 80155d8:	0801564d 	.word	0x0801564d
 80155dc:	0801564d 	.word	0x0801564d
 80155e0:	0801564d 	.word	0x0801564d
 80155e4:	0801564d 	.word	0x0801564d
 80155e8:	0801564d 	.word	0x0801564d
 80155ec:	0801564d 	.word	0x0801564d
 80155f0:	0801564d 	.word	0x0801564d
 80155f4:	0801564d 	.word	0x0801564d
 80155f8:	0801564d 	.word	0x0801564d
 80155fc:	0801564d 	.word	0x0801564d
 8015600:	0801564d 	.word	0x0801564d
 8015604:	0801564d 	.word	0x0801564d
 8015608:	0801564d 	.word	0x0801564d
 801560c:	0801564d 	.word	0x0801564d
 8015610:	0801564d 	.word	0x0801564d
 8015614:	0801564d 	.word	0x0801564d
 8015618:	0801564d 	.word	0x0801564d
 801561c:	0801564d 	.word	0x0801564d
 8015620:	0801564d 	.word	0x0801564d
 8015624:	0801564d 	.word	0x0801564d
 8015628:	0801564d 	.word	0x0801564d
 801562c:	0801564d 	.word	0x0801564d
 8015630:	0801564d 	.word	0x0801564d
 8015634:	0801564d 	.word	0x0801564d
 8015638:	0801564d 	.word	0x0801564d
 801563c:	0801564d 	.word	0x0801564d
 8015640:	0801564d 	.word	0x0801564d
 8015644:	0801564d 	.word	0x0801564d
 8015648:	0801564d 	.word	0x0801564d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 801564c:	bf00      	nop
  }

  return (USBD_OK);
 801564e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8015650:	4618      	mov	r0, r3
 8015652:	370c      	adds	r7, #12
 8015654:	46bd      	mov	sp, r7
 8015656:	f85d 7b04 	ldr.w	r7, [sp], #4
 801565a:	4770      	bx	lr

0801565c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 801565c:	b580      	push	{r7, lr}
 801565e:	b082      	sub	sp, #8
 8015660:	af00      	add	r7, sp, #0
 8015662:	6078      	str	r0, [r7, #4]
 8015664:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8015666:	6879      	ldr	r1, [r7, #4]
 8015668:	4805      	ldr	r0, [pc, #20]	@ (8015680 <CDC_Receive_FS+0x24>)
 801566a:	f7fb fc67 	bl	8010f3c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801566e:	4804      	ldr	r0, [pc, #16]	@ (8015680 <CDC_Receive_FS+0x24>)
 8015670:	f7fb fcc2 	bl	8010ff8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8015674:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8015676:	4618      	mov	r0, r3
 8015678:	3708      	adds	r7, #8
 801567a:	46bd      	mov	sp, r7
 801567c:	bd80      	pop	{r7, pc}
 801567e:	bf00      	nop
 8015680:	200063b4 	.word	0x200063b4

08015684 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8015684:	b580      	push	{r7, lr}
 8015686:	b084      	sub	sp, #16
 8015688:	af00      	add	r7, sp, #0
 801568a:	6078      	str	r0, [r7, #4]
 801568c:	460b      	mov	r3, r1
 801568e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8015690:	2300      	movs	r3, #0
 8015692:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8015694:	4b0d      	ldr	r3, [pc, #52]	@ (80156cc <CDC_Transmit_FS+0x48>)
 8015696:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801569a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801569c:	68bb      	ldr	r3, [r7, #8]
 801569e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80156a2:	2b00      	cmp	r3, #0
 80156a4:	d001      	beq.n	80156aa <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80156a6:	2301      	movs	r3, #1
 80156a8:	e00b      	b.n	80156c2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80156aa:	887b      	ldrh	r3, [r7, #2]
 80156ac:	461a      	mov	r2, r3
 80156ae:	6879      	ldr	r1, [r7, #4]
 80156b0:	4806      	ldr	r0, [pc, #24]	@ (80156cc <CDC_Transmit_FS+0x48>)
 80156b2:	f7fb fc21 	bl	8010ef8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80156b6:	4805      	ldr	r0, [pc, #20]	@ (80156cc <CDC_Transmit_FS+0x48>)
 80156b8:	f7fb fc5e 	bl	8010f78 <USBD_CDC_TransmitPacket>
 80156bc:	4603      	mov	r3, r0
 80156be:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80156c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80156c2:	4618      	mov	r0, r3
 80156c4:	3710      	adds	r7, #16
 80156c6:	46bd      	mov	sp, r7
 80156c8:	bd80      	pop	{r7, pc}
 80156ca:	bf00      	nop
 80156cc:	200063b4 	.word	0x200063b4

080156d0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80156d0:	b480      	push	{r7}
 80156d2:	b087      	sub	sp, #28
 80156d4:	af00      	add	r7, sp, #0
 80156d6:	60f8      	str	r0, [r7, #12]
 80156d8:	60b9      	str	r1, [r7, #8]
 80156da:	4613      	mov	r3, r2
 80156dc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80156de:	2300      	movs	r3, #0
 80156e0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80156e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80156e6:	4618      	mov	r0, r3
 80156e8:	371c      	adds	r7, #28
 80156ea:	46bd      	mov	sp, r7
 80156ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156f0:	4770      	bx	lr
	...

080156f4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80156f4:	b480      	push	{r7}
 80156f6:	b083      	sub	sp, #12
 80156f8:	af00      	add	r7, sp, #0
 80156fa:	4603      	mov	r3, r0
 80156fc:	6039      	str	r1, [r7, #0]
 80156fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8015700:	683b      	ldr	r3, [r7, #0]
 8015702:	2212      	movs	r2, #18
 8015704:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8015706:	4b03      	ldr	r3, [pc, #12]	@ (8015714 <USBD_FS_DeviceDescriptor+0x20>)
}
 8015708:	4618      	mov	r0, r3
 801570a:	370c      	adds	r7, #12
 801570c:	46bd      	mov	sp, r7
 801570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015712:	4770      	bx	lr
 8015714:	200001fc 	.word	0x200001fc

08015718 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015718:	b480      	push	{r7}
 801571a:	b083      	sub	sp, #12
 801571c:	af00      	add	r7, sp, #0
 801571e:	4603      	mov	r3, r0
 8015720:	6039      	str	r1, [r7, #0]
 8015722:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8015724:	683b      	ldr	r3, [r7, #0]
 8015726:	2204      	movs	r2, #4
 8015728:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801572a:	4b03      	ldr	r3, [pc, #12]	@ (8015738 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 801572c:	4618      	mov	r0, r3
 801572e:	370c      	adds	r7, #12
 8015730:	46bd      	mov	sp, r7
 8015732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015736:	4770      	bx	lr
 8015738:	20000210 	.word	0x20000210

0801573c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801573c:	b580      	push	{r7, lr}
 801573e:	b082      	sub	sp, #8
 8015740:	af00      	add	r7, sp, #0
 8015742:	4603      	mov	r3, r0
 8015744:	6039      	str	r1, [r7, #0]
 8015746:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8015748:	79fb      	ldrb	r3, [r7, #7]
 801574a:	2b00      	cmp	r3, #0
 801574c:	d105      	bne.n	801575a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801574e:	683a      	ldr	r2, [r7, #0]
 8015750:	4907      	ldr	r1, [pc, #28]	@ (8015770 <USBD_FS_ProductStrDescriptor+0x34>)
 8015752:	4808      	ldr	r0, [pc, #32]	@ (8015774 <USBD_FS_ProductStrDescriptor+0x38>)
 8015754:	f7fc fe9c 	bl	8012490 <USBD_GetString>
 8015758:	e004      	b.n	8015764 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801575a:	683a      	ldr	r2, [r7, #0]
 801575c:	4904      	ldr	r1, [pc, #16]	@ (8015770 <USBD_FS_ProductStrDescriptor+0x34>)
 801575e:	4805      	ldr	r0, [pc, #20]	@ (8015774 <USBD_FS_ProductStrDescriptor+0x38>)
 8015760:	f7fc fe96 	bl	8012490 <USBD_GetString>
  }
  return USBD_StrDesc;
 8015764:	4b02      	ldr	r3, [pc, #8]	@ (8015770 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8015766:	4618      	mov	r0, r3
 8015768:	3708      	adds	r7, #8
 801576a:	46bd      	mov	sp, r7
 801576c:	bd80      	pop	{r7, pc}
 801576e:	bf00      	nop
 8015770:	20007690 	.word	0x20007690
 8015774:	0801acc4 	.word	0x0801acc4

08015778 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015778:	b580      	push	{r7, lr}
 801577a:	b082      	sub	sp, #8
 801577c:	af00      	add	r7, sp, #0
 801577e:	4603      	mov	r3, r0
 8015780:	6039      	str	r1, [r7, #0]
 8015782:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8015784:	683a      	ldr	r2, [r7, #0]
 8015786:	4904      	ldr	r1, [pc, #16]	@ (8015798 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8015788:	4804      	ldr	r0, [pc, #16]	@ (801579c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801578a:	f7fc fe81 	bl	8012490 <USBD_GetString>
  return USBD_StrDesc;
 801578e:	4b02      	ldr	r3, [pc, #8]	@ (8015798 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8015790:	4618      	mov	r0, r3
 8015792:	3708      	adds	r7, #8
 8015794:	46bd      	mov	sp, r7
 8015796:	bd80      	pop	{r7, pc}
 8015798:	20007690 	.word	0x20007690
 801579c:	0801acdc 	.word	0x0801acdc

080157a0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80157a0:	b580      	push	{r7, lr}
 80157a2:	b082      	sub	sp, #8
 80157a4:	af00      	add	r7, sp, #0
 80157a6:	4603      	mov	r3, r0
 80157a8:	6039      	str	r1, [r7, #0]
 80157aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80157ac:	683b      	ldr	r3, [r7, #0]
 80157ae:	221a      	movs	r2, #26
 80157b0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80157b2:	f000 f843 	bl	801583c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80157b6:	4b02      	ldr	r3, [pc, #8]	@ (80157c0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80157b8:	4618      	mov	r0, r3
 80157ba:	3708      	adds	r7, #8
 80157bc:	46bd      	mov	sp, r7
 80157be:	bd80      	pop	{r7, pc}
 80157c0:	20000214 	.word	0x20000214

080157c4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80157c4:	b580      	push	{r7, lr}
 80157c6:	b082      	sub	sp, #8
 80157c8:	af00      	add	r7, sp, #0
 80157ca:	4603      	mov	r3, r0
 80157cc:	6039      	str	r1, [r7, #0]
 80157ce:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80157d0:	79fb      	ldrb	r3, [r7, #7]
 80157d2:	2b00      	cmp	r3, #0
 80157d4:	d105      	bne.n	80157e2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80157d6:	683a      	ldr	r2, [r7, #0]
 80157d8:	4907      	ldr	r1, [pc, #28]	@ (80157f8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80157da:	4808      	ldr	r0, [pc, #32]	@ (80157fc <USBD_FS_ConfigStrDescriptor+0x38>)
 80157dc:	f7fc fe58 	bl	8012490 <USBD_GetString>
 80157e0:	e004      	b.n	80157ec <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80157e2:	683a      	ldr	r2, [r7, #0]
 80157e4:	4904      	ldr	r1, [pc, #16]	@ (80157f8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80157e6:	4805      	ldr	r0, [pc, #20]	@ (80157fc <USBD_FS_ConfigStrDescriptor+0x38>)
 80157e8:	f7fc fe52 	bl	8012490 <USBD_GetString>
  }
  return USBD_StrDesc;
 80157ec:	4b02      	ldr	r3, [pc, #8]	@ (80157f8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80157ee:	4618      	mov	r0, r3
 80157f0:	3708      	adds	r7, #8
 80157f2:	46bd      	mov	sp, r7
 80157f4:	bd80      	pop	{r7, pc}
 80157f6:	bf00      	nop
 80157f8:	20007690 	.word	0x20007690
 80157fc:	0801acf0 	.word	0x0801acf0

08015800 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015800:	b580      	push	{r7, lr}
 8015802:	b082      	sub	sp, #8
 8015804:	af00      	add	r7, sp, #0
 8015806:	4603      	mov	r3, r0
 8015808:	6039      	str	r1, [r7, #0]
 801580a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801580c:	79fb      	ldrb	r3, [r7, #7]
 801580e:	2b00      	cmp	r3, #0
 8015810:	d105      	bne.n	801581e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8015812:	683a      	ldr	r2, [r7, #0]
 8015814:	4907      	ldr	r1, [pc, #28]	@ (8015834 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8015816:	4808      	ldr	r0, [pc, #32]	@ (8015838 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8015818:	f7fc fe3a 	bl	8012490 <USBD_GetString>
 801581c:	e004      	b.n	8015828 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801581e:	683a      	ldr	r2, [r7, #0]
 8015820:	4904      	ldr	r1, [pc, #16]	@ (8015834 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8015822:	4805      	ldr	r0, [pc, #20]	@ (8015838 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8015824:	f7fc fe34 	bl	8012490 <USBD_GetString>
  }
  return USBD_StrDesc;
 8015828:	4b02      	ldr	r3, [pc, #8]	@ (8015834 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801582a:	4618      	mov	r0, r3
 801582c:	3708      	adds	r7, #8
 801582e:	46bd      	mov	sp, r7
 8015830:	bd80      	pop	{r7, pc}
 8015832:	bf00      	nop
 8015834:	20007690 	.word	0x20007690
 8015838:	0801acfc 	.word	0x0801acfc

0801583c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801583c:	b580      	push	{r7, lr}
 801583e:	b084      	sub	sp, #16
 8015840:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8015842:	4b0f      	ldr	r3, [pc, #60]	@ (8015880 <Get_SerialNum+0x44>)
 8015844:	681b      	ldr	r3, [r3, #0]
 8015846:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8015848:	4b0e      	ldr	r3, [pc, #56]	@ (8015884 <Get_SerialNum+0x48>)
 801584a:	681b      	ldr	r3, [r3, #0]
 801584c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801584e:	4b0e      	ldr	r3, [pc, #56]	@ (8015888 <Get_SerialNum+0x4c>)
 8015850:	681b      	ldr	r3, [r3, #0]
 8015852:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8015854:	68fa      	ldr	r2, [r7, #12]
 8015856:	687b      	ldr	r3, [r7, #4]
 8015858:	4413      	add	r3, r2
 801585a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801585c:	68fb      	ldr	r3, [r7, #12]
 801585e:	2b00      	cmp	r3, #0
 8015860:	d009      	beq.n	8015876 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8015862:	2208      	movs	r2, #8
 8015864:	4909      	ldr	r1, [pc, #36]	@ (801588c <Get_SerialNum+0x50>)
 8015866:	68f8      	ldr	r0, [r7, #12]
 8015868:	f000 f814 	bl	8015894 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801586c:	2204      	movs	r2, #4
 801586e:	4908      	ldr	r1, [pc, #32]	@ (8015890 <Get_SerialNum+0x54>)
 8015870:	68b8      	ldr	r0, [r7, #8]
 8015872:	f000 f80f 	bl	8015894 <IntToUnicode>
  }
}
 8015876:	bf00      	nop
 8015878:	3710      	adds	r7, #16
 801587a:	46bd      	mov	sp, r7
 801587c:	bd80      	pop	{r7, pc}
 801587e:	bf00      	nop
 8015880:	1fff7a10 	.word	0x1fff7a10
 8015884:	1fff7a14 	.word	0x1fff7a14
 8015888:	1fff7a18 	.word	0x1fff7a18
 801588c:	20000216 	.word	0x20000216
 8015890:	20000226 	.word	0x20000226

08015894 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8015894:	b480      	push	{r7}
 8015896:	b087      	sub	sp, #28
 8015898:	af00      	add	r7, sp, #0
 801589a:	60f8      	str	r0, [r7, #12]
 801589c:	60b9      	str	r1, [r7, #8]
 801589e:	4613      	mov	r3, r2
 80158a0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80158a2:	2300      	movs	r3, #0
 80158a4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80158a6:	2300      	movs	r3, #0
 80158a8:	75fb      	strb	r3, [r7, #23]
 80158aa:	e027      	b.n	80158fc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80158ac:	68fb      	ldr	r3, [r7, #12]
 80158ae:	0f1b      	lsrs	r3, r3, #28
 80158b0:	2b09      	cmp	r3, #9
 80158b2:	d80b      	bhi.n	80158cc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80158b4:	68fb      	ldr	r3, [r7, #12]
 80158b6:	0f1b      	lsrs	r3, r3, #28
 80158b8:	b2da      	uxtb	r2, r3
 80158ba:	7dfb      	ldrb	r3, [r7, #23]
 80158bc:	005b      	lsls	r3, r3, #1
 80158be:	4619      	mov	r1, r3
 80158c0:	68bb      	ldr	r3, [r7, #8]
 80158c2:	440b      	add	r3, r1
 80158c4:	3230      	adds	r2, #48	@ 0x30
 80158c6:	b2d2      	uxtb	r2, r2
 80158c8:	701a      	strb	r2, [r3, #0]
 80158ca:	e00a      	b.n	80158e2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80158cc:	68fb      	ldr	r3, [r7, #12]
 80158ce:	0f1b      	lsrs	r3, r3, #28
 80158d0:	b2da      	uxtb	r2, r3
 80158d2:	7dfb      	ldrb	r3, [r7, #23]
 80158d4:	005b      	lsls	r3, r3, #1
 80158d6:	4619      	mov	r1, r3
 80158d8:	68bb      	ldr	r3, [r7, #8]
 80158da:	440b      	add	r3, r1
 80158dc:	3237      	adds	r2, #55	@ 0x37
 80158de:	b2d2      	uxtb	r2, r2
 80158e0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80158e2:	68fb      	ldr	r3, [r7, #12]
 80158e4:	011b      	lsls	r3, r3, #4
 80158e6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80158e8:	7dfb      	ldrb	r3, [r7, #23]
 80158ea:	005b      	lsls	r3, r3, #1
 80158ec:	3301      	adds	r3, #1
 80158ee:	68ba      	ldr	r2, [r7, #8]
 80158f0:	4413      	add	r3, r2
 80158f2:	2200      	movs	r2, #0
 80158f4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80158f6:	7dfb      	ldrb	r3, [r7, #23]
 80158f8:	3301      	adds	r3, #1
 80158fa:	75fb      	strb	r3, [r7, #23]
 80158fc:	7dfa      	ldrb	r2, [r7, #23]
 80158fe:	79fb      	ldrb	r3, [r7, #7]
 8015900:	429a      	cmp	r2, r3
 8015902:	d3d3      	bcc.n	80158ac <IntToUnicode+0x18>
  }
}
 8015904:	bf00      	nop
 8015906:	bf00      	nop
 8015908:	371c      	adds	r7, #28
 801590a:	46bd      	mov	sp, r7
 801590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015910:	4770      	bx	lr
	...

08015914 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8015914:	b580      	push	{r7, lr}
 8015916:	b08a      	sub	sp, #40	@ 0x28
 8015918:	af00      	add	r7, sp, #0
 801591a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801591c:	f107 0314 	add.w	r3, r7, #20
 8015920:	2200      	movs	r2, #0
 8015922:	601a      	str	r2, [r3, #0]
 8015924:	605a      	str	r2, [r3, #4]
 8015926:	609a      	str	r2, [r3, #8]
 8015928:	60da      	str	r2, [r3, #12]
 801592a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 801592c:	687b      	ldr	r3, [r7, #4]
 801592e:	681b      	ldr	r3, [r3, #0]
 8015930:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8015934:	d13a      	bne.n	80159ac <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8015936:	2300      	movs	r3, #0
 8015938:	613b      	str	r3, [r7, #16]
 801593a:	4b1e      	ldr	r3, [pc, #120]	@ (80159b4 <HAL_PCD_MspInit+0xa0>)
 801593c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801593e:	4a1d      	ldr	r2, [pc, #116]	@ (80159b4 <HAL_PCD_MspInit+0xa0>)
 8015940:	f043 0301 	orr.w	r3, r3, #1
 8015944:	6313      	str	r3, [r2, #48]	@ 0x30
 8015946:	4b1b      	ldr	r3, [pc, #108]	@ (80159b4 <HAL_PCD_MspInit+0xa0>)
 8015948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801594a:	f003 0301 	and.w	r3, r3, #1
 801594e:	613b      	str	r3, [r7, #16]
 8015950:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8015952:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8015956:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015958:	2302      	movs	r3, #2
 801595a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801595c:	2300      	movs	r3, #0
 801595e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015960:	2303      	movs	r3, #3
 8015962:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8015964:	230a      	movs	r3, #10
 8015966:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015968:	f107 0314 	add.w	r3, r7, #20
 801596c:	4619      	mov	r1, r3
 801596e:	4812      	ldr	r0, [pc, #72]	@ (80159b8 <HAL_PCD_MspInit+0xa4>)
 8015970:	f7f2 f98a 	bl	8007c88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8015974:	4b0f      	ldr	r3, [pc, #60]	@ (80159b4 <HAL_PCD_MspInit+0xa0>)
 8015976:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015978:	4a0e      	ldr	r2, [pc, #56]	@ (80159b4 <HAL_PCD_MspInit+0xa0>)
 801597a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801597e:	6353      	str	r3, [r2, #52]	@ 0x34
 8015980:	2300      	movs	r3, #0
 8015982:	60fb      	str	r3, [r7, #12]
 8015984:	4b0b      	ldr	r3, [pc, #44]	@ (80159b4 <HAL_PCD_MspInit+0xa0>)
 8015986:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015988:	4a0a      	ldr	r2, [pc, #40]	@ (80159b4 <HAL_PCD_MspInit+0xa0>)
 801598a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801598e:	6453      	str	r3, [r2, #68]	@ 0x44
 8015990:	4b08      	ldr	r3, [pc, #32]	@ (80159b4 <HAL_PCD_MspInit+0xa0>)
 8015992:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015994:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8015998:	60fb      	str	r3, [r7, #12]
 801599a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 801599c:	2200      	movs	r2, #0
 801599e:	2100      	movs	r1, #0
 80159a0:	2043      	movs	r0, #67	@ 0x43
 80159a2:	f7f1 fcc2 	bl	800732a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80159a6:	2043      	movs	r0, #67	@ 0x43
 80159a8:	f7f1 fcdb 	bl	8007362 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80159ac:	bf00      	nop
 80159ae:	3728      	adds	r7, #40	@ 0x28
 80159b0:	46bd      	mov	sp, r7
 80159b2:	bd80      	pop	{r7, pc}
 80159b4:	40023800 	.word	0x40023800
 80159b8:	40020000 	.word	0x40020000

080159bc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80159bc:	b580      	push	{r7, lr}
 80159be:	b082      	sub	sp, #8
 80159c0:	af00      	add	r7, sp, #0
 80159c2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80159c4:	687b      	ldr	r3, [r7, #4]
 80159c6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80159ca:	687b      	ldr	r3, [r7, #4]
 80159cc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80159d0:	4619      	mov	r1, r3
 80159d2:	4610      	mov	r0, r2
 80159d4:	f7fb fbf9 	bl	80111ca <USBD_LL_SetupStage>
}
 80159d8:	bf00      	nop
 80159da:	3708      	adds	r7, #8
 80159dc:	46bd      	mov	sp, r7
 80159de:	bd80      	pop	{r7, pc}

080159e0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80159e0:	b580      	push	{r7, lr}
 80159e2:	b082      	sub	sp, #8
 80159e4:	af00      	add	r7, sp, #0
 80159e6:	6078      	str	r0, [r7, #4]
 80159e8:	460b      	mov	r3, r1
 80159ea:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80159ec:	687b      	ldr	r3, [r7, #4]
 80159ee:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80159f2:	78fa      	ldrb	r2, [r7, #3]
 80159f4:	6879      	ldr	r1, [r7, #4]
 80159f6:	4613      	mov	r3, r2
 80159f8:	00db      	lsls	r3, r3, #3
 80159fa:	4413      	add	r3, r2
 80159fc:	009b      	lsls	r3, r3, #2
 80159fe:	440b      	add	r3, r1
 8015a00:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8015a04:	681a      	ldr	r2, [r3, #0]
 8015a06:	78fb      	ldrb	r3, [r7, #3]
 8015a08:	4619      	mov	r1, r3
 8015a0a:	f7fb fc33 	bl	8011274 <USBD_LL_DataOutStage>
}
 8015a0e:	bf00      	nop
 8015a10:	3708      	adds	r7, #8
 8015a12:	46bd      	mov	sp, r7
 8015a14:	bd80      	pop	{r7, pc}

08015a16 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015a16:	b580      	push	{r7, lr}
 8015a18:	b082      	sub	sp, #8
 8015a1a:	af00      	add	r7, sp, #0
 8015a1c:	6078      	str	r0, [r7, #4]
 8015a1e:	460b      	mov	r3, r1
 8015a20:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8015a22:	687b      	ldr	r3, [r7, #4]
 8015a24:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8015a28:	78fa      	ldrb	r2, [r7, #3]
 8015a2a:	6879      	ldr	r1, [r7, #4]
 8015a2c:	4613      	mov	r3, r2
 8015a2e:	00db      	lsls	r3, r3, #3
 8015a30:	4413      	add	r3, r2
 8015a32:	009b      	lsls	r3, r3, #2
 8015a34:	440b      	add	r3, r1
 8015a36:	3320      	adds	r3, #32
 8015a38:	681a      	ldr	r2, [r3, #0]
 8015a3a:	78fb      	ldrb	r3, [r7, #3]
 8015a3c:	4619      	mov	r1, r3
 8015a3e:	f7fb fccc 	bl	80113da <USBD_LL_DataInStage>
}
 8015a42:	bf00      	nop
 8015a44:	3708      	adds	r7, #8
 8015a46:	46bd      	mov	sp, r7
 8015a48:	bd80      	pop	{r7, pc}

08015a4a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015a4a:	b580      	push	{r7, lr}
 8015a4c:	b082      	sub	sp, #8
 8015a4e:	af00      	add	r7, sp, #0
 8015a50:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8015a52:	687b      	ldr	r3, [r7, #4]
 8015a54:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015a58:	4618      	mov	r0, r3
 8015a5a:	f7fb fe06 	bl	801166a <USBD_LL_SOF>
}
 8015a5e:	bf00      	nop
 8015a60:	3708      	adds	r7, #8
 8015a62:	46bd      	mov	sp, r7
 8015a64:	bd80      	pop	{r7, pc}

08015a66 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015a66:	b580      	push	{r7, lr}
 8015a68:	b084      	sub	sp, #16
 8015a6a:	af00      	add	r7, sp, #0
 8015a6c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8015a6e:	2301      	movs	r3, #1
 8015a70:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8015a72:	687b      	ldr	r3, [r7, #4]
 8015a74:	79db      	ldrb	r3, [r3, #7]
 8015a76:	2b00      	cmp	r3, #0
 8015a78:	d102      	bne.n	8015a80 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8015a7a:	2300      	movs	r3, #0
 8015a7c:	73fb      	strb	r3, [r7, #15]
 8015a7e:	e008      	b.n	8015a92 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8015a80:	687b      	ldr	r3, [r7, #4]
 8015a82:	79db      	ldrb	r3, [r3, #7]
 8015a84:	2b02      	cmp	r3, #2
 8015a86:	d102      	bne.n	8015a8e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8015a88:	2301      	movs	r3, #1
 8015a8a:	73fb      	strb	r3, [r7, #15]
 8015a8c:	e001      	b.n	8015a92 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8015a8e:	f7ef fb79 	bl	8005184 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8015a92:	687b      	ldr	r3, [r7, #4]
 8015a94:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015a98:	7bfa      	ldrb	r2, [r7, #15]
 8015a9a:	4611      	mov	r1, r2
 8015a9c:	4618      	mov	r0, r3
 8015a9e:	f7fb fda0 	bl	80115e2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8015aa2:	687b      	ldr	r3, [r7, #4]
 8015aa4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015aa8:	4618      	mov	r0, r3
 8015aaa:	f7fb fd48 	bl	801153e <USBD_LL_Reset>
}
 8015aae:	bf00      	nop
 8015ab0:	3710      	adds	r7, #16
 8015ab2:	46bd      	mov	sp, r7
 8015ab4:	bd80      	pop	{r7, pc}
	...

08015ab8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015ab8:	b580      	push	{r7, lr}
 8015aba:	b082      	sub	sp, #8
 8015abc:	af00      	add	r7, sp, #0
 8015abe:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8015ac0:	687b      	ldr	r3, [r7, #4]
 8015ac2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015ac6:	4618      	mov	r0, r3
 8015ac8:	f7fb fd9b 	bl	8011602 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8015acc:	687b      	ldr	r3, [r7, #4]
 8015ace:	681b      	ldr	r3, [r3, #0]
 8015ad0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015ad4:	681b      	ldr	r3, [r3, #0]
 8015ad6:	687a      	ldr	r2, [r7, #4]
 8015ad8:	6812      	ldr	r2, [r2, #0]
 8015ada:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8015ade:	f043 0301 	orr.w	r3, r3, #1
 8015ae2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8015ae4:	687b      	ldr	r3, [r7, #4]
 8015ae6:	7adb      	ldrb	r3, [r3, #11]
 8015ae8:	2b00      	cmp	r3, #0
 8015aea:	d005      	beq.n	8015af8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8015aec:	4b04      	ldr	r3, [pc, #16]	@ (8015b00 <HAL_PCD_SuspendCallback+0x48>)
 8015aee:	691b      	ldr	r3, [r3, #16]
 8015af0:	4a03      	ldr	r2, [pc, #12]	@ (8015b00 <HAL_PCD_SuspendCallback+0x48>)
 8015af2:	f043 0306 	orr.w	r3, r3, #6
 8015af6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8015af8:	bf00      	nop
 8015afa:	3708      	adds	r7, #8
 8015afc:	46bd      	mov	sp, r7
 8015afe:	bd80      	pop	{r7, pc}
 8015b00:	e000ed00 	.word	0xe000ed00

08015b04 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015b04:	b580      	push	{r7, lr}
 8015b06:	b082      	sub	sp, #8
 8015b08:	af00      	add	r7, sp, #0
 8015b0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8015b0c:	687b      	ldr	r3, [r7, #4]
 8015b0e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015b12:	4618      	mov	r0, r3
 8015b14:	f7fb fd91 	bl	801163a <USBD_LL_Resume>
}
 8015b18:	bf00      	nop
 8015b1a:	3708      	adds	r7, #8
 8015b1c:	46bd      	mov	sp, r7
 8015b1e:	bd80      	pop	{r7, pc}

08015b20 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015b20:	b580      	push	{r7, lr}
 8015b22:	b082      	sub	sp, #8
 8015b24:	af00      	add	r7, sp, #0
 8015b26:	6078      	str	r0, [r7, #4]
 8015b28:	460b      	mov	r3, r1
 8015b2a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8015b2c:	687b      	ldr	r3, [r7, #4]
 8015b2e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015b32:	78fa      	ldrb	r2, [r7, #3]
 8015b34:	4611      	mov	r1, r2
 8015b36:	4618      	mov	r0, r3
 8015b38:	f7fb fde9 	bl	801170e <USBD_LL_IsoOUTIncomplete>
}
 8015b3c:	bf00      	nop
 8015b3e:	3708      	adds	r7, #8
 8015b40:	46bd      	mov	sp, r7
 8015b42:	bd80      	pop	{r7, pc}

08015b44 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015b44:	b580      	push	{r7, lr}
 8015b46:	b082      	sub	sp, #8
 8015b48:	af00      	add	r7, sp, #0
 8015b4a:	6078      	str	r0, [r7, #4]
 8015b4c:	460b      	mov	r3, r1
 8015b4e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8015b50:	687b      	ldr	r3, [r7, #4]
 8015b52:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015b56:	78fa      	ldrb	r2, [r7, #3]
 8015b58:	4611      	mov	r1, r2
 8015b5a:	4618      	mov	r0, r3
 8015b5c:	f7fb fda5 	bl	80116aa <USBD_LL_IsoINIncomplete>
}
 8015b60:	bf00      	nop
 8015b62:	3708      	adds	r7, #8
 8015b64:	46bd      	mov	sp, r7
 8015b66:	bd80      	pop	{r7, pc}

08015b68 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015b68:	b580      	push	{r7, lr}
 8015b6a:	b082      	sub	sp, #8
 8015b6c:	af00      	add	r7, sp, #0
 8015b6e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8015b70:	687b      	ldr	r3, [r7, #4]
 8015b72:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015b76:	4618      	mov	r0, r3
 8015b78:	f7fb fdfb 	bl	8011772 <USBD_LL_DevConnected>
}
 8015b7c:	bf00      	nop
 8015b7e:	3708      	adds	r7, #8
 8015b80:	46bd      	mov	sp, r7
 8015b82:	bd80      	pop	{r7, pc}

08015b84 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015b84:	b580      	push	{r7, lr}
 8015b86:	b082      	sub	sp, #8
 8015b88:	af00      	add	r7, sp, #0
 8015b8a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8015b8c:	687b      	ldr	r3, [r7, #4]
 8015b8e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015b92:	4618      	mov	r0, r3
 8015b94:	f7fb fdf8 	bl	8011788 <USBD_LL_DevDisconnected>
}
 8015b98:	bf00      	nop
 8015b9a:	3708      	adds	r7, #8
 8015b9c:	46bd      	mov	sp, r7
 8015b9e:	bd80      	pop	{r7, pc}

08015ba0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8015ba0:	b580      	push	{r7, lr}
 8015ba2:	b082      	sub	sp, #8
 8015ba4:	af00      	add	r7, sp, #0
 8015ba6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8015ba8:	687b      	ldr	r3, [r7, #4]
 8015baa:	781b      	ldrb	r3, [r3, #0]
 8015bac:	2b00      	cmp	r3, #0
 8015bae:	d13c      	bne.n	8015c2a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8015bb0:	4a20      	ldr	r2, [pc, #128]	@ (8015c34 <USBD_LL_Init+0x94>)
 8015bb2:	687b      	ldr	r3, [r7, #4]
 8015bb4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8015bb8:	687b      	ldr	r3, [r7, #4]
 8015bba:	4a1e      	ldr	r2, [pc, #120]	@ (8015c34 <USBD_LL_Init+0x94>)
 8015bbc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8015bc0:	4b1c      	ldr	r3, [pc, #112]	@ (8015c34 <USBD_LL_Init+0x94>)
 8015bc2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8015bc6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8015bc8:	4b1a      	ldr	r3, [pc, #104]	@ (8015c34 <USBD_LL_Init+0x94>)
 8015bca:	2204      	movs	r2, #4
 8015bcc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8015bce:	4b19      	ldr	r3, [pc, #100]	@ (8015c34 <USBD_LL_Init+0x94>)
 8015bd0:	2202      	movs	r2, #2
 8015bd2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8015bd4:	4b17      	ldr	r3, [pc, #92]	@ (8015c34 <USBD_LL_Init+0x94>)
 8015bd6:	2200      	movs	r2, #0
 8015bd8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8015bda:	4b16      	ldr	r3, [pc, #88]	@ (8015c34 <USBD_LL_Init+0x94>)
 8015bdc:	2202      	movs	r2, #2
 8015bde:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8015be0:	4b14      	ldr	r3, [pc, #80]	@ (8015c34 <USBD_LL_Init+0x94>)
 8015be2:	2200      	movs	r2, #0
 8015be4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8015be6:	4b13      	ldr	r3, [pc, #76]	@ (8015c34 <USBD_LL_Init+0x94>)
 8015be8:	2200      	movs	r2, #0
 8015bea:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8015bec:	4b11      	ldr	r3, [pc, #68]	@ (8015c34 <USBD_LL_Init+0x94>)
 8015bee:	2200      	movs	r2, #0
 8015bf0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8015bf2:	4b10      	ldr	r3, [pc, #64]	@ (8015c34 <USBD_LL_Init+0x94>)
 8015bf4:	2200      	movs	r2, #0
 8015bf6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8015bf8:	4b0e      	ldr	r3, [pc, #56]	@ (8015c34 <USBD_LL_Init+0x94>)
 8015bfa:	2200      	movs	r2, #0
 8015bfc:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8015bfe:	480d      	ldr	r0, [pc, #52]	@ (8015c34 <USBD_LL_Init+0x94>)
 8015c00:	f7f4 fa8f 	bl	800a122 <HAL_PCD_Init>
 8015c04:	4603      	mov	r3, r0
 8015c06:	2b00      	cmp	r3, #0
 8015c08:	d001      	beq.n	8015c0e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8015c0a:	f7ef fabb 	bl	8005184 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8015c0e:	2180      	movs	r1, #128	@ 0x80
 8015c10:	4808      	ldr	r0, [pc, #32]	@ (8015c34 <USBD_LL_Init+0x94>)
 8015c12:	f7f5 fcbc 	bl	800b58e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8015c16:	2240      	movs	r2, #64	@ 0x40
 8015c18:	2100      	movs	r1, #0
 8015c1a:	4806      	ldr	r0, [pc, #24]	@ (8015c34 <USBD_LL_Init+0x94>)
 8015c1c:	f7f5 fc70 	bl	800b500 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8015c20:	2280      	movs	r2, #128	@ 0x80
 8015c22:	2101      	movs	r1, #1
 8015c24:	4803      	ldr	r0, [pc, #12]	@ (8015c34 <USBD_LL_Init+0x94>)
 8015c26:	f7f5 fc6b 	bl	800b500 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8015c2a:	2300      	movs	r3, #0
}
 8015c2c:	4618      	mov	r0, r3
 8015c2e:	3708      	adds	r7, #8
 8015c30:	46bd      	mov	sp, r7
 8015c32:	bd80      	pop	{r7, pc}
 8015c34:	20007890 	.word	0x20007890

08015c38 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8015c38:	b580      	push	{r7, lr}
 8015c3a:	b084      	sub	sp, #16
 8015c3c:	af00      	add	r7, sp, #0
 8015c3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015c40:	2300      	movs	r3, #0
 8015c42:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015c44:	2300      	movs	r3, #0
 8015c46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8015c48:	687b      	ldr	r3, [r7, #4]
 8015c4a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015c4e:	4618      	mov	r0, r3
 8015c50:	f7f4 fb76 	bl	800a340 <HAL_PCD_Start>
 8015c54:	4603      	mov	r3, r0
 8015c56:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015c58:	7bfb      	ldrb	r3, [r7, #15]
 8015c5a:	4618      	mov	r0, r3
 8015c5c:	f000 f942 	bl	8015ee4 <USBD_Get_USB_Status>
 8015c60:	4603      	mov	r3, r0
 8015c62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015c64:	7bbb      	ldrb	r3, [r7, #14]
}
 8015c66:	4618      	mov	r0, r3
 8015c68:	3710      	adds	r7, #16
 8015c6a:	46bd      	mov	sp, r7
 8015c6c:	bd80      	pop	{r7, pc}

08015c6e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8015c6e:	b580      	push	{r7, lr}
 8015c70:	b084      	sub	sp, #16
 8015c72:	af00      	add	r7, sp, #0
 8015c74:	6078      	str	r0, [r7, #4]
 8015c76:	4608      	mov	r0, r1
 8015c78:	4611      	mov	r1, r2
 8015c7a:	461a      	mov	r2, r3
 8015c7c:	4603      	mov	r3, r0
 8015c7e:	70fb      	strb	r3, [r7, #3]
 8015c80:	460b      	mov	r3, r1
 8015c82:	70bb      	strb	r3, [r7, #2]
 8015c84:	4613      	mov	r3, r2
 8015c86:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015c88:	2300      	movs	r3, #0
 8015c8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015c8c:	2300      	movs	r3, #0
 8015c8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8015c90:	687b      	ldr	r3, [r7, #4]
 8015c92:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8015c96:	78bb      	ldrb	r3, [r7, #2]
 8015c98:	883a      	ldrh	r2, [r7, #0]
 8015c9a:	78f9      	ldrb	r1, [r7, #3]
 8015c9c:	f7f5 f84a 	bl	800ad34 <HAL_PCD_EP_Open>
 8015ca0:	4603      	mov	r3, r0
 8015ca2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015ca4:	7bfb      	ldrb	r3, [r7, #15]
 8015ca6:	4618      	mov	r0, r3
 8015ca8:	f000 f91c 	bl	8015ee4 <USBD_Get_USB_Status>
 8015cac:	4603      	mov	r3, r0
 8015cae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015cb0:	7bbb      	ldrb	r3, [r7, #14]
}
 8015cb2:	4618      	mov	r0, r3
 8015cb4:	3710      	adds	r7, #16
 8015cb6:	46bd      	mov	sp, r7
 8015cb8:	bd80      	pop	{r7, pc}

08015cba <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015cba:	b580      	push	{r7, lr}
 8015cbc:	b084      	sub	sp, #16
 8015cbe:	af00      	add	r7, sp, #0
 8015cc0:	6078      	str	r0, [r7, #4]
 8015cc2:	460b      	mov	r3, r1
 8015cc4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015cc6:	2300      	movs	r3, #0
 8015cc8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015cca:	2300      	movs	r3, #0
 8015ccc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8015cce:	687b      	ldr	r3, [r7, #4]
 8015cd0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015cd4:	78fa      	ldrb	r2, [r7, #3]
 8015cd6:	4611      	mov	r1, r2
 8015cd8:	4618      	mov	r0, r3
 8015cda:	f7f5 f895 	bl	800ae08 <HAL_PCD_EP_Close>
 8015cde:	4603      	mov	r3, r0
 8015ce0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015ce2:	7bfb      	ldrb	r3, [r7, #15]
 8015ce4:	4618      	mov	r0, r3
 8015ce6:	f000 f8fd 	bl	8015ee4 <USBD_Get_USB_Status>
 8015cea:	4603      	mov	r3, r0
 8015cec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015cee:	7bbb      	ldrb	r3, [r7, #14]
}
 8015cf0:	4618      	mov	r0, r3
 8015cf2:	3710      	adds	r7, #16
 8015cf4:	46bd      	mov	sp, r7
 8015cf6:	bd80      	pop	{r7, pc}

08015cf8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015cf8:	b580      	push	{r7, lr}
 8015cfa:	b084      	sub	sp, #16
 8015cfc:	af00      	add	r7, sp, #0
 8015cfe:	6078      	str	r0, [r7, #4]
 8015d00:	460b      	mov	r3, r1
 8015d02:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015d04:	2300      	movs	r3, #0
 8015d06:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015d08:	2300      	movs	r3, #0
 8015d0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8015d0c:	687b      	ldr	r3, [r7, #4]
 8015d0e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015d12:	78fa      	ldrb	r2, [r7, #3]
 8015d14:	4611      	mov	r1, r2
 8015d16:	4618      	mov	r0, r3
 8015d18:	f7f5 f94d 	bl	800afb6 <HAL_PCD_EP_SetStall>
 8015d1c:	4603      	mov	r3, r0
 8015d1e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015d20:	7bfb      	ldrb	r3, [r7, #15]
 8015d22:	4618      	mov	r0, r3
 8015d24:	f000 f8de 	bl	8015ee4 <USBD_Get_USB_Status>
 8015d28:	4603      	mov	r3, r0
 8015d2a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015d2c:	7bbb      	ldrb	r3, [r7, #14]
}
 8015d2e:	4618      	mov	r0, r3
 8015d30:	3710      	adds	r7, #16
 8015d32:	46bd      	mov	sp, r7
 8015d34:	bd80      	pop	{r7, pc}

08015d36 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015d36:	b580      	push	{r7, lr}
 8015d38:	b084      	sub	sp, #16
 8015d3a:	af00      	add	r7, sp, #0
 8015d3c:	6078      	str	r0, [r7, #4]
 8015d3e:	460b      	mov	r3, r1
 8015d40:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015d42:	2300      	movs	r3, #0
 8015d44:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015d46:	2300      	movs	r3, #0
 8015d48:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8015d4a:	687b      	ldr	r3, [r7, #4]
 8015d4c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015d50:	78fa      	ldrb	r2, [r7, #3]
 8015d52:	4611      	mov	r1, r2
 8015d54:	4618      	mov	r0, r3
 8015d56:	f7f5 f991 	bl	800b07c <HAL_PCD_EP_ClrStall>
 8015d5a:	4603      	mov	r3, r0
 8015d5c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015d5e:	7bfb      	ldrb	r3, [r7, #15]
 8015d60:	4618      	mov	r0, r3
 8015d62:	f000 f8bf 	bl	8015ee4 <USBD_Get_USB_Status>
 8015d66:	4603      	mov	r3, r0
 8015d68:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015d6a:	7bbb      	ldrb	r3, [r7, #14]
}
 8015d6c:	4618      	mov	r0, r3
 8015d6e:	3710      	adds	r7, #16
 8015d70:	46bd      	mov	sp, r7
 8015d72:	bd80      	pop	{r7, pc}

08015d74 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015d74:	b480      	push	{r7}
 8015d76:	b085      	sub	sp, #20
 8015d78:	af00      	add	r7, sp, #0
 8015d7a:	6078      	str	r0, [r7, #4]
 8015d7c:	460b      	mov	r3, r1
 8015d7e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8015d80:	687b      	ldr	r3, [r7, #4]
 8015d82:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015d86:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8015d88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8015d8c:	2b00      	cmp	r3, #0
 8015d8e:	da0b      	bge.n	8015da8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8015d90:	78fb      	ldrb	r3, [r7, #3]
 8015d92:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8015d96:	68f9      	ldr	r1, [r7, #12]
 8015d98:	4613      	mov	r3, r2
 8015d9a:	00db      	lsls	r3, r3, #3
 8015d9c:	4413      	add	r3, r2
 8015d9e:	009b      	lsls	r3, r3, #2
 8015da0:	440b      	add	r3, r1
 8015da2:	3316      	adds	r3, #22
 8015da4:	781b      	ldrb	r3, [r3, #0]
 8015da6:	e00b      	b.n	8015dc0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8015da8:	78fb      	ldrb	r3, [r7, #3]
 8015daa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8015dae:	68f9      	ldr	r1, [r7, #12]
 8015db0:	4613      	mov	r3, r2
 8015db2:	00db      	lsls	r3, r3, #3
 8015db4:	4413      	add	r3, r2
 8015db6:	009b      	lsls	r3, r3, #2
 8015db8:	440b      	add	r3, r1
 8015dba:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8015dbe:	781b      	ldrb	r3, [r3, #0]
  }
}
 8015dc0:	4618      	mov	r0, r3
 8015dc2:	3714      	adds	r7, #20
 8015dc4:	46bd      	mov	sp, r7
 8015dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dca:	4770      	bx	lr

08015dcc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8015dcc:	b580      	push	{r7, lr}
 8015dce:	b084      	sub	sp, #16
 8015dd0:	af00      	add	r7, sp, #0
 8015dd2:	6078      	str	r0, [r7, #4]
 8015dd4:	460b      	mov	r3, r1
 8015dd6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015dd8:	2300      	movs	r3, #0
 8015dda:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015ddc:	2300      	movs	r3, #0
 8015dde:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8015de0:	687b      	ldr	r3, [r7, #4]
 8015de2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015de6:	78fa      	ldrb	r2, [r7, #3]
 8015de8:	4611      	mov	r1, r2
 8015dea:	4618      	mov	r0, r3
 8015dec:	f7f4 ff7e 	bl	800acec <HAL_PCD_SetAddress>
 8015df0:	4603      	mov	r3, r0
 8015df2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015df4:	7bfb      	ldrb	r3, [r7, #15]
 8015df6:	4618      	mov	r0, r3
 8015df8:	f000 f874 	bl	8015ee4 <USBD_Get_USB_Status>
 8015dfc:	4603      	mov	r3, r0
 8015dfe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015e00:	7bbb      	ldrb	r3, [r7, #14]
}
 8015e02:	4618      	mov	r0, r3
 8015e04:	3710      	adds	r7, #16
 8015e06:	46bd      	mov	sp, r7
 8015e08:	bd80      	pop	{r7, pc}

08015e0a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8015e0a:	b580      	push	{r7, lr}
 8015e0c:	b086      	sub	sp, #24
 8015e0e:	af00      	add	r7, sp, #0
 8015e10:	60f8      	str	r0, [r7, #12]
 8015e12:	607a      	str	r2, [r7, #4]
 8015e14:	603b      	str	r3, [r7, #0]
 8015e16:	460b      	mov	r3, r1
 8015e18:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015e1a:	2300      	movs	r3, #0
 8015e1c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015e1e:	2300      	movs	r3, #0
 8015e20:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8015e22:	68fb      	ldr	r3, [r7, #12]
 8015e24:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8015e28:	7af9      	ldrb	r1, [r7, #11]
 8015e2a:	683b      	ldr	r3, [r7, #0]
 8015e2c:	687a      	ldr	r2, [r7, #4]
 8015e2e:	f7f5 f888 	bl	800af42 <HAL_PCD_EP_Transmit>
 8015e32:	4603      	mov	r3, r0
 8015e34:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015e36:	7dfb      	ldrb	r3, [r7, #23]
 8015e38:	4618      	mov	r0, r3
 8015e3a:	f000 f853 	bl	8015ee4 <USBD_Get_USB_Status>
 8015e3e:	4603      	mov	r3, r0
 8015e40:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015e42:	7dbb      	ldrb	r3, [r7, #22]
}
 8015e44:	4618      	mov	r0, r3
 8015e46:	3718      	adds	r7, #24
 8015e48:	46bd      	mov	sp, r7
 8015e4a:	bd80      	pop	{r7, pc}

08015e4c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8015e4c:	b580      	push	{r7, lr}
 8015e4e:	b086      	sub	sp, #24
 8015e50:	af00      	add	r7, sp, #0
 8015e52:	60f8      	str	r0, [r7, #12]
 8015e54:	607a      	str	r2, [r7, #4]
 8015e56:	603b      	str	r3, [r7, #0]
 8015e58:	460b      	mov	r3, r1
 8015e5a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015e5c:	2300      	movs	r3, #0
 8015e5e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015e60:	2300      	movs	r3, #0
 8015e62:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8015e64:	68fb      	ldr	r3, [r7, #12]
 8015e66:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8015e6a:	7af9      	ldrb	r1, [r7, #11]
 8015e6c:	683b      	ldr	r3, [r7, #0]
 8015e6e:	687a      	ldr	r2, [r7, #4]
 8015e70:	f7f5 f814 	bl	800ae9c <HAL_PCD_EP_Receive>
 8015e74:	4603      	mov	r3, r0
 8015e76:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015e78:	7dfb      	ldrb	r3, [r7, #23]
 8015e7a:	4618      	mov	r0, r3
 8015e7c:	f000 f832 	bl	8015ee4 <USBD_Get_USB_Status>
 8015e80:	4603      	mov	r3, r0
 8015e82:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015e84:	7dbb      	ldrb	r3, [r7, #22]
}
 8015e86:	4618      	mov	r0, r3
 8015e88:	3718      	adds	r7, #24
 8015e8a:	46bd      	mov	sp, r7
 8015e8c:	bd80      	pop	{r7, pc}

08015e8e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015e8e:	b580      	push	{r7, lr}
 8015e90:	b082      	sub	sp, #8
 8015e92:	af00      	add	r7, sp, #0
 8015e94:	6078      	str	r0, [r7, #4]
 8015e96:	460b      	mov	r3, r1
 8015e98:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8015e9a:	687b      	ldr	r3, [r7, #4]
 8015e9c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015ea0:	78fa      	ldrb	r2, [r7, #3]
 8015ea2:	4611      	mov	r1, r2
 8015ea4:	4618      	mov	r0, r3
 8015ea6:	f7f5 f834 	bl	800af12 <HAL_PCD_EP_GetRxCount>
 8015eaa:	4603      	mov	r3, r0
}
 8015eac:	4618      	mov	r0, r3
 8015eae:	3708      	adds	r7, #8
 8015eb0:	46bd      	mov	sp, r7
 8015eb2:	bd80      	pop	{r7, pc}

08015eb4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8015eb4:	b480      	push	{r7}
 8015eb6:	b083      	sub	sp, #12
 8015eb8:	af00      	add	r7, sp, #0
 8015eba:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8015ebc:	4b03      	ldr	r3, [pc, #12]	@ (8015ecc <USBD_static_malloc+0x18>)
}
 8015ebe:	4618      	mov	r0, r3
 8015ec0:	370c      	adds	r7, #12
 8015ec2:	46bd      	mov	sp, r7
 8015ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ec8:	4770      	bx	lr
 8015eca:	bf00      	nop
 8015ecc:	20007d74 	.word	0x20007d74

08015ed0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8015ed0:	b480      	push	{r7}
 8015ed2:	b083      	sub	sp, #12
 8015ed4:	af00      	add	r7, sp, #0
 8015ed6:	6078      	str	r0, [r7, #4]

}
 8015ed8:	bf00      	nop
 8015eda:	370c      	adds	r7, #12
 8015edc:	46bd      	mov	sp, r7
 8015ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ee2:	4770      	bx	lr

08015ee4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8015ee4:	b480      	push	{r7}
 8015ee6:	b085      	sub	sp, #20
 8015ee8:	af00      	add	r7, sp, #0
 8015eea:	4603      	mov	r3, r0
 8015eec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015eee:	2300      	movs	r3, #0
 8015ef0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8015ef2:	79fb      	ldrb	r3, [r7, #7]
 8015ef4:	2b03      	cmp	r3, #3
 8015ef6:	d817      	bhi.n	8015f28 <USBD_Get_USB_Status+0x44>
 8015ef8:	a201      	add	r2, pc, #4	@ (adr r2, 8015f00 <USBD_Get_USB_Status+0x1c>)
 8015efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015efe:	bf00      	nop
 8015f00:	08015f11 	.word	0x08015f11
 8015f04:	08015f17 	.word	0x08015f17
 8015f08:	08015f1d 	.word	0x08015f1d
 8015f0c:	08015f23 	.word	0x08015f23
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8015f10:	2300      	movs	r3, #0
 8015f12:	73fb      	strb	r3, [r7, #15]
    break;
 8015f14:	e00b      	b.n	8015f2e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8015f16:	2303      	movs	r3, #3
 8015f18:	73fb      	strb	r3, [r7, #15]
    break;
 8015f1a:	e008      	b.n	8015f2e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8015f1c:	2301      	movs	r3, #1
 8015f1e:	73fb      	strb	r3, [r7, #15]
    break;
 8015f20:	e005      	b.n	8015f2e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8015f22:	2303      	movs	r3, #3
 8015f24:	73fb      	strb	r3, [r7, #15]
    break;
 8015f26:	e002      	b.n	8015f2e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8015f28:	2303      	movs	r3, #3
 8015f2a:	73fb      	strb	r3, [r7, #15]
    break;
 8015f2c:	bf00      	nop
  }
  return usb_status;
 8015f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8015f30:	4618      	mov	r0, r3
 8015f32:	3714      	adds	r7, #20
 8015f34:	46bd      	mov	sp, r7
 8015f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f3a:	4770      	bx	lr

08015f3c <malloc>:
 8015f3c:	4b02      	ldr	r3, [pc, #8]	@ (8015f48 <malloc+0xc>)
 8015f3e:	4601      	mov	r1, r0
 8015f40:	6818      	ldr	r0, [r3, #0]
 8015f42:	f000 b82d 	b.w	8015fa0 <_malloc_r>
 8015f46:	bf00      	nop
 8015f48:	200003a8 	.word	0x200003a8

08015f4c <free>:
 8015f4c:	4b02      	ldr	r3, [pc, #8]	@ (8015f58 <free+0xc>)
 8015f4e:	4601      	mov	r1, r0
 8015f50:	6818      	ldr	r0, [r3, #0]
 8015f52:	f002 bc71 	b.w	8018838 <_free_r>
 8015f56:	bf00      	nop
 8015f58:	200003a8 	.word	0x200003a8

08015f5c <sbrk_aligned>:
 8015f5c:	b570      	push	{r4, r5, r6, lr}
 8015f5e:	4e0f      	ldr	r6, [pc, #60]	@ (8015f9c <sbrk_aligned+0x40>)
 8015f60:	460c      	mov	r4, r1
 8015f62:	6831      	ldr	r1, [r6, #0]
 8015f64:	4605      	mov	r5, r0
 8015f66:	b911      	cbnz	r1, 8015f6e <sbrk_aligned+0x12>
 8015f68:	f001 fd9e 	bl	8017aa8 <_sbrk_r>
 8015f6c:	6030      	str	r0, [r6, #0]
 8015f6e:	4621      	mov	r1, r4
 8015f70:	4628      	mov	r0, r5
 8015f72:	f001 fd99 	bl	8017aa8 <_sbrk_r>
 8015f76:	1c43      	adds	r3, r0, #1
 8015f78:	d103      	bne.n	8015f82 <sbrk_aligned+0x26>
 8015f7a:	f04f 34ff 	mov.w	r4, #4294967295
 8015f7e:	4620      	mov	r0, r4
 8015f80:	bd70      	pop	{r4, r5, r6, pc}
 8015f82:	1cc4      	adds	r4, r0, #3
 8015f84:	f024 0403 	bic.w	r4, r4, #3
 8015f88:	42a0      	cmp	r0, r4
 8015f8a:	d0f8      	beq.n	8015f7e <sbrk_aligned+0x22>
 8015f8c:	1a21      	subs	r1, r4, r0
 8015f8e:	4628      	mov	r0, r5
 8015f90:	f001 fd8a 	bl	8017aa8 <_sbrk_r>
 8015f94:	3001      	adds	r0, #1
 8015f96:	d1f2      	bne.n	8015f7e <sbrk_aligned+0x22>
 8015f98:	e7ef      	b.n	8015f7a <sbrk_aligned+0x1e>
 8015f9a:	bf00      	nop
 8015f9c:	20007f94 	.word	0x20007f94

08015fa0 <_malloc_r>:
 8015fa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015fa4:	1ccd      	adds	r5, r1, #3
 8015fa6:	f025 0503 	bic.w	r5, r5, #3
 8015faa:	3508      	adds	r5, #8
 8015fac:	2d0c      	cmp	r5, #12
 8015fae:	bf38      	it	cc
 8015fb0:	250c      	movcc	r5, #12
 8015fb2:	2d00      	cmp	r5, #0
 8015fb4:	4606      	mov	r6, r0
 8015fb6:	db01      	blt.n	8015fbc <_malloc_r+0x1c>
 8015fb8:	42a9      	cmp	r1, r5
 8015fba:	d904      	bls.n	8015fc6 <_malloc_r+0x26>
 8015fbc:	230c      	movs	r3, #12
 8015fbe:	6033      	str	r3, [r6, #0]
 8015fc0:	2000      	movs	r0, #0
 8015fc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015fc6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801609c <_malloc_r+0xfc>
 8015fca:	f000 f869 	bl	80160a0 <__malloc_lock>
 8015fce:	f8d8 3000 	ldr.w	r3, [r8]
 8015fd2:	461c      	mov	r4, r3
 8015fd4:	bb44      	cbnz	r4, 8016028 <_malloc_r+0x88>
 8015fd6:	4629      	mov	r1, r5
 8015fd8:	4630      	mov	r0, r6
 8015fda:	f7ff ffbf 	bl	8015f5c <sbrk_aligned>
 8015fde:	1c43      	adds	r3, r0, #1
 8015fe0:	4604      	mov	r4, r0
 8015fe2:	d158      	bne.n	8016096 <_malloc_r+0xf6>
 8015fe4:	f8d8 4000 	ldr.w	r4, [r8]
 8015fe8:	4627      	mov	r7, r4
 8015fea:	2f00      	cmp	r7, #0
 8015fec:	d143      	bne.n	8016076 <_malloc_r+0xd6>
 8015fee:	2c00      	cmp	r4, #0
 8015ff0:	d04b      	beq.n	801608a <_malloc_r+0xea>
 8015ff2:	6823      	ldr	r3, [r4, #0]
 8015ff4:	4639      	mov	r1, r7
 8015ff6:	4630      	mov	r0, r6
 8015ff8:	eb04 0903 	add.w	r9, r4, r3
 8015ffc:	f001 fd54 	bl	8017aa8 <_sbrk_r>
 8016000:	4581      	cmp	r9, r0
 8016002:	d142      	bne.n	801608a <_malloc_r+0xea>
 8016004:	6821      	ldr	r1, [r4, #0]
 8016006:	1a6d      	subs	r5, r5, r1
 8016008:	4629      	mov	r1, r5
 801600a:	4630      	mov	r0, r6
 801600c:	f7ff ffa6 	bl	8015f5c <sbrk_aligned>
 8016010:	3001      	adds	r0, #1
 8016012:	d03a      	beq.n	801608a <_malloc_r+0xea>
 8016014:	6823      	ldr	r3, [r4, #0]
 8016016:	442b      	add	r3, r5
 8016018:	6023      	str	r3, [r4, #0]
 801601a:	f8d8 3000 	ldr.w	r3, [r8]
 801601e:	685a      	ldr	r2, [r3, #4]
 8016020:	bb62      	cbnz	r2, 801607c <_malloc_r+0xdc>
 8016022:	f8c8 7000 	str.w	r7, [r8]
 8016026:	e00f      	b.n	8016048 <_malloc_r+0xa8>
 8016028:	6822      	ldr	r2, [r4, #0]
 801602a:	1b52      	subs	r2, r2, r5
 801602c:	d420      	bmi.n	8016070 <_malloc_r+0xd0>
 801602e:	2a0b      	cmp	r2, #11
 8016030:	d917      	bls.n	8016062 <_malloc_r+0xc2>
 8016032:	1961      	adds	r1, r4, r5
 8016034:	42a3      	cmp	r3, r4
 8016036:	6025      	str	r5, [r4, #0]
 8016038:	bf18      	it	ne
 801603a:	6059      	strne	r1, [r3, #4]
 801603c:	6863      	ldr	r3, [r4, #4]
 801603e:	bf08      	it	eq
 8016040:	f8c8 1000 	streq.w	r1, [r8]
 8016044:	5162      	str	r2, [r4, r5]
 8016046:	604b      	str	r3, [r1, #4]
 8016048:	4630      	mov	r0, r6
 801604a:	f000 f82f 	bl	80160ac <__malloc_unlock>
 801604e:	f104 000b 	add.w	r0, r4, #11
 8016052:	1d23      	adds	r3, r4, #4
 8016054:	f020 0007 	bic.w	r0, r0, #7
 8016058:	1ac2      	subs	r2, r0, r3
 801605a:	bf1c      	itt	ne
 801605c:	1a1b      	subne	r3, r3, r0
 801605e:	50a3      	strne	r3, [r4, r2]
 8016060:	e7af      	b.n	8015fc2 <_malloc_r+0x22>
 8016062:	6862      	ldr	r2, [r4, #4]
 8016064:	42a3      	cmp	r3, r4
 8016066:	bf0c      	ite	eq
 8016068:	f8c8 2000 	streq.w	r2, [r8]
 801606c:	605a      	strne	r2, [r3, #4]
 801606e:	e7eb      	b.n	8016048 <_malloc_r+0xa8>
 8016070:	4623      	mov	r3, r4
 8016072:	6864      	ldr	r4, [r4, #4]
 8016074:	e7ae      	b.n	8015fd4 <_malloc_r+0x34>
 8016076:	463c      	mov	r4, r7
 8016078:	687f      	ldr	r7, [r7, #4]
 801607a:	e7b6      	b.n	8015fea <_malloc_r+0x4a>
 801607c:	461a      	mov	r2, r3
 801607e:	685b      	ldr	r3, [r3, #4]
 8016080:	42a3      	cmp	r3, r4
 8016082:	d1fb      	bne.n	801607c <_malloc_r+0xdc>
 8016084:	2300      	movs	r3, #0
 8016086:	6053      	str	r3, [r2, #4]
 8016088:	e7de      	b.n	8016048 <_malloc_r+0xa8>
 801608a:	230c      	movs	r3, #12
 801608c:	6033      	str	r3, [r6, #0]
 801608e:	4630      	mov	r0, r6
 8016090:	f000 f80c 	bl	80160ac <__malloc_unlock>
 8016094:	e794      	b.n	8015fc0 <_malloc_r+0x20>
 8016096:	6005      	str	r5, [r0, #0]
 8016098:	e7d6      	b.n	8016048 <_malloc_r+0xa8>
 801609a:	bf00      	nop
 801609c:	20007f98 	.word	0x20007f98

080160a0 <__malloc_lock>:
 80160a0:	4801      	ldr	r0, [pc, #4]	@ (80160a8 <__malloc_lock+0x8>)
 80160a2:	f001 bd4e 	b.w	8017b42 <__retarget_lock_acquire_recursive>
 80160a6:	bf00      	nop
 80160a8:	200080dc 	.word	0x200080dc

080160ac <__malloc_unlock>:
 80160ac:	4801      	ldr	r0, [pc, #4]	@ (80160b4 <__malloc_unlock+0x8>)
 80160ae:	f001 bd49 	b.w	8017b44 <__retarget_lock_release_recursive>
 80160b2:	bf00      	nop
 80160b4:	200080dc 	.word	0x200080dc

080160b8 <sulp>:
 80160b8:	b570      	push	{r4, r5, r6, lr}
 80160ba:	4604      	mov	r4, r0
 80160bc:	460d      	mov	r5, r1
 80160be:	ec45 4b10 	vmov	d0, r4, r5
 80160c2:	4616      	mov	r6, r2
 80160c4:	f003 faba 	bl	801963c <__ulp>
 80160c8:	ec51 0b10 	vmov	r0, r1, d0
 80160cc:	b17e      	cbz	r6, 80160ee <sulp+0x36>
 80160ce:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80160d2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80160d6:	2b00      	cmp	r3, #0
 80160d8:	dd09      	ble.n	80160ee <sulp+0x36>
 80160da:	051b      	lsls	r3, r3, #20
 80160dc:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80160e0:	2400      	movs	r4, #0
 80160e2:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80160e6:	4622      	mov	r2, r4
 80160e8:	462b      	mov	r3, r5
 80160ea:	f7ea fa95 	bl	8000618 <__aeabi_dmul>
 80160ee:	ec41 0b10 	vmov	d0, r0, r1
 80160f2:	bd70      	pop	{r4, r5, r6, pc}
 80160f4:	0000      	movs	r0, r0
	...

080160f8 <_strtod_l>:
 80160f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160fc:	b09f      	sub	sp, #124	@ 0x7c
 80160fe:	460c      	mov	r4, r1
 8016100:	9217      	str	r2, [sp, #92]	@ 0x5c
 8016102:	2200      	movs	r2, #0
 8016104:	921a      	str	r2, [sp, #104]	@ 0x68
 8016106:	9005      	str	r0, [sp, #20]
 8016108:	f04f 0a00 	mov.w	sl, #0
 801610c:	f04f 0b00 	mov.w	fp, #0
 8016110:	460a      	mov	r2, r1
 8016112:	9219      	str	r2, [sp, #100]	@ 0x64
 8016114:	7811      	ldrb	r1, [r2, #0]
 8016116:	292b      	cmp	r1, #43	@ 0x2b
 8016118:	d04a      	beq.n	80161b0 <_strtod_l+0xb8>
 801611a:	d838      	bhi.n	801618e <_strtod_l+0x96>
 801611c:	290d      	cmp	r1, #13
 801611e:	d832      	bhi.n	8016186 <_strtod_l+0x8e>
 8016120:	2908      	cmp	r1, #8
 8016122:	d832      	bhi.n	801618a <_strtod_l+0x92>
 8016124:	2900      	cmp	r1, #0
 8016126:	d03b      	beq.n	80161a0 <_strtod_l+0xa8>
 8016128:	2200      	movs	r2, #0
 801612a:	920e      	str	r2, [sp, #56]	@ 0x38
 801612c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801612e:	782a      	ldrb	r2, [r5, #0]
 8016130:	2a30      	cmp	r2, #48	@ 0x30
 8016132:	f040 80b2 	bne.w	801629a <_strtod_l+0x1a2>
 8016136:	786a      	ldrb	r2, [r5, #1]
 8016138:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801613c:	2a58      	cmp	r2, #88	@ 0x58
 801613e:	d16e      	bne.n	801621e <_strtod_l+0x126>
 8016140:	9302      	str	r3, [sp, #8]
 8016142:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016144:	9301      	str	r3, [sp, #4]
 8016146:	ab1a      	add	r3, sp, #104	@ 0x68
 8016148:	9300      	str	r3, [sp, #0]
 801614a:	4a8f      	ldr	r2, [pc, #572]	@ (8016388 <_strtod_l+0x290>)
 801614c:	9805      	ldr	r0, [sp, #20]
 801614e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8016150:	a919      	add	r1, sp, #100	@ 0x64
 8016152:	f002 fc23 	bl	801899c <__gethex>
 8016156:	f010 060f 	ands.w	r6, r0, #15
 801615a:	4604      	mov	r4, r0
 801615c:	d005      	beq.n	801616a <_strtod_l+0x72>
 801615e:	2e06      	cmp	r6, #6
 8016160:	d128      	bne.n	80161b4 <_strtod_l+0xbc>
 8016162:	3501      	adds	r5, #1
 8016164:	2300      	movs	r3, #0
 8016166:	9519      	str	r5, [sp, #100]	@ 0x64
 8016168:	930e      	str	r3, [sp, #56]	@ 0x38
 801616a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801616c:	2b00      	cmp	r3, #0
 801616e:	f040 858e 	bne.w	8016c8e <_strtod_l+0xb96>
 8016172:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016174:	b1cb      	cbz	r3, 80161aa <_strtod_l+0xb2>
 8016176:	4652      	mov	r2, sl
 8016178:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801617c:	ec43 2b10 	vmov	d0, r2, r3
 8016180:	b01f      	add	sp, #124	@ 0x7c
 8016182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016186:	2920      	cmp	r1, #32
 8016188:	d1ce      	bne.n	8016128 <_strtod_l+0x30>
 801618a:	3201      	adds	r2, #1
 801618c:	e7c1      	b.n	8016112 <_strtod_l+0x1a>
 801618e:	292d      	cmp	r1, #45	@ 0x2d
 8016190:	d1ca      	bne.n	8016128 <_strtod_l+0x30>
 8016192:	2101      	movs	r1, #1
 8016194:	910e      	str	r1, [sp, #56]	@ 0x38
 8016196:	1c51      	adds	r1, r2, #1
 8016198:	9119      	str	r1, [sp, #100]	@ 0x64
 801619a:	7852      	ldrb	r2, [r2, #1]
 801619c:	2a00      	cmp	r2, #0
 801619e:	d1c5      	bne.n	801612c <_strtod_l+0x34>
 80161a0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80161a2:	9419      	str	r4, [sp, #100]	@ 0x64
 80161a4:	2b00      	cmp	r3, #0
 80161a6:	f040 8570 	bne.w	8016c8a <_strtod_l+0xb92>
 80161aa:	4652      	mov	r2, sl
 80161ac:	465b      	mov	r3, fp
 80161ae:	e7e5      	b.n	801617c <_strtod_l+0x84>
 80161b0:	2100      	movs	r1, #0
 80161b2:	e7ef      	b.n	8016194 <_strtod_l+0x9c>
 80161b4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80161b6:	b13a      	cbz	r2, 80161c8 <_strtod_l+0xd0>
 80161b8:	2135      	movs	r1, #53	@ 0x35
 80161ba:	a81c      	add	r0, sp, #112	@ 0x70
 80161bc:	f003 fb38 	bl	8019830 <__copybits>
 80161c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80161c2:	9805      	ldr	r0, [sp, #20]
 80161c4:	f002 ff0e 	bl	8018fe4 <_Bfree>
 80161c8:	3e01      	subs	r6, #1
 80161ca:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80161cc:	2e04      	cmp	r6, #4
 80161ce:	d806      	bhi.n	80161de <_strtod_l+0xe6>
 80161d0:	e8df f006 	tbb	[pc, r6]
 80161d4:	201d0314 	.word	0x201d0314
 80161d8:	14          	.byte	0x14
 80161d9:	00          	.byte	0x00
 80161da:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80161de:	05e1      	lsls	r1, r4, #23
 80161e0:	bf48      	it	mi
 80161e2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80161e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80161ea:	0d1b      	lsrs	r3, r3, #20
 80161ec:	051b      	lsls	r3, r3, #20
 80161ee:	2b00      	cmp	r3, #0
 80161f0:	d1bb      	bne.n	801616a <_strtod_l+0x72>
 80161f2:	f001 fc7b 	bl	8017aec <__errno>
 80161f6:	2322      	movs	r3, #34	@ 0x22
 80161f8:	6003      	str	r3, [r0, #0]
 80161fa:	e7b6      	b.n	801616a <_strtod_l+0x72>
 80161fc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8016200:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8016204:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8016208:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801620c:	e7e7      	b.n	80161de <_strtod_l+0xe6>
 801620e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8016390 <_strtod_l+0x298>
 8016212:	e7e4      	b.n	80161de <_strtod_l+0xe6>
 8016214:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8016218:	f04f 3aff 	mov.w	sl, #4294967295
 801621c:	e7df      	b.n	80161de <_strtod_l+0xe6>
 801621e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016220:	1c5a      	adds	r2, r3, #1
 8016222:	9219      	str	r2, [sp, #100]	@ 0x64
 8016224:	785b      	ldrb	r3, [r3, #1]
 8016226:	2b30      	cmp	r3, #48	@ 0x30
 8016228:	d0f9      	beq.n	801621e <_strtod_l+0x126>
 801622a:	2b00      	cmp	r3, #0
 801622c:	d09d      	beq.n	801616a <_strtod_l+0x72>
 801622e:	2301      	movs	r3, #1
 8016230:	2700      	movs	r7, #0
 8016232:	9308      	str	r3, [sp, #32]
 8016234:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016236:	930c      	str	r3, [sp, #48]	@ 0x30
 8016238:	970b      	str	r7, [sp, #44]	@ 0x2c
 801623a:	46b9      	mov	r9, r7
 801623c:	220a      	movs	r2, #10
 801623e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8016240:	7805      	ldrb	r5, [r0, #0]
 8016242:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8016246:	b2d9      	uxtb	r1, r3
 8016248:	2909      	cmp	r1, #9
 801624a:	d928      	bls.n	801629e <_strtod_l+0x1a6>
 801624c:	494f      	ldr	r1, [pc, #316]	@ (801638c <_strtod_l+0x294>)
 801624e:	2201      	movs	r2, #1
 8016250:	f001 fbcd 	bl	80179ee <strncmp>
 8016254:	2800      	cmp	r0, #0
 8016256:	d032      	beq.n	80162be <_strtod_l+0x1c6>
 8016258:	2000      	movs	r0, #0
 801625a:	462a      	mov	r2, r5
 801625c:	900a      	str	r0, [sp, #40]	@ 0x28
 801625e:	464d      	mov	r5, r9
 8016260:	4603      	mov	r3, r0
 8016262:	2a65      	cmp	r2, #101	@ 0x65
 8016264:	d001      	beq.n	801626a <_strtod_l+0x172>
 8016266:	2a45      	cmp	r2, #69	@ 0x45
 8016268:	d114      	bne.n	8016294 <_strtod_l+0x19c>
 801626a:	b91d      	cbnz	r5, 8016274 <_strtod_l+0x17c>
 801626c:	9a08      	ldr	r2, [sp, #32]
 801626e:	4302      	orrs	r2, r0
 8016270:	d096      	beq.n	80161a0 <_strtod_l+0xa8>
 8016272:	2500      	movs	r5, #0
 8016274:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8016276:	1c62      	adds	r2, r4, #1
 8016278:	9219      	str	r2, [sp, #100]	@ 0x64
 801627a:	7862      	ldrb	r2, [r4, #1]
 801627c:	2a2b      	cmp	r2, #43	@ 0x2b
 801627e:	d07a      	beq.n	8016376 <_strtod_l+0x27e>
 8016280:	2a2d      	cmp	r2, #45	@ 0x2d
 8016282:	d07e      	beq.n	8016382 <_strtod_l+0x28a>
 8016284:	f04f 0c00 	mov.w	ip, #0
 8016288:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801628c:	2909      	cmp	r1, #9
 801628e:	f240 8085 	bls.w	801639c <_strtod_l+0x2a4>
 8016292:	9419      	str	r4, [sp, #100]	@ 0x64
 8016294:	f04f 0800 	mov.w	r8, #0
 8016298:	e0a5      	b.n	80163e6 <_strtod_l+0x2ee>
 801629a:	2300      	movs	r3, #0
 801629c:	e7c8      	b.n	8016230 <_strtod_l+0x138>
 801629e:	f1b9 0f08 	cmp.w	r9, #8
 80162a2:	bfd8      	it	le
 80162a4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80162a6:	f100 0001 	add.w	r0, r0, #1
 80162aa:	bfda      	itte	le
 80162ac:	fb02 3301 	mlale	r3, r2, r1, r3
 80162b0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80162b2:	fb02 3707 	mlagt	r7, r2, r7, r3
 80162b6:	f109 0901 	add.w	r9, r9, #1
 80162ba:	9019      	str	r0, [sp, #100]	@ 0x64
 80162bc:	e7bf      	b.n	801623e <_strtod_l+0x146>
 80162be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80162c0:	1c5a      	adds	r2, r3, #1
 80162c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80162c4:	785a      	ldrb	r2, [r3, #1]
 80162c6:	f1b9 0f00 	cmp.w	r9, #0
 80162ca:	d03b      	beq.n	8016344 <_strtod_l+0x24c>
 80162cc:	900a      	str	r0, [sp, #40]	@ 0x28
 80162ce:	464d      	mov	r5, r9
 80162d0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80162d4:	2b09      	cmp	r3, #9
 80162d6:	d912      	bls.n	80162fe <_strtod_l+0x206>
 80162d8:	2301      	movs	r3, #1
 80162da:	e7c2      	b.n	8016262 <_strtod_l+0x16a>
 80162dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80162de:	1c5a      	adds	r2, r3, #1
 80162e0:	9219      	str	r2, [sp, #100]	@ 0x64
 80162e2:	785a      	ldrb	r2, [r3, #1]
 80162e4:	3001      	adds	r0, #1
 80162e6:	2a30      	cmp	r2, #48	@ 0x30
 80162e8:	d0f8      	beq.n	80162dc <_strtod_l+0x1e4>
 80162ea:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80162ee:	2b08      	cmp	r3, #8
 80162f0:	f200 84d2 	bhi.w	8016c98 <_strtod_l+0xba0>
 80162f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80162f6:	900a      	str	r0, [sp, #40]	@ 0x28
 80162f8:	2000      	movs	r0, #0
 80162fa:	930c      	str	r3, [sp, #48]	@ 0x30
 80162fc:	4605      	mov	r5, r0
 80162fe:	3a30      	subs	r2, #48	@ 0x30
 8016300:	f100 0301 	add.w	r3, r0, #1
 8016304:	d018      	beq.n	8016338 <_strtod_l+0x240>
 8016306:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8016308:	4419      	add	r1, r3
 801630a:	910a      	str	r1, [sp, #40]	@ 0x28
 801630c:	462e      	mov	r6, r5
 801630e:	f04f 0e0a 	mov.w	lr, #10
 8016312:	1c71      	adds	r1, r6, #1
 8016314:	eba1 0c05 	sub.w	ip, r1, r5
 8016318:	4563      	cmp	r3, ip
 801631a:	dc15      	bgt.n	8016348 <_strtod_l+0x250>
 801631c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8016320:	182b      	adds	r3, r5, r0
 8016322:	2b08      	cmp	r3, #8
 8016324:	f105 0501 	add.w	r5, r5, #1
 8016328:	4405      	add	r5, r0
 801632a:	dc1a      	bgt.n	8016362 <_strtod_l+0x26a>
 801632c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801632e:	230a      	movs	r3, #10
 8016330:	fb03 2301 	mla	r3, r3, r1, r2
 8016334:	930b      	str	r3, [sp, #44]	@ 0x2c
 8016336:	2300      	movs	r3, #0
 8016338:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801633a:	1c51      	adds	r1, r2, #1
 801633c:	9119      	str	r1, [sp, #100]	@ 0x64
 801633e:	7852      	ldrb	r2, [r2, #1]
 8016340:	4618      	mov	r0, r3
 8016342:	e7c5      	b.n	80162d0 <_strtod_l+0x1d8>
 8016344:	4648      	mov	r0, r9
 8016346:	e7ce      	b.n	80162e6 <_strtod_l+0x1ee>
 8016348:	2e08      	cmp	r6, #8
 801634a:	dc05      	bgt.n	8016358 <_strtod_l+0x260>
 801634c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801634e:	fb0e f606 	mul.w	r6, lr, r6
 8016352:	960b      	str	r6, [sp, #44]	@ 0x2c
 8016354:	460e      	mov	r6, r1
 8016356:	e7dc      	b.n	8016312 <_strtod_l+0x21a>
 8016358:	2910      	cmp	r1, #16
 801635a:	bfd8      	it	le
 801635c:	fb0e f707 	mulle.w	r7, lr, r7
 8016360:	e7f8      	b.n	8016354 <_strtod_l+0x25c>
 8016362:	2b0f      	cmp	r3, #15
 8016364:	bfdc      	itt	le
 8016366:	230a      	movle	r3, #10
 8016368:	fb03 2707 	mlale	r7, r3, r7, r2
 801636c:	e7e3      	b.n	8016336 <_strtod_l+0x23e>
 801636e:	2300      	movs	r3, #0
 8016370:	930a      	str	r3, [sp, #40]	@ 0x28
 8016372:	2301      	movs	r3, #1
 8016374:	e77a      	b.n	801626c <_strtod_l+0x174>
 8016376:	f04f 0c00 	mov.w	ip, #0
 801637a:	1ca2      	adds	r2, r4, #2
 801637c:	9219      	str	r2, [sp, #100]	@ 0x64
 801637e:	78a2      	ldrb	r2, [r4, #2]
 8016380:	e782      	b.n	8016288 <_strtod_l+0x190>
 8016382:	f04f 0c01 	mov.w	ip, #1
 8016386:	e7f8      	b.n	801637a <_strtod_l+0x282>
 8016388:	0801b354 	.word	0x0801b354
 801638c:	0801b16c 	.word	0x0801b16c
 8016390:	7ff00000 	.word	0x7ff00000
 8016394:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8016396:	1c51      	adds	r1, r2, #1
 8016398:	9119      	str	r1, [sp, #100]	@ 0x64
 801639a:	7852      	ldrb	r2, [r2, #1]
 801639c:	2a30      	cmp	r2, #48	@ 0x30
 801639e:	d0f9      	beq.n	8016394 <_strtod_l+0x29c>
 80163a0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80163a4:	2908      	cmp	r1, #8
 80163a6:	f63f af75 	bhi.w	8016294 <_strtod_l+0x19c>
 80163aa:	3a30      	subs	r2, #48	@ 0x30
 80163ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80163ae:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80163b0:	920f      	str	r2, [sp, #60]	@ 0x3c
 80163b2:	f04f 080a 	mov.w	r8, #10
 80163b6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80163b8:	1c56      	adds	r6, r2, #1
 80163ba:	9619      	str	r6, [sp, #100]	@ 0x64
 80163bc:	7852      	ldrb	r2, [r2, #1]
 80163be:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80163c2:	f1be 0f09 	cmp.w	lr, #9
 80163c6:	d939      	bls.n	801643c <_strtod_l+0x344>
 80163c8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80163ca:	1a76      	subs	r6, r6, r1
 80163cc:	2e08      	cmp	r6, #8
 80163ce:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80163d2:	dc03      	bgt.n	80163dc <_strtod_l+0x2e4>
 80163d4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80163d6:	4588      	cmp	r8, r1
 80163d8:	bfa8      	it	ge
 80163da:	4688      	movge	r8, r1
 80163dc:	f1bc 0f00 	cmp.w	ip, #0
 80163e0:	d001      	beq.n	80163e6 <_strtod_l+0x2ee>
 80163e2:	f1c8 0800 	rsb	r8, r8, #0
 80163e6:	2d00      	cmp	r5, #0
 80163e8:	d14e      	bne.n	8016488 <_strtod_l+0x390>
 80163ea:	9908      	ldr	r1, [sp, #32]
 80163ec:	4308      	orrs	r0, r1
 80163ee:	f47f aebc 	bne.w	801616a <_strtod_l+0x72>
 80163f2:	2b00      	cmp	r3, #0
 80163f4:	f47f aed4 	bne.w	80161a0 <_strtod_l+0xa8>
 80163f8:	2a69      	cmp	r2, #105	@ 0x69
 80163fa:	d028      	beq.n	801644e <_strtod_l+0x356>
 80163fc:	dc25      	bgt.n	801644a <_strtod_l+0x352>
 80163fe:	2a49      	cmp	r2, #73	@ 0x49
 8016400:	d025      	beq.n	801644e <_strtod_l+0x356>
 8016402:	2a4e      	cmp	r2, #78	@ 0x4e
 8016404:	f47f aecc 	bne.w	80161a0 <_strtod_l+0xa8>
 8016408:	499a      	ldr	r1, [pc, #616]	@ (8016674 <_strtod_l+0x57c>)
 801640a:	a819      	add	r0, sp, #100	@ 0x64
 801640c:	f002 fce8 	bl	8018de0 <__match>
 8016410:	2800      	cmp	r0, #0
 8016412:	f43f aec5 	beq.w	80161a0 <_strtod_l+0xa8>
 8016416:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016418:	781b      	ldrb	r3, [r3, #0]
 801641a:	2b28      	cmp	r3, #40	@ 0x28
 801641c:	d12e      	bne.n	801647c <_strtod_l+0x384>
 801641e:	4996      	ldr	r1, [pc, #600]	@ (8016678 <_strtod_l+0x580>)
 8016420:	aa1c      	add	r2, sp, #112	@ 0x70
 8016422:	a819      	add	r0, sp, #100	@ 0x64
 8016424:	f002 fcf0 	bl	8018e08 <__hexnan>
 8016428:	2805      	cmp	r0, #5
 801642a:	d127      	bne.n	801647c <_strtod_l+0x384>
 801642c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801642e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8016432:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8016436:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801643a:	e696      	b.n	801616a <_strtod_l+0x72>
 801643c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801643e:	fb08 2101 	mla	r1, r8, r1, r2
 8016442:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8016446:	9209      	str	r2, [sp, #36]	@ 0x24
 8016448:	e7b5      	b.n	80163b6 <_strtod_l+0x2be>
 801644a:	2a6e      	cmp	r2, #110	@ 0x6e
 801644c:	e7da      	b.n	8016404 <_strtod_l+0x30c>
 801644e:	498b      	ldr	r1, [pc, #556]	@ (801667c <_strtod_l+0x584>)
 8016450:	a819      	add	r0, sp, #100	@ 0x64
 8016452:	f002 fcc5 	bl	8018de0 <__match>
 8016456:	2800      	cmp	r0, #0
 8016458:	f43f aea2 	beq.w	80161a0 <_strtod_l+0xa8>
 801645c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801645e:	4988      	ldr	r1, [pc, #544]	@ (8016680 <_strtod_l+0x588>)
 8016460:	3b01      	subs	r3, #1
 8016462:	a819      	add	r0, sp, #100	@ 0x64
 8016464:	9319      	str	r3, [sp, #100]	@ 0x64
 8016466:	f002 fcbb 	bl	8018de0 <__match>
 801646a:	b910      	cbnz	r0, 8016472 <_strtod_l+0x37a>
 801646c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801646e:	3301      	adds	r3, #1
 8016470:	9319      	str	r3, [sp, #100]	@ 0x64
 8016472:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8016690 <_strtod_l+0x598>
 8016476:	f04f 0a00 	mov.w	sl, #0
 801647a:	e676      	b.n	801616a <_strtod_l+0x72>
 801647c:	4881      	ldr	r0, [pc, #516]	@ (8016684 <_strtod_l+0x58c>)
 801647e:	f001 fb73 	bl	8017b68 <nan>
 8016482:	ec5b ab10 	vmov	sl, fp, d0
 8016486:	e670      	b.n	801616a <_strtod_l+0x72>
 8016488:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801648a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801648c:	eba8 0303 	sub.w	r3, r8, r3
 8016490:	f1b9 0f00 	cmp.w	r9, #0
 8016494:	bf08      	it	eq
 8016496:	46a9      	moveq	r9, r5
 8016498:	2d10      	cmp	r5, #16
 801649a:	9309      	str	r3, [sp, #36]	@ 0x24
 801649c:	462c      	mov	r4, r5
 801649e:	bfa8      	it	ge
 80164a0:	2410      	movge	r4, #16
 80164a2:	f7ea f83f 	bl	8000524 <__aeabi_ui2d>
 80164a6:	2d09      	cmp	r5, #9
 80164a8:	4682      	mov	sl, r0
 80164aa:	468b      	mov	fp, r1
 80164ac:	dc13      	bgt.n	80164d6 <_strtod_l+0x3de>
 80164ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80164b0:	2b00      	cmp	r3, #0
 80164b2:	f43f ae5a 	beq.w	801616a <_strtod_l+0x72>
 80164b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80164b8:	dd78      	ble.n	80165ac <_strtod_l+0x4b4>
 80164ba:	2b16      	cmp	r3, #22
 80164bc:	dc5f      	bgt.n	801657e <_strtod_l+0x486>
 80164be:	4972      	ldr	r1, [pc, #456]	@ (8016688 <_strtod_l+0x590>)
 80164c0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80164c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80164c8:	4652      	mov	r2, sl
 80164ca:	465b      	mov	r3, fp
 80164cc:	f7ea f8a4 	bl	8000618 <__aeabi_dmul>
 80164d0:	4682      	mov	sl, r0
 80164d2:	468b      	mov	fp, r1
 80164d4:	e649      	b.n	801616a <_strtod_l+0x72>
 80164d6:	4b6c      	ldr	r3, [pc, #432]	@ (8016688 <_strtod_l+0x590>)
 80164d8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80164dc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80164e0:	f7ea f89a 	bl	8000618 <__aeabi_dmul>
 80164e4:	4682      	mov	sl, r0
 80164e6:	4638      	mov	r0, r7
 80164e8:	468b      	mov	fp, r1
 80164ea:	f7ea f81b 	bl	8000524 <__aeabi_ui2d>
 80164ee:	4602      	mov	r2, r0
 80164f0:	460b      	mov	r3, r1
 80164f2:	4650      	mov	r0, sl
 80164f4:	4659      	mov	r1, fp
 80164f6:	f7e9 fed9 	bl	80002ac <__adddf3>
 80164fa:	2d0f      	cmp	r5, #15
 80164fc:	4682      	mov	sl, r0
 80164fe:	468b      	mov	fp, r1
 8016500:	ddd5      	ble.n	80164ae <_strtod_l+0x3b6>
 8016502:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016504:	1b2c      	subs	r4, r5, r4
 8016506:	441c      	add	r4, r3
 8016508:	2c00      	cmp	r4, #0
 801650a:	f340 8093 	ble.w	8016634 <_strtod_l+0x53c>
 801650e:	f014 030f 	ands.w	r3, r4, #15
 8016512:	d00a      	beq.n	801652a <_strtod_l+0x432>
 8016514:	495c      	ldr	r1, [pc, #368]	@ (8016688 <_strtod_l+0x590>)
 8016516:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801651a:	4652      	mov	r2, sl
 801651c:	465b      	mov	r3, fp
 801651e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016522:	f7ea f879 	bl	8000618 <__aeabi_dmul>
 8016526:	4682      	mov	sl, r0
 8016528:	468b      	mov	fp, r1
 801652a:	f034 040f 	bics.w	r4, r4, #15
 801652e:	d073      	beq.n	8016618 <_strtod_l+0x520>
 8016530:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8016534:	dd49      	ble.n	80165ca <_strtod_l+0x4d2>
 8016536:	2400      	movs	r4, #0
 8016538:	46a0      	mov	r8, r4
 801653a:	940b      	str	r4, [sp, #44]	@ 0x2c
 801653c:	46a1      	mov	r9, r4
 801653e:	9a05      	ldr	r2, [sp, #20]
 8016540:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8016690 <_strtod_l+0x598>
 8016544:	2322      	movs	r3, #34	@ 0x22
 8016546:	6013      	str	r3, [r2, #0]
 8016548:	f04f 0a00 	mov.w	sl, #0
 801654c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801654e:	2b00      	cmp	r3, #0
 8016550:	f43f ae0b 	beq.w	801616a <_strtod_l+0x72>
 8016554:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016556:	9805      	ldr	r0, [sp, #20]
 8016558:	f002 fd44 	bl	8018fe4 <_Bfree>
 801655c:	9805      	ldr	r0, [sp, #20]
 801655e:	4649      	mov	r1, r9
 8016560:	f002 fd40 	bl	8018fe4 <_Bfree>
 8016564:	9805      	ldr	r0, [sp, #20]
 8016566:	4641      	mov	r1, r8
 8016568:	f002 fd3c 	bl	8018fe4 <_Bfree>
 801656c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801656e:	9805      	ldr	r0, [sp, #20]
 8016570:	f002 fd38 	bl	8018fe4 <_Bfree>
 8016574:	9805      	ldr	r0, [sp, #20]
 8016576:	4621      	mov	r1, r4
 8016578:	f002 fd34 	bl	8018fe4 <_Bfree>
 801657c:	e5f5      	b.n	801616a <_strtod_l+0x72>
 801657e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016580:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8016584:	4293      	cmp	r3, r2
 8016586:	dbbc      	blt.n	8016502 <_strtod_l+0x40a>
 8016588:	4c3f      	ldr	r4, [pc, #252]	@ (8016688 <_strtod_l+0x590>)
 801658a:	f1c5 050f 	rsb	r5, r5, #15
 801658e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8016592:	4652      	mov	r2, sl
 8016594:	465b      	mov	r3, fp
 8016596:	e9d1 0100 	ldrd	r0, r1, [r1]
 801659a:	f7ea f83d 	bl	8000618 <__aeabi_dmul>
 801659e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80165a0:	1b5d      	subs	r5, r3, r5
 80165a2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80165a6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80165aa:	e78f      	b.n	80164cc <_strtod_l+0x3d4>
 80165ac:	3316      	adds	r3, #22
 80165ae:	dba8      	blt.n	8016502 <_strtod_l+0x40a>
 80165b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80165b2:	eba3 0808 	sub.w	r8, r3, r8
 80165b6:	4b34      	ldr	r3, [pc, #208]	@ (8016688 <_strtod_l+0x590>)
 80165b8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80165bc:	e9d8 2300 	ldrd	r2, r3, [r8]
 80165c0:	4650      	mov	r0, sl
 80165c2:	4659      	mov	r1, fp
 80165c4:	f7ea f952 	bl	800086c <__aeabi_ddiv>
 80165c8:	e782      	b.n	80164d0 <_strtod_l+0x3d8>
 80165ca:	2300      	movs	r3, #0
 80165cc:	4f2f      	ldr	r7, [pc, #188]	@ (801668c <_strtod_l+0x594>)
 80165ce:	1124      	asrs	r4, r4, #4
 80165d0:	4650      	mov	r0, sl
 80165d2:	4659      	mov	r1, fp
 80165d4:	461e      	mov	r6, r3
 80165d6:	2c01      	cmp	r4, #1
 80165d8:	dc21      	bgt.n	801661e <_strtod_l+0x526>
 80165da:	b10b      	cbz	r3, 80165e0 <_strtod_l+0x4e8>
 80165dc:	4682      	mov	sl, r0
 80165de:	468b      	mov	fp, r1
 80165e0:	492a      	ldr	r1, [pc, #168]	@ (801668c <_strtod_l+0x594>)
 80165e2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80165e6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80165ea:	4652      	mov	r2, sl
 80165ec:	465b      	mov	r3, fp
 80165ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80165f2:	f7ea f811 	bl	8000618 <__aeabi_dmul>
 80165f6:	4b26      	ldr	r3, [pc, #152]	@ (8016690 <_strtod_l+0x598>)
 80165f8:	460a      	mov	r2, r1
 80165fa:	400b      	ands	r3, r1
 80165fc:	4925      	ldr	r1, [pc, #148]	@ (8016694 <_strtod_l+0x59c>)
 80165fe:	428b      	cmp	r3, r1
 8016600:	4682      	mov	sl, r0
 8016602:	d898      	bhi.n	8016536 <_strtod_l+0x43e>
 8016604:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8016608:	428b      	cmp	r3, r1
 801660a:	bf86      	itte	hi
 801660c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8016698 <_strtod_l+0x5a0>
 8016610:	f04f 3aff 	movhi.w	sl, #4294967295
 8016614:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8016618:	2300      	movs	r3, #0
 801661a:	9308      	str	r3, [sp, #32]
 801661c:	e076      	b.n	801670c <_strtod_l+0x614>
 801661e:	07e2      	lsls	r2, r4, #31
 8016620:	d504      	bpl.n	801662c <_strtod_l+0x534>
 8016622:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016626:	f7e9 fff7 	bl	8000618 <__aeabi_dmul>
 801662a:	2301      	movs	r3, #1
 801662c:	3601      	adds	r6, #1
 801662e:	1064      	asrs	r4, r4, #1
 8016630:	3708      	adds	r7, #8
 8016632:	e7d0      	b.n	80165d6 <_strtod_l+0x4de>
 8016634:	d0f0      	beq.n	8016618 <_strtod_l+0x520>
 8016636:	4264      	negs	r4, r4
 8016638:	f014 020f 	ands.w	r2, r4, #15
 801663c:	d00a      	beq.n	8016654 <_strtod_l+0x55c>
 801663e:	4b12      	ldr	r3, [pc, #72]	@ (8016688 <_strtod_l+0x590>)
 8016640:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016644:	4650      	mov	r0, sl
 8016646:	4659      	mov	r1, fp
 8016648:	e9d3 2300 	ldrd	r2, r3, [r3]
 801664c:	f7ea f90e 	bl	800086c <__aeabi_ddiv>
 8016650:	4682      	mov	sl, r0
 8016652:	468b      	mov	fp, r1
 8016654:	1124      	asrs	r4, r4, #4
 8016656:	d0df      	beq.n	8016618 <_strtod_l+0x520>
 8016658:	2c1f      	cmp	r4, #31
 801665a:	dd1f      	ble.n	801669c <_strtod_l+0x5a4>
 801665c:	2400      	movs	r4, #0
 801665e:	46a0      	mov	r8, r4
 8016660:	940b      	str	r4, [sp, #44]	@ 0x2c
 8016662:	46a1      	mov	r9, r4
 8016664:	9a05      	ldr	r2, [sp, #20]
 8016666:	2322      	movs	r3, #34	@ 0x22
 8016668:	f04f 0a00 	mov.w	sl, #0
 801666c:	f04f 0b00 	mov.w	fp, #0
 8016670:	6013      	str	r3, [r2, #0]
 8016672:	e76b      	b.n	801654c <_strtod_l+0x454>
 8016674:	0801b17b 	.word	0x0801b17b
 8016678:	0801b340 	.word	0x0801b340
 801667c:	0801b173 	.word	0x0801b173
 8016680:	0801b1ad 	.word	0x0801b1ad
 8016684:	0801b33c 	.word	0x0801b33c
 8016688:	0801b4c8 	.word	0x0801b4c8
 801668c:	0801b4a0 	.word	0x0801b4a0
 8016690:	7ff00000 	.word	0x7ff00000
 8016694:	7ca00000 	.word	0x7ca00000
 8016698:	7fefffff 	.word	0x7fefffff
 801669c:	f014 0310 	ands.w	r3, r4, #16
 80166a0:	bf18      	it	ne
 80166a2:	236a      	movne	r3, #106	@ 0x6a
 80166a4:	4ea9      	ldr	r6, [pc, #676]	@ (801694c <_strtod_l+0x854>)
 80166a6:	9308      	str	r3, [sp, #32]
 80166a8:	4650      	mov	r0, sl
 80166aa:	4659      	mov	r1, fp
 80166ac:	2300      	movs	r3, #0
 80166ae:	07e7      	lsls	r7, r4, #31
 80166b0:	d504      	bpl.n	80166bc <_strtod_l+0x5c4>
 80166b2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80166b6:	f7e9 ffaf 	bl	8000618 <__aeabi_dmul>
 80166ba:	2301      	movs	r3, #1
 80166bc:	1064      	asrs	r4, r4, #1
 80166be:	f106 0608 	add.w	r6, r6, #8
 80166c2:	d1f4      	bne.n	80166ae <_strtod_l+0x5b6>
 80166c4:	b10b      	cbz	r3, 80166ca <_strtod_l+0x5d2>
 80166c6:	4682      	mov	sl, r0
 80166c8:	468b      	mov	fp, r1
 80166ca:	9b08      	ldr	r3, [sp, #32]
 80166cc:	b1b3      	cbz	r3, 80166fc <_strtod_l+0x604>
 80166ce:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80166d2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80166d6:	2b00      	cmp	r3, #0
 80166d8:	4659      	mov	r1, fp
 80166da:	dd0f      	ble.n	80166fc <_strtod_l+0x604>
 80166dc:	2b1f      	cmp	r3, #31
 80166de:	dd56      	ble.n	801678e <_strtod_l+0x696>
 80166e0:	2b34      	cmp	r3, #52	@ 0x34
 80166e2:	bfde      	ittt	le
 80166e4:	f04f 33ff 	movle.w	r3, #4294967295
 80166e8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80166ec:	4093      	lslle	r3, r2
 80166ee:	f04f 0a00 	mov.w	sl, #0
 80166f2:	bfcc      	ite	gt
 80166f4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80166f8:	ea03 0b01 	andle.w	fp, r3, r1
 80166fc:	2200      	movs	r2, #0
 80166fe:	2300      	movs	r3, #0
 8016700:	4650      	mov	r0, sl
 8016702:	4659      	mov	r1, fp
 8016704:	f7ea f9f0 	bl	8000ae8 <__aeabi_dcmpeq>
 8016708:	2800      	cmp	r0, #0
 801670a:	d1a7      	bne.n	801665c <_strtod_l+0x564>
 801670c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801670e:	9300      	str	r3, [sp, #0]
 8016710:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8016712:	9805      	ldr	r0, [sp, #20]
 8016714:	462b      	mov	r3, r5
 8016716:	464a      	mov	r2, r9
 8016718:	f002 fccc 	bl	80190b4 <__s2b>
 801671c:	900b      	str	r0, [sp, #44]	@ 0x2c
 801671e:	2800      	cmp	r0, #0
 8016720:	f43f af09 	beq.w	8016536 <_strtod_l+0x43e>
 8016724:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016726:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016728:	2a00      	cmp	r2, #0
 801672a:	eba3 0308 	sub.w	r3, r3, r8
 801672e:	bfa8      	it	ge
 8016730:	2300      	movge	r3, #0
 8016732:	9312      	str	r3, [sp, #72]	@ 0x48
 8016734:	2400      	movs	r4, #0
 8016736:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801673a:	9316      	str	r3, [sp, #88]	@ 0x58
 801673c:	46a0      	mov	r8, r4
 801673e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016740:	9805      	ldr	r0, [sp, #20]
 8016742:	6859      	ldr	r1, [r3, #4]
 8016744:	f002 fc0e 	bl	8018f64 <_Balloc>
 8016748:	4681      	mov	r9, r0
 801674a:	2800      	cmp	r0, #0
 801674c:	f43f aef7 	beq.w	801653e <_strtod_l+0x446>
 8016750:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016752:	691a      	ldr	r2, [r3, #16]
 8016754:	3202      	adds	r2, #2
 8016756:	f103 010c 	add.w	r1, r3, #12
 801675a:	0092      	lsls	r2, r2, #2
 801675c:	300c      	adds	r0, #12
 801675e:	f001 f9f2 	bl	8017b46 <memcpy>
 8016762:	ec4b ab10 	vmov	d0, sl, fp
 8016766:	9805      	ldr	r0, [sp, #20]
 8016768:	aa1c      	add	r2, sp, #112	@ 0x70
 801676a:	a91b      	add	r1, sp, #108	@ 0x6c
 801676c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8016770:	f002 ffd4 	bl	801971c <__d2b>
 8016774:	901a      	str	r0, [sp, #104]	@ 0x68
 8016776:	2800      	cmp	r0, #0
 8016778:	f43f aee1 	beq.w	801653e <_strtod_l+0x446>
 801677c:	9805      	ldr	r0, [sp, #20]
 801677e:	2101      	movs	r1, #1
 8016780:	f002 fd2e 	bl	80191e0 <__i2b>
 8016784:	4680      	mov	r8, r0
 8016786:	b948      	cbnz	r0, 801679c <_strtod_l+0x6a4>
 8016788:	f04f 0800 	mov.w	r8, #0
 801678c:	e6d7      	b.n	801653e <_strtod_l+0x446>
 801678e:	f04f 32ff 	mov.w	r2, #4294967295
 8016792:	fa02 f303 	lsl.w	r3, r2, r3
 8016796:	ea03 0a0a 	and.w	sl, r3, sl
 801679a:	e7af      	b.n	80166fc <_strtod_l+0x604>
 801679c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801679e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80167a0:	2d00      	cmp	r5, #0
 80167a2:	bfab      	itete	ge
 80167a4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80167a6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80167a8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80167aa:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80167ac:	bfac      	ite	ge
 80167ae:	18ef      	addge	r7, r5, r3
 80167b0:	1b5e      	sublt	r6, r3, r5
 80167b2:	9b08      	ldr	r3, [sp, #32]
 80167b4:	1aed      	subs	r5, r5, r3
 80167b6:	4415      	add	r5, r2
 80167b8:	4b65      	ldr	r3, [pc, #404]	@ (8016950 <_strtod_l+0x858>)
 80167ba:	3d01      	subs	r5, #1
 80167bc:	429d      	cmp	r5, r3
 80167be:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80167c2:	da50      	bge.n	8016866 <_strtod_l+0x76e>
 80167c4:	1b5b      	subs	r3, r3, r5
 80167c6:	2b1f      	cmp	r3, #31
 80167c8:	eba2 0203 	sub.w	r2, r2, r3
 80167cc:	f04f 0101 	mov.w	r1, #1
 80167d0:	dc3d      	bgt.n	801684e <_strtod_l+0x756>
 80167d2:	fa01 f303 	lsl.w	r3, r1, r3
 80167d6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80167d8:	2300      	movs	r3, #0
 80167da:	9310      	str	r3, [sp, #64]	@ 0x40
 80167dc:	18bd      	adds	r5, r7, r2
 80167de:	9b08      	ldr	r3, [sp, #32]
 80167e0:	42af      	cmp	r7, r5
 80167e2:	4416      	add	r6, r2
 80167e4:	441e      	add	r6, r3
 80167e6:	463b      	mov	r3, r7
 80167e8:	bfa8      	it	ge
 80167ea:	462b      	movge	r3, r5
 80167ec:	42b3      	cmp	r3, r6
 80167ee:	bfa8      	it	ge
 80167f0:	4633      	movge	r3, r6
 80167f2:	2b00      	cmp	r3, #0
 80167f4:	bfc2      	ittt	gt
 80167f6:	1aed      	subgt	r5, r5, r3
 80167f8:	1af6      	subgt	r6, r6, r3
 80167fa:	1aff      	subgt	r7, r7, r3
 80167fc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80167fe:	2b00      	cmp	r3, #0
 8016800:	dd16      	ble.n	8016830 <_strtod_l+0x738>
 8016802:	4641      	mov	r1, r8
 8016804:	9805      	ldr	r0, [sp, #20]
 8016806:	461a      	mov	r2, r3
 8016808:	f002 fda2 	bl	8019350 <__pow5mult>
 801680c:	4680      	mov	r8, r0
 801680e:	2800      	cmp	r0, #0
 8016810:	d0ba      	beq.n	8016788 <_strtod_l+0x690>
 8016812:	4601      	mov	r1, r0
 8016814:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8016816:	9805      	ldr	r0, [sp, #20]
 8016818:	f002 fcf8 	bl	801920c <__multiply>
 801681c:	900a      	str	r0, [sp, #40]	@ 0x28
 801681e:	2800      	cmp	r0, #0
 8016820:	f43f ae8d 	beq.w	801653e <_strtod_l+0x446>
 8016824:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016826:	9805      	ldr	r0, [sp, #20]
 8016828:	f002 fbdc 	bl	8018fe4 <_Bfree>
 801682c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801682e:	931a      	str	r3, [sp, #104]	@ 0x68
 8016830:	2d00      	cmp	r5, #0
 8016832:	dc1d      	bgt.n	8016870 <_strtod_l+0x778>
 8016834:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016836:	2b00      	cmp	r3, #0
 8016838:	dd23      	ble.n	8016882 <_strtod_l+0x78a>
 801683a:	4649      	mov	r1, r9
 801683c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801683e:	9805      	ldr	r0, [sp, #20]
 8016840:	f002 fd86 	bl	8019350 <__pow5mult>
 8016844:	4681      	mov	r9, r0
 8016846:	b9e0      	cbnz	r0, 8016882 <_strtod_l+0x78a>
 8016848:	f04f 0900 	mov.w	r9, #0
 801684c:	e677      	b.n	801653e <_strtod_l+0x446>
 801684e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8016852:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8016856:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801685a:	35e2      	adds	r5, #226	@ 0xe2
 801685c:	fa01 f305 	lsl.w	r3, r1, r5
 8016860:	9310      	str	r3, [sp, #64]	@ 0x40
 8016862:	9113      	str	r1, [sp, #76]	@ 0x4c
 8016864:	e7ba      	b.n	80167dc <_strtod_l+0x6e4>
 8016866:	2300      	movs	r3, #0
 8016868:	9310      	str	r3, [sp, #64]	@ 0x40
 801686a:	2301      	movs	r3, #1
 801686c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801686e:	e7b5      	b.n	80167dc <_strtod_l+0x6e4>
 8016870:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016872:	9805      	ldr	r0, [sp, #20]
 8016874:	462a      	mov	r2, r5
 8016876:	f002 fdc5 	bl	8019404 <__lshift>
 801687a:	901a      	str	r0, [sp, #104]	@ 0x68
 801687c:	2800      	cmp	r0, #0
 801687e:	d1d9      	bne.n	8016834 <_strtod_l+0x73c>
 8016880:	e65d      	b.n	801653e <_strtod_l+0x446>
 8016882:	2e00      	cmp	r6, #0
 8016884:	dd07      	ble.n	8016896 <_strtod_l+0x79e>
 8016886:	4649      	mov	r1, r9
 8016888:	9805      	ldr	r0, [sp, #20]
 801688a:	4632      	mov	r2, r6
 801688c:	f002 fdba 	bl	8019404 <__lshift>
 8016890:	4681      	mov	r9, r0
 8016892:	2800      	cmp	r0, #0
 8016894:	d0d8      	beq.n	8016848 <_strtod_l+0x750>
 8016896:	2f00      	cmp	r7, #0
 8016898:	dd08      	ble.n	80168ac <_strtod_l+0x7b4>
 801689a:	4641      	mov	r1, r8
 801689c:	9805      	ldr	r0, [sp, #20]
 801689e:	463a      	mov	r2, r7
 80168a0:	f002 fdb0 	bl	8019404 <__lshift>
 80168a4:	4680      	mov	r8, r0
 80168a6:	2800      	cmp	r0, #0
 80168a8:	f43f ae49 	beq.w	801653e <_strtod_l+0x446>
 80168ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80168ae:	9805      	ldr	r0, [sp, #20]
 80168b0:	464a      	mov	r2, r9
 80168b2:	f002 fe2f 	bl	8019514 <__mdiff>
 80168b6:	4604      	mov	r4, r0
 80168b8:	2800      	cmp	r0, #0
 80168ba:	f43f ae40 	beq.w	801653e <_strtod_l+0x446>
 80168be:	68c3      	ldr	r3, [r0, #12]
 80168c0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80168c2:	2300      	movs	r3, #0
 80168c4:	60c3      	str	r3, [r0, #12]
 80168c6:	4641      	mov	r1, r8
 80168c8:	f002 fe08 	bl	80194dc <__mcmp>
 80168cc:	2800      	cmp	r0, #0
 80168ce:	da45      	bge.n	801695c <_strtod_l+0x864>
 80168d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80168d2:	ea53 030a 	orrs.w	r3, r3, sl
 80168d6:	d16b      	bne.n	80169b0 <_strtod_l+0x8b8>
 80168d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80168dc:	2b00      	cmp	r3, #0
 80168de:	d167      	bne.n	80169b0 <_strtod_l+0x8b8>
 80168e0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80168e4:	0d1b      	lsrs	r3, r3, #20
 80168e6:	051b      	lsls	r3, r3, #20
 80168e8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80168ec:	d960      	bls.n	80169b0 <_strtod_l+0x8b8>
 80168ee:	6963      	ldr	r3, [r4, #20]
 80168f0:	b913      	cbnz	r3, 80168f8 <_strtod_l+0x800>
 80168f2:	6923      	ldr	r3, [r4, #16]
 80168f4:	2b01      	cmp	r3, #1
 80168f6:	dd5b      	ble.n	80169b0 <_strtod_l+0x8b8>
 80168f8:	4621      	mov	r1, r4
 80168fa:	2201      	movs	r2, #1
 80168fc:	9805      	ldr	r0, [sp, #20]
 80168fe:	f002 fd81 	bl	8019404 <__lshift>
 8016902:	4641      	mov	r1, r8
 8016904:	4604      	mov	r4, r0
 8016906:	f002 fde9 	bl	80194dc <__mcmp>
 801690a:	2800      	cmp	r0, #0
 801690c:	dd50      	ble.n	80169b0 <_strtod_l+0x8b8>
 801690e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016912:	9a08      	ldr	r2, [sp, #32]
 8016914:	0d1b      	lsrs	r3, r3, #20
 8016916:	051b      	lsls	r3, r3, #20
 8016918:	2a00      	cmp	r2, #0
 801691a:	d06a      	beq.n	80169f2 <_strtod_l+0x8fa>
 801691c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8016920:	d867      	bhi.n	80169f2 <_strtod_l+0x8fa>
 8016922:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8016926:	f67f ae9d 	bls.w	8016664 <_strtod_l+0x56c>
 801692a:	4b0a      	ldr	r3, [pc, #40]	@ (8016954 <_strtod_l+0x85c>)
 801692c:	4650      	mov	r0, sl
 801692e:	4659      	mov	r1, fp
 8016930:	2200      	movs	r2, #0
 8016932:	f7e9 fe71 	bl	8000618 <__aeabi_dmul>
 8016936:	4b08      	ldr	r3, [pc, #32]	@ (8016958 <_strtod_l+0x860>)
 8016938:	400b      	ands	r3, r1
 801693a:	4682      	mov	sl, r0
 801693c:	468b      	mov	fp, r1
 801693e:	2b00      	cmp	r3, #0
 8016940:	f47f ae08 	bne.w	8016554 <_strtod_l+0x45c>
 8016944:	9a05      	ldr	r2, [sp, #20]
 8016946:	2322      	movs	r3, #34	@ 0x22
 8016948:	6013      	str	r3, [r2, #0]
 801694a:	e603      	b.n	8016554 <_strtod_l+0x45c>
 801694c:	0801b368 	.word	0x0801b368
 8016950:	fffffc02 	.word	0xfffffc02
 8016954:	39500000 	.word	0x39500000
 8016958:	7ff00000 	.word	0x7ff00000
 801695c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8016960:	d165      	bne.n	8016a2e <_strtod_l+0x936>
 8016962:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8016964:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016968:	b35a      	cbz	r2, 80169c2 <_strtod_l+0x8ca>
 801696a:	4a9f      	ldr	r2, [pc, #636]	@ (8016be8 <_strtod_l+0xaf0>)
 801696c:	4293      	cmp	r3, r2
 801696e:	d12b      	bne.n	80169c8 <_strtod_l+0x8d0>
 8016970:	9b08      	ldr	r3, [sp, #32]
 8016972:	4651      	mov	r1, sl
 8016974:	b303      	cbz	r3, 80169b8 <_strtod_l+0x8c0>
 8016976:	4b9d      	ldr	r3, [pc, #628]	@ (8016bec <_strtod_l+0xaf4>)
 8016978:	465a      	mov	r2, fp
 801697a:	4013      	ands	r3, r2
 801697c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8016980:	f04f 32ff 	mov.w	r2, #4294967295
 8016984:	d81b      	bhi.n	80169be <_strtod_l+0x8c6>
 8016986:	0d1b      	lsrs	r3, r3, #20
 8016988:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801698c:	fa02 f303 	lsl.w	r3, r2, r3
 8016990:	4299      	cmp	r1, r3
 8016992:	d119      	bne.n	80169c8 <_strtod_l+0x8d0>
 8016994:	4b96      	ldr	r3, [pc, #600]	@ (8016bf0 <_strtod_l+0xaf8>)
 8016996:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8016998:	429a      	cmp	r2, r3
 801699a:	d102      	bne.n	80169a2 <_strtod_l+0x8aa>
 801699c:	3101      	adds	r1, #1
 801699e:	f43f adce 	beq.w	801653e <_strtod_l+0x446>
 80169a2:	4b92      	ldr	r3, [pc, #584]	@ (8016bec <_strtod_l+0xaf4>)
 80169a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80169a6:	401a      	ands	r2, r3
 80169a8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80169ac:	f04f 0a00 	mov.w	sl, #0
 80169b0:	9b08      	ldr	r3, [sp, #32]
 80169b2:	2b00      	cmp	r3, #0
 80169b4:	d1b9      	bne.n	801692a <_strtod_l+0x832>
 80169b6:	e5cd      	b.n	8016554 <_strtod_l+0x45c>
 80169b8:	f04f 33ff 	mov.w	r3, #4294967295
 80169bc:	e7e8      	b.n	8016990 <_strtod_l+0x898>
 80169be:	4613      	mov	r3, r2
 80169c0:	e7e6      	b.n	8016990 <_strtod_l+0x898>
 80169c2:	ea53 030a 	orrs.w	r3, r3, sl
 80169c6:	d0a2      	beq.n	801690e <_strtod_l+0x816>
 80169c8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80169ca:	b1db      	cbz	r3, 8016a04 <_strtod_l+0x90c>
 80169cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80169ce:	4213      	tst	r3, r2
 80169d0:	d0ee      	beq.n	80169b0 <_strtod_l+0x8b8>
 80169d2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80169d4:	9a08      	ldr	r2, [sp, #32]
 80169d6:	4650      	mov	r0, sl
 80169d8:	4659      	mov	r1, fp
 80169da:	b1bb      	cbz	r3, 8016a0c <_strtod_l+0x914>
 80169dc:	f7ff fb6c 	bl	80160b8 <sulp>
 80169e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80169e4:	ec53 2b10 	vmov	r2, r3, d0
 80169e8:	f7e9 fc60 	bl	80002ac <__adddf3>
 80169ec:	4682      	mov	sl, r0
 80169ee:	468b      	mov	fp, r1
 80169f0:	e7de      	b.n	80169b0 <_strtod_l+0x8b8>
 80169f2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80169f6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80169fa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80169fe:	f04f 3aff 	mov.w	sl, #4294967295
 8016a02:	e7d5      	b.n	80169b0 <_strtod_l+0x8b8>
 8016a04:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8016a06:	ea13 0f0a 	tst.w	r3, sl
 8016a0a:	e7e1      	b.n	80169d0 <_strtod_l+0x8d8>
 8016a0c:	f7ff fb54 	bl	80160b8 <sulp>
 8016a10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8016a14:	ec53 2b10 	vmov	r2, r3, d0
 8016a18:	f7e9 fc46 	bl	80002a8 <__aeabi_dsub>
 8016a1c:	2200      	movs	r2, #0
 8016a1e:	2300      	movs	r3, #0
 8016a20:	4682      	mov	sl, r0
 8016a22:	468b      	mov	fp, r1
 8016a24:	f7ea f860 	bl	8000ae8 <__aeabi_dcmpeq>
 8016a28:	2800      	cmp	r0, #0
 8016a2a:	d0c1      	beq.n	80169b0 <_strtod_l+0x8b8>
 8016a2c:	e61a      	b.n	8016664 <_strtod_l+0x56c>
 8016a2e:	4641      	mov	r1, r8
 8016a30:	4620      	mov	r0, r4
 8016a32:	f002 fecb 	bl	80197cc <__ratio>
 8016a36:	ec57 6b10 	vmov	r6, r7, d0
 8016a3a:	2200      	movs	r2, #0
 8016a3c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8016a40:	4630      	mov	r0, r6
 8016a42:	4639      	mov	r1, r7
 8016a44:	f7ea f864 	bl	8000b10 <__aeabi_dcmple>
 8016a48:	2800      	cmp	r0, #0
 8016a4a:	d06f      	beq.n	8016b2c <_strtod_l+0xa34>
 8016a4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016a4e:	2b00      	cmp	r3, #0
 8016a50:	d17a      	bne.n	8016b48 <_strtod_l+0xa50>
 8016a52:	f1ba 0f00 	cmp.w	sl, #0
 8016a56:	d158      	bne.n	8016b0a <_strtod_l+0xa12>
 8016a58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016a5a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016a5e:	2b00      	cmp	r3, #0
 8016a60:	d15a      	bne.n	8016b18 <_strtod_l+0xa20>
 8016a62:	4b64      	ldr	r3, [pc, #400]	@ (8016bf4 <_strtod_l+0xafc>)
 8016a64:	2200      	movs	r2, #0
 8016a66:	4630      	mov	r0, r6
 8016a68:	4639      	mov	r1, r7
 8016a6a:	f7ea f847 	bl	8000afc <__aeabi_dcmplt>
 8016a6e:	2800      	cmp	r0, #0
 8016a70:	d159      	bne.n	8016b26 <_strtod_l+0xa2e>
 8016a72:	4630      	mov	r0, r6
 8016a74:	4639      	mov	r1, r7
 8016a76:	4b60      	ldr	r3, [pc, #384]	@ (8016bf8 <_strtod_l+0xb00>)
 8016a78:	2200      	movs	r2, #0
 8016a7a:	f7e9 fdcd 	bl	8000618 <__aeabi_dmul>
 8016a7e:	4606      	mov	r6, r0
 8016a80:	460f      	mov	r7, r1
 8016a82:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8016a86:	9606      	str	r6, [sp, #24]
 8016a88:	9307      	str	r3, [sp, #28]
 8016a8a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016a8e:	4d57      	ldr	r5, [pc, #348]	@ (8016bec <_strtod_l+0xaf4>)
 8016a90:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8016a94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016a96:	401d      	ands	r5, r3
 8016a98:	4b58      	ldr	r3, [pc, #352]	@ (8016bfc <_strtod_l+0xb04>)
 8016a9a:	429d      	cmp	r5, r3
 8016a9c:	f040 80b2 	bne.w	8016c04 <_strtod_l+0xb0c>
 8016aa0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016aa2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8016aa6:	ec4b ab10 	vmov	d0, sl, fp
 8016aaa:	f002 fdc7 	bl	801963c <__ulp>
 8016aae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016ab2:	ec51 0b10 	vmov	r0, r1, d0
 8016ab6:	f7e9 fdaf 	bl	8000618 <__aeabi_dmul>
 8016aba:	4652      	mov	r2, sl
 8016abc:	465b      	mov	r3, fp
 8016abe:	f7e9 fbf5 	bl	80002ac <__adddf3>
 8016ac2:	460b      	mov	r3, r1
 8016ac4:	4949      	ldr	r1, [pc, #292]	@ (8016bec <_strtod_l+0xaf4>)
 8016ac6:	4a4e      	ldr	r2, [pc, #312]	@ (8016c00 <_strtod_l+0xb08>)
 8016ac8:	4019      	ands	r1, r3
 8016aca:	4291      	cmp	r1, r2
 8016acc:	4682      	mov	sl, r0
 8016ace:	d942      	bls.n	8016b56 <_strtod_l+0xa5e>
 8016ad0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8016ad2:	4b47      	ldr	r3, [pc, #284]	@ (8016bf0 <_strtod_l+0xaf8>)
 8016ad4:	429a      	cmp	r2, r3
 8016ad6:	d103      	bne.n	8016ae0 <_strtod_l+0x9e8>
 8016ad8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016ada:	3301      	adds	r3, #1
 8016adc:	f43f ad2f 	beq.w	801653e <_strtod_l+0x446>
 8016ae0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8016bf0 <_strtod_l+0xaf8>
 8016ae4:	f04f 3aff 	mov.w	sl, #4294967295
 8016ae8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016aea:	9805      	ldr	r0, [sp, #20]
 8016aec:	f002 fa7a 	bl	8018fe4 <_Bfree>
 8016af0:	9805      	ldr	r0, [sp, #20]
 8016af2:	4649      	mov	r1, r9
 8016af4:	f002 fa76 	bl	8018fe4 <_Bfree>
 8016af8:	9805      	ldr	r0, [sp, #20]
 8016afa:	4641      	mov	r1, r8
 8016afc:	f002 fa72 	bl	8018fe4 <_Bfree>
 8016b00:	9805      	ldr	r0, [sp, #20]
 8016b02:	4621      	mov	r1, r4
 8016b04:	f002 fa6e 	bl	8018fe4 <_Bfree>
 8016b08:	e619      	b.n	801673e <_strtod_l+0x646>
 8016b0a:	f1ba 0f01 	cmp.w	sl, #1
 8016b0e:	d103      	bne.n	8016b18 <_strtod_l+0xa20>
 8016b10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016b12:	2b00      	cmp	r3, #0
 8016b14:	f43f ada6 	beq.w	8016664 <_strtod_l+0x56c>
 8016b18:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8016bc8 <_strtod_l+0xad0>
 8016b1c:	4f35      	ldr	r7, [pc, #212]	@ (8016bf4 <_strtod_l+0xafc>)
 8016b1e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016b22:	2600      	movs	r6, #0
 8016b24:	e7b1      	b.n	8016a8a <_strtod_l+0x992>
 8016b26:	4f34      	ldr	r7, [pc, #208]	@ (8016bf8 <_strtod_l+0xb00>)
 8016b28:	2600      	movs	r6, #0
 8016b2a:	e7aa      	b.n	8016a82 <_strtod_l+0x98a>
 8016b2c:	4b32      	ldr	r3, [pc, #200]	@ (8016bf8 <_strtod_l+0xb00>)
 8016b2e:	4630      	mov	r0, r6
 8016b30:	4639      	mov	r1, r7
 8016b32:	2200      	movs	r2, #0
 8016b34:	f7e9 fd70 	bl	8000618 <__aeabi_dmul>
 8016b38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016b3a:	4606      	mov	r6, r0
 8016b3c:	460f      	mov	r7, r1
 8016b3e:	2b00      	cmp	r3, #0
 8016b40:	d09f      	beq.n	8016a82 <_strtod_l+0x98a>
 8016b42:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8016b46:	e7a0      	b.n	8016a8a <_strtod_l+0x992>
 8016b48:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8016bd0 <_strtod_l+0xad8>
 8016b4c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016b50:	ec57 6b17 	vmov	r6, r7, d7
 8016b54:	e799      	b.n	8016a8a <_strtod_l+0x992>
 8016b56:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8016b5a:	9b08      	ldr	r3, [sp, #32]
 8016b5c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8016b60:	2b00      	cmp	r3, #0
 8016b62:	d1c1      	bne.n	8016ae8 <_strtod_l+0x9f0>
 8016b64:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016b68:	0d1b      	lsrs	r3, r3, #20
 8016b6a:	051b      	lsls	r3, r3, #20
 8016b6c:	429d      	cmp	r5, r3
 8016b6e:	d1bb      	bne.n	8016ae8 <_strtod_l+0x9f0>
 8016b70:	4630      	mov	r0, r6
 8016b72:	4639      	mov	r1, r7
 8016b74:	f7ea f9be 	bl	8000ef4 <__aeabi_d2lz>
 8016b78:	f7e9 fd20 	bl	80005bc <__aeabi_l2d>
 8016b7c:	4602      	mov	r2, r0
 8016b7e:	460b      	mov	r3, r1
 8016b80:	4630      	mov	r0, r6
 8016b82:	4639      	mov	r1, r7
 8016b84:	f7e9 fb90 	bl	80002a8 <__aeabi_dsub>
 8016b88:	460b      	mov	r3, r1
 8016b8a:	4602      	mov	r2, r0
 8016b8c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8016b90:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8016b94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016b96:	ea46 060a 	orr.w	r6, r6, sl
 8016b9a:	431e      	orrs	r6, r3
 8016b9c:	d06f      	beq.n	8016c7e <_strtod_l+0xb86>
 8016b9e:	a30e      	add	r3, pc, #56	@ (adr r3, 8016bd8 <_strtod_l+0xae0>)
 8016ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ba4:	f7e9 ffaa 	bl	8000afc <__aeabi_dcmplt>
 8016ba8:	2800      	cmp	r0, #0
 8016baa:	f47f acd3 	bne.w	8016554 <_strtod_l+0x45c>
 8016bae:	a30c      	add	r3, pc, #48	@ (adr r3, 8016be0 <_strtod_l+0xae8>)
 8016bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016bb4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8016bb8:	f7e9 ffbe 	bl	8000b38 <__aeabi_dcmpgt>
 8016bbc:	2800      	cmp	r0, #0
 8016bbe:	d093      	beq.n	8016ae8 <_strtod_l+0x9f0>
 8016bc0:	e4c8      	b.n	8016554 <_strtod_l+0x45c>
 8016bc2:	bf00      	nop
 8016bc4:	f3af 8000 	nop.w
 8016bc8:	00000000 	.word	0x00000000
 8016bcc:	bff00000 	.word	0xbff00000
 8016bd0:	00000000 	.word	0x00000000
 8016bd4:	3ff00000 	.word	0x3ff00000
 8016bd8:	94a03595 	.word	0x94a03595
 8016bdc:	3fdfffff 	.word	0x3fdfffff
 8016be0:	35afe535 	.word	0x35afe535
 8016be4:	3fe00000 	.word	0x3fe00000
 8016be8:	000fffff 	.word	0x000fffff
 8016bec:	7ff00000 	.word	0x7ff00000
 8016bf0:	7fefffff 	.word	0x7fefffff
 8016bf4:	3ff00000 	.word	0x3ff00000
 8016bf8:	3fe00000 	.word	0x3fe00000
 8016bfc:	7fe00000 	.word	0x7fe00000
 8016c00:	7c9fffff 	.word	0x7c9fffff
 8016c04:	9b08      	ldr	r3, [sp, #32]
 8016c06:	b323      	cbz	r3, 8016c52 <_strtod_l+0xb5a>
 8016c08:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8016c0c:	d821      	bhi.n	8016c52 <_strtod_l+0xb5a>
 8016c0e:	a328      	add	r3, pc, #160	@ (adr r3, 8016cb0 <_strtod_l+0xbb8>)
 8016c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c14:	4630      	mov	r0, r6
 8016c16:	4639      	mov	r1, r7
 8016c18:	f7e9 ff7a 	bl	8000b10 <__aeabi_dcmple>
 8016c1c:	b1a0      	cbz	r0, 8016c48 <_strtod_l+0xb50>
 8016c1e:	4639      	mov	r1, r7
 8016c20:	4630      	mov	r0, r6
 8016c22:	f7e9 ffd1 	bl	8000bc8 <__aeabi_d2uiz>
 8016c26:	2801      	cmp	r0, #1
 8016c28:	bf38      	it	cc
 8016c2a:	2001      	movcc	r0, #1
 8016c2c:	f7e9 fc7a 	bl	8000524 <__aeabi_ui2d>
 8016c30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016c32:	4606      	mov	r6, r0
 8016c34:	460f      	mov	r7, r1
 8016c36:	b9fb      	cbnz	r3, 8016c78 <_strtod_l+0xb80>
 8016c38:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016c3c:	9014      	str	r0, [sp, #80]	@ 0x50
 8016c3e:	9315      	str	r3, [sp, #84]	@ 0x54
 8016c40:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8016c44:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8016c48:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016c4a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8016c4e:	1b5b      	subs	r3, r3, r5
 8016c50:	9311      	str	r3, [sp, #68]	@ 0x44
 8016c52:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8016c56:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8016c5a:	f002 fcef 	bl	801963c <__ulp>
 8016c5e:	4650      	mov	r0, sl
 8016c60:	ec53 2b10 	vmov	r2, r3, d0
 8016c64:	4659      	mov	r1, fp
 8016c66:	f7e9 fcd7 	bl	8000618 <__aeabi_dmul>
 8016c6a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8016c6e:	f7e9 fb1d 	bl	80002ac <__adddf3>
 8016c72:	4682      	mov	sl, r0
 8016c74:	468b      	mov	fp, r1
 8016c76:	e770      	b.n	8016b5a <_strtod_l+0xa62>
 8016c78:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8016c7c:	e7e0      	b.n	8016c40 <_strtod_l+0xb48>
 8016c7e:	a30e      	add	r3, pc, #56	@ (adr r3, 8016cb8 <_strtod_l+0xbc0>)
 8016c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c84:	f7e9 ff3a 	bl	8000afc <__aeabi_dcmplt>
 8016c88:	e798      	b.n	8016bbc <_strtod_l+0xac4>
 8016c8a:	2300      	movs	r3, #0
 8016c8c:	930e      	str	r3, [sp, #56]	@ 0x38
 8016c8e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8016c90:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016c92:	6013      	str	r3, [r2, #0]
 8016c94:	f7ff ba6d 	b.w	8016172 <_strtod_l+0x7a>
 8016c98:	2a65      	cmp	r2, #101	@ 0x65
 8016c9a:	f43f ab68 	beq.w	801636e <_strtod_l+0x276>
 8016c9e:	2a45      	cmp	r2, #69	@ 0x45
 8016ca0:	f43f ab65 	beq.w	801636e <_strtod_l+0x276>
 8016ca4:	2301      	movs	r3, #1
 8016ca6:	f7ff bba0 	b.w	80163ea <_strtod_l+0x2f2>
 8016caa:	bf00      	nop
 8016cac:	f3af 8000 	nop.w
 8016cb0:	ffc00000 	.word	0xffc00000
 8016cb4:	41dfffff 	.word	0x41dfffff
 8016cb8:	94a03595 	.word	0x94a03595
 8016cbc:	3fcfffff 	.word	0x3fcfffff

08016cc0 <strtof>:
 8016cc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016cc4:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 8016d84 <strtof+0xc4>
 8016cc8:	4b29      	ldr	r3, [pc, #164]	@ (8016d70 <strtof+0xb0>)
 8016cca:	460a      	mov	r2, r1
 8016ccc:	ed2d 8b02 	vpush	{d8}
 8016cd0:	4601      	mov	r1, r0
 8016cd2:	f8d8 0000 	ldr.w	r0, [r8]
 8016cd6:	f7ff fa0f 	bl	80160f8 <_strtod_l>
 8016cda:	ec55 4b10 	vmov	r4, r5, d0
 8016cde:	4622      	mov	r2, r4
 8016ce0:	462b      	mov	r3, r5
 8016ce2:	4620      	mov	r0, r4
 8016ce4:	4629      	mov	r1, r5
 8016ce6:	f7e9 ff31 	bl	8000b4c <__aeabi_dcmpun>
 8016cea:	b190      	cbz	r0, 8016d12 <strtof+0x52>
 8016cec:	2d00      	cmp	r5, #0
 8016cee:	4821      	ldr	r0, [pc, #132]	@ (8016d74 <strtof+0xb4>)
 8016cf0:	da09      	bge.n	8016d06 <strtof+0x46>
 8016cf2:	f000 ff41 	bl	8017b78 <nanf>
 8016cf6:	eeb1 8a40 	vneg.f32	s16, s0
 8016cfa:	eeb0 0a48 	vmov.f32	s0, s16
 8016cfe:	ecbd 8b02 	vpop	{d8}
 8016d02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016d06:	ecbd 8b02 	vpop	{d8}
 8016d0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016d0e:	f000 bf33 	b.w	8017b78 <nanf>
 8016d12:	4620      	mov	r0, r4
 8016d14:	4629      	mov	r1, r5
 8016d16:	f7e9 ff77 	bl	8000c08 <__aeabi_d2f>
 8016d1a:	ee08 0a10 	vmov	s16, r0
 8016d1e:	eddf 7a16 	vldr	s15, [pc, #88]	@ 8016d78 <strtof+0xb8>
 8016d22:	eeb0 7ac8 	vabs.f32	s14, s16
 8016d26:	eeb4 7a67 	vcmp.f32	s14, s15
 8016d2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016d2e:	dd11      	ble.n	8016d54 <strtof+0x94>
 8016d30:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 8016d34:	4b11      	ldr	r3, [pc, #68]	@ (8016d7c <strtof+0xbc>)
 8016d36:	f04f 32ff 	mov.w	r2, #4294967295
 8016d3a:	4620      	mov	r0, r4
 8016d3c:	4639      	mov	r1, r7
 8016d3e:	f7e9 ff05 	bl	8000b4c <__aeabi_dcmpun>
 8016d42:	b980      	cbnz	r0, 8016d66 <strtof+0xa6>
 8016d44:	4b0d      	ldr	r3, [pc, #52]	@ (8016d7c <strtof+0xbc>)
 8016d46:	f04f 32ff 	mov.w	r2, #4294967295
 8016d4a:	4620      	mov	r0, r4
 8016d4c:	4639      	mov	r1, r7
 8016d4e:	f7e9 fedf 	bl	8000b10 <__aeabi_dcmple>
 8016d52:	b940      	cbnz	r0, 8016d66 <strtof+0xa6>
 8016d54:	ee18 3a10 	vmov	r3, s16
 8016d58:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8016d5c:	d1cd      	bne.n	8016cfa <strtof+0x3a>
 8016d5e:	4b08      	ldr	r3, [pc, #32]	@ (8016d80 <strtof+0xc0>)
 8016d60:	402b      	ands	r3, r5
 8016d62:	2b00      	cmp	r3, #0
 8016d64:	d0c9      	beq.n	8016cfa <strtof+0x3a>
 8016d66:	f8d8 3000 	ldr.w	r3, [r8]
 8016d6a:	2222      	movs	r2, #34	@ 0x22
 8016d6c:	601a      	str	r2, [r3, #0]
 8016d6e:	e7c4      	b.n	8016cfa <strtof+0x3a>
 8016d70:	2000023c 	.word	0x2000023c
 8016d74:	0801b33c 	.word	0x0801b33c
 8016d78:	7f7fffff 	.word	0x7f7fffff
 8016d7c:	7fefffff 	.word	0x7fefffff
 8016d80:	7ff00000 	.word	0x7ff00000
 8016d84:	200003a8 	.word	0x200003a8

08016d88 <_strtol_l.isra.0>:
 8016d88:	2b24      	cmp	r3, #36	@ 0x24
 8016d8a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016d8e:	4686      	mov	lr, r0
 8016d90:	4690      	mov	r8, r2
 8016d92:	d801      	bhi.n	8016d98 <_strtol_l.isra.0+0x10>
 8016d94:	2b01      	cmp	r3, #1
 8016d96:	d106      	bne.n	8016da6 <_strtol_l.isra.0+0x1e>
 8016d98:	f000 fea8 	bl	8017aec <__errno>
 8016d9c:	2316      	movs	r3, #22
 8016d9e:	6003      	str	r3, [r0, #0]
 8016da0:	2000      	movs	r0, #0
 8016da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016da6:	4834      	ldr	r0, [pc, #208]	@ (8016e78 <_strtol_l.isra.0+0xf0>)
 8016da8:	460d      	mov	r5, r1
 8016daa:	462a      	mov	r2, r5
 8016dac:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016db0:	5d06      	ldrb	r6, [r0, r4]
 8016db2:	f016 0608 	ands.w	r6, r6, #8
 8016db6:	d1f8      	bne.n	8016daa <_strtol_l.isra.0+0x22>
 8016db8:	2c2d      	cmp	r4, #45	@ 0x2d
 8016dba:	d110      	bne.n	8016dde <_strtol_l.isra.0+0x56>
 8016dbc:	782c      	ldrb	r4, [r5, #0]
 8016dbe:	2601      	movs	r6, #1
 8016dc0:	1c95      	adds	r5, r2, #2
 8016dc2:	f033 0210 	bics.w	r2, r3, #16
 8016dc6:	d115      	bne.n	8016df4 <_strtol_l.isra.0+0x6c>
 8016dc8:	2c30      	cmp	r4, #48	@ 0x30
 8016dca:	d10d      	bne.n	8016de8 <_strtol_l.isra.0+0x60>
 8016dcc:	782a      	ldrb	r2, [r5, #0]
 8016dce:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8016dd2:	2a58      	cmp	r2, #88	@ 0x58
 8016dd4:	d108      	bne.n	8016de8 <_strtol_l.isra.0+0x60>
 8016dd6:	786c      	ldrb	r4, [r5, #1]
 8016dd8:	3502      	adds	r5, #2
 8016dda:	2310      	movs	r3, #16
 8016ddc:	e00a      	b.n	8016df4 <_strtol_l.isra.0+0x6c>
 8016dde:	2c2b      	cmp	r4, #43	@ 0x2b
 8016de0:	bf04      	itt	eq
 8016de2:	782c      	ldrbeq	r4, [r5, #0]
 8016de4:	1c95      	addeq	r5, r2, #2
 8016de6:	e7ec      	b.n	8016dc2 <_strtol_l.isra.0+0x3a>
 8016de8:	2b00      	cmp	r3, #0
 8016dea:	d1f6      	bne.n	8016dda <_strtol_l.isra.0+0x52>
 8016dec:	2c30      	cmp	r4, #48	@ 0x30
 8016dee:	bf14      	ite	ne
 8016df0:	230a      	movne	r3, #10
 8016df2:	2308      	moveq	r3, #8
 8016df4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8016df8:	f10c 3cff 	add.w	ip, ip, #4294967295
 8016dfc:	2200      	movs	r2, #0
 8016dfe:	fbbc f9f3 	udiv	r9, ip, r3
 8016e02:	4610      	mov	r0, r2
 8016e04:	fb03 ca19 	mls	sl, r3, r9, ip
 8016e08:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8016e0c:	2f09      	cmp	r7, #9
 8016e0e:	d80f      	bhi.n	8016e30 <_strtol_l.isra.0+0xa8>
 8016e10:	463c      	mov	r4, r7
 8016e12:	42a3      	cmp	r3, r4
 8016e14:	dd1b      	ble.n	8016e4e <_strtol_l.isra.0+0xc6>
 8016e16:	1c57      	adds	r7, r2, #1
 8016e18:	d007      	beq.n	8016e2a <_strtol_l.isra.0+0xa2>
 8016e1a:	4581      	cmp	r9, r0
 8016e1c:	d314      	bcc.n	8016e48 <_strtol_l.isra.0+0xc0>
 8016e1e:	d101      	bne.n	8016e24 <_strtol_l.isra.0+0x9c>
 8016e20:	45a2      	cmp	sl, r4
 8016e22:	db11      	blt.n	8016e48 <_strtol_l.isra.0+0xc0>
 8016e24:	fb00 4003 	mla	r0, r0, r3, r4
 8016e28:	2201      	movs	r2, #1
 8016e2a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016e2e:	e7eb      	b.n	8016e08 <_strtol_l.isra.0+0x80>
 8016e30:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8016e34:	2f19      	cmp	r7, #25
 8016e36:	d801      	bhi.n	8016e3c <_strtol_l.isra.0+0xb4>
 8016e38:	3c37      	subs	r4, #55	@ 0x37
 8016e3a:	e7ea      	b.n	8016e12 <_strtol_l.isra.0+0x8a>
 8016e3c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8016e40:	2f19      	cmp	r7, #25
 8016e42:	d804      	bhi.n	8016e4e <_strtol_l.isra.0+0xc6>
 8016e44:	3c57      	subs	r4, #87	@ 0x57
 8016e46:	e7e4      	b.n	8016e12 <_strtol_l.isra.0+0x8a>
 8016e48:	f04f 32ff 	mov.w	r2, #4294967295
 8016e4c:	e7ed      	b.n	8016e2a <_strtol_l.isra.0+0xa2>
 8016e4e:	1c53      	adds	r3, r2, #1
 8016e50:	d108      	bne.n	8016e64 <_strtol_l.isra.0+0xdc>
 8016e52:	2322      	movs	r3, #34	@ 0x22
 8016e54:	f8ce 3000 	str.w	r3, [lr]
 8016e58:	4660      	mov	r0, ip
 8016e5a:	f1b8 0f00 	cmp.w	r8, #0
 8016e5e:	d0a0      	beq.n	8016da2 <_strtol_l.isra.0+0x1a>
 8016e60:	1e69      	subs	r1, r5, #1
 8016e62:	e006      	b.n	8016e72 <_strtol_l.isra.0+0xea>
 8016e64:	b106      	cbz	r6, 8016e68 <_strtol_l.isra.0+0xe0>
 8016e66:	4240      	negs	r0, r0
 8016e68:	f1b8 0f00 	cmp.w	r8, #0
 8016e6c:	d099      	beq.n	8016da2 <_strtol_l.isra.0+0x1a>
 8016e6e:	2a00      	cmp	r2, #0
 8016e70:	d1f6      	bne.n	8016e60 <_strtol_l.isra.0+0xd8>
 8016e72:	f8c8 1000 	str.w	r1, [r8]
 8016e76:	e794      	b.n	8016da2 <_strtol_l.isra.0+0x1a>
 8016e78:	0801b391 	.word	0x0801b391

08016e7c <strtol>:
 8016e7c:	4613      	mov	r3, r2
 8016e7e:	460a      	mov	r2, r1
 8016e80:	4601      	mov	r1, r0
 8016e82:	4802      	ldr	r0, [pc, #8]	@ (8016e8c <strtol+0x10>)
 8016e84:	6800      	ldr	r0, [r0, #0]
 8016e86:	f7ff bf7f 	b.w	8016d88 <_strtol_l.isra.0>
 8016e8a:	bf00      	nop
 8016e8c:	200003a8 	.word	0x200003a8

08016e90 <__cvt>:
 8016e90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016e94:	ec57 6b10 	vmov	r6, r7, d0
 8016e98:	2f00      	cmp	r7, #0
 8016e9a:	460c      	mov	r4, r1
 8016e9c:	4619      	mov	r1, r3
 8016e9e:	463b      	mov	r3, r7
 8016ea0:	bfbb      	ittet	lt
 8016ea2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8016ea6:	461f      	movlt	r7, r3
 8016ea8:	2300      	movge	r3, #0
 8016eaa:	232d      	movlt	r3, #45	@ 0x2d
 8016eac:	700b      	strb	r3, [r1, #0]
 8016eae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016eb0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8016eb4:	4691      	mov	r9, r2
 8016eb6:	f023 0820 	bic.w	r8, r3, #32
 8016eba:	bfbc      	itt	lt
 8016ebc:	4632      	movlt	r2, r6
 8016ebe:	4616      	movlt	r6, r2
 8016ec0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8016ec4:	d005      	beq.n	8016ed2 <__cvt+0x42>
 8016ec6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8016eca:	d100      	bne.n	8016ece <__cvt+0x3e>
 8016ecc:	3401      	adds	r4, #1
 8016ece:	2102      	movs	r1, #2
 8016ed0:	e000      	b.n	8016ed4 <__cvt+0x44>
 8016ed2:	2103      	movs	r1, #3
 8016ed4:	ab03      	add	r3, sp, #12
 8016ed6:	9301      	str	r3, [sp, #4]
 8016ed8:	ab02      	add	r3, sp, #8
 8016eda:	9300      	str	r3, [sp, #0]
 8016edc:	ec47 6b10 	vmov	d0, r6, r7
 8016ee0:	4653      	mov	r3, sl
 8016ee2:	4622      	mov	r2, r4
 8016ee4:	f000 fed8 	bl	8017c98 <_dtoa_r>
 8016ee8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8016eec:	4605      	mov	r5, r0
 8016eee:	d119      	bne.n	8016f24 <__cvt+0x94>
 8016ef0:	f019 0f01 	tst.w	r9, #1
 8016ef4:	d00e      	beq.n	8016f14 <__cvt+0x84>
 8016ef6:	eb00 0904 	add.w	r9, r0, r4
 8016efa:	2200      	movs	r2, #0
 8016efc:	2300      	movs	r3, #0
 8016efe:	4630      	mov	r0, r6
 8016f00:	4639      	mov	r1, r7
 8016f02:	f7e9 fdf1 	bl	8000ae8 <__aeabi_dcmpeq>
 8016f06:	b108      	cbz	r0, 8016f0c <__cvt+0x7c>
 8016f08:	f8cd 900c 	str.w	r9, [sp, #12]
 8016f0c:	2230      	movs	r2, #48	@ 0x30
 8016f0e:	9b03      	ldr	r3, [sp, #12]
 8016f10:	454b      	cmp	r3, r9
 8016f12:	d31e      	bcc.n	8016f52 <__cvt+0xc2>
 8016f14:	9b03      	ldr	r3, [sp, #12]
 8016f16:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016f18:	1b5b      	subs	r3, r3, r5
 8016f1a:	4628      	mov	r0, r5
 8016f1c:	6013      	str	r3, [r2, #0]
 8016f1e:	b004      	add	sp, #16
 8016f20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016f24:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8016f28:	eb00 0904 	add.w	r9, r0, r4
 8016f2c:	d1e5      	bne.n	8016efa <__cvt+0x6a>
 8016f2e:	7803      	ldrb	r3, [r0, #0]
 8016f30:	2b30      	cmp	r3, #48	@ 0x30
 8016f32:	d10a      	bne.n	8016f4a <__cvt+0xba>
 8016f34:	2200      	movs	r2, #0
 8016f36:	2300      	movs	r3, #0
 8016f38:	4630      	mov	r0, r6
 8016f3a:	4639      	mov	r1, r7
 8016f3c:	f7e9 fdd4 	bl	8000ae8 <__aeabi_dcmpeq>
 8016f40:	b918      	cbnz	r0, 8016f4a <__cvt+0xba>
 8016f42:	f1c4 0401 	rsb	r4, r4, #1
 8016f46:	f8ca 4000 	str.w	r4, [sl]
 8016f4a:	f8da 3000 	ldr.w	r3, [sl]
 8016f4e:	4499      	add	r9, r3
 8016f50:	e7d3      	b.n	8016efa <__cvt+0x6a>
 8016f52:	1c59      	adds	r1, r3, #1
 8016f54:	9103      	str	r1, [sp, #12]
 8016f56:	701a      	strb	r2, [r3, #0]
 8016f58:	e7d9      	b.n	8016f0e <__cvt+0x7e>

08016f5a <__exponent>:
 8016f5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016f5c:	2900      	cmp	r1, #0
 8016f5e:	bfba      	itte	lt
 8016f60:	4249      	neglt	r1, r1
 8016f62:	232d      	movlt	r3, #45	@ 0x2d
 8016f64:	232b      	movge	r3, #43	@ 0x2b
 8016f66:	2909      	cmp	r1, #9
 8016f68:	7002      	strb	r2, [r0, #0]
 8016f6a:	7043      	strb	r3, [r0, #1]
 8016f6c:	dd29      	ble.n	8016fc2 <__exponent+0x68>
 8016f6e:	f10d 0307 	add.w	r3, sp, #7
 8016f72:	461d      	mov	r5, r3
 8016f74:	270a      	movs	r7, #10
 8016f76:	461a      	mov	r2, r3
 8016f78:	fbb1 f6f7 	udiv	r6, r1, r7
 8016f7c:	fb07 1416 	mls	r4, r7, r6, r1
 8016f80:	3430      	adds	r4, #48	@ 0x30
 8016f82:	f802 4c01 	strb.w	r4, [r2, #-1]
 8016f86:	460c      	mov	r4, r1
 8016f88:	2c63      	cmp	r4, #99	@ 0x63
 8016f8a:	f103 33ff 	add.w	r3, r3, #4294967295
 8016f8e:	4631      	mov	r1, r6
 8016f90:	dcf1      	bgt.n	8016f76 <__exponent+0x1c>
 8016f92:	3130      	adds	r1, #48	@ 0x30
 8016f94:	1e94      	subs	r4, r2, #2
 8016f96:	f803 1c01 	strb.w	r1, [r3, #-1]
 8016f9a:	1c41      	adds	r1, r0, #1
 8016f9c:	4623      	mov	r3, r4
 8016f9e:	42ab      	cmp	r3, r5
 8016fa0:	d30a      	bcc.n	8016fb8 <__exponent+0x5e>
 8016fa2:	f10d 0309 	add.w	r3, sp, #9
 8016fa6:	1a9b      	subs	r3, r3, r2
 8016fa8:	42ac      	cmp	r4, r5
 8016faa:	bf88      	it	hi
 8016fac:	2300      	movhi	r3, #0
 8016fae:	3302      	adds	r3, #2
 8016fb0:	4403      	add	r3, r0
 8016fb2:	1a18      	subs	r0, r3, r0
 8016fb4:	b003      	add	sp, #12
 8016fb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016fb8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8016fbc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8016fc0:	e7ed      	b.n	8016f9e <__exponent+0x44>
 8016fc2:	2330      	movs	r3, #48	@ 0x30
 8016fc4:	3130      	adds	r1, #48	@ 0x30
 8016fc6:	7083      	strb	r3, [r0, #2]
 8016fc8:	70c1      	strb	r1, [r0, #3]
 8016fca:	1d03      	adds	r3, r0, #4
 8016fcc:	e7f1      	b.n	8016fb2 <__exponent+0x58>
	...

08016fd0 <_printf_float>:
 8016fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016fd4:	b08d      	sub	sp, #52	@ 0x34
 8016fd6:	460c      	mov	r4, r1
 8016fd8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8016fdc:	4616      	mov	r6, r2
 8016fde:	461f      	mov	r7, r3
 8016fe0:	4605      	mov	r5, r0
 8016fe2:	f000 fd29 	bl	8017a38 <_localeconv_r>
 8016fe6:	6803      	ldr	r3, [r0, #0]
 8016fe8:	9304      	str	r3, [sp, #16]
 8016fea:	4618      	mov	r0, r3
 8016fec:	f7e9 f950 	bl	8000290 <strlen>
 8016ff0:	2300      	movs	r3, #0
 8016ff2:	930a      	str	r3, [sp, #40]	@ 0x28
 8016ff4:	f8d8 3000 	ldr.w	r3, [r8]
 8016ff8:	9005      	str	r0, [sp, #20]
 8016ffa:	3307      	adds	r3, #7
 8016ffc:	f023 0307 	bic.w	r3, r3, #7
 8017000:	f103 0208 	add.w	r2, r3, #8
 8017004:	f894 a018 	ldrb.w	sl, [r4, #24]
 8017008:	f8d4 b000 	ldr.w	fp, [r4]
 801700c:	f8c8 2000 	str.w	r2, [r8]
 8017010:	e9d3 8900 	ldrd	r8, r9, [r3]
 8017014:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8017018:	9307      	str	r3, [sp, #28]
 801701a:	f8cd 8018 	str.w	r8, [sp, #24]
 801701e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8017022:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017026:	4b9c      	ldr	r3, [pc, #624]	@ (8017298 <_printf_float+0x2c8>)
 8017028:	f04f 32ff 	mov.w	r2, #4294967295
 801702c:	f7e9 fd8e 	bl	8000b4c <__aeabi_dcmpun>
 8017030:	bb70      	cbnz	r0, 8017090 <_printf_float+0xc0>
 8017032:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017036:	4b98      	ldr	r3, [pc, #608]	@ (8017298 <_printf_float+0x2c8>)
 8017038:	f04f 32ff 	mov.w	r2, #4294967295
 801703c:	f7e9 fd68 	bl	8000b10 <__aeabi_dcmple>
 8017040:	bb30      	cbnz	r0, 8017090 <_printf_float+0xc0>
 8017042:	2200      	movs	r2, #0
 8017044:	2300      	movs	r3, #0
 8017046:	4640      	mov	r0, r8
 8017048:	4649      	mov	r1, r9
 801704a:	f7e9 fd57 	bl	8000afc <__aeabi_dcmplt>
 801704e:	b110      	cbz	r0, 8017056 <_printf_float+0x86>
 8017050:	232d      	movs	r3, #45	@ 0x2d
 8017052:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017056:	4a91      	ldr	r2, [pc, #580]	@ (801729c <_printf_float+0x2cc>)
 8017058:	4b91      	ldr	r3, [pc, #580]	@ (80172a0 <_printf_float+0x2d0>)
 801705a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801705e:	bf8c      	ite	hi
 8017060:	4690      	movhi	r8, r2
 8017062:	4698      	movls	r8, r3
 8017064:	2303      	movs	r3, #3
 8017066:	6123      	str	r3, [r4, #16]
 8017068:	f02b 0304 	bic.w	r3, fp, #4
 801706c:	6023      	str	r3, [r4, #0]
 801706e:	f04f 0900 	mov.w	r9, #0
 8017072:	9700      	str	r7, [sp, #0]
 8017074:	4633      	mov	r3, r6
 8017076:	aa0b      	add	r2, sp, #44	@ 0x2c
 8017078:	4621      	mov	r1, r4
 801707a:	4628      	mov	r0, r5
 801707c:	f000 f9d2 	bl	8017424 <_printf_common>
 8017080:	3001      	adds	r0, #1
 8017082:	f040 808d 	bne.w	80171a0 <_printf_float+0x1d0>
 8017086:	f04f 30ff 	mov.w	r0, #4294967295
 801708a:	b00d      	add	sp, #52	@ 0x34
 801708c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017090:	4642      	mov	r2, r8
 8017092:	464b      	mov	r3, r9
 8017094:	4640      	mov	r0, r8
 8017096:	4649      	mov	r1, r9
 8017098:	f7e9 fd58 	bl	8000b4c <__aeabi_dcmpun>
 801709c:	b140      	cbz	r0, 80170b0 <_printf_float+0xe0>
 801709e:	464b      	mov	r3, r9
 80170a0:	2b00      	cmp	r3, #0
 80170a2:	bfbc      	itt	lt
 80170a4:	232d      	movlt	r3, #45	@ 0x2d
 80170a6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80170aa:	4a7e      	ldr	r2, [pc, #504]	@ (80172a4 <_printf_float+0x2d4>)
 80170ac:	4b7e      	ldr	r3, [pc, #504]	@ (80172a8 <_printf_float+0x2d8>)
 80170ae:	e7d4      	b.n	801705a <_printf_float+0x8a>
 80170b0:	6863      	ldr	r3, [r4, #4]
 80170b2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80170b6:	9206      	str	r2, [sp, #24]
 80170b8:	1c5a      	adds	r2, r3, #1
 80170ba:	d13b      	bne.n	8017134 <_printf_float+0x164>
 80170bc:	2306      	movs	r3, #6
 80170be:	6063      	str	r3, [r4, #4]
 80170c0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80170c4:	2300      	movs	r3, #0
 80170c6:	6022      	str	r2, [r4, #0]
 80170c8:	9303      	str	r3, [sp, #12]
 80170ca:	ab0a      	add	r3, sp, #40	@ 0x28
 80170cc:	e9cd a301 	strd	sl, r3, [sp, #4]
 80170d0:	ab09      	add	r3, sp, #36	@ 0x24
 80170d2:	9300      	str	r3, [sp, #0]
 80170d4:	6861      	ldr	r1, [r4, #4]
 80170d6:	ec49 8b10 	vmov	d0, r8, r9
 80170da:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80170de:	4628      	mov	r0, r5
 80170e0:	f7ff fed6 	bl	8016e90 <__cvt>
 80170e4:	9b06      	ldr	r3, [sp, #24]
 80170e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80170e8:	2b47      	cmp	r3, #71	@ 0x47
 80170ea:	4680      	mov	r8, r0
 80170ec:	d129      	bne.n	8017142 <_printf_float+0x172>
 80170ee:	1cc8      	adds	r0, r1, #3
 80170f0:	db02      	blt.n	80170f8 <_printf_float+0x128>
 80170f2:	6863      	ldr	r3, [r4, #4]
 80170f4:	4299      	cmp	r1, r3
 80170f6:	dd41      	ble.n	801717c <_printf_float+0x1ac>
 80170f8:	f1aa 0a02 	sub.w	sl, sl, #2
 80170fc:	fa5f fa8a 	uxtb.w	sl, sl
 8017100:	3901      	subs	r1, #1
 8017102:	4652      	mov	r2, sl
 8017104:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8017108:	9109      	str	r1, [sp, #36]	@ 0x24
 801710a:	f7ff ff26 	bl	8016f5a <__exponent>
 801710e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017110:	1813      	adds	r3, r2, r0
 8017112:	2a01      	cmp	r2, #1
 8017114:	4681      	mov	r9, r0
 8017116:	6123      	str	r3, [r4, #16]
 8017118:	dc02      	bgt.n	8017120 <_printf_float+0x150>
 801711a:	6822      	ldr	r2, [r4, #0]
 801711c:	07d2      	lsls	r2, r2, #31
 801711e:	d501      	bpl.n	8017124 <_printf_float+0x154>
 8017120:	3301      	adds	r3, #1
 8017122:	6123      	str	r3, [r4, #16]
 8017124:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8017128:	2b00      	cmp	r3, #0
 801712a:	d0a2      	beq.n	8017072 <_printf_float+0xa2>
 801712c:	232d      	movs	r3, #45	@ 0x2d
 801712e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017132:	e79e      	b.n	8017072 <_printf_float+0xa2>
 8017134:	9a06      	ldr	r2, [sp, #24]
 8017136:	2a47      	cmp	r2, #71	@ 0x47
 8017138:	d1c2      	bne.n	80170c0 <_printf_float+0xf0>
 801713a:	2b00      	cmp	r3, #0
 801713c:	d1c0      	bne.n	80170c0 <_printf_float+0xf0>
 801713e:	2301      	movs	r3, #1
 8017140:	e7bd      	b.n	80170be <_printf_float+0xee>
 8017142:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8017146:	d9db      	bls.n	8017100 <_printf_float+0x130>
 8017148:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801714c:	d118      	bne.n	8017180 <_printf_float+0x1b0>
 801714e:	2900      	cmp	r1, #0
 8017150:	6863      	ldr	r3, [r4, #4]
 8017152:	dd0b      	ble.n	801716c <_printf_float+0x19c>
 8017154:	6121      	str	r1, [r4, #16]
 8017156:	b913      	cbnz	r3, 801715e <_printf_float+0x18e>
 8017158:	6822      	ldr	r2, [r4, #0]
 801715a:	07d0      	lsls	r0, r2, #31
 801715c:	d502      	bpl.n	8017164 <_printf_float+0x194>
 801715e:	3301      	adds	r3, #1
 8017160:	440b      	add	r3, r1
 8017162:	6123      	str	r3, [r4, #16]
 8017164:	65a1      	str	r1, [r4, #88]	@ 0x58
 8017166:	f04f 0900 	mov.w	r9, #0
 801716a:	e7db      	b.n	8017124 <_printf_float+0x154>
 801716c:	b913      	cbnz	r3, 8017174 <_printf_float+0x1a4>
 801716e:	6822      	ldr	r2, [r4, #0]
 8017170:	07d2      	lsls	r2, r2, #31
 8017172:	d501      	bpl.n	8017178 <_printf_float+0x1a8>
 8017174:	3302      	adds	r3, #2
 8017176:	e7f4      	b.n	8017162 <_printf_float+0x192>
 8017178:	2301      	movs	r3, #1
 801717a:	e7f2      	b.n	8017162 <_printf_float+0x192>
 801717c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8017180:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017182:	4299      	cmp	r1, r3
 8017184:	db05      	blt.n	8017192 <_printf_float+0x1c2>
 8017186:	6823      	ldr	r3, [r4, #0]
 8017188:	6121      	str	r1, [r4, #16]
 801718a:	07d8      	lsls	r0, r3, #31
 801718c:	d5ea      	bpl.n	8017164 <_printf_float+0x194>
 801718e:	1c4b      	adds	r3, r1, #1
 8017190:	e7e7      	b.n	8017162 <_printf_float+0x192>
 8017192:	2900      	cmp	r1, #0
 8017194:	bfd4      	ite	le
 8017196:	f1c1 0202 	rsble	r2, r1, #2
 801719a:	2201      	movgt	r2, #1
 801719c:	4413      	add	r3, r2
 801719e:	e7e0      	b.n	8017162 <_printf_float+0x192>
 80171a0:	6823      	ldr	r3, [r4, #0]
 80171a2:	055a      	lsls	r2, r3, #21
 80171a4:	d407      	bmi.n	80171b6 <_printf_float+0x1e6>
 80171a6:	6923      	ldr	r3, [r4, #16]
 80171a8:	4642      	mov	r2, r8
 80171aa:	4631      	mov	r1, r6
 80171ac:	4628      	mov	r0, r5
 80171ae:	47b8      	blx	r7
 80171b0:	3001      	adds	r0, #1
 80171b2:	d12b      	bne.n	801720c <_printf_float+0x23c>
 80171b4:	e767      	b.n	8017086 <_printf_float+0xb6>
 80171b6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80171ba:	f240 80dd 	bls.w	8017378 <_printf_float+0x3a8>
 80171be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80171c2:	2200      	movs	r2, #0
 80171c4:	2300      	movs	r3, #0
 80171c6:	f7e9 fc8f 	bl	8000ae8 <__aeabi_dcmpeq>
 80171ca:	2800      	cmp	r0, #0
 80171cc:	d033      	beq.n	8017236 <_printf_float+0x266>
 80171ce:	4a37      	ldr	r2, [pc, #220]	@ (80172ac <_printf_float+0x2dc>)
 80171d0:	2301      	movs	r3, #1
 80171d2:	4631      	mov	r1, r6
 80171d4:	4628      	mov	r0, r5
 80171d6:	47b8      	blx	r7
 80171d8:	3001      	adds	r0, #1
 80171da:	f43f af54 	beq.w	8017086 <_printf_float+0xb6>
 80171de:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80171e2:	4543      	cmp	r3, r8
 80171e4:	db02      	blt.n	80171ec <_printf_float+0x21c>
 80171e6:	6823      	ldr	r3, [r4, #0]
 80171e8:	07d8      	lsls	r0, r3, #31
 80171ea:	d50f      	bpl.n	801720c <_printf_float+0x23c>
 80171ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80171f0:	4631      	mov	r1, r6
 80171f2:	4628      	mov	r0, r5
 80171f4:	47b8      	blx	r7
 80171f6:	3001      	adds	r0, #1
 80171f8:	f43f af45 	beq.w	8017086 <_printf_float+0xb6>
 80171fc:	f04f 0900 	mov.w	r9, #0
 8017200:	f108 38ff 	add.w	r8, r8, #4294967295
 8017204:	f104 0a1a 	add.w	sl, r4, #26
 8017208:	45c8      	cmp	r8, r9
 801720a:	dc09      	bgt.n	8017220 <_printf_float+0x250>
 801720c:	6823      	ldr	r3, [r4, #0]
 801720e:	079b      	lsls	r3, r3, #30
 8017210:	f100 8103 	bmi.w	801741a <_printf_float+0x44a>
 8017214:	68e0      	ldr	r0, [r4, #12]
 8017216:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017218:	4298      	cmp	r0, r3
 801721a:	bfb8      	it	lt
 801721c:	4618      	movlt	r0, r3
 801721e:	e734      	b.n	801708a <_printf_float+0xba>
 8017220:	2301      	movs	r3, #1
 8017222:	4652      	mov	r2, sl
 8017224:	4631      	mov	r1, r6
 8017226:	4628      	mov	r0, r5
 8017228:	47b8      	blx	r7
 801722a:	3001      	adds	r0, #1
 801722c:	f43f af2b 	beq.w	8017086 <_printf_float+0xb6>
 8017230:	f109 0901 	add.w	r9, r9, #1
 8017234:	e7e8      	b.n	8017208 <_printf_float+0x238>
 8017236:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017238:	2b00      	cmp	r3, #0
 801723a:	dc39      	bgt.n	80172b0 <_printf_float+0x2e0>
 801723c:	4a1b      	ldr	r2, [pc, #108]	@ (80172ac <_printf_float+0x2dc>)
 801723e:	2301      	movs	r3, #1
 8017240:	4631      	mov	r1, r6
 8017242:	4628      	mov	r0, r5
 8017244:	47b8      	blx	r7
 8017246:	3001      	adds	r0, #1
 8017248:	f43f af1d 	beq.w	8017086 <_printf_float+0xb6>
 801724c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8017250:	ea59 0303 	orrs.w	r3, r9, r3
 8017254:	d102      	bne.n	801725c <_printf_float+0x28c>
 8017256:	6823      	ldr	r3, [r4, #0]
 8017258:	07d9      	lsls	r1, r3, #31
 801725a:	d5d7      	bpl.n	801720c <_printf_float+0x23c>
 801725c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017260:	4631      	mov	r1, r6
 8017262:	4628      	mov	r0, r5
 8017264:	47b8      	blx	r7
 8017266:	3001      	adds	r0, #1
 8017268:	f43f af0d 	beq.w	8017086 <_printf_float+0xb6>
 801726c:	f04f 0a00 	mov.w	sl, #0
 8017270:	f104 0b1a 	add.w	fp, r4, #26
 8017274:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017276:	425b      	negs	r3, r3
 8017278:	4553      	cmp	r3, sl
 801727a:	dc01      	bgt.n	8017280 <_printf_float+0x2b0>
 801727c:	464b      	mov	r3, r9
 801727e:	e793      	b.n	80171a8 <_printf_float+0x1d8>
 8017280:	2301      	movs	r3, #1
 8017282:	465a      	mov	r2, fp
 8017284:	4631      	mov	r1, r6
 8017286:	4628      	mov	r0, r5
 8017288:	47b8      	blx	r7
 801728a:	3001      	adds	r0, #1
 801728c:	f43f aefb 	beq.w	8017086 <_printf_float+0xb6>
 8017290:	f10a 0a01 	add.w	sl, sl, #1
 8017294:	e7ee      	b.n	8017274 <_printf_float+0x2a4>
 8017296:	bf00      	nop
 8017298:	7fefffff 	.word	0x7fefffff
 801729c:	0801b172 	.word	0x0801b172
 80172a0:	0801b16e 	.word	0x0801b16e
 80172a4:	0801b17a 	.word	0x0801b17a
 80172a8:	0801b176 	.word	0x0801b176
 80172ac:	0801b17e 	.word	0x0801b17e
 80172b0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80172b2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80172b6:	4553      	cmp	r3, sl
 80172b8:	bfa8      	it	ge
 80172ba:	4653      	movge	r3, sl
 80172bc:	2b00      	cmp	r3, #0
 80172be:	4699      	mov	r9, r3
 80172c0:	dc36      	bgt.n	8017330 <_printf_float+0x360>
 80172c2:	f04f 0b00 	mov.w	fp, #0
 80172c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80172ca:	f104 021a 	add.w	r2, r4, #26
 80172ce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80172d0:	9306      	str	r3, [sp, #24]
 80172d2:	eba3 0309 	sub.w	r3, r3, r9
 80172d6:	455b      	cmp	r3, fp
 80172d8:	dc31      	bgt.n	801733e <_printf_float+0x36e>
 80172da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80172dc:	459a      	cmp	sl, r3
 80172de:	dc3a      	bgt.n	8017356 <_printf_float+0x386>
 80172e0:	6823      	ldr	r3, [r4, #0]
 80172e2:	07da      	lsls	r2, r3, #31
 80172e4:	d437      	bmi.n	8017356 <_printf_float+0x386>
 80172e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80172e8:	ebaa 0903 	sub.w	r9, sl, r3
 80172ec:	9b06      	ldr	r3, [sp, #24]
 80172ee:	ebaa 0303 	sub.w	r3, sl, r3
 80172f2:	4599      	cmp	r9, r3
 80172f4:	bfa8      	it	ge
 80172f6:	4699      	movge	r9, r3
 80172f8:	f1b9 0f00 	cmp.w	r9, #0
 80172fc:	dc33      	bgt.n	8017366 <_printf_float+0x396>
 80172fe:	f04f 0800 	mov.w	r8, #0
 8017302:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8017306:	f104 0b1a 	add.w	fp, r4, #26
 801730a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801730c:	ebaa 0303 	sub.w	r3, sl, r3
 8017310:	eba3 0309 	sub.w	r3, r3, r9
 8017314:	4543      	cmp	r3, r8
 8017316:	f77f af79 	ble.w	801720c <_printf_float+0x23c>
 801731a:	2301      	movs	r3, #1
 801731c:	465a      	mov	r2, fp
 801731e:	4631      	mov	r1, r6
 8017320:	4628      	mov	r0, r5
 8017322:	47b8      	blx	r7
 8017324:	3001      	adds	r0, #1
 8017326:	f43f aeae 	beq.w	8017086 <_printf_float+0xb6>
 801732a:	f108 0801 	add.w	r8, r8, #1
 801732e:	e7ec      	b.n	801730a <_printf_float+0x33a>
 8017330:	4642      	mov	r2, r8
 8017332:	4631      	mov	r1, r6
 8017334:	4628      	mov	r0, r5
 8017336:	47b8      	blx	r7
 8017338:	3001      	adds	r0, #1
 801733a:	d1c2      	bne.n	80172c2 <_printf_float+0x2f2>
 801733c:	e6a3      	b.n	8017086 <_printf_float+0xb6>
 801733e:	2301      	movs	r3, #1
 8017340:	4631      	mov	r1, r6
 8017342:	4628      	mov	r0, r5
 8017344:	9206      	str	r2, [sp, #24]
 8017346:	47b8      	blx	r7
 8017348:	3001      	adds	r0, #1
 801734a:	f43f ae9c 	beq.w	8017086 <_printf_float+0xb6>
 801734e:	9a06      	ldr	r2, [sp, #24]
 8017350:	f10b 0b01 	add.w	fp, fp, #1
 8017354:	e7bb      	b.n	80172ce <_printf_float+0x2fe>
 8017356:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801735a:	4631      	mov	r1, r6
 801735c:	4628      	mov	r0, r5
 801735e:	47b8      	blx	r7
 8017360:	3001      	adds	r0, #1
 8017362:	d1c0      	bne.n	80172e6 <_printf_float+0x316>
 8017364:	e68f      	b.n	8017086 <_printf_float+0xb6>
 8017366:	9a06      	ldr	r2, [sp, #24]
 8017368:	464b      	mov	r3, r9
 801736a:	4442      	add	r2, r8
 801736c:	4631      	mov	r1, r6
 801736e:	4628      	mov	r0, r5
 8017370:	47b8      	blx	r7
 8017372:	3001      	adds	r0, #1
 8017374:	d1c3      	bne.n	80172fe <_printf_float+0x32e>
 8017376:	e686      	b.n	8017086 <_printf_float+0xb6>
 8017378:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801737c:	f1ba 0f01 	cmp.w	sl, #1
 8017380:	dc01      	bgt.n	8017386 <_printf_float+0x3b6>
 8017382:	07db      	lsls	r3, r3, #31
 8017384:	d536      	bpl.n	80173f4 <_printf_float+0x424>
 8017386:	2301      	movs	r3, #1
 8017388:	4642      	mov	r2, r8
 801738a:	4631      	mov	r1, r6
 801738c:	4628      	mov	r0, r5
 801738e:	47b8      	blx	r7
 8017390:	3001      	adds	r0, #1
 8017392:	f43f ae78 	beq.w	8017086 <_printf_float+0xb6>
 8017396:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801739a:	4631      	mov	r1, r6
 801739c:	4628      	mov	r0, r5
 801739e:	47b8      	blx	r7
 80173a0:	3001      	adds	r0, #1
 80173a2:	f43f ae70 	beq.w	8017086 <_printf_float+0xb6>
 80173a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80173aa:	2200      	movs	r2, #0
 80173ac:	2300      	movs	r3, #0
 80173ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80173b2:	f7e9 fb99 	bl	8000ae8 <__aeabi_dcmpeq>
 80173b6:	b9c0      	cbnz	r0, 80173ea <_printf_float+0x41a>
 80173b8:	4653      	mov	r3, sl
 80173ba:	f108 0201 	add.w	r2, r8, #1
 80173be:	4631      	mov	r1, r6
 80173c0:	4628      	mov	r0, r5
 80173c2:	47b8      	blx	r7
 80173c4:	3001      	adds	r0, #1
 80173c6:	d10c      	bne.n	80173e2 <_printf_float+0x412>
 80173c8:	e65d      	b.n	8017086 <_printf_float+0xb6>
 80173ca:	2301      	movs	r3, #1
 80173cc:	465a      	mov	r2, fp
 80173ce:	4631      	mov	r1, r6
 80173d0:	4628      	mov	r0, r5
 80173d2:	47b8      	blx	r7
 80173d4:	3001      	adds	r0, #1
 80173d6:	f43f ae56 	beq.w	8017086 <_printf_float+0xb6>
 80173da:	f108 0801 	add.w	r8, r8, #1
 80173de:	45d0      	cmp	r8, sl
 80173e0:	dbf3      	blt.n	80173ca <_printf_float+0x3fa>
 80173e2:	464b      	mov	r3, r9
 80173e4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80173e8:	e6df      	b.n	80171aa <_printf_float+0x1da>
 80173ea:	f04f 0800 	mov.w	r8, #0
 80173ee:	f104 0b1a 	add.w	fp, r4, #26
 80173f2:	e7f4      	b.n	80173de <_printf_float+0x40e>
 80173f4:	2301      	movs	r3, #1
 80173f6:	4642      	mov	r2, r8
 80173f8:	e7e1      	b.n	80173be <_printf_float+0x3ee>
 80173fa:	2301      	movs	r3, #1
 80173fc:	464a      	mov	r2, r9
 80173fe:	4631      	mov	r1, r6
 8017400:	4628      	mov	r0, r5
 8017402:	47b8      	blx	r7
 8017404:	3001      	adds	r0, #1
 8017406:	f43f ae3e 	beq.w	8017086 <_printf_float+0xb6>
 801740a:	f108 0801 	add.w	r8, r8, #1
 801740e:	68e3      	ldr	r3, [r4, #12]
 8017410:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8017412:	1a5b      	subs	r3, r3, r1
 8017414:	4543      	cmp	r3, r8
 8017416:	dcf0      	bgt.n	80173fa <_printf_float+0x42a>
 8017418:	e6fc      	b.n	8017214 <_printf_float+0x244>
 801741a:	f04f 0800 	mov.w	r8, #0
 801741e:	f104 0919 	add.w	r9, r4, #25
 8017422:	e7f4      	b.n	801740e <_printf_float+0x43e>

08017424 <_printf_common>:
 8017424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017428:	4616      	mov	r6, r2
 801742a:	4698      	mov	r8, r3
 801742c:	688a      	ldr	r2, [r1, #8]
 801742e:	690b      	ldr	r3, [r1, #16]
 8017430:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8017434:	4293      	cmp	r3, r2
 8017436:	bfb8      	it	lt
 8017438:	4613      	movlt	r3, r2
 801743a:	6033      	str	r3, [r6, #0]
 801743c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8017440:	4607      	mov	r7, r0
 8017442:	460c      	mov	r4, r1
 8017444:	b10a      	cbz	r2, 801744a <_printf_common+0x26>
 8017446:	3301      	adds	r3, #1
 8017448:	6033      	str	r3, [r6, #0]
 801744a:	6823      	ldr	r3, [r4, #0]
 801744c:	0699      	lsls	r1, r3, #26
 801744e:	bf42      	ittt	mi
 8017450:	6833      	ldrmi	r3, [r6, #0]
 8017452:	3302      	addmi	r3, #2
 8017454:	6033      	strmi	r3, [r6, #0]
 8017456:	6825      	ldr	r5, [r4, #0]
 8017458:	f015 0506 	ands.w	r5, r5, #6
 801745c:	d106      	bne.n	801746c <_printf_common+0x48>
 801745e:	f104 0a19 	add.w	sl, r4, #25
 8017462:	68e3      	ldr	r3, [r4, #12]
 8017464:	6832      	ldr	r2, [r6, #0]
 8017466:	1a9b      	subs	r3, r3, r2
 8017468:	42ab      	cmp	r3, r5
 801746a:	dc26      	bgt.n	80174ba <_printf_common+0x96>
 801746c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8017470:	6822      	ldr	r2, [r4, #0]
 8017472:	3b00      	subs	r3, #0
 8017474:	bf18      	it	ne
 8017476:	2301      	movne	r3, #1
 8017478:	0692      	lsls	r2, r2, #26
 801747a:	d42b      	bmi.n	80174d4 <_printf_common+0xb0>
 801747c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8017480:	4641      	mov	r1, r8
 8017482:	4638      	mov	r0, r7
 8017484:	47c8      	blx	r9
 8017486:	3001      	adds	r0, #1
 8017488:	d01e      	beq.n	80174c8 <_printf_common+0xa4>
 801748a:	6823      	ldr	r3, [r4, #0]
 801748c:	6922      	ldr	r2, [r4, #16]
 801748e:	f003 0306 	and.w	r3, r3, #6
 8017492:	2b04      	cmp	r3, #4
 8017494:	bf02      	ittt	eq
 8017496:	68e5      	ldreq	r5, [r4, #12]
 8017498:	6833      	ldreq	r3, [r6, #0]
 801749a:	1aed      	subeq	r5, r5, r3
 801749c:	68a3      	ldr	r3, [r4, #8]
 801749e:	bf0c      	ite	eq
 80174a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80174a4:	2500      	movne	r5, #0
 80174a6:	4293      	cmp	r3, r2
 80174a8:	bfc4      	itt	gt
 80174aa:	1a9b      	subgt	r3, r3, r2
 80174ac:	18ed      	addgt	r5, r5, r3
 80174ae:	2600      	movs	r6, #0
 80174b0:	341a      	adds	r4, #26
 80174b2:	42b5      	cmp	r5, r6
 80174b4:	d11a      	bne.n	80174ec <_printf_common+0xc8>
 80174b6:	2000      	movs	r0, #0
 80174b8:	e008      	b.n	80174cc <_printf_common+0xa8>
 80174ba:	2301      	movs	r3, #1
 80174bc:	4652      	mov	r2, sl
 80174be:	4641      	mov	r1, r8
 80174c0:	4638      	mov	r0, r7
 80174c2:	47c8      	blx	r9
 80174c4:	3001      	adds	r0, #1
 80174c6:	d103      	bne.n	80174d0 <_printf_common+0xac>
 80174c8:	f04f 30ff 	mov.w	r0, #4294967295
 80174cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80174d0:	3501      	adds	r5, #1
 80174d2:	e7c6      	b.n	8017462 <_printf_common+0x3e>
 80174d4:	18e1      	adds	r1, r4, r3
 80174d6:	1c5a      	adds	r2, r3, #1
 80174d8:	2030      	movs	r0, #48	@ 0x30
 80174da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80174de:	4422      	add	r2, r4
 80174e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80174e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80174e8:	3302      	adds	r3, #2
 80174ea:	e7c7      	b.n	801747c <_printf_common+0x58>
 80174ec:	2301      	movs	r3, #1
 80174ee:	4622      	mov	r2, r4
 80174f0:	4641      	mov	r1, r8
 80174f2:	4638      	mov	r0, r7
 80174f4:	47c8      	blx	r9
 80174f6:	3001      	adds	r0, #1
 80174f8:	d0e6      	beq.n	80174c8 <_printf_common+0xa4>
 80174fa:	3601      	adds	r6, #1
 80174fc:	e7d9      	b.n	80174b2 <_printf_common+0x8e>
	...

08017500 <_printf_i>:
 8017500:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017504:	7e0f      	ldrb	r7, [r1, #24]
 8017506:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8017508:	2f78      	cmp	r7, #120	@ 0x78
 801750a:	4691      	mov	r9, r2
 801750c:	4680      	mov	r8, r0
 801750e:	460c      	mov	r4, r1
 8017510:	469a      	mov	sl, r3
 8017512:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8017516:	d807      	bhi.n	8017528 <_printf_i+0x28>
 8017518:	2f62      	cmp	r7, #98	@ 0x62
 801751a:	d80a      	bhi.n	8017532 <_printf_i+0x32>
 801751c:	2f00      	cmp	r7, #0
 801751e:	f000 80d1 	beq.w	80176c4 <_printf_i+0x1c4>
 8017522:	2f58      	cmp	r7, #88	@ 0x58
 8017524:	f000 80b8 	beq.w	8017698 <_printf_i+0x198>
 8017528:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801752c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8017530:	e03a      	b.n	80175a8 <_printf_i+0xa8>
 8017532:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8017536:	2b15      	cmp	r3, #21
 8017538:	d8f6      	bhi.n	8017528 <_printf_i+0x28>
 801753a:	a101      	add	r1, pc, #4	@ (adr r1, 8017540 <_printf_i+0x40>)
 801753c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8017540:	08017599 	.word	0x08017599
 8017544:	080175ad 	.word	0x080175ad
 8017548:	08017529 	.word	0x08017529
 801754c:	08017529 	.word	0x08017529
 8017550:	08017529 	.word	0x08017529
 8017554:	08017529 	.word	0x08017529
 8017558:	080175ad 	.word	0x080175ad
 801755c:	08017529 	.word	0x08017529
 8017560:	08017529 	.word	0x08017529
 8017564:	08017529 	.word	0x08017529
 8017568:	08017529 	.word	0x08017529
 801756c:	080176ab 	.word	0x080176ab
 8017570:	080175d7 	.word	0x080175d7
 8017574:	08017665 	.word	0x08017665
 8017578:	08017529 	.word	0x08017529
 801757c:	08017529 	.word	0x08017529
 8017580:	080176cd 	.word	0x080176cd
 8017584:	08017529 	.word	0x08017529
 8017588:	080175d7 	.word	0x080175d7
 801758c:	08017529 	.word	0x08017529
 8017590:	08017529 	.word	0x08017529
 8017594:	0801766d 	.word	0x0801766d
 8017598:	6833      	ldr	r3, [r6, #0]
 801759a:	1d1a      	adds	r2, r3, #4
 801759c:	681b      	ldr	r3, [r3, #0]
 801759e:	6032      	str	r2, [r6, #0]
 80175a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80175a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80175a8:	2301      	movs	r3, #1
 80175aa:	e09c      	b.n	80176e6 <_printf_i+0x1e6>
 80175ac:	6833      	ldr	r3, [r6, #0]
 80175ae:	6820      	ldr	r0, [r4, #0]
 80175b0:	1d19      	adds	r1, r3, #4
 80175b2:	6031      	str	r1, [r6, #0]
 80175b4:	0606      	lsls	r6, r0, #24
 80175b6:	d501      	bpl.n	80175bc <_printf_i+0xbc>
 80175b8:	681d      	ldr	r5, [r3, #0]
 80175ba:	e003      	b.n	80175c4 <_printf_i+0xc4>
 80175bc:	0645      	lsls	r5, r0, #25
 80175be:	d5fb      	bpl.n	80175b8 <_printf_i+0xb8>
 80175c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80175c4:	2d00      	cmp	r5, #0
 80175c6:	da03      	bge.n	80175d0 <_printf_i+0xd0>
 80175c8:	232d      	movs	r3, #45	@ 0x2d
 80175ca:	426d      	negs	r5, r5
 80175cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80175d0:	4858      	ldr	r0, [pc, #352]	@ (8017734 <_printf_i+0x234>)
 80175d2:	230a      	movs	r3, #10
 80175d4:	e011      	b.n	80175fa <_printf_i+0xfa>
 80175d6:	6821      	ldr	r1, [r4, #0]
 80175d8:	6833      	ldr	r3, [r6, #0]
 80175da:	0608      	lsls	r0, r1, #24
 80175dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80175e0:	d402      	bmi.n	80175e8 <_printf_i+0xe8>
 80175e2:	0649      	lsls	r1, r1, #25
 80175e4:	bf48      	it	mi
 80175e6:	b2ad      	uxthmi	r5, r5
 80175e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80175ea:	4852      	ldr	r0, [pc, #328]	@ (8017734 <_printf_i+0x234>)
 80175ec:	6033      	str	r3, [r6, #0]
 80175ee:	bf14      	ite	ne
 80175f0:	230a      	movne	r3, #10
 80175f2:	2308      	moveq	r3, #8
 80175f4:	2100      	movs	r1, #0
 80175f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80175fa:	6866      	ldr	r6, [r4, #4]
 80175fc:	60a6      	str	r6, [r4, #8]
 80175fe:	2e00      	cmp	r6, #0
 8017600:	db05      	blt.n	801760e <_printf_i+0x10e>
 8017602:	6821      	ldr	r1, [r4, #0]
 8017604:	432e      	orrs	r6, r5
 8017606:	f021 0104 	bic.w	r1, r1, #4
 801760a:	6021      	str	r1, [r4, #0]
 801760c:	d04b      	beq.n	80176a6 <_printf_i+0x1a6>
 801760e:	4616      	mov	r6, r2
 8017610:	fbb5 f1f3 	udiv	r1, r5, r3
 8017614:	fb03 5711 	mls	r7, r3, r1, r5
 8017618:	5dc7      	ldrb	r7, [r0, r7]
 801761a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801761e:	462f      	mov	r7, r5
 8017620:	42bb      	cmp	r3, r7
 8017622:	460d      	mov	r5, r1
 8017624:	d9f4      	bls.n	8017610 <_printf_i+0x110>
 8017626:	2b08      	cmp	r3, #8
 8017628:	d10b      	bne.n	8017642 <_printf_i+0x142>
 801762a:	6823      	ldr	r3, [r4, #0]
 801762c:	07df      	lsls	r7, r3, #31
 801762e:	d508      	bpl.n	8017642 <_printf_i+0x142>
 8017630:	6923      	ldr	r3, [r4, #16]
 8017632:	6861      	ldr	r1, [r4, #4]
 8017634:	4299      	cmp	r1, r3
 8017636:	bfde      	ittt	le
 8017638:	2330      	movle	r3, #48	@ 0x30
 801763a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801763e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8017642:	1b92      	subs	r2, r2, r6
 8017644:	6122      	str	r2, [r4, #16]
 8017646:	f8cd a000 	str.w	sl, [sp]
 801764a:	464b      	mov	r3, r9
 801764c:	aa03      	add	r2, sp, #12
 801764e:	4621      	mov	r1, r4
 8017650:	4640      	mov	r0, r8
 8017652:	f7ff fee7 	bl	8017424 <_printf_common>
 8017656:	3001      	adds	r0, #1
 8017658:	d14a      	bne.n	80176f0 <_printf_i+0x1f0>
 801765a:	f04f 30ff 	mov.w	r0, #4294967295
 801765e:	b004      	add	sp, #16
 8017660:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017664:	6823      	ldr	r3, [r4, #0]
 8017666:	f043 0320 	orr.w	r3, r3, #32
 801766a:	6023      	str	r3, [r4, #0]
 801766c:	4832      	ldr	r0, [pc, #200]	@ (8017738 <_printf_i+0x238>)
 801766e:	2778      	movs	r7, #120	@ 0x78
 8017670:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8017674:	6823      	ldr	r3, [r4, #0]
 8017676:	6831      	ldr	r1, [r6, #0]
 8017678:	061f      	lsls	r7, r3, #24
 801767a:	f851 5b04 	ldr.w	r5, [r1], #4
 801767e:	d402      	bmi.n	8017686 <_printf_i+0x186>
 8017680:	065f      	lsls	r7, r3, #25
 8017682:	bf48      	it	mi
 8017684:	b2ad      	uxthmi	r5, r5
 8017686:	6031      	str	r1, [r6, #0]
 8017688:	07d9      	lsls	r1, r3, #31
 801768a:	bf44      	itt	mi
 801768c:	f043 0320 	orrmi.w	r3, r3, #32
 8017690:	6023      	strmi	r3, [r4, #0]
 8017692:	b11d      	cbz	r5, 801769c <_printf_i+0x19c>
 8017694:	2310      	movs	r3, #16
 8017696:	e7ad      	b.n	80175f4 <_printf_i+0xf4>
 8017698:	4826      	ldr	r0, [pc, #152]	@ (8017734 <_printf_i+0x234>)
 801769a:	e7e9      	b.n	8017670 <_printf_i+0x170>
 801769c:	6823      	ldr	r3, [r4, #0]
 801769e:	f023 0320 	bic.w	r3, r3, #32
 80176a2:	6023      	str	r3, [r4, #0]
 80176a4:	e7f6      	b.n	8017694 <_printf_i+0x194>
 80176a6:	4616      	mov	r6, r2
 80176a8:	e7bd      	b.n	8017626 <_printf_i+0x126>
 80176aa:	6833      	ldr	r3, [r6, #0]
 80176ac:	6825      	ldr	r5, [r4, #0]
 80176ae:	6961      	ldr	r1, [r4, #20]
 80176b0:	1d18      	adds	r0, r3, #4
 80176b2:	6030      	str	r0, [r6, #0]
 80176b4:	062e      	lsls	r6, r5, #24
 80176b6:	681b      	ldr	r3, [r3, #0]
 80176b8:	d501      	bpl.n	80176be <_printf_i+0x1be>
 80176ba:	6019      	str	r1, [r3, #0]
 80176bc:	e002      	b.n	80176c4 <_printf_i+0x1c4>
 80176be:	0668      	lsls	r0, r5, #25
 80176c0:	d5fb      	bpl.n	80176ba <_printf_i+0x1ba>
 80176c2:	8019      	strh	r1, [r3, #0]
 80176c4:	2300      	movs	r3, #0
 80176c6:	6123      	str	r3, [r4, #16]
 80176c8:	4616      	mov	r6, r2
 80176ca:	e7bc      	b.n	8017646 <_printf_i+0x146>
 80176cc:	6833      	ldr	r3, [r6, #0]
 80176ce:	1d1a      	adds	r2, r3, #4
 80176d0:	6032      	str	r2, [r6, #0]
 80176d2:	681e      	ldr	r6, [r3, #0]
 80176d4:	6862      	ldr	r2, [r4, #4]
 80176d6:	2100      	movs	r1, #0
 80176d8:	4630      	mov	r0, r6
 80176da:	f7e8 fd89 	bl	80001f0 <memchr>
 80176de:	b108      	cbz	r0, 80176e4 <_printf_i+0x1e4>
 80176e0:	1b80      	subs	r0, r0, r6
 80176e2:	6060      	str	r0, [r4, #4]
 80176e4:	6863      	ldr	r3, [r4, #4]
 80176e6:	6123      	str	r3, [r4, #16]
 80176e8:	2300      	movs	r3, #0
 80176ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80176ee:	e7aa      	b.n	8017646 <_printf_i+0x146>
 80176f0:	6923      	ldr	r3, [r4, #16]
 80176f2:	4632      	mov	r2, r6
 80176f4:	4649      	mov	r1, r9
 80176f6:	4640      	mov	r0, r8
 80176f8:	47d0      	blx	sl
 80176fa:	3001      	adds	r0, #1
 80176fc:	d0ad      	beq.n	801765a <_printf_i+0x15a>
 80176fe:	6823      	ldr	r3, [r4, #0]
 8017700:	079b      	lsls	r3, r3, #30
 8017702:	d413      	bmi.n	801772c <_printf_i+0x22c>
 8017704:	68e0      	ldr	r0, [r4, #12]
 8017706:	9b03      	ldr	r3, [sp, #12]
 8017708:	4298      	cmp	r0, r3
 801770a:	bfb8      	it	lt
 801770c:	4618      	movlt	r0, r3
 801770e:	e7a6      	b.n	801765e <_printf_i+0x15e>
 8017710:	2301      	movs	r3, #1
 8017712:	4632      	mov	r2, r6
 8017714:	4649      	mov	r1, r9
 8017716:	4640      	mov	r0, r8
 8017718:	47d0      	blx	sl
 801771a:	3001      	adds	r0, #1
 801771c:	d09d      	beq.n	801765a <_printf_i+0x15a>
 801771e:	3501      	adds	r5, #1
 8017720:	68e3      	ldr	r3, [r4, #12]
 8017722:	9903      	ldr	r1, [sp, #12]
 8017724:	1a5b      	subs	r3, r3, r1
 8017726:	42ab      	cmp	r3, r5
 8017728:	dcf2      	bgt.n	8017710 <_printf_i+0x210>
 801772a:	e7eb      	b.n	8017704 <_printf_i+0x204>
 801772c:	2500      	movs	r5, #0
 801772e:	f104 0619 	add.w	r6, r4, #25
 8017732:	e7f5      	b.n	8017720 <_printf_i+0x220>
 8017734:	0801b180 	.word	0x0801b180
 8017738:	0801b191 	.word	0x0801b191

0801773c <std>:
 801773c:	2300      	movs	r3, #0
 801773e:	b510      	push	{r4, lr}
 8017740:	4604      	mov	r4, r0
 8017742:	e9c0 3300 	strd	r3, r3, [r0]
 8017746:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801774a:	6083      	str	r3, [r0, #8]
 801774c:	8181      	strh	r1, [r0, #12]
 801774e:	6643      	str	r3, [r0, #100]	@ 0x64
 8017750:	81c2      	strh	r2, [r0, #14]
 8017752:	6183      	str	r3, [r0, #24]
 8017754:	4619      	mov	r1, r3
 8017756:	2208      	movs	r2, #8
 8017758:	305c      	adds	r0, #92	@ 0x5c
 801775a:	f000 f916 	bl	801798a <memset>
 801775e:	4b0d      	ldr	r3, [pc, #52]	@ (8017794 <std+0x58>)
 8017760:	6263      	str	r3, [r4, #36]	@ 0x24
 8017762:	4b0d      	ldr	r3, [pc, #52]	@ (8017798 <std+0x5c>)
 8017764:	62a3      	str	r3, [r4, #40]	@ 0x28
 8017766:	4b0d      	ldr	r3, [pc, #52]	@ (801779c <std+0x60>)
 8017768:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801776a:	4b0d      	ldr	r3, [pc, #52]	@ (80177a0 <std+0x64>)
 801776c:	6323      	str	r3, [r4, #48]	@ 0x30
 801776e:	4b0d      	ldr	r3, [pc, #52]	@ (80177a4 <std+0x68>)
 8017770:	6224      	str	r4, [r4, #32]
 8017772:	429c      	cmp	r4, r3
 8017774:	d006      	beq.n	8017784 <std+0x48>
 8017776:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801777a:	4294      	cmp	r4, r2
 801777c:	d002      	beq.n	8017784 <std+0x48>
 801777e:	33d0      	adds	r3, #208	@ 0xd0
 8017780:	429c      	cmp	r4, r3
 8017782:	d105      	bne.n	8017790 <std+0x54>
 8017784:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8017788:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801778c:	f000 b9d8 	b.w	8017b40 <__retarget_lock_init_recursive>
 8017790:	bd10      	pop	{r4, pc}
 8017792:	bf00      	nop
 8017794:	08017905 	.word	0x08017905
 8017798:	08017927 	.word	0x08017927
 801779c:	0801795f 	.word	0x0801795f
 80177a0:	08017983 	.word	0x08017983
 80177a4:	20007f9c 	.word	0x20007f9c

080177a8 <stdio_exit_handler>:
 80177a8:	4a02      	ldr	r2, [pc, #8]	@ (80177b4 <stdio_exit_handler+0xc>)
 80177aa:	4903      	ldr	r1, [pc, #12]	@ (80177b8 <stdio_exit_handler+0x10>)
 80177ac:	4803      	ldr	r0, [pc, #12]	@ (80177bc <stdio_exit_handler+0x14>)
 80177ae:	f000 b869 	b.w	8017884 <_fwalk_sglue>
 80177b2:	bf00      	nop
 80177b4:	20000230 	.word	0x20000230
 80177b8:	08019c89 	.word	0x08019c89
 80177bc:	200003ac 	.word	0x200003ac

080177c0 <cleanup_stdio>:
 80177c0:	6841      	ldr	r1, [r0, #4]
 80177c2:	4b0c      	ldr	r3, [pc, #48]	@ (80177f4 <cleanup_stdio+0x34>)
 80177c4:	4299      	cmp	r1, r3
 80177c6:	b510      	push	{r4, lr}
 80177c8:	4604      	mov	r4, r0
 80177ca:	d001      	beq.n	80177d0 <cleanup_stdio+0x10>
 80177cc:	f002 fa5c 	bl	8019c88 <_fflush_r>
 80177d0:	68a1      	ldr	r1, [r4, #8]
 80177d2:	4b09      	ldr	r3, [pc, #36]	@ (80177f8 <cleanup_stdio+0x38>)
 80177d4:	4299      	cmp	r1, r3
 80177d6:	d002      	beq.n	80177de <cleanup_stdio+0x1e>
 80177d8:	4620      	mov	r0, r4
 80177da:	f002 fa55 	bl	8019c88 <_fflush_r>
 80177de:	68e1      	ldr	r1, [r4, #12]
 80177e0:	4b06      	ldr	r3, [pc, #24]	@ (80177fc <cleanup_stdio+0x3c>)
 80177e2:	4299      	cmp	r1, r3
 80177e4:	d004      	beq.n	80177f0 <cleanup_stdio+0x30>
 80177e6:	4620      	mov	r0, r4
 80177e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80177ec:	f002 ba4c 	b.w	8019c88 <_fflush_r>
 80177f0:	bd10      	pop	{r4, pc}
 80177f2:	bf00      	nop
 80177f4:	20007f9c 	.word	0x20007f9c
 80177f8:	20008004 	.word	0x20008004
 80177fc:	2000806c 	.word	0x2000806c

08017800 <global_stdio_init.part.0>:
 8017800:	b510      	push	{r4, lr}
 8017802:	4b0b      	ldr	r3, [pc, #44]	@ (8017830 <global_stdio_init.part.0+0x30>)
 8017804:	4c0b      	ldr	r4, [pc, #44]	@ (8017834 <global_stdio_init.part.0+0x34>)
 8017806:	4a0c      	ldr	r2, [pc, #48]	@ (8017838 <global_stdio_init.part.0+0x38>)
 8017808:	601a      	str	r2, [r3, #0]
 801780a:	4620      	mov	r0, r4
 801780c:	2200      	movs	r2, #0
 801780e:	2104      	movs	r1, #4
 8017810:	f7ff ff94 	bl	801773c <std>
 8017814:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8017818:	2201      	movs	r2, #1
 801781a:	2109      	movs	r1, #9
 801781c:	f7ff ff8e 	bl	801773c <std>
 8017820:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8017824:	2202      	movs	r2, #2
 8017826:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801782a:	2112      	movs	r1, #18
 801782c:	f7ff bf86 	b.w	801773c <std>
 8017830:	200080d4 	.word	0x200080d4
 8017834:	20007f9c 	.word	0x20007f9c
 8017838:	080177a9 	.word	0x080177a9

0801783c <__sfp_lock_acquire>:
 801783c:	4801      	ldr	r0, [pc, #4]	@ (8017844 <__sfp_lock_acquire+0x8>)
 801783e:	f000 b980 	b.w	8017b42 <__retarget_lock_acquire_recursive>
 8017842:	bf00      	nop
 8017844:	200080dd 	.word	0x200080dd

08017848 <__sfp_lock_release>:
 8017848:	4801      	ldr	r0, [pc, #4]	@ (8017850 <__sfp_lock_release+0x8>)
 801784a:	f000 b97b 	b.w	8017b44 <__retarget_lock_release_recursive>
 801784e:	bf00      	nop
 8017850:	200080dd 	.word	0x200080dd

08017854 <__sinit>:
 8017854:	b510      	push	{r4, lr}
 8017856:	4604      	mov	r4, r0
 8017858:	f7ff fff0 	bl	801783c <__sfp_lock_acquire>
 801785c:	6a23      	ldr	r3, [r4, #32]
 801785e:	b11b      	cbz	r3, 8017868 <__sinit+0x14>
 8017860:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017864:	f7ff bff0 	b.w	8017848 <__sfp_lock_release>
 8017868:	4b04      	ldr	r3, [pc, #16]	@ (801787c <__sinit+0x28>)
 801786a:	6223      	str	r3, [r4, #32]
 801786c:	4b04      	ldr	r3, [pc, #16]	@ (8017880 <__sinit+0x2c>)
 801786e:	681b      	ldr	r3, [r3, #0]
 8017870:	2b00      	cmp	r3, #0
 8017872:	d1f5      	bne.n	8017860 <__sinit+0xc>
 8017874:	f7ff ffc4 	bl	8017800 <global_stdio_init.part.0>
 8017878:	e7f2      	b.n	8017860 <__sinit+0xc>
 801787a:	bf00      	nop
 801787c:	080177c1 	.word	0x080177c1
 8017880:	200080d4 	.word	0x200080d4

08017884 <_fwalk_sglue>:
 8017884:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017888:	4607      	mov	r7, r0
 801788a:	4688      	mov	r8, r1
 801788c:	4614      	mov	r4, r2
 801788e:	2600      	movs	r6, #0
 8017890:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8017894:	f1b9 0901 	subs.w	r9, r9, #1
 8017898:	d505      	bpl.n	80178a6 <_fwalk_sglue+0x22>
 801789a:	6824      	ldr	r4, [r4, #0]
 801789c:	2c00      	cmp	r4, #0
 801789e:	d1f7      	bne.n	8017890 <_fwalk_sglue+0xc>
 80178a0:	4630      	mov	r0, r6
 80178a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80178a6:	89ab      	ldrh	r3, [r5, #12]
 80178a8:	2b01      	cmp	r3, #1
 80178aa:	d907      	bls.n	80178bc <_fwalk_sglue+0x38>
 80178ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80178b0:	3301      	adds	r3, #1
 80178b2:	d003      	beq.n	80178bc <_fwalk_sglue+0x38>
 80178b4:	4629      	mov	r1, r5
 80178b6:	4638      	mov	r0, r7
 80178b8:	47c0      	blx	r8
 80178ba:	4306      	orrs	r6, r0
 80178bc:	3568      	adds	r5, #104	@ 0x68
 80178be:	e7e9      	b.n	8017894 <_fwalk_sglue+0x10>

080178c0 <siprintf>:
 80178c0:	b40e      	push	{r1, r2, r3}
 80178c2:	b510      	push	{r4, lr}
 80178c4:	b09d      	sub	sp, #116	@ 0x74
 80178c6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80178c8:	9002      	str	r0, [sp, #8]
 80178ca:	9006      	str	r0, [sp, #24]
 80178cc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80178d0:	480a      	ldr	r0, [pc, #40]	@ (80178fc <siprintf+0x3c>)
 80178d2:	9107      	str	r1, [sp, #28]
 80178d4:	9104      	str	r1, [sp, #16]
 80178d6:	490a      	ldr	r1, [pc, #40]	@ (8017900 <siprintf+0x40>)
 80178d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80178dc:	9105      	str	r1, [sp, #20]
 80178de:	2400      	movs	r4, #0
 80178e0:	a902      	add	r1, sp, #8
 80178e2:	6800      	ldr	r0, [r0, #0]
 80178e4:	9301      	str	r3, [sp, #4]
 80178e6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80178e8:	f002 f84e 	bl	8019988 <_svfiprintf_r>
 80178ec:	9b02      	ldr	r3, [sp, #8]
 80178ee:	701c      	strb	r4, [r3, #0]
 80178f0:	b01d      	add	sp, #116	@ 0x74
 80178f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80178f6:	b003      	add	sp, #12
 80178f8:	4770      	bx	lr
 80178fa:	bf00      	nop
 80178fc:	200003a8 	.word	0x200003a8
 8017900:	ffff0208 	.word	0xffff0208

08017904 <__sread>:
 8017904:	b510      	push	{r4, lr}
 8017906:	460c      	mov	r4, r1
 8017908:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801790c:	f000 f8ba 	bl	8017a84 <_read_r>
 8017910:	2800      	cmp	r0, #0
 8017912:	bfab      	itete	ge
 8017914:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8017916:	89a3      	ldrhlt	r3, [r4, #12]
 8017918:	181b      	addge	r3, r3, r0
 801791a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801791e:	bfac      	ite	ge
 8017920:	6563      	strge	r3, [r4, #84]	@ 0x54
 8017922:	81a3      	strhlt	r3, [r4, #12]
 8017924:	bd10      	pop	{r4, pc}

08017926 <__swrite>:
 8017926:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801792a:	461f      	mov	r7, r3
 801792c:	898b      	ldrh	r3, [r1, #12]
 801792e:	05db      	lsls	r3, r3, #23
 8017930:	4605      	mov	r5, r0
 8017932:	460c      	mov	r4, r1
 8017934:	4616      	mov	r6, r2
 8017936:	d505      	bpl.n	8017944 <__swrite+0x1e>
 8017938:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801793c:	2302      	movs	r3, #2
 801793e:	2200      	movs	r2, #0
 8017940:	f000 f88e 	bl	8017a60 <_lseek_r>
 8017944:	89a3      	ldrh	r3, [r4, #12]
 8017946:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801794a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801794e:	81a3      	strh	r3, [r4, #12]
 8017950:	4632      	mov	r2, r6
 8017952:	463b      	mov	r3, r7
 8017954:	4628      	mov	r0, r5
 8017956:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801795a:	f000 b8b5 	b.w	8017ac8 <_write_r>

0801795e <__sseek>:
 801795e:	b510      	push	{r4, lr}
 8017960:	460c      	mov	r4, r1
 8017962:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017966:	f000 f87b 	bl	8017a60 <_lseek_r>
 801796a:	1c43      	adds	r3, r0, #1
 801796c:	89a3      	ldrh	r3, [r4, #12]
 801796e:	bf15      	itete	ne
 8017970:	6560      	strne	r0, [r4, #84]	@ 0x54
 8017972:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8017976:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801797a:	81a3      	strheq	r3, [r4, #12]
 801797c:	bf18      	it	ne
 801797e:	81a3      	strhne	r3, [r4, #12]
 8017980:	bd10      	pop	{r4, pc}

08017982 <__sclose>:
 8017982:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017986:	f000 b85b 	b.w	8017a40 <_close_r>

0801798a <memset>:
 801798a:	4402      	add	r2, r0
 801798c:	4603      	mov	r3, r0
 801798e:	4293      	cmp	r3, r2
 8017990:	d100      	bne.n	8017994 <memset+0xa>
 8017992:	4770      	bx	lr
 8017994:	f803 1b01 	strb.w	r1, [r3], #1
 8017998:	e7f9      	b.n	801798e <memset+0x4>
	...

0801799c <strcasecmp>:
 801799c:	b530      	push	{r4, r5, lr}
 801799e:	4d0c      	ldr	r5, [pc, #48]	@ (80179d0 <strcasecmp+0x34>)
 80179a0:	4602      	mov	r2, r0
 80179a2:	f812 3b01 	ldrb.w	r3, [r2], #1
 80179a6:	5ce8      	ldrb	r0, [r5, r3]
 80179a8:	f000 0003 	and.w	r0, r0, #3
 80179ac:	2801      	cmp	r0, #1
 80179ae:	f811 0b01 	ldrb.w	r0, [r1], #1
 80179b2:	5c2c      	ldrb	r4, [r5, r0]
 80179b4:	f004 0403 	and.w	r4, r4, #3
 80179b8:	bf08      	it	eq
 80179ba:	3320      	addeq	r3, #32
 80179bc:	2c01      	cmp	r4, #1
 80179be:	bf08      	it	eq
 80179c0:	3020      	addeq	r0, #32
 80179c2:	1a1b      	subs	r3, r3, r0
 80179c4:	d102      	bne.n	80179cc <strcasecmp+0x30>
 80179c6:	2800      	cmp	r0, #0
 80179c8:	d1eb      	bne.n	80179a2 <strcasecmp+0x6>
 80179ca:	bd30      	pop	{r4, r5, pc}
 80179cc:	4618      	mov	r0, r3
 80179ce:	e7fc      	b.n	80179ca <strcasecmp+0x2e>
 80179d0:	0801b391 	.word	0x0801b391

080179d4 <strchr>:
 80179d4:	b2c9      	uxtb	r1, r1
 80179d6:	4603      	mov	r3, r0
 80179d8:	4618      	mov	r0, r3
 80179da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80179de:	b112      	cbz	r2, 80179e6 <strchr+0x12>
 80179e0:	428a      	cmp	r2, r1
 80179e2:	d1f9      	bne.n	80179d8 <strchr+0x4>
 80179e4:	4770      	bx	lr
 80179e6:	2900      	cmp	r1, #0
 80179e8:	bf18      	it	ne
 80179ea:	2000      	movne	r0, #0
 80179ec:	4770      	bx	lr

080179ee <strncmp>:
 80179ee:	b510      	push	{r4, lr}
 80179f0:	b16a      	cbz	r2, 8017a0e <strncmp+0x20>
 80179f2:	3901      	subs	r1, #1
 80179f4:	1884      	adds	r4, r0, r2
 80179f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80179fa:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80179fe:	429a      	cmp	r2, r3
 8017a00:	d103      	bne.n	8017a0a <strncmp+0x1c>
 8017a02:	42a0      	cmp	r0, r4
 8017a04:	d001      	beq.n	8017a0a <strncmp+0x1c>
 8017a06:	2a00      	cmp	r2, #0
 8017a08:	d1f5      	bne.n	80179f6 <strncmp+0x8>
 8017a0a:	1ad0      	subs	r0, r2, r3
 8017a0c:	bd10      	pop	{r4, pc}
 8017a0e:	4610      	mov	r0, r2
 8017a10:	e7fc      	b.n	8017a0c <strncmp+0x1e>

08017a12 <strncpy>:
 8017a12:	b510      	push	{r4, lr}
 8017a14:	3901      	subs	r1, #1
 8017a16:	4603      	mov	r3, r0
 8017a18:	b132      	cbz	r2, 8017a28 <strncpy+0x16>
 8017a1a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8017a1e:	f803 4b01 	strb.w	r4, [r3], #1
 8017a22:	3a01      	subs	r2, #1
 8017a24:	2c00      	cmp	r4, #0
 8017a26:	d1f7      	bne.n	8017a18 <strncpy+0x6>
 8017a28:	441a      	add	r2, r3
 8017a2a:	2100      	movs	r1, #0
 8017a2c:	4293      	cmp	r3, r2
 8017a2e:	d100      	bne.n	8017a32 <strncpy+0x20>
 8017a30:	bd10      	pop	{r4, pc}
 8017a32:	f803 1b01 	strb.w	r1, [r3], #1
 8017a36:	e7f9      	b.n	8017a2c <strncpy+0x1a>

08017a38 <_localeconv_r>:
 8017a38:	4800      	ldr	r0, [pc, #0]	@ (8017a3c <_localeconv_r+0x4>)
 8017a3a:	4770      	bx	lr
 8017a3c:	2000032c 	.word	0x2000032c

08017a40 <_close_r>:
 8017a40:	b538      	push	{r3, r4, r5, lr}
 8017a42:	4d06      	ldr	r5, [pc, #24]	@ (8017a5c <_close_r+0x1c>)
 8017a44:	2300      	movs	r3, #0
 8017a46:	4604      	mov	r4, r0
 8017a48:	4608      	mov	r0, r1
 8017a4a:	602b      	str	r3, [r5, #0]
 8017a4c:	f7ee f9da 	bl	8005e04 <_close>
 8017a50:	1c43      	adds	r3, r0, #1
 8017a52:	d102      	bne.n	8017a5a <_close_r+0x1a>
 8017a54:	682b      	ldr	r3, [r5, #0]
 8017a56:	b103      	cbz	r3, 8017a5a <_close_r+0x1a>
 8017a58:	6023      	str	r3, [r4, #0]
 8017a5a:	bd38      	pop	{r3, r4, r5, pc}
 8017a5c:	200080d8 	.word	0x200080d8

08017a60 <_lseek_r>:
 8017a60:	b538      	push	{r3, r4, r5, lr}
 8017a62:	4d07      	ldr	r5, [pc, #28]	@ (8017a80 <_lseek_r+0x20>)
 8017a64:	4604      	mov	r4, r0
 8017a66:	4608      	mov	r0, r1
 8017a68:	4611      	mov	r1, r2
 8017a6a:	2200      	movs	r2, #0
 8017a6c:	602a      	str	r2, [r5, #0]
 8017a6e:	461a      	mov	r2, r3
 8017a70:	f7ee f9ef 	bl	8005e52 <_lseek>
 8017a74:	1c43      	adds	r3, r0, #1
 8017a76:	d102      	bne.n	8017a7e <_lseek_r+0x1e>
 8017a78:	682b      	ldr	r3, [r5, #0]
 8017a7a:	b103      	cbz	r3, 8017a7e <_lseek_r+0x1e>
 8017a7c:	6023      	str	r3, [r4, #0]
 8017a7e:	bd38      	pop	{r3, r4, r5, pc}
 8017a80:	200080d8 	.word	0x200080d8

08017a84 <_read_r>:
 8017a84:	b538      	push	{r3, r4, r5, lr}
 8017a86:	4d07      	ldr	r5, [pc, #28]	@ (8017aa4 <_read_r+0x20>)
 8017a88:	4604      	mov	r4, r0
 8017a8a:	4608      	mov	r0, r1
 8017a8c:	4611      	mov	r1, r2
 8017a8e:	2200      	movs	r2, #0
 8017a90:	602a      	str	r2, [r5, #0]
 8017a92:	461a      	mov	r2, r3
 8017a94:	f7ee f97d 	bl	8005d92 <_read>
 8017a98:	1c43      	adds	r3, r0, #1
 8017a9a:	d102      	bne.n	8017aa2 <_read_r+0x1e>
 8017a9c:	682b      	ldr	r3, [r5, #0]
 8017a9e:	b103      	cbz	r3, 8017aa2 <_read_r+0x1e>
 8017aa0:	6023      	str	r3, [r4, #0]
 8017aa2:	bd38      	pop	{r3, r4, r5, pc}
 8017aa4:	200080d8 	.word	0x200080d8

08017aa8 <_sbrk_r>:
 8017aa8:	b538      	push	{r3, r4, r5, lr}
 8017aaa:	4d06      	ldr	r5, [pc, #24]	@ (8017ac4 <_sbrk_r+0x1c>)
 8017aac:	2300      	movs	r3, #0
 8017aae:	4604      	mov	r4, r0
 8017ab0:	4608      	mov	r0, r1
 8017ab2:	602b      	str	r3, [r5, #0]
 8017ab4:	f7ee f9da 	bl	8005e6c <_sbrk>
 8017ab8:	1c43      	adds	r3, r0, #1
 8017aba:	d102      	bne.n	8017ac2 <_sbrk_r+0x1a>
 8017abc:	682b      	ldr	r3, [r5, #0]
 8017abe:	b103      	cbz	r3, 8017ac2 <_sbrk_r+0x1a>
 8017ac0:	6023      	str	r3, [r4, #0]
 8017ac2:	bd38      	pop	{r3, r4, r5, pc}
 8017ac4:	200080d8 	.word	0x200080d8

08017ac8 <_write_r>:
 8017ac8:	b538      	push	{r3, r4, r5, lr}
 8017aca:	4d07      	ldr	r5, [pc, #28]	@ (8017ae8 <_write_r+0x20>)
 8017acc:	4604      	mov	r4, r0
 8017ace:	4608      	mov	r0, r1
 8017ad0:	4611      	mov	r1, r2
 8017ad2:	2200      	movs	r2, #0
 8017ad4:	602a      	str	r2, [r5, #0]
 8017ad6:	461a      	mov	r2, r3
 8017ad8:	f7ee f978 	bl	8005dcc <_write>
 8017adc:	1c43      	adds	r3, r0, #1
 8017ade:	d102      	bne.n	8017ae6 <_write_r+0x1e>
 8017ae0:	682b      	ldr	r3, [r5, #0]
 8017ae2:	b103      	cbz	r3, 8017ae6 <_write_r+0x1e>
 8017ae4:	6023      	str	r3, [r4, #0]
 8017ae6:	bd38      	pop	{r3, r4, r5, pc}
 8017ae8:	200080d8 	.word	0x200080d8

08017aec <__errno>:
 8017aec:	4b01      	ldr	r3, [pc, #4]	@ (8017af4 <__errno+0x8>)
 8017aee:	6818      	ldr	r0, [r3, #0]
 8017af0:	4770      	bx	lr
 8017af2:	bf00      	nop
 8017af4:	200003a8 	.word	0x200003a8

08017af8 <__libc_init_array>:
 8017af8:	b570      	push	{r4, r5, r6, lr}
 8017afa:	4d0d      	ldr	r5, [pc, #52]	@ (8017b30 <__libc_init_array+0x38>)
 8017afc:	4c0d      	ldr	r4, [pc, #52]	@ (8017b34 <__libc_init_array+0x3c>)
 8017afe:	1b64      	subs	r4, r4, r5
 8017b00:	10a4      	asrs	r4, r4, #2
 8017b02:	2600      	movs	r6, #0
 8017b04:	42a6      	cmp	r6, r4
 8017b06:	d109      	bne.n	8017b1c <__libc_init_array+0x24>
 8017b08:	4d0b      	ldr	r5, [pc, #44]	@ (8017b38 <__libc_init_array+0x40>)
 8017b0a:	4c0c      	ldr	r4, [pc, #48]	@ (8017b3c <__libc_init_array+0x44>)
 8017b0c:	f002 ffb0 	bl	801aa70 <_init>
 8017b10:	1b64      	subs	r4, r4, r5
 8017b12:	10a4      	asrs	r4, r4, #2
 8017b14:	2600      	movs	r6, #0
 8017b16:	42a6      	cmp	r6, r4
 8017b18:	d105      	bne.n	8017b26 <__libc_init_array+0x2e>
 8017b1a:	bd70      	pop	{r4, r5, r6, pc}
 8017b1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8017b20:	4798      	blx	r3
 8017b22:	3601      	adds	r6, #1
 8017b24:	e7ee      	b.n	8017b04 <__libc_init_array+0xc>
 8017b26:	f855 3b04 	ldr.w	r3, [r5], #4
 8017b2a:	4798      	blx	r3
 8017b2c:	3601      	adds	r6, #1
 8017b2e:	e7f2      	b.n	8017b16 <__libc_init_array+0x1e>
 8017b30:	0801b5e0 	.word	0x0801b5e0
 8017b34:	0801b5e0 	.word	0x0801b5e0
 8017b38:	0801b5e0 	.word	0x0801b5e0
 8017b3c:	0801b5e4 	.word	0x0801b5e4

08017b40 <__retarget_lock_init_recursive>:
 8017b40:	4770      	bx	lr

08017b42 <__retarget_lock_acquire_recursive>:
 8017b42:	4770      	bx	lr

08017b44 <__retarget_lock_release_recursive>:
 8017b44:	4770      	bx	lr

08017b46 <memcpy>:
 8017b46:	440a      	add	r2, r1
 8017b48:	4291      	cmp	r1, r2
 8017b4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8017b4e:	d100      	bne.n	8017b52 <memcpy+0xc>
 8017b50:	4770      	bx	lr
 8017b52:	b510      	push	{r4, lr}
 8017b54:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017b58:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017b5c:	4291      	cmp	r1, r2
 8017b5e:	d1f9      	bne.n	8017b54 <memcpy+0xe>
 8017b60:	bd10      	pop	{r4, pc}
 8017b62:	0000      	movs	r0, r0
 8017b64:	0000      	movs	r0, r0
	...

08017b68 <nan>:
 8017b68:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8017b70 <nan+0x8>
 8017b6c:	4770      	bx	lr
 8017b6e:	bf00      	nop
 8017b70:	00000000 	.word	0x00000000
 8017b74:	7ff80000 	.word	0x7ff80000

08017b78 <nanf>:
 8017b78:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8017b80 <nanf+0x8>
 8017b7c:	4770      	bx	lr
 8017b7e:	bf00      	nop
 8017b80:	7fc00000 	.word	0x7fc00000

08017b84 <quorem>:
 8017b84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017b88:	6903      	ldr	r3, [r0, #16]
 8017b8a:	690c      	ldr	r4, [r1, #16]
 8017b8c:	42a3      	cmp	r3, r4
 8017b8e:	4607      	mov	r7, r0
 8017b90:	db7e      	blt.n	8017c90 <quorem+0x10c>
 8017b92:	3c01      	subs	r4, #1
 8017b94:	f101 0814 	add.w	r8, r1, #20
 8017b98:	00a3      	lsls	r3, r4, #2
 8017b9a:	f100 0514 	add.w	r5, r0, #20
 8017b9e:	9300      	str	r3, [sp, #0]
 8017ba0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017ba4:	9301      	str	r3, [sp, #4]
 8017ba6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8017baa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8017bae:	3301      	adds	r3, #1
 8017bb0:	429a      	cmp	r2, r3
 8017bb2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8017bb6:	fbb2 f6f3 	udiv	r6, r2, r3
 8017bba:	d32e      	bcc.n	8017c1a <quorem+0x96>
 8017bbc:	f04f 0a00 	mov.w	sl, #0
 8017bc0:	46c4      	mov	ip, r8
 8017bc2:	46ae      	mov	lr, r5
 8017bc4:	46d3      	mov	fp, sl
 8017bc6:	f85c 3b04 	ldr.w	r3, [ip], #4
 8017bca:	b298      	uxth	r0, r3
 8017bcc:	fb06 a000 	mla	r0, r6, r0, sl
 8017bd0:	0c02      	lsrs	r2, r0, #16
 8017bd2:	0c1b      	lsrs	r3, r3, #16
 8017bd4:	fb06 2303 	mla	r3, r6, r3, r2
 8017bd8:	f8de 2000 	ldr.w	r2, [lr]
 8017bdc:	b280      	uxth	r0, r0
 8017bde:	b292      	uxth	r2, r2
 8017be0:	1a12      	subs	r2, r2, r0
 8017be2:	445a      	add	r2, fp
 8017be4:	f8de 0000 	ldr.w	r0, [lr]
 8017be8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8017bec:	b29b      	uxth	r3, r3
 8017bee:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8017bf2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8017bf6:	b292      	uxth	r2, r2
 8017bf8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8017bfc:	45e1      	cmp	r9, ip
 8017bfe:	f84e 2b04 	str.w	r2, [lr], #4
 8017c02:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8017c06:	d2de      	bcs.n	8017bc6 <quorem+0x42>
 8017c08:	9b00      	ldr	r3, [sp, #0]
 8017c0a:	58eb      	ldr	r3, [r5, r3]
 8017c0c:	b92b      	cbnz	r3, 8017c1a <quorem+0x96>
 8017c0e:	9b01      	ldr	r3, [sp, #4]
 8017c10:	3b04      	subs	r3, #4
 8017c12:	429d      	cmp	r5, r3
 8017c14:	461a      	mov	r2, r3
 8017c16:	d32f      	bcc.n	8017c78 <quorem+0xf4>
 8017c18:	613c      	str	r4, [r7, #16]
 8017c1a:	4638      	mov	r0, r7
 8017c1c:	f001 fc5e 	bl	80194dc <__mcmp>
 8017c20:	2800      	cmp	r0, #0
 8017c22:	db25      	blt.n	8017c70 <quorem+0xec>
 8017c24:	4629      	mov	r1, r5
 8017c26:	2000      	movs	r0, #0
 8017c28:	f858 2b04 	ldr.w	r2, [r8], #4
 8017c2c:	f8d1 c000 	ldr.w	ip, [r1]
 8017c30:	fa1f fe82 	uxth.w	lr, r2
 8017c34:	fa1f f38c 	uxth.w	r3, ip
 8017c38:	eba3 030e 	sub.w	r3, r3, lr
 8017c3c:	4403      	add	r3, r0
 8017c3e:	0c12      	lsrs	r2, r2, #16
 8017c40:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8017c44:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8017c48:	b29b      	uxth	r3, r3
 8017c4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017c4e:	45c1      	cmp	r9, r8
 8017c50:	f841 3b04 	str.w	r3, [r1], #4
 8017c54:	ea4f 4022 	mov.w	r0, r2, asr #16
 8017c58:	d2e6      	bcs.n	8017c28 <quorem+0xa4>
 8017c5a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8017c5e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017c62:	b922      	cbnz	r2, 8017c6e <quorem+0xea>
 8017c64:	3b04      	subs	r3, #4
 8017c66:	429d      	cmp	r5, r3
 8017c68:	461a      	mov	r2, r3
 8017c6a:	d30b      	bcc.n	8017c84 <quorem+0x100>
 8017c6c:	613c      	str	r4, [r7, #16]
 8017c6e:	3601      	adds	r6, #1
 8017c70:	4630      	mov	r0, r6
 8017c72:	b003      	add	sp, #12
 8017c74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017c78:	6812      	ldr	r2, [r2, #0]
 8017c7a:	3b04      	subs	r3, #4
 8017c7c:	2a00      	cmp	r2, #0
 8017c7e:	d1cb      	bne.n	8017c18 <quorem+0x94>
 8017c80:	3c01      	subs	r4, #1
 8017c82:	e7c6      	b.n	8017c12 <quorem+0x8e>
 8017c84:	6812      	ldr	r2, [r2, #0]
 8017c86:	3b04      	subs	r3, #4
 8017c88:	2a00      	cmp	r2, #0
 8017c8a:	d1ef      	bne.n	8017c6c <quorem+0xe8>
 8017c8c:	3c01      	subs	r4, #1
 8017c8e:	e7ea      	b.n	8017c66 <quorem+0xe2>
 8017c90:	2000      	movs	r0, #0
 8017c92:	e7ee      	b.n	8017c72 <quorem+0xee>
 8017c94:	0000      	movs	r0, r0
	...

08017c98 <_dtoa_r>:
 8017c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017c9c:	69c7      	ldr	r7, [r0, #28]
 8017c9e:	b097      	sub	sp, #92	@ 0x5c
 8017ca0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8017ca4:	ec55 4b10 	vmov	r4, r5, d0
 8017ca8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8017caa:	9107      	str	r1, [sp, #28]
 8017cac:	4681      	mov	r9, r0
 8017cae:	920c      	str	r2, [sp, #48]	@ 0x30
 8017cb0:	9311      	str	r3, [sp, #68]	@ 0x44
 8017cb2:	b97f      	cbnz	r7, 8017cd4 <_dtoa_r+0x3c>
 8017cb4:	2010      	movs	r0, #16
 8017cb6:	f7fe f941 	bl	8015f3c <malloc>
 8017cba:	4602      	mov	r2, r0
 8017cbc:	f8c9 001c 	str.w	r0, [r9, #28]
 8017cc0:	b920      	cbnz	r0, 8017ccc <_dtoa_r+0x34>
 8017cc2:	4ba9      	ldr	r3, [pc, #676]	@ (8017f68 <_dtoa_r+0x2d0>)
 8017cc4:	21ef      	movs	r1, #239	@ 0xef
 8017cc6:	48a9      	ldr	r0, [pc, #676]	@ (8017f6c <_dtoa_r+0x2d4>)
 8017cc8:	f002 f820 	bl	8019d0c <__assert_func>
 8017ccc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8017cd0:	6007      	str	r7, [r0, #0]
 8017cd2:	60c7      	str	r7, [r0, #12]
 8017cd4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8017cd8:	6819      	ldr	r1, [r3, #0]
 8017cda:	b159      	cbz	r1, 8017cf4 <_dtoa_r+0x5c>
 8017cdc:	685a      	ldr	r2, [r3, #4]
 8017cde:	604a      	str	r2, [r1, #4]
 8017ce0:	2301      	movs	r3, #1
 8017ce2:	4093      	lsls	r3, r2
 8017ce4:	608b      	str	r3, [r1, #8]
 8017ce6:	4648      	mov	r0, r9
 8017ce8:	f001 f97c 	bl	8018fe4 <_Bfree>
 8017cec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8017cf0:	2200      	movs	r2, #0
 8017cf2:	601a      	str	r2, [r3, #0]
 8017cf4:	1e2b      	subs	r3, r5, #0
 8017cf6:	bfb9      	ittee	lt
 8017cf8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8017cfc:	9305      	strlt	r3, [sp, #20]
 8017cfe:	2300      	movge	r3, #0
 8017d00:	6033      	strge	r3, [r6, #0]
 8017d02:	9f05      	ldr	r7, [sp, #20]
 8017d04:	4b9a      	ldr	r3, [pc, #616]	@ (8017f70 <_dtoa_r+0x2d8>)
 8017d06:	bfbc      	itt	lt
 8017d08:	2201      	movlt	r2, #1
 8017d0a:	6032      	strlt	r2, [r6, #0]
 8017d0c:	43bb      	bics	r3, r7
 8017d0e:	d112      	bne.n	8017d36 <_dtoa_r+0x9e>
 8017d10:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8017d12:	f242 730f 	movw	r3, #9999	@ 0x270f
 8017d16:	6013      	str	r3, [r2, #0]
 8017d18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8017d1c:	4323      	orrs	r3, r4
 8017d1e:	f000 855a 	beq.w	80187d6 <_dtoa_r+0xb3e>
 8017d22:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8017d24:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8017f84 <_dtoa_r+0x2ec>
 8017d28:	2b00      	cmp	r3, #0
 8017d2a:	f000 855c 	beq.w	80187e6 <_dtoa_r+0xb4e>
 8017d2e:	f10a 0303 	add.w	r3, sl, #3
 8017d32:	f000 bd56 	b.w	80187e2 <_dtoa_r+0xb4a>
 8017d36:	ed9d 7b04 	vldr	d7, [sp, #16]
 8017d3a:	2200      	movs	r2, #0
 8017d3c:	ec51 0b17 	vmov	r0, r1, d7
 8017d40:	2300      	movs	r3, #0
 8017d42:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8017d46:	f7e8 fecf 	bl	8000ae8 <__aeabi_dcmpeq>
 8017d4a:	4680      	mov	r8, r0
 8017d4c:	b158      	cbz	r0, 8017d66 <_dtoa_r+0xce>
 8017d4e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8017d50:	2301      	movs	r3, #1
 8017d52:	6013      	str	r3, [r2, #0]
 8017d54:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8017d56:	b113      	cbz	r3, 8017d5e <_dtoa_r+0xc6>
 8017d58:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8017d5a:	4b86      	ldr	r3, [pc, #536]	@ (8017f74 <_dtoa_r+0x2dc>)
 8017d5c:	6013      	str	r3, [r2, #0]
 8017d5e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8017f88 <_dtoa_r+0x2f0>
 8017d62:	f000 bd40 	b.w	80187e6 <_dtoa_r+0xb4e>
 8017d66:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8017d6a:	aa14      	add	r2, sp, #80	@ 0x50
 8017d6c:	a915      	add	r1, sp, #84	@ 0x54
 8017d6e:	4648      	mov	r0, r9
 8017d70:	f001 fcd4 	bl	801971c <__d2b>
 8017d74:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8017d78:	9002      	str	r0, [sp, #8]
 8017d7a:	2e00      	cmp	r6, #0
 8017d7c:	d078      	beq.n	8017e70 <_dtoa_r+0x1d8>
 8017d7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017d80:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8017d84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017d88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8017d8c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8017d90:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8017d94:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8017d98:	4619      	mov	r1, r3
 8017d9a:	2200      	movs	r2, #0
 8017d9c:	4b76      	ldr	r3, [pc, #472]	@ (8017f78 <_dtoa_r+0x2e0>)
 8017d9e:	f7e8 fa83 	bl	80002a8 <__aeabi_dsub>
 8017da2:	a36b      	add	r3, pc, #428	@ (adr r3, 8017f50 <_dtoa_r+0x2b8>)
 8017da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017da8:	f7e8 fc36 	bl	8000618 <__aeabi_dmul>
 8017dac:	a36a      	add	r3, pc, #424	@ (adr r3, 8017f58 <_dtoa_r+0x2c0>)
 8017dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017db2:	f7e8 fa7b 	bl	80002ac <__adddf3>
 8017db6:	4604      	mov	r4, r0
 8017db8:	4630      	mov	r0, r6
 8017dba:	460d      	mov	r5, r1
 8017dbc:	f7e8 fbc2 	bl	8000544 <__aeabi_i2d>
 8017dc0:	a367      	add	r3, pc, #412	@ (adr r3, 8017f60 <_dtoa_r+0x2c8>)
 8017dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017dc6:	f7e8 fc27 	bl	8000618 <__aeabi_dmul>
 8017dca:	4602      	mov	r2, r0
 8017dcc:	460b      	mov	r3, r1
 8017dce:	4620      	mov	r0, r4
 8017dd0:	4629      	mov	r1, r5
 8017dd2:	f7e8 fa6b 	bl	80002ac <__adddf3>
 8017dd6:	4604      	mov	r4, r0
 8017dd8:	460d      	mov	r5, r1
 8017dda:	f7e8 fecd 	bl	8000b78 <__aeabi_d2iz>
 8017dde:	2200      	movs	r2, #0
 8017de0:	4607      	mov	r7, r0
 8017de2:	2300      	movs	r3, #0
 8017de4:	4620      	mov	r0, r4
 8017de6:	4629      	mov	r1, r5
 8017de8:	f7e8 fe88 	bl	8000afc <__aeabi_dcmplt>
 8017dec:	b140      	cbz	r0, 8017e00 <_dtoa_r+0x168>
 8017dee:	4638      	mov	r0, r7
 8017df0:	f7e8 fba8 	bl	8000544 <__aeabi_i2d>
 8017df4:	4622      	mov	r2, r4
 8017df6:	462b      	mov	r3, r5
 8017df8:	f7e8 fe76 	bl	8000ae8 <__aeabi_dcmpeq>
 8017dfc:	b900      	cbnz	r0, 8017e00 <_dtoa_r+0x168>
 8017dfe:	3f01      	subs	r7, #1
 8017e00:	2f16      	cmp	r7, #22
 8017e02:	d852      	bhi.n	8017eaa <_dtoa_r+0x212>
 8017e04:	4b5d      	ldr	r3, [pc, #372]	@ (8017f7c <_dtoa_r+0x2e4>)
 8017e06:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8017e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017e0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8017e12:	f7e8 fe73 	bl	8000afc <__aeabi_dcmplt>
 8017e16:	2800      	cmp	r0, #0
 8017e18:	d049      	beq.n	8017eae <_dtoa_r+0x216>
 8017e1a:	3f01      	subs	r7, #1
 8017e1c:	2300      	movs	r3, #0
 8017e1e:	9310      	str	r3, [sp, #64]	@ 0x40
 8017e20:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8017e22:	1b9b      	subs	r3, r3, r6
 8017e24:	1e5a      	subs	r2, r3, #1
 8017e26:	bf45      	ittet	mi
 8017e28:	f1c3 0301 	rsbmi	r3, r3, #1
 8017e2c:	9300      	strmi	r3, [sp, #0]
 8017e2e:	2300      	movpl	r3, #0
 8017e30:	2300      	movmi	r3, #0
 8017e32:	9206      	str	r2, [sp, #24]
 8017e34:	bf54      	ite	pl
 8017e36:	9300      	strpl	r3, [sp, #0]
 8017e38:	9306      	strmi	r3, [sp, #24]
 8017e3a:	2f00      	cmp	r7, #0
 8017e3c:	db39      	blt.n	8017eb2 <_dtoa_r+0x21a>
 8017e3e:	9b06      	ldr	r3, [sp, #24]
 8017e40:	970d      	str	r7, [sp, #52]	@ 0x34
 8017e42:	443b      	add	r3, r7
 8017e44:	9306      	str	r3, [sp, #24]
 8017e46:	2300      	movs	r3, #0
 8017e48:	9308      	str	r3, [sp, #32]
 8017e4a:	9b07      	ldr	r3, [sp, #28]
 8017e4c:	2b09      	cmp	r3, #9
 8017e4e:	d863      	bhi.n	8017f18 <_dtoa_r+0x280>
 8017e50:	2b05      	cmp	r3, #5
 8017e52:	bfc4      	itt	gt
 8017e54:	3b04      	subgt	r3, #4
 8017e56:	9307      	strgt	r3, [sp, #28]
 8017e58:	9b07      	ldr	r3, [sp, #28]
 8017e5a:	f1a3 0302 	sub.w	r3, r3, #2
 8017e5e:	bfcc      	ite	gt
 8017e60:	2400      	movgt	r4, #0
 8017e62:	2401      	movle	r4, #1
 8017e64:	2b03      	cmp	r3, #3
 8017e66:	d863      	bhi.n	8017f30 <_dtoa_r+0x298>
 8017e68:	e8df f003 	tbb	[pc, r3]
 8017e6c:	2b375452 	.word	0x2b375452
 8017e70:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8017e74:	441e      	add	r6, r3
 8017e76:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8017e7a:	2b20      	cmp	r3, #32
 8017e7c:	bfc1      	itttt	gt
 8017e7e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8017e82:	409f      	lslgt	r7, r3
 8017e84:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8017e88:	fa24 f303 	lsrgt.w	r3, r4, r3
 8017e8c:	bfd6      	itet	le
 8017e8e:	f1c3 0320 	rsble	r3, r3, #32
 8017e92:	ea47 0003 	orrgt.w	r0, r7, r3
 8017e96:	fa04 f003 	lslle.w	r0, r4, r3
 8017e9a:	f7e8 fb43 	bl	8000524 <__aeabi_ui2d>
 8017e9e:	2201      	movs	r2, #1
 8017ea0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8017ea4:	3e01      	subs	r6, #1
 8017ea6:	9212      	str	r2, [sp, #72]	@ 0x48
 8017ea8:	e776      	b.n	8017d98 <_dtoa_r+0x100>
 8017eaa:	2301      	movs	r3, #1
 8017eac:	e7b7      	b.n	8017e1e <_dtoa_r+0x186>
 8017eae:	9010      	str	r0, [sp, #64]	@ 0x40
 8017eb0:	e7b6      	b.n	8017e20 <_dtoa_r+0x188>
 8017eb2:	9b00      	ldr	r3, [sp, #0]
 8017eb4:	1bdb      	subs	r3, r3, r7
 8017eb6:	9300      	str	r3, [sp, #0]
 8017eb8:	427b      	negs	r3, r7
 8017eba:	9308      	str	r3, [sp, #32]
 8017ebc:	2300      	movs	r3, #0
 8017ebe:	930d      	str	r3, [sp, #52]	@ 0x34
 8017ec0:	e7c3      	b.n	8017e4a <_dtoa_r+0x1b2>
 8017ec2:	2301      	movs	r3, #1
 8017ec4:	9309      	str	r3, [sp, #36]	@ 0x24
 8017ec6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017ec8:	eb07 0b03 	add.w	fp, r7, r3
 8017ecc:	f10b 0301 	add.w	r3, fp, #1
 8017ed0:	2b01      	cmp	r3, #1
 8017ed2:	9303      	str	r3, [sp, #12]
 8017ed4:	bfb8      	it	lt
 8017ed6:	2301      	movlt	r3, #1
 8017ed8:	e006      	b.n	8017ee8 <_dtoa_r+0x250>
 8017eda:	2301      	movs	r3, #1
 8017edc:	9309      	str	r3, [sp, #36]	@ 0x24
 8017ede:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017ee0:	2b00      	cmp	r3, #0
 8017ee2:	dd28      	ble.n	8017f36 <_dtoa_r+0x29e>
 8017ee4:	469b      	mov	fp, r3
 8017ee6:	9303      	str	r3, [sp, #12]
 8017ee8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8017eec:	2100      	movs	r1, #0
 8017eee:	2204      	movs	r2, #4
 8017ef0:	f102 0514 	add.w	r5, r2, #20
 8017ef4:	429d      	cmp	r5, r3
 8017ef6:	d926      	bls.n	8017f46 <_dtoa_r+0x2ae>
 8017ef8:	6041      	str	r1, [r0, #4]
 8017efa:	4648      	mov	r0, r9
 8017efc:	f001 f832 	bl	8018f64 <_Balloc>
 8017f00:	4682      	mov	sl, r0
 8017f02:	2800      	cmp	r0, #0
 8017f04:	d142      	bne.n	8017f8c <_dtoa_r+0x2f4>
 8017f06:	4b1e      	ldr	r3, [pc, #120]	@ (8017f80 <_dtoa_r+0x2e8>)
 8017f08:	4602      	mov	r2, r0
 8017f0a:	f240 11af 	movw	r1, #431	@ 0x1af
 8017f0e:	e6da      	b.n	8017cc6 <_dtoa_r+0x2e>
 8017f10:	2300      	movs	r3, #0
 8017f12:	e7e3      	b.n	8017edc <_dtoa_r+0x244>
 8017f14:	2300      	movs	r3, #0
 8017f16:	e7d5      	b.n	8017ec4 <_dtoa_r+0x22c>
 8017f18:	2401      	movs	r4, #1
 8017f1a:	2300      	movs	r3, #0
 8017f1c:	9307      	str	r3, [sp, #28]
 8017f1e:	9409      	str	r4, [sp, #36]	@ 0x24
 8017f20:	f04f 3bff 	mov.w	fp, #4294967295
 8017f24:	2200      	movs	r2, #0
 8017f26:	f8cd b00c 	str.w	fp, [sp, #12]
 8017f2a:	2312      	movs	r3, #18
 8017f2c:	920c      	str	r2, [sp, #48]	@ 0x30
 8017f2e:	e7db      	b.n	8017ee8 <_dtoa_r+0x250>
 8017f30:	2301      	movs	r3, #1
 8017f32:	9309      	str	r3, [sp, #36]	@ 0x24
 8017f34:	e7f4      	b.n	8017f20 <_dtoa_r+0x288>
 8017f36:	f04f 0b01 	mov.w	fp, #1
 8017f3a:	f8cd b00c 	str.w	fp, [sp, #12]
 8017f3e:	465b      	mov	r3, fp
 8017f40:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8017f44:	e7d0      	b.n	8017ee8 <_dtoa_r+0x250>
 8017f46:	3101      	adds	r1, #1
 8017f48:	0052      	lsls	r2, r2, #1
 8017f4a:	e7d1      	b.n	8017ef0 <_dtoa_r+0x258>
 8017f4c:	f3af 8000 	nop.w
 8017f50:	636f4361 	.word	0x636f4361
 8017f54:	3fd287a7 	.word	0x3fd287a7
 8017f58:	8b60c8b3 	.word	0x8b60c8b3
 8017f5c:	3fc68a28 	.word	0x3fc68a28
 8017f60:	509f79fb 	.word	0x509f79fb
 8017f64:	3fd34413 	.word	0x3fd34413
 8017f68:	0801b1b7 	.word	0x0801b1b7
 8017f6c:	0801b1ce 	.word	0x0801b1ce
 8017f70:	7ff00000 	.word	0x7ff00000
 8017f74:	0801b17f 	.word	0x0801b17f
 8017f78:	3ff80000 	.word	0x3ff80000
 8017f7c:	0801b4c8 	.word	0x0801b4c8
 8017f80:	0801b226 	.word	0x0801b226
 8017f84:	0801b1b3 	.word	0x0801b1b3
 8017f88:	0801b17e 	.word	0x0801b17e
 8017f8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8017f90:	6018      	str	r0, [r3, #0]
 8017f92:	9b03      	ldr	r3, [sp, #12]
 8017f94:	2b0e      	cmp	r3, #14
 8017f96:	f200 80a1 	bhi.w	80180dc <_dtoa_r+0x444>
 8017f9a:	2c00      	cmp	r4, #0
 8017f9c:	f000 809e 	beq.w	80180dc <_dtoa_r+0x444>
 8017fa0:	2f00      	cmp	r7, #0
 8017fa2:	dd33      	ble.n	801800c <_dtoa_r+0x374>
 8017fa4:	4b9c      	ldr	r3, [pc, #624]	@ (8018218 <_dtoa_r+0x580>)
 8017fa6:	f007 020f 	and.w	r2, r7, #15
 8017faa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017fae:	ed93 7b00 	vldr	d7, [r3]
 8017fb2:	05f8      	lsls	r0, r7, #23
 8017fb4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8017fb8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8017fbc:	d516      	bpl.n	8017fec <_dtoa_r+0x354>
 8017fbe:	4b97      	ldr	r3, [pc, #604]	@ (801821c <_dtoa_r+0x584>)
 8017fc0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8017fc4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8017fc8:	f7e8 fc50 	bl	800086c <__aeabi_ddiv>
 8017fcc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017fd0:	f004 040f 	and.w	r4, r4, #15
 8017fd4:	2603      	movs	r6, #3
 8017fd6:	4d91      	ldr	r5, [pc, #580]	@ (801821c <_dtoa_r+0x584>)
 8017fd8:	b954      	cbnz	r4, 8017ff0 <_dtoa_r+0x358>
 8017fda:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8017fde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017fe2:	f7e8 fc43 	bl	800086c <__aeabi_ddiv>
 8017fe6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017fea:	e028      	b.n	801803e <_dtoa_r+0x3a6>
 8017fec:	2602      	movs	r6, #2
 8017fee:	e7f2      	b.n	8017fd6 <_dtoa_r+0x33e>
 8017ff0:	07e1      	lsls	r1, r4, #31
 8017ff2:	d508      	bpl.n	8018006 <_dtoa_r+0x36e>
 8017ff4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8017ff8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8017ffc:	f7e8 fb0c 	bl	8000618 <__aeabi_dmul>
 8018000:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018004:	3601      	adds	r6, #1
 8018006:	1064      	asrs	r4, r4, #1
 8018008:	3508      	adds	r5, #8
 801800a:	e7e5      	b.n	8017fd8 <_dtoa_r+0x340>
 801800c:	f000 80af 	beq.w	801816e <_dtoa_r+0x4d6>
 8018010:	427c      	negs	r4, r7
 8018012:	4b81      	ldr	r3, [pc, #516]	@ (8018218 <_dtoa_r+0x580>)
 8018014:	4d81      	ldr	r5, [pc, #516]	@ (801821c <_dtoa_r+0x584>)
 8018016:	f004 020f 	and.w	r2, r4, #15
 801801a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801801e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018022:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8018026:	f7e8 faf7 	bl	8000618 <__aeabi_dmul>
 801802a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801802e:	1124      	asrs	r4, r4, #4
 8018030:	2300      	movs	r3, #0
 8018032:	2602      	movs	r6, #2
 8018034:	2c00      	cmp	r4, #0
 8018036:	f040 808f 	bne.w	8018158 <_dtoa_r+0x4c0>
 801803a:	2b00      	cmp	r3, #0
 801803c:	d1d3      	bne.n	8017fe6 <_dtoa_r+0x34e>
 801803e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8018040:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8018044:	2b00      	cmp	r3, #0
 8018046:	f000 8094 	beq.w	8018172 <_dtoa_r+0x4da>
 801804a:	4b75      	ldr	r3, [pc, #468]	@ (8018220 <_dtoa_r+0x588>)
 801804c:	2200      	movs	r2, #0
 801804e:	4620      	mov	r0, r4
 8018050:	4629      	mov	r1, r5
 8018052:	f7e8 fd53 	bl	8000afc <__aeabi_dcmplt>
 8018056:	2800      	cmp	r0, #0
 8018058:	f000 808b 	beq.w	8018172 <_dtoa_r+0x4da>
 801805c:	9b03      	ldr	r3, [sp, #12]
 801805e:	2b00      	cmp	r3, #0
 8018060:	f000 8087 	beq.w	8018172 <_dtoa_r+0x4da>
 8018064:	f1bb 0f00 	cmp.w	fp, #0
 8018068:	dd34      	ble.n	80180d4 <_dtoa_r+0x43c>
 801806a:	4620      	mov	r0, r4
 801806c:	4b6d      	ldr	r3, [pc, #436]	@ (8018224 <_dtoa_r+0x58c>)
 801806e:	2200      	movs	r2, #0
 8018070:	4629      	mov	r1, r5
 8018072:	f7e8 fad1 	bl	8000618 <__aeabi_dmul>
 8018076:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801807a:	f107 38ff 	add.w	r8, r7, #4294967295
 801807e:	3601      	adds	r6, #1
 8018080:	465c      	mov	r4, fp
 8018082:	4630      	mov	r0, r6
 8018084:	f7e8 fa5e 	bl	8000544 <__aeabi_i2d>
 8018088:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801808c:	f7e8 fac4 	bl	8000618 <__aeabi_dmul>
 8018090:	4b65      	ldr	r3, [pc, #404]	@ (8018228 <_dtoa_r+0x590>)
 8018092:	2200      	movs	r2, #0
 8018094:	f7e8 f90a 	bl	80002ac <__adddf3>
 8018098:	4605      	mov	r5, r0
 801809a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801809e:	2c00      	cmp	r4, #0
 80180a0:	d16a      	bne.n	8018178 <_dtoa_r+0x4e0>
 80180a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80180a6:	4b61      	ldr	r3, [pc, #388]	@ (801822c <_dtoa_r+0x594>)
 80180a8:	2200      	movs	r2, #0
 80180aa:	f7e8 f8fd 	bl	80002a8 <__aeabi_dsub>
 80180ae:	4602      	mov	r2, r0
 80180b0:	460b      	mov	r3, r1
 80180b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80180b6:	462a      	mov	r2, r5
 80180b8:	4633      	mov	r3, r6
 80180ba:	f7e8 fd3d 	bl	8000b38 <__aeabi_dcmpgt>
 80180be:	2800      	cmp	r0, #0
 80180c0:	f040 8298 	bne.w	80185f4 <_dtoa_r+0x95c>
 80180c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80180c8:	462a      	mov	r2, r5
 80180ca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80180ce:	f7e8 fd15 	bl	8000afc <__aeabi_dcmplt>
 80180d2:	bb38      	cbnz	r0, 8018124 <_dtoa_r+0x48c>
 80180d4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80180d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80180dc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80180de:	2b00      	cmp	r3, #0
 80180e0:	f2c0 8157 	blt.w	8018392 <_dtoa_r+0x6fa>
 80180e4:	2f0e      	cmp	r7, #14
 80180e6:	f300 8154 	bgt.w	8018392 <_dtoa_r+0x6fa>
 80180ea:	4b4b      	ldr	r3, [pc, #300]	@ (8018218 <_dtoa_r+0x580>)
 80180ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80180f0:	ed93 7b00 	vldr	d7, [r3]
 80180f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80180f6:	2b00      	cmp	r3, #0
 80180f8:	ed8d 7b00 	vstr	d7, [sp]
 80180fc:	f280 80e5 	bge.w	80182ca <_dtoa_r+0x632>
 8018100:	9b03      	ldr	r3, [sp, #12]
 8018102:	2b00      	cmp	r3, #0
 8018104:	f300 80e1 	bgt.w	80182ca <_dtoa_r+0x632>
 8018108:	d10c      	bne.n	8018124 <_dtoa_r+0x48c>
 801810a:	4b48      	ldr	r3, [pc, #288]	@ (801822c <_dtoa_r+0x594>)
 801810c:	2200      	movs	r2, #0
 801810e:	ec51 0b17 	vmov	r0, r1, d7
 8018112:	f7e8 fa81 	bl	8000618 <__aeabi_dmul>
 8018116:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801811a:	f7e8 fd03 	bl	8000b24 <__aeabi_dcmpge>
 801811e:	2800      	cmp	r0, #0
 8018120:	f000 8266 	beq.w	80185f0 <_dtoa_r+0x958>
 8018124:	2400      	movs	r4, #0
 8018126:	4625      	mov	r5, r4
 8018128:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801812a:	4656      	mov	r6, sl
 801812c:	ea6f 0803 	mvn.w	r8, r3
 8018130:	2700      	movs	r7, #0
 8018132:	4621      	mov	r1, r4
 8018134:	4648      	mov	r0, r9
 8018136:	f000 ff55 	bl	8018fe4 <_Bfree>
 801813a:	2d00      	cmp	r5, #0
 801813c:	f000 80bd 	beq.w	80182ba <_dtoa_r+0x622>
 8018140:	b12f      	cbz	r7, 801814e <_dtoa_r+0x4b6>
 8018142:	42af      	cmp	r7, r5
 8018144:	d003      	beq.n	801814e <_dtoa_r+0x4b6>
 8018146:	4639      	mov	r1, r7
 8018148:	4648      	mov	r0, r9
 801814a:	f000 ff4b 	bl	8018fe4 <_Bfree>
 801814e:	4629      	mov	r1, r5
 8018150:	4648      	mov	r0, r9
 8018152:	f000 ff47 	bl	8018fe4 <_Bfree>
 8018156:	e0b0      	b.n	80182ba <_dtoa_r+0x622>
 8018158:	07e2      	lsls	r2, r4, #31
 801815a:	d505      	bpl.n	8018168 <_dtoa_r+0x4d0>
 801815c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8018160:	f7e8 fa5a 	bl	8000618 <__aeabi_dmul>
 8018164:	3601      	adds	r6, #1
 8018166:	2301      	movs	r3, #1
 8018168:	1064      	asrs	r4, r4, #1
 801816a:	3508      	adds	r5, #8
 801816c:	e762      	b.n	8018034 <_dtoa_r+0x39c>
 801816e:	2602      	movs	r6, #2
 8018170:	e765      	b.n	801803e <_dtoa_r+0x3a6>
 8018172:	9c03      	ldr	r4, [sp, #12]
 8018174:	46b8      	mov	r8, r7
 8018176:	e784      	b.n	8018082 <_dtoa_r+0x3ea>
 8018178:	4b27      	ldr	r3, [pc, #156]	@ (8018218 <_dtoa_r+0x580>)
 801817a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801817c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8018180:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8018184:	4454      	add	r4, sl
 8018186:	2900      	cmp	r1, #0
 8018188:	d054      	beq.n	8018234 <_dtoa_r+0x59c>
 801818a:	4929      	ldr	r1, [pc, #164]	@ (8018230 <_dtoa_r+0x598>)
 801818c:	2000      	movs	r0, #0
 801818e:	f7e8 fb6d 	bl	800086c <__aeabi_ddiv>
 8018192:	4633      	mov	r3, r6
 8018194:	462a      	mov	r2, r5
 8018196:	f7e8 f887 	bl	80002a8 <__aeabi_dsub>
 801819a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801819e:	4656      	mov	r6, sl
 80181a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80181a4:	f7e8 fce8 	bl	8000b78 <__aeabi_d2iz>
 80181a8:	4605      	mov	r5, r0
 80181aa:	f7e8 f9cb 	bl	8000544 <__aeabi_i2d>
 80181ae:	4602      	mov	r2, r0
 80181b0:	460b      	mov	r3, r1
 80181b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80181b6:	f7e8 f877 	bl	80002a8 <__aeabi_dsub>
 80181ba:	3530      	adds	r5, #48	@ 0x30
 80181bc:	4602      	mov	r2, r0
 80181be:	460b      	mov	r3, r1
 80181c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80181c4:	f806 5b01 	strb.w	r5, [r6], #1
 80181c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80181cc:	f7e8 fc96 	bl	8000afc <__aeabi_dcmplt>
 80181d0:	2800      	cmp	r0, #0
 80181d2:	d172      	bne.n	80182ba <_dtoa_r+0x622>
 80181d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80181d8:	4911      	ldr	r1, [pc, #68]	@ (8018220 <_dtoa_r+0x588>)
 80181da:	2000      	movs	r0, #0
 80181dc:	f7e8 f864 	bl	80002a8 <__aeabi_dsub>
 80181e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80181e4:	f7e8 fc8a 	bl	8000afc <__aeabi_dcmplt>
 80181e8:	2800      	cmp	r0, #0
 80181ea:	f040 80b4 	bne.w	8018356 <_dtoa_r+0x6be>
 80181ee:	42a6      	cmp	r6, r4
 80181f0:	f43f af70 	beq.w	80180d4 <_dtoa_r+0x43c>
 80181f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80181f8:	4b0a      	ldr	r3, [pc, #40]	@ (8018224 <_dtoa_r+0x58c>)
 80181fa:	2200      	movs	r2, #0
 80181fc:	f7e8 fa0c 	bl	8000618 <__aeabi_dmul>
 8018200:	4b08      	ldr	r3, [pc, #32]	@ (8018224 <_dtoa_r+0x58c>)
 8018202:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018206:	2200      	movs	r2, #0
 8018208:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801820c:	f7e8 fa04 	bl	8000618 <__aeabi_dmul>
 8018210:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018214:	e7c4      	b.n	80181a0 <_dtoa_r+0x508>
 8018216:	bf00      	nop
 8018218:	0801b4c8 	.word	0x0801b4c8
 801821c:	0801b4a0 	.word	0x0801b4a0
 8018220:	3ff00000 	.word	0x3ff00000
 8018224:	40240000 	.word	0x40240000
 8018228:	401c0000 	.word	0x401c0000
 801822c:	40140000 	.word	0x40140000
 8018230:	3fe00000 	.word	0x3fe00000
 8018234:	4631      	mov	r1, r6
 8018236:	4628      	mov	r0, r5
 8018238:	f7e8 f9ee 	bl	8000618 <__aeabi_dmul>
 801823c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018240:	9413      	str	r4, [sp, #76]	@ 0x4c
 8018242:	4656      	mov	r6, sl
 8018244:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018248:	f7e8 fc96 	bl	8000b78 <__aeabi_d2iz>
 801824c:	4605      	mov	r5, r0
 801824e:	f7e8 f979 	bl	8000544 <__aeabi_i2d>
 8018252:	4602      	mov	r2, r0
 8018254:	460b      	mov	r3, r1
 8018256:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801825a:	f7e8 f825 	bl	80002a8 <__aeabi_dsub>
 801825e:	3530      	adds	r5, #48	@ 0x30
 8018260:	f806 5b01 	strb.w	r5, [r6], #1
 8018264:	4602      	mov	r2, r0
 8018266:	460b      	mov	r3, r1
 8018268:	42a6      	cmp	r6, r4
 801826a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801826e:	f04f 0200 	mov.w	r2, #0
 8018272:	d124      	bne.n	80182be <_dtoa_r+0x626>
 8018274:	4baf      	ldr	r3, [pc, #700]	@ (8018534 <_dtoa_r+0x89c>)
 8018276:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801827a:	f7e8 f817 	bl	80002ac <__adddf3>
 801827e:	4602      	mov	r2, r0
 8018280:	460b      	mov	r3, r1
 8018282:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018286:	f7e8 fc57 	bl	8000b38 <__aeabi_dcmpgt>
 801828a:	2800      	cmp	r0, #0
 801828c:	d163      	bne.n	8018356 <_dtoa_r+0x6be>
 801828e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018292:	49a8      	ldr	r1, [pc, #672]	@ (8018534 <_dtoa_r+0x89c>)
 8018294:	2000      	movs	r0, #0
 8018296:	f7e8 f807 	bl	80002a8 <__aeabi_dsub>
 801829a:	4602      	mov	r2, r0
 801829c:	460b      	mov	r3, r1
 801829e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80182a2:	f7e8 fc2b 	bl	8000afc <__aeabi_dcmplt>
 80182a6:	2800      	cmp	r0, #0
 80182a8:	f43f af14 	beq.w	80180d4 <_dtoa_r+0x43c>
 80182ac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80182ae:	1e73      	subs	r3, r6, #1
 80182b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80182b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80182b6:	2b30      	cmp	r3, #48	@ 0x30
 80182b8:	d0f8      	beq.n	80182ac <_dtoa_r+0x614>
 80182ba:	4647      	mov	r7, r8
 80182bc:	e03b      	b.n	8018336 <_dtoa_r+0x69e>
 80182be:	4b9e      	ldr	r3, [pc, #632]	@ (8018538 <_dtoa_r+0x8a0>)
 80182c0:	f7e8 f9aa 	bl	8000618 <__aeabi_dmul>
 80182c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80182c8:	e7bc      	b.n	8018244 <_dtoa_r+0x5ac>
 80182ca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80182ce:	4656      	mov	r6, sl
 80182d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80182d4:	4620      	mov	r0, r4
 80182d6:	4629      	mov	r1, r5
 80182d8:	f7e8 fac8 	bl	800086c <__aeabi_ddiv>
 80182dc:	f7e8 fc4c 	bl	8000b78 <__aeabi_d2iz>
 80182e0:	4680      	mov	r8, r0
 80182e2:	f7e8 f92f 	bl	8000544 <__aeabi_i2d>
 80182e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80182ea:	f7e8 f995 	bl	8000618 <__aeabi_dmul>
 80182ee:	4602      	mov	r2, r0
 80182f0:	460b      	mov	r3, r1
 80182f2:	4620      	mov	r0, r4
 80182f4:	4629      	mov	r1, r5
 80182f6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80182fa:	f7e7 ffd5 	bl	80002a8 <__aeabi_dsub>
 80182fe:	f806 4b01 	strb.w	r4, [r6], #1
 8018302:	9d03      	ldr	r5, [sp, #12]
 8018304:	eba6 040a 	sub.w	r4, r6, sl
 8018308:	42a5      	cmp	r5, r4
 801830a:	4602      	mov	r2, r0
 801830c:	460b      	mov	r3, r1
 801830e:	d133      	bne.n	8018378 <_dtoa_r+0x6e0>
 8018310:	f7e7 ffcc 	bl	80002ac <__adddf3>
 8018314:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018318:	4604      	mov	r4, r0
 801831a:	460d      	mov	r5, r1
 801831c:	f7e8 fc0c 	bl	8000b38 <__aeabi_dcmpgt>
 8018320:	b9c0      	cbnz	r0, 8018354 <_dtoa_r+0x6bc>
 8018322:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018326:	4620      	mov	r0, r4
 8018328:	4629      	mov	r1, r5
 801832a:	f7e8 fbdd 	bl	8000ae8 <__aeabi_dcmpeq>
 801832e:	b110      	cbz	r0, 8018336 <_dtoa_r+0x69e>
 8018330:	f018 0f01 	tst.w	r8, #1
 8018334:	d10e      	bne.n	8018354 <_dtoa_r+0x6bc>
 8018336:	9902      	ldr	r1, [sp, #8]
 8018338:	4648      	mov	r0, r9
 801833a:	f000 fe53 	bl	8018fe4 <_Bfree>
 801833e:	2300      	movs	r3, #0
 8018340:	7033      	strb	r3, [r6, #0]
 8018342:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018344:	3701      	adds	r7, #1
 8018346:	601f      	str	r7, [r3, #0]
 8018348:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801834a:	2b00      	cmp	r3, #0
 801834c:	f000 824b 	beq.w	80187e6 <_dtoa_r+0xb4e>
 8018350:	601e      	str	r6, [r3, #0]
 8018352:	e248      	b.n	80187e6 <_dtoa_r+0xb4e>
 8018354:	46b8      	mov	r8, r7
 8018356:	4633      	mov	r3, r6
 8018358:	461e      	mov	r6, r3
 801835a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801835e:	2a39      	cmp	r2, #57	@ 0x39
 8018360:	d106      	bne.n	8018370 <_dtoa_r+0x6d8>
 8018362:	459a      	cmp	sl, r3
 8018364:	d1f8      	bne.n	8018358 <_dtoa_r+0x6c0>
 8018366:	2230      	movs	r2, #48	@ 0x30
 8018368:	f108 0801 	add.w	r8, r8, #1
 801836c:	f88a 2000 	strb.w	r2, [sl]
 8018370:	781a      	ldrb	r2, [r3, #0]
 8018372:	3201      	adds	r2, #1
 8018374:	701a      	strb	r2, [r3, #0]
 8018376:	e7a0      	b.n	80182ba <_dtoa_r+0x622>
 8018378:	4b6f      	ldr	r3, [pc, #444]	@ (8018538 <_dtoa_r+0x8a0>)
 801837a:	2200      	movs	r2, #0
 801837c:	f7e8 f94c 	bl	8000618 <__aeabi_dmul>
 8018380:	2200      	movs	r2, #0
 8018382:	2300      	movs	r3, #0
 8018384:	4604      	mov	r4, r0
 8018386:	460d      	mov	r5, r1
 8018388:	f7e8 fbae 	bl	8000ae8 <__aeabi_dcmpeq>
 801838c:	2800      	cmp	r0, #0
 801838e:	d09f      	beq.n	80182d0 <_dtoa_r+0x638>
 8018390:	e7d1      	b.n	8018336 <_dtoa_r+0x69e>
 8018392:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018394:	2a00      	cmp	r2, #0
 8018396:	f000 80ea 	beq.w	801856e <_dtoa_r+0x8d6>
 801839a:	9a07      	ldr	r2, [sp, #28]
 801839c:	2a01      	cmp	r2, #1
 801839e:	f300 80cd 	bgt.w	801853c <_dtoa_r+0x8a4>
 80183a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80183a4:	2a00      	cmp	r2, #0
 80183a6:	f000 80c1 	beq.w	801852c <_dtoa_r+0x894>
 80183aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80183ae:	9c08      	ldr	r4, [sp, #32]
 80183b0:	9e00      	ldr	r6, [sp, #0]
 80183b2:	9a00      	ldr	r2, [sp, #0]
 80183b4:	441a      	add	r2, r3
 80183b6:	9200      	str	r2, [sp, #0]
 80183b8:	9a06      	ldr	r2, [sp, #24]
 80183ba:	2101      	movs	r1, #1
 80183bc:	441a      	add	r2, r3
 80183be:	4648      	mov	r0, r9
 80183c0:	9206      	str	r2, [sp, #24]
 80183c2:	f000 ff0d 	bl	80191e0 <__i2b>
 80183c6:	4605      	mov	r5, r0
 80183c8:	b166      	cbz	r6, 80183e4 <_dtoa_r+0x74c>
 80183ca:	9b06      	ldr	r3, [sp, #24]
 80183cc:	2b00      	cmp	r3, #0
 80183ce:	dd09      	ble.n	80183e4 <_dtoa_r+0x74c>
 80183d0:	42b3      	cmp	r3, r6
 80183d2:	9a00      	ldr	r2, [sp, #0]
 80183d4:	bfa8      	it	ge
 80183d6:	4633      	movge	r3, r6
 80183d8:	1ad2      	subs	r2, r2, r3
 80183da:	9200      	str	r2, [sp, #0]
 80183dc:	9a06      	ldr	r2, [sp, #24]
 80183de:	1af6      	subs	r6, r6, r3
 80183e0:	1ad3      	subs	r3, r2, r3
 80183e2:	9306      	str	r3, [sp, #24]
 80183e4:	9b08      	ldr	r3, [sp, #32]
 80183e6:	b30b      	cbz	r3, 801842c <_dtoa_r+0x794>
 80183e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80183ea:	2b00      	cmp	r3, #0
 80183ec:	f000 80c6 	beq.w	801857c <_dtoa_r+0x8e4>
 80183f0:	2c00      	cmp	r4, #0
 80183f2:	f000 80c0 	beq.w	8018576 <_dtoa_r+0x8de>
 80183f6:	4629      	mov	r1, r5
 80183f8:	4622      	mov	r2, r4
 80183fa:	4648      	mov	r0, r9
 80183fc:	f000 ffa8 	bl	8019350 <__pow5mult>
 8018400:	9a02      	ldr	r2, [sp, #8]
 8018402:	4601      	mov	r1, r0
 8018404:	4605      	mov	r5, r0
 8018406:	4648      	mov	r0, r9
 8018408:	f000 ff00 	bl	801920c <__multiply>
 801840c:	9902      	ldr	r1, [sp, #8]
 801840e:	4680      	mov	r8, r0
 8018410:	4648      	mov	r0, r9
 8018412:	f000 fde7 	bl	8018fe4 <_Bfree>
 8018416:	9b08      	ldr	r3, [sp, #32]
 8018418:	1b1b      	subs	r3, r3, r4
 801841a:	9308      	str	r3, [sp, #32]
 801841c:	f000 80b1 	beq.w	8018582 <_dtoa_r+0x8ea>
 8018420:	9a08      	ldr	r2, [sp, #32]
 8018422:	4641      	mov	r1, r8
 8018424:	4648      	mov	r0, r9
 8018426:	f000 ff93 	bl	8019350 <__pow5mult>
 801842a:	9002      	str	r0, [sp, #8]
 801842c:	2101      	movs	r1, #1
 801842e:	4648      	mov	r0, r9
 8018430:	f000 fed6 	bl	80191e0 <__i2b>
 8018434:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018436:	4604      	mov	r4, r0
 8018438:	2b00      	cmp	r3, #0
 801843a:	f000 81d8 	beq.w	80187ee <_dtoa_r+0xb56>
 801843e:	461a      	mov	r2, r3
 8018440:	4601      	mov	r1, r0
 8018442:	4648      	mov	r0, r9
 8018444:	f000 ff84 	bl	8019350 <__pow5mult>
 8018448:	9b07      	ldr	r3, [sp, #28]
 801844a:	2b01      	cmp	r3, #1
 801844c:	4604      	mov	r4, r0
 801844e:	f300 809f 	bgt.w	8018590 <_dtoa_r+0x8f8>
 8018452:	9b04      	ldr	r3, [sp, #16]
 8018454:	2b00      	cmp	r3, #0
 8018456:	f040 8097 	bne.w	8018588 <_dtoa_r+0x8f0>
 801845a:	9b05      	ldr	r3, [sp, #20]
 801845c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018460:	2b00      	cmp	r3, #0
 8018462:	f040 8093 	bne.w	801858c <_dtoa_r+0x8f4>
 8018466:	9b05      	ldr	r3, [sp, #20]
 8018468:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801846c:	0d1b      	lsrs	r3, r3, #20
 801846e:	051b      	lsls	r3, r3, #20
 8018470:	b133      	cbz	r3, 8018480 <_dtoa_r+0x7e8>
 8018472:	9b00      	ldr	r3, [sp, #0]
 8018474:	3301      	adds	r3, #1
 8018476:	9300      	str	r3, [sp, #0]
 8018478:	9b06      	ldr	r3, [sp, #24]
 801847a:	3301      	adds	r3, #1
 801847c:	9306      	str	r3, [sp, #24]
 801847e:	2301      	movs	r3, #1
 8018480:	9308      	str	r3, [sp, #32]
 8018482:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018484:	2b00      	cmp	r3, #0
 8018486:	f000 81b8 	beq.w	80187fa <_dtoa_r+0xb62>
 801848a:	6923      	ldr	r3, [r4, #16]
 801848c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8018490:	6918      	ldr	r0, [r3, #16]
 8018492:	f000 fe59 	bl	8019148 <__hi0bits>
 8018496:	f1c0 0020 	rsb	r0, r0, #32
 801849a:	9b06      	ldr	r3, [sp, #24]
 801849c:	4418      	add	r0, r3
 801849e:	f010 001f 	ands.w	r0, r0, #31
 80184a2:	f000 8082 	beq.w	80185aa <_dtoa_r+0x912>
 80184a6:	f1c0 0320 	rsb	r3, r0, #32
 80184aa:	2b04      	cmp	r3, #4
 80184ac:	dd73      	ble.n	8018596 <_dtoa_r+0x8fe>
 80184ae:	9b00      	ldr	r3, [sp, #0]
 80184b0:	f1c0 001c 	rsb	r0, r0, #28
 80184b4:	4403      	add	r3, r0
 80184b6:	9300      	str	r3, [sp, #0]
 80184b8:	9b06      	ldr	r3, [sp, #24]
 80184ba:	4403      	add	r3, r0
 80184bc:	4406      	add	r6, r0
 80184be:	9306      	str	r3, [sp, #24]
 80184c0:	9b00      	ldr	r3, [sp, #0]
 80184c2:	2b00      	cmp	r3, #0
 80184c4:	dd05      	ble.n	80184d2 <_dtoa_r+0x83a>
 80184c6:	9902      	ldr	r1, [sp, #8]
 80184c8:	461a      	mov	r2, r3
 80184ca:	4648      	mov	r0, r9
 80184cc:	f000 ff9a 	bl	8019404 <__lshift>
 80184d0:	9002      	str	r0, [sp, #8]
 80184d2:	9b06      	ldr	r3, [sp, #24]
 80184d4:	2b00      	cmp	r3, #0
 80184d6:	dd05      	ble.n	80184e4 <_dtoa_r+0x84c>
 80184d8:	4621      	mov	r1, r4
 80184da:	461a      	mov	r2, r3
 80184dc:	4648      	mov	r0, r9
 80184de:	f000 ff91 	bl	8019404 <__lshift>
 80184e2:	4604      	mov	r4, r0
 80184e4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80184e6:	2b00      	cmp	r3, #0
 80184e8:	d061      	beq.n	80185ae <_dtoa_r+0x916>
 80184ea:	9802      	ldr	r0, [sp, #8]
 80184ec:	4621      	mov	r1, r4
 80184ee:	f000 fff5 	bl	80194dc <__mcmp>
 80184f2:	2800      	cmp	r0, #0
 80184f4:	da5b      	bge.n	80185ae <_dtoa_r+0x916>
 80184f6:	2300      	movs	r3, #0
 80184f8:	9902      	ldr	r1, [sp, #8]
 80184fa:	220a      	movs	r2, #10
 80184fc:	4648      	mov	r0, r9
 80184fe:	f000 fd93 	bl	8019028 <__multadd>
 8018502:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018504:	9002      	str	r0, [sp, #8]
 8018506:	f107 38ff 	add.w	r8, r7, #4294967295
 801850a:	2b00      	cmp	r3, #0
 801850c:	f000 8177 	beq.w	80187fe <_dtoa_r+0xb66>
 8018510:	4629      	mov	r1, r5
 8018512:	2300      	movs	r3, #0
 8018514:	220a      	movs	r2, #10
 8018516:	4648      	mov	r0, r9
 8018518:	f000 fd86 	bl	8019028 <__multadd>
 801851c:	f1bb 0f00 	cmp.w	fp, #0
 8018520:	4605      	mov	r5, r0
 8018522:	dc6f      	bgt.n	8018604 <_dtoa_r+0x96c>
 8018524:	9b07      	ldr	r3, [sp, #28]
 8018526:	2b02      	cmp	r3, #2
 8018528:	dc49      	bgt.n	80185be <_dtoa_r+0x926>
 801852a:	e06b      	b.n	8018604 <_dtoa_r+0x96c>
 801852c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801852e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8018532:	e73c      	b.n	80183ae <_dtoa_r+0x716>
 8018534:	3fe00000 	.word	0x3fe00000
 8018538:	40240000 	.word	0x40240000
 801853c:	9b03      	ldr	r3, [sp, #12]
 801853e:	1e5c      	subs	r4, r3, #1
 8018540:	9b08      	ldr	r3, [sp, #32]
 8018542:	42a3      	cmp	r3, r4
 8018544:	db09      	blt.n	801855a <_dtoa_r+0x8c2>
 8018546:	1b1c      	subs	r4, r3, r4
 8018548:	9b03      	ldr	r3, [sp, #12]
 801854a:	2b00      	cmp	r3, #0
 801854c:	f6bf af30 	bge.w	80183b0 <_dtoa_r+0x718>
 8018550:	9b00      	ldr	r3, [sp, #0]
 8018552:	9a03      	ldr	r2, [sp, #12]
 8018554:	1a9e      	subs	r6, r3, r2
 8018556:	2300      	movs	r3, #0
 8018558:	e72b      	b.n	80183b2 <_dtoa_r+0x71a>
 801855a:	9b08      	ldr	r3, [sp, #32]
 801855c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801855e:	9408      	str	r4, [sp, #32]
 8018560:	1ae3      	subs	r3, r4, r3
 8018562:	441a      	add	r2, r3
 8018564:	9e00      	ldr	r6, [sp, #0]
 8018566:	9b03      	ldr	r3, [sp, #12]
 8018568:	920d      	str	r2, [sp, #52]	@ 0x34
 801856a:	2400      	movs	r4, #0
 801856c:	e721      	b.n	80183b2 <_dtoa_r+0x71a>
 801856e:	9c08      	ldr	r4, [sp, #32]
 8018570:	9e00      	ldr	r6, [sp, #0]
 8018572:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8018574:	e728      	b.n	80183c8 <_dtoa_r+0x730>
 8018576:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801857a:	e751      	b.n	8018420 <_dtoa_r+0x788>
 801857c:	9a08      	ldr	r2, [sp, #32]
 801857e:	9902      	ldr	r1, [sp, #8]
 8018580:	e750      	b.n	8018424 <_dtoa_r+0x78c>
 8018582:	f8cd 8008 	str.w	r8, [sp, #8]
 8018586:	e751      	b.n	801842c <_dtoa_r+0x794>
 8018588:	2300      	movs	r3, #0
 801858a:	e779      	b.n	8018480 <_dtoa_r+0x7e8>
 801858c:	9b04      	ldr	r3, [sp, #16]
 801858e:	e777      	b.n	8018480 <_dtoa_r+0x7e8>
 8018590:	2300      	movs	r3, #0
 8018592:	9308      	str	r3, [sp, #32]
 8018594:	e779      	b.n	801848a <_dtoa_r+0x7f2>
 8018596:	d093      	beq.n	80184c0 <_dtoa_r+0x828>
 8018598:	9a00      	ldr	r2, [sp, #0]
 801859a:	331c      	adds	r3, #28
 801859c:	441a      	add	r2, r3
 801859e:	9200      	str	r2, [sp, #0]
 80185a0:	9a06      	ldr	r2, [sp, #24]
 80185a2:	441a      	add	r2, r3
 80185a4:	441e      	add	r6, r3
 80185a6:	9206      	str	r2, [sp, #24]
 80185a8:	e78a      	b.n	80184c0 <_dtoa_r+0x828>
 80185aa:	4603      	mov	r3, r0
 80185ac:	e7f4      	b.n	8018598 <_dtoa_r+0x900>
 80185ae:	9b03      	ldr	r3, [sp, #12]
 80185b0:	2b00      	cmp	r3, #0
 80185b2:	46b8      	mov	r8, r7
 80185b4:	dc20      	bgt.n	80185f8 <_dtoa_r+0x960>
 80185b6:	469b      	mov	fp, r3
 80185b8:	9b07      	ldr	r3, [sp, #28]
 80185ba:	2b02      	cmp	r3, #2
 80185bc:	dd1e      	ble.n	80185fc <_dtoa_r+0x964>
 80185be:	f1bb 0f00 	cmp.w	fp, #0
 80185c2:	f47f adb1 	bne.w	8018128 <_dtoa_r+0x490>
 80185c6:	4621      	mov	r1, r4
 80185c8:	465b      	mov	r3, fp
 80185ca:	2205      	movs	r2, #5
 80185cc:	4648      	mov	r0, r9
 80185ce:	f000 fd2b 	bl	8019028 <__multadd>
 80185d2:	4601      	mov	r1, r0
 80185d4:	4604      	mov	r4, r0
 80185d6:	9802      	ldr	r0, [sp, #8]
 80185d8:	f000 ff80 	bl	80194dc <__mcmp>
 80185dc:	2800      	cmp	r0, #0
 80185de:	f77f ada3 	ble.w	8018128 <_dtoa_r+0x490>
 80185e2:	4656      	mov	r6, sl
 80185e4:	2331      	movs	r3, #49	@ 0x31
 80185e6:	f806 3b01 	strb.w	r3, [r6], #1
 80185ea:	f108 0801 	add.w	r8, r8, #1
 80185ee:	e59f      	b.n	8018130 <_dtoa_r+0x498>
 80185f0:	9c03      	ldr	r4, [sp, #12]
 80185f2:	46b8      	mov	r8, r7
 80185f4:	4625      	mov	r5, r4
 80185f6:	e7f4      	b.n	80185e2 <_dtoa_r+0x94a>
 80185f8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80185fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80185fe:	2b00      	cmp	r3, #0
 8018600:	f000 8101 	beq.w	8018806 <_dtoa_r+0xb6e>
 8018604:	2e00      	cmp	r6, #0
 8018606:	dd05      	ble.n	8018614 <_dtoa_r+0x97c>
 8018608:	4629      	mov	r1, r5
 801860a:	4632      	mov	r2, r6
 801860c:	4648      	mov	r0, r9
 801860e:	f000 fef9 	bl	8019404 <__lshift>
 8018612:	4605      	mov	r5, r0
 8018614:	9b08      	ldr	r3, [sp, #32]
 8018616:	2b00      	cmp	r3, #0
 8018618:	d05c      	beq.n	80186d4 <_dtoa_r+0xa3c>
 801861a:	6869      	ldr	r1, [r5, #4]
 801861c:	4648      	mov	r0, r9
 801861e:	f000 fca1 	bl	8018f64 <_Balloc>
 8018622:	4606      	mov	r6, r0
 8018624:	b928      	cbnz	r0, 8018632 <_dtoa_r+0x99a>
 8018626:	4b82      	ldr	r3, [pc, #520]	@ (8018830 <_dtoa_r+0xb98>)
 8018628:	4602      	mov	r2, r0
 801862a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801862e:	f7ff bb4a 	b.w	8017cc6 <_dtoa_r+0x2e>
 8018632:	692a      	ldr	r2, [r5, #16]
 8018634:	3202      	adds	r2, #2
 8018636:	0092      	lsls	r2, r2, #2
 8018638:	f105 010c 	add.w	r1, r5, #12
 801863c:	300c      	adds	r0, #12
 801863e:	f7ff fa82 	bl	8017b46 <memcpy>
 8018642:	2201      	movs	r2, #1
 8018644:	4631      	mov	r1, r6
 8018646:	4648      	mov	r0, r9
 8018648:	f000 fedc 	bl	8019404 <__lshift>
 801864c:	f10a 0301 	add.w	r3, sl, #1
 8018650:	9300      	str	r3, [sp, #0]
 8018652:	eb0a 030b 	add.w	r3, sl, fp
 8018656:	9308      	str	r3, [sp, #32]
 8018658:	9b04      	ldr	r3, [sp, #16]
 801865a:	f003 0301 	and.w	r3, r3, #1
 801865e:	462f      	mov	r7, r5
 8018660:	9306      	str	r3, [sp, #24]
 8018662:	4605      	mov	r5, r0
 8018664:	9b00      	ldr	r3, [sp, #0]
 8018666:	9802      	ldr	r0, [sp, #8]
 8018668:	4621      	mov	r1, r4
 801866a:	f103 3bff 	add.w	fp, r3, #4294967295
 801866e:	f7ff fa89 	bl	8017b84 <quorem>
 8018672:	4603      	mov	r3, r0
 8018674:	3330      	adds	r3, #48	@ 0x30
 8018676:	9003      	str	r0, [sp, #12]
 8018678:	4639      	mov	r1, r7
 801867a:	9802      	ldr	r0, [sp, #8]
 801867c:	9309      	str	r3, [sp, #36]	@ 0x24
 801867e:	f000 ff2d 	bl	80194dc <__mcmp>
 8018682:	462a      	mov	r2, r5
 8018684:	9004      	str	r0, [sp, #16]
 8018686:	4621      	mov	r1, r4
 8018688:	4648      	mov	r0, r9
 801868a:	f000 ff43 	bl	8019514 <__mdiff>
 801868e:	68c2      	ldr	r2, [r0, #12]
 8018690:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018692:	4606      	mov	r6, r0
 8018694:	bb02      	cbnz	r2, 80186d8 <_dtoa_r+0xa40>
 8018696:	4601      	mov	r1, r0
 8018698:	9802      	ldr	r0, [sp, #8]
 801869a:	f000 ff1f 	bl	80194dc <__mcmp>
 801869e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80186a0:	4602      	mov	r2, r0
 80186a2:	4631      	mov	r1, r6
 80186a4:	4648      	mov	r0, r9
 80186a6:	920c      	str	r2, [sp, #48]	@ 0x30
 80186a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80186aa:	f000 fc9b 	bl	8018fe4 <_Bfree>
 80186ae:	9b07      	ldr	r3, [sp, #28]
 80186b0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80186b2:	9e00      	ldr	r6, [sp, #0]
 80186b4:	ea42 0103 	orr.w	r1, r2, r3
 80186b8:	9b06      	ldr	r3, [sp, #24]
 80186ba:	4319      	orrs	r1, r3
 80186bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80186be:	d10d      	bne.n	80186dc <_dtoa_r+0xa44>
 80186c0:	2b39      	cmp	r3, #57	@ 0x39
 80186c2:	d027      	beq.n	8018714 <_dtoa_r+0xa7c>
 80186c4:	9a04      	ldr	r2, [sp, #16]
 80186c6:	2a00      	cmp	r2, #0
 80186c8:	dd01      	ble.n	80186ce <_dtoa_r+0xa36>
 80186ca:	9b03      	ldr	r3, [sp, #12]
 80186cc:	3331      	adds	r3, #49	@ 0x31
 80186ce:	f88b 3000 	strb.w	r3, [fp]
 80186d2:	e52e      	b.n	8018132 <_dtoa_r+0x49a>
 80186d4:	4628      	mov	r0, r5
 80186d6:	e7b9      	b.n	801864c <_dtoa_r+0x9b4>
 80186d8:	2201      	movs	r2, #1
 80186da:	e7e2      	b.n	80186a2 <_dtoa_r+0xa0a>
 80186dc:	9904      	ldr	r1, [sp, #16]
 80186de:	2900      	cmp	r1, #0
 80186e0:	db04      	blt.n	80186ec <_dtoa_r+0xa54>
 80186e2:	9807      	ldr	r0, [sp, #28]
 80186e4:	4301      	orrs	r1, r0
 80186e6:	9806      	ldr	r0, [sp, #24]
 80186e8:	4301      	orrs	r1, r0
 80186ea:	d120      	bne.n	801872e <_dtoa_r+0xa96>
 80186ec:	2a00      	cmp	r2, #0
 80186ee:	ddee      	ble.n	80186ce <_dtoa_r+0xa36>
 80186f0:	9902      	ldr	r1, [sp, #8]
 80186f2:	9300      	str	r3, [sp, #0]
 80186f4:	2201      	movs	r2, #1
 80186f6:	4648      	mov	r0, r9
 80186f8:	f000 fe84 	bl	8019404 <__lshift>
 80186fc:	4621      	mov	r1, r4
 80186fe:	9002      	str	r0, [sp, #8]
 8018700:	f000 feec 	bl	80194dc <__mcmp>
 8018704:	2800      	cmp	r0, #0
 8018706:	9b00      	ldr	r3, [sp, #0]
 8018708:	dc02      	bgt.n	8018710 <_dtoa_r+0xa78>
 801870a:	d1e0      	bne.n	80186ce <_dtoa_r+0xa36>
 801870c:	07da      	lsls	r2, r3, #31
 801870e:	d5de      	bpl.n	80186ce <_dtoa_r+0xa36>
 8018710:	2b39      	cmp	r3, #57	@ 0x39
 8018712:	d1da      	bne.n	80186ca <_dtoa_r+0xa32>
 8018714:	2339      	movs	r3, #57	@ 0x39
 8018716:	f88b 3000 	strb.w	r3, [fp]
 801871a:	4633      	mov	r3, r6
 801871c:	461e      	mov	r6, r3
 801871e:	3b01      	subs	r3, #1
 8018720:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8018724:	2a39      	cmp	r2, #57	@ 0x39
 8018726:	d04e      	beq.n	80187c6 <_dtoa_r+0xb2e>
 8018728:	3201      	adds	r2, #1
 801872a:	701a      	strb	r2, [r3, #0]
 801872c:	e501      	b.n	8018132 <_dtoa_r+0x49a>
 801872e:	2a00      	cmp	r2, #0
 8018730:	dd03      	ble.n	801873a <_dtoa_r+0xaa2>
 8018732:	2b39      	cmp	r3, #57	@ 0x39
 8018734:	d0ee      	beq.n	8018714 <_dtoa_r+0xa7c>
 8018736:	3301      	adds	r3, #1
 8018738:	e7c9      	b.n	80186ce <_dtoa_r+0xa36>
 801873a:	9a00      	ldr	r2, [sp, #0]
 801873c:	9908      	ldr	r1, [sp, #32]
 801873e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8018742:	428a      	cmp	r2, r1
 8018744:	d028      	beq.n	8018798 <_dtoa_r+0xb00>
 8018746:	9902      	ldr	r1, [sp, #8]
 8018748:	2300      	movs	r3, #0
 801874a:	220a      	movs	r2, #10
 801874c:	4648      	mov	r0, r9
 801874e:	f000 fc6b 	bl	8019028 <__multadd>
 8018752:	42af      	cmp	r7, r5
 8018754:	9002      	str	r0, [sp, #8]
 8018756:	f04f 0300 	mov.w	r3, #0
 801875a:	f04f 020a 	mov.w	r2, #10
 801875e:	4639      	mov	r1, r7
 8018760:	4648      	mov	r0, r9
 8018762:	d107      	bne.n	8018774 <_dtoa_r+0xadc>
 8018764:	f000 fc60 	bl	8019028 <__multadd>
 8018768:	4607      	mov	r7, r0
 801876a:	4605      	mov	r5, r0
 801876c:	9b00      	ldr	r3, [sp, #0]
 801876e:	3301      	adds	r3, #1
 8018770:	9300      	str	r3, [sp, #0]
 8018772:	e777      	b.n	8018664 <_dtoa_r+0x9cc>
 8018774:	f000 fc58 	bl	8019028 <__multadd>
 8018778:	4629      	mov	r1, r5
 801877a:	4607      	mov	r7, r0
 801877c:	2300      	movs	r3, #0
 801877e:	220a      	movs	r2, #10
 8018780:	4648      	mov	r0, r9
 8018782:	f000 fc51 	bl	8019028 <__multadd>
 8018786:	4605      	mov	r5, r0
 8018788:	e7f0      	b.n	801876c <_dtoa_r+0xad4>
 801878a:	f1bb 0f00 	cmp.w	fp, #0
 801878e:	bfcc      	ite	gt
 8018790:	465e      	movgt	r6, fp
 8018792:	2601      	movle	r6, #1
 8018794:	4456      	add	r6, sl
 8018796:	2700      	movs	r7, #0
 8018798:	9902      	ldr	r1, [sp, #8]
 801879a:	9300      	str	r3, [sp, #0]
 801879c:	2201      	movs	r2, #1
 801879e:	4648      	mov	r0, r9
 80187a0:	f000 fe30 	bl	8019404 <__lshift>
 80187a4:	4621      	mov	r1, r4
 80187a6:	9002      	str	r0, [sp, #8]
 80187a8:	f000 fe98 	bl	80194dc <__mcmp>
 80187ac:	2800      	cmp	r0, #0
 80187ae:	dcb4      	bgt.n	801871a <_dtoa_r+0xa82>
 80187b0:	d102      	bne.n	80187b8 <_dtoa_r+0xb20>
 80187b2:	9b00      	ldr	r3, [sp, #0]
 80187b4:	07db      	lsls	r3, r3, #31
 80187b6:	d4b0      	bmi.n	801871a <_dtoa_r+0xa82>
 80187b8:	4633      	mov	r3, r6
 80187ba:	461e      	mov	r6, r3
 80187bc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80187c0:	2a30      	cmp	r2, #48	@ 0x30
 80187c2:	d0fa      	beq.n	80187ba <_dtoa_r+0xb22>
 80187c4:	e4b5      	b.n	8018132 <_dtoa_r+0x49a>
 80187c6:	459a      	cmp	sl, r3
 80187c8:	d1a8      	bne.n	801871c <_dtoa_r+0xa84>
 80187ca:	2331      	movs	r3, #49	@ 0x31
 80187cc:	f108 0801 	add.w	r8, r8, #1
 80187d0:	f88a 3000 	strb.w	r3, [sl]
 80187d4:	e4ad      	b.n	8018132 <_dtoa_r+0x49a>
 80187d6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80187d8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8018834 <_dtoa_r+0xb9c>
 80187dc:	b11b      	cbz	r3, 80187e6 <_dtoa_r+0xb4e>
 80187de:	f10a 0308 	add.w	r3, sl, #8
 80187e2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80187e4:	6013      	str	r3, [r2, #0]
 80187e6:	4650      	mov	r0, sl
 80187e8:	b017      	add	sp, #92	@ 0x5c
 80187ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80187ee:	9b07      	ldr	r3, [sp, #28]
 80187f0:	2b01      	cmp	r3, #1
 80187f2:	f77f ae2e 	ble.w	8018452 <_dtoa_r+0x7ba>
 80187f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80187f8:	9308      	str	r3, [sp, #32]
 80187fa:	2001      	movs	r0, #1
 80187fc:	e64d      	b.n	801849a <_dtoa_r+0x802>
 80187fe:	f1bb 0f00 	cmp.w	fp, #0
 8018802:	f77f aed9 	ble.w	80185b8 <_dtoa_r+0x920>
 8018806:	4656      	mov	r6, sl
 8018808:	9802      	ldr	r0, [sp, #8]
 801880a:	4621      	mov	r1, r4
 801880c:	f7ff f9ba 	bl	8017b84 <quorem>
 8018810:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8018814:	f806 3b01 	strb.w	r3, [r6], #1
 8018818:	eba6 020a 	sub.w	r2, r6, sl
 801881c:	4593      	cmp	fp, r2
 801881e:	ddb4      	ble.n	801878a <_dtoa_r+0xaf2>
 8018820:	9902      	ldr	r1, [sp, #8]
 8018822:	2300      	movs	r3, #0
 8018824:	220a      	movs	r2, #10
 8018826:	4648      	mov	r0, r9
 8018828:	f000 fbfe 	bl	8019028 <__multadd>
 801882c:	9002      	str	r0, [sp, #8]
 801882e:	e7eb      	b.n	8018808 <_dtoa_r+0xb70>
 8018830:	0801b226 	.word	0x0801b226
 8018834:	0801b1aa 	.word	0x0801b1aa

08018838 <_free_r>:
 8018838:	b538      	push	{r3, r4, r5, lr}
 801883a:	4605      	mov	r5, r0
 801883c:	2900      	cmp	r1, #0
 801883e:	d041      	beq.n	80188c4 <_free_r+0x8c>
 8018840:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018844:	1f0c      	subs	r4, r1, #4
 8018846:	2b00      	cmp	r3, #0
 8018848:	bfb8      	it	lt
 801884a:	18e4      	addlt	r4, r4, r3
 801884c:	f7fd fc28 	bl	80160a0 <__malloc_lock>
 8018850:	4a1d      	ldr	r2, [pc, #116]	@ (80188c8 <_free_r+0x90>)
 8018852:	6813      	ldr	r3, [r2, #0]
 8018854:	b933      	cbnz	r3, 8018864 <_free_r+0x2c>
 8018856:	6063      	str	r3, [r4, #4]
 8018858:	6014      	str	r4, [r2, #0]
 801885a:	4628      	mov	r0, r5
 801885c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018860:	f7fd bc24 	b.w	80160ac <__malloc_unlock>
 8018864:	42a3      	cmp	r3, r4
 8018866:	d908      	bls.n	801887a <_free_r+0x42>
 8018868:	6820      	ldr	r0, [r4, #0]
 801886a:	1821      	adds	r1, r4, r0
 801886c:	428b      	cmp	r3, r1
 801886e:	bf01      	itttt	eq
 8018870:	6819      	ldreq	r1, [r3, #0]
 8018872:	685b      	ldreq	r3, [r3, #4]
 8018874:	1809      	addeq	r1, r1, r0
 8018876:	6021      	streq	r1, [r4, #0]
 8018878:	e7ed      	b.n	8018856 <_free_r+0x1e>
 801887a:	461a      	mov	r2, r3
 801887c:	685b      	ldr	r3, [r3, #4]
 801887e:	b10b      	cbz	r3, 8018884 <_free_r+0x4c>
 8018880:	42a3      	cmp	r3, r4
 8018882:	d9fa      	bls.n	801887a <_free_r+0x42>
 8018884:	6811      	ldr	r1, [r2, #0]
 8018886:	1850      	adds	r0, r2, r1
 8018888:	42a0      	cmp	r0, r4
 801888a:	d10b      	bne.n	80188a4 <_free_r+0x6c>
 801888c:	6820      	ldr	r0, [r4, #0]
 801888e:	4401      	add	r1, r0
 8018890:	1850      	adds	r0, r2, r1
 8018892:	4283      	cmp	r3, r0
 8018894:	6011      	str	r1, [r2, #0]
 8018896:	d1e0      	bne.n	801885a <_free_r+0x22>
 8018898:	6818      	ldr	r0, [r3, #0]
 801889a:	685b      	ldr	r3, [r3, #4]
 801889c:	6053      	str	r3, [r2, #4]
 801889e:	4408      	add	r0, r1
 80188a0:	6010      	str	r0, [r2, #0]
 80188a2:	e7da      	b.n	801885a <_free_r+0x22>
 80188a4:	d902      	bls.n	80188ac <_free_r+0x74>
 80188a6:	230c      	movs	r3, #12
 80188a8:	602b      	str	r3, [r5, #0]
 80188aa:	e7d6      	b.n	801885a <_free_r+0x22>
 80188ac:	6820      	ldr	r0, [r4, #0]
 80188ae:	1821      	adds	r1, r4, r0
 80188b0:	428b      	cmp	r3, r1
 80188b2:	bf04      	itt	eq
 80188b4:	6819      	ldreq	r1, [r3, #0]
 80188b6:	685b      	ldreq	r3, [r3, #4]
 80188b8:	6063      	str	r3, [r4, #4]
 80188ba:	bf04      	itt	eq
 80188bc:	1809      	addeq	r1, r1, r0
 80188be:	6021      	streq	r1, [r4, #0]
 80188c0:	6054      	str	r4, [r2, #4]
 80188c2:	e7ca      	b.n	801885a <_free_r+0x22>
 80188c4:	bd38      	pop	{r3, r4, r5, pc}
 80188c6:	bf00      	nop
 80188c8:	20007f98 	.word	0x20007f98

080188cc <rshift>:
 80188cc:	6903      	ldr	r3, [r0, #16]
 80188ce:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80188d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80188d6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80188da:	f100 0414 	add.w	r4, r0, #20
 80188de:	dd45      	ble.n	801896c <rshift+0xa0>
 80188e0:	f011 011f 	ands.w	r1, r1, #31
 80188e4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80188e8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80188ec:	d10c      	bne.n	8018908 <rshift+0x3c>
 80188ee:	f100 0710 	add.w	r7, r0, #16
 80188f2:	4629      	mov	r1, r5
 80188f4:	42b1      	cmp	r1, r6
 80188f6:	d334      	bcc.n	8018962 <rshift+0x96>
 80188f8:	1a9b      	subs	r3, r3, r2
 80188fa:	009b      	lsls	r3, r3, #2
 80188fc:	1eea      	subs	r2, r5, #3
 80188fe:	4296      	cmp	r6, r2
 8018900:	bf38      	it	cc
 8018902:	2300      	movcc	r3, #0
 8018904:	4423      	add	r3, r4
 8018906:	e015      	b.n	8018934 <rshift+0x68>
 8018908:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801890c:	f1c1 0820 	rsb	r8, r1, #32
 8018910:	40cf      	lsrs	r7, r1
 8018912:	f105 0e04 	add.w	lr, r5, #4
 8018916:	46a1      	mov	r9, r4
 8018918:	4576      	cmp	r6, lr
 801891a:	46f4      	mov	ip, lr
 801891c:	d815      	bhi.n	801894a <rshift+0x7e>
 801891e:	1a9a      	subs	r2, r3, r2
 8018920:	0092      	lsls	r2, r2, #2
 8018922:	3a04      	subs	r2, #4
 8018924:	3501      	adds	r5, #1
 8018926:	42ae      	cmp	r6, r5
 8018928:	bf38      	it	cc
 801892a:	2200      	movcc	r2, #0
 801892c:	18a3      	adds	r3, r4, r2
 801892e:	50a7      	str	r7, [r4, r2]
 8018930:	b107      	cbz	r7, 8018934 <rshift+0x68>
 8018932:	3304      	adds	r3, #4
 8018934:	1b1a      	subs	r2, r3, r4
 8018936:	42a3      	cmp	r3, r4
 8018938:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801893c:	bf08      	it	eq
 801893e:	2300      	moveq	r3, #0
 8018940:	6102      	str	r2, [r0, #16]
 8018942:	bf08      	it	eq
 8018944:	6143      	streq	r3, [r0, #20]
 8018946:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801894a:	f8dc c000 	ldr.w	ip, [ip]
 801894e:	fa0c fc08 	lsl.w	ip, ip, r8
 8018952:	ea4c 0707 	orr.w	r7, ip, r7
 8018956:	f849 7b04 	str.w	r7, [r9], #4
 801895a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801895e:	40cf      	lsrs	r7, r1
 8018960:	e7da      	b.n	8018918 <rshift+0x4c>
 8018962:	f851 cb04 	ldr.w	ip, [r1], #4
 8018966:	f847 cf04 	str.w	ip, [r7, #4]!
 801896a:	e7c3      	b.n	80188f4 <rshift+0x28>
 801896c:	4623      	mov	r3, r4
 801896e:	e7e1      	b.n	8018934 <rshift+0x68>

08018970 <__hexdig_fun>:
 8018970:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8018974:	2b09      	cmp	r3, #9
 8018976:	d802      	bhi.n	801897e <__hexdig_fun+0xe>
 8018978:	3820      	subs	r0, #32
 801897a:	b2c0      	uxtb	r0, r0
 801897c:	4770      	bx	lr
 801897e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8018982:	2b05      	cmp	r3, #5
 8018984:	d801      	bhi.n	801898a <__hexdig_fun+0x1a>
 8018986:	3847      	subs	r0, #71	@ 0x47
 8018988:	e7f7      	b.n	801897a <__hexdig_fun+0xa>
 801898a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801898e:	2b05      	cmp	r3, #5
 8018990:	d801      	bhi.n	8018996 <__hexdig_fun+0x26>
 8018992:	3827      	subs	r0, #39	@ 0x27
 8018994:	e7f1      	b.n	801897a <__hexdig_fun+0xa>
 8018996:	2000      	movs	r0, #0
 8018998:	4770      	bx	lr
	...

0801899c <__gethex>:
 801899c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80189a0:	b085      	sub	sp, #20
 80189a2:	468a      	mov	sl, r1
 80189a4:	9302      	str	r3, [sp, #8]
 80189a6:	680b      	ldr	r3, [r1, #0]
 80189a8:	9001      	str	r0, [sp, #4]
 80189aa:	4690      	mov	r8, r2
 80189ac:	1c9c      	adds	r4, r3, #2
 80189ae:	46a1      	mov	r9, r4
 80189b0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80189b4:	2830      	cmp	r0, #48	@ 0x30
 80189b6:	d0fa      	beq.n	80189ae <__gethex+0x12>
 80189b8:	eba9 0303 	sub.w	r3, r9, r3
 80189bc:	f1a3 0b02 	sub.w	fp, r3, #2
 80189c0:	f7ff ffd6 	bl	8018970 <__hexdig_fun>
 80189c4:	4605      	mov	r5, r0
 80189c6:	2800      	cmp	r0, #0
 80189c8:	d168      	bne.n	8018a9c <__gethex+0x100>
 80189ca:	49a0      	ldr	r1, [pc, #640]	@ (8018c4c <__gethex+0x2b0>)
 80189cc:	2201      	movs	r2, #1
 80189ce:	4648      	mov	r0, r9
 80189d0:	f7ff f80d 	bl	80179ee <strncmp>
 80189d4:	4607      	mov	r7, r0
 80189d6:	2800      	cmp	r0, #0
 80189d8:	d167      	bne.n	8018aaa <__gethex+0x10e>
 80189da:	f899 0001 	ldrb.w	r0, [r9, #1]
 80189de:	4626      	mov	r6, r4
 80189e0:	f7ff ffc6 	bl	8018970 <__hexdig_fun>
 80189e4:	2800      	cmp	r0, #0
 80189e6:	d062      	beq.n	8018aae <__gethex+0x112>
 80189e8:	4623      	mov	r3, r4
 80189ea:	7818      	ldrb	r0, [r3, #0]
 80189ec:	2830      	cmp	r0, #48	@ 0x30
 80189ee:	4699      	mov	r9, r3
 80189f0:	f103 0301 	add.w	r3, r3, #1
 80189f4:	d0f9      	beq.n	80189ea <__gethex+0x4e>
 80189f6:	f7ff ffbb 	bl	8018970 <__hexdig_fun>
 80189fa:	fab0 f580 	clz	r5, r0
 80189fe:	096d      	lsrs	r5, r5, #5
 8018a00:	f04f 0b01 	mov.w	fp, #1
 8018a04:	464a      	mov	r2, r9
 8018a06:	4616      	mov	r6, r2
 8018a08:	3201      	adds	r2, #1
 8018a0a:	7830      	ldrb	r0, [r6, #0]
 8018a0c:	f7ff ffb0 	bl	8018970 <__hexdig_fun>
 8018a10:	2800      	cmp	r0, #0
 8018a12:	d1f8      	bne.n	8018a06 <__gethex+0x6a>
 8018a14:	498d      	ldr	r1, [pc, #564]	@ (8018c4c <__gethex+0x2b0>)
 8018a16:	2201      	movs	r2, #1
 8018a18:	4630      	mov	r0, r6
 8018a1a:	f7fe ffe8 	bl	80179ee <strncmp>
 8018a1e:	2800      	cmp	r0, #0
 8018a20:	d13f      	bne.n	8018aa2 <__gethex+0x106>
 8018a22:	b944      	cbnz	r4, 8018a36 <__gethex+0x9a>
 8018a24:	1c74      	adds	r4, r6, #1
 8018a26:	4622      	mov	r2, r4
 8018a28:	4616      	mov	r6, r2
 8018a2a:	3201      	adds	r2, #1
 8018a2c:	7830      	ldrb	r0, [r6, #0]
 8018a2e:	f7ff ff9f 	bl	8018970 <__hexdig_fun>
 8018a32:	2800      	cmp	r0, #0
 8018a34:	d1f8      	bne.n	8018a28 <__gethex+0x8c>
 8018a36:	1ba4      	subs	r4, r4, r6
 8018a38:	00a7      	lsls	r7, r4, #2
 8018a3a:	7833      	ldrb	r3, [r6, #0]
 8018a3c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8018a40:	2b50      	cmp	r3, #80	@ 0x50
 8018a42:	d13e      	bne.n	8018ac2 <__gethex+0x126>
 8018a44:	7873      	ldrb	r3, [r6, #1]
 8018a46:	2b2b      	cmp	r3, #43	@ 0x2b
 8018a48:	d033      	beq.n	8018ab2 <__gethex+0x116>
 8018a4a:	2b2d      	cmp	r3, #45	@ 0x2d
 8018a4c:	d034      	beq.n	8018ab8 <__gethex+0x11c>
 8018a4e:	1c71      	adds	r1, r6, #1
 8018a50:	2400      	movs	r4, #0
 8018a52:	7808      	ldrb	r0, [r1, #0]
 8018a54:	f7ff ff8c 	bl	8018970 <__hexdig_fun>
 8018a58:	1e43      	subs	r3, r0, #1
 8018a5a:	b2db      	uxtb	r3, r3
 8018a5c:	2b18      	cmp	r3, #24
 8018a5e:	d830      	bhi.n	8018ac2 <__gethex+0x126>
 8018a60:	f1a0 0210 	sub.w	r2, r0, #16
 8018a64:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8018a68:	f7ff ff82 	bl	8018970 <__hexdig_fun>
 8018a6c:	f100 3cff 	add.w	ip, r0, #4294967295
 8018a70:	fa5f fc8c 	uxtb.w	ip, ip
 8018a74:	f1bc 0f18 	cmp.w	ip, #24
 8018a78:	f04f 030a 	mov.w	r3, #10
 8018a7c:	d91e      	bls.n	8018abc <__gethex+0x120>
 8018a7e:	b104      	cbz	r4, 8018a82 <__gethex+0xe6>
 8018a80:	4252      	negs	r2, r2
 8018a82:	4417      	add	r7, r2
 8018a84:	f8ca 1000 	str.w	r1, [sl]
 8018a88:	b1ed      	cbz	r5, 8018ac6 <__gethex+0x12a>
 8018a8a:	f1bb 0f00 	cmp.w	fp, #0
 8018a8e:	bf0c      	ite	eq
 8018a90:	2506      	moveq	r5, #6
 8018a92:	2500      	movne	r5, #0
 8018a94:	4628      	mov	r0, r5
 8018a96:	b005      	add	sp, #20
 8018a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018a9c:	2500      	movs	r5, #0
 8018a9e:	462c      	mov	r4, r5
 8018aa0:	e7b0      	b.n	8018a04 <__gethex+0x68>
 8018aa2:	2c00      	cmp	r4, #0
 8018aa4:	d1c7      	bne.n	8018a36 <__gethex+0x9a>
 8018aa6:	4627      	mov	r7, r4
 8018aa8:	e7c7      	b.n	8018a3a <__gethex+0x9e>
 8018aaa:	464e      	mov	r6, r9
 8018aac:	462f      	mov	r7, r5
 8018aae:	2501      	movs	r5, #1
 8018ab0:	e7c3      	b.n	8018a3a <__gethex+0x9e>
 8018ab2:	2400      	movs	r4, #0
 8018ab4:	1cb1      	adds	r1, r6, #2
 8018ab6:	e7cc      	b.n	8018a52 <__gethex+0xb6>
 8018ab8:	2401      	movs	r4, #1
 8018aba:	e7fb      	b.n	8018ab4 <__gethex+0x118>
 8018abc:	fb03 0002 	mla	r0, r3, r2, r0
 8018ac0:	e7ce      	b.n	8018a60 <__gethex+0xc4>
 8018ac2:	4631      	mov	r1, r6
 8018ac4:	e7de      	b.n	8018a84 <__gethex+0xe8>
 8018ac6:	eba6 0309 	sub.w	r3, r6, r9
 8018aca:	3b01      	subs	r3, #1
 8018acc:	4629      	mov	r1, r5
 8018ace:	2b07      	cmp	r3, #7
 8018ad0:	dc0a      	bgt.n	8018ae8 <__gethex+0x14c>
 8018ad2:	9801      	ldr	r0, [sp, #4]
 8018ad4:	f000 fa46 	bl	8018f64 <_Balloc>
 8018ad8:	4604      	mov	r4, r0
 8018ada:	b940      	cbnz	r0, 8018aee <__gethex+0x152>
 8018adc:	4b5c      	ldr	r3, [pc, #368]	@ (8018c50 <__gethex+0x2b4>)
 8018ade:	4602      	mov	r2, r0
 8018ae0:	21e4      	movs	r1, #228	@ 0xe4
 8018ae2:	485c      	ldr	r0, [pc, #368]	@ (8018c54 <__gethex+0x2b8>)
 8018ae4:	f001 f912 	bl	8019d0c <__assert_func>
 8018ae8:	3101      	adds	r1, #1
 8018aea:	105b      	asrs	r3, r3, #1
 8018aec:	e7ef      	b.n	8018ace <__gethex+0x132>
 8018aee:	f100 0a14 	add.w	sl, r0, #20
 8018af2:	2300      	movs	r3, #0
 8018af4:	4655      	mov	r5, sl
 8018af6:	469b      	mov	fp, r3
 8018af8:	45b1      	cmp	r9, r6
 8018afa:	d337      	bcc.n	8018b6c <__gethex+0x1d0>
 8018afc:	f845 bb04 	str.w	fp, [r5], #4
 8018b00:	eba5 050a 	sub.w	r5, r5, sl
 8018b04:	10ad      	asrs	r5, r5, #2
 8018b06:	6125      	str	r5, [r4, #16]
 8018b08:	4658      	mov	r0, fp
 8018b0a:	f000 fb1d 	bl	8019148 <__hi0bits>
 8018b0e:	016d      	lsls	r5, r5, #5
 8018b10:	f8d8 6000 	ldr.w	r6, [r8]
 8018b14:	1a2d      	subs	r5, r5, r0
 8018b16:	42b5      	cmp	r5, r6
 8018b18:	dd54      	ble.n	8018bc4 <__gethex+0x228>
 8018b1a:	1bad      	subs	r5, r5, r6
 8018b1c:	4629      	mov	r1, r5
 8018b1e:	4620      	mov	r0, r4
 8018b20:	f000 fea9 	bl	8019876 <__any_on>
 8018b24:	4681      	mov	r9, r0
 8018b26:	b178      	cbz	r0, 8018b48 <__gethex+0x1ac>
 8018b28:	1e6b      	subs	r3, r5, #1
 8018b2a:	1159      	asrs	r1, r3, #5
 8018b2c:	f003 021f 	and.w	r2, r3, #31
 8018b30:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8018b34:	f04f 0901 	mov.w	r9, #1
 8018b38:	fa09 f202 	lsl.w	r2, r9, r2
 8018b3c:	420a      	tst	r2, r1
 8018b3e:	d003      	beq.n	8018b48 <__gethex+0x1ac>
 8018b40:	454b      	cmp	r3, r9
 8018b42:	dc36      	bgt.n	8018bb2 <__gethex+0x216>
 8018b44:	f04f 0902 	mov.w	r9, #2
 8018b48:	4629      	mov	r1, r5
 8018b4a:	4620      	mov	r0, r4
 8018b4c:	f7ff febe 	bl	80188cc <rshift>
 8018b50:	442f      	add	r7, r5
 8018b52:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018b56:	42bb      	cmp	r3, r7
 8018b58:	da42      	bge.n	8018be0 <__gethex+0x244>
 8018b5a:	9801      	ldr	r0, [sp, #4]
 8018b5c:	4621      	mov	r1, r4
 8018b5e:	f000 fa41 	bl	8018fe4 <_Bfree>
 8018b62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8018b64:	2300      	movs	r3, #0
 8018b66:	6013      	str	r3, [r2, #0]
 8018b68:	25a3      	movs	r5, #163	@ 0xa3
 8018b6a:	e793      	b.n	8018a94 <__gethex+0xf8>
 8018b6c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8018b70:	2a2e      	cmp	r2, #46	@ 0x2e
 8018b72:	d012      	beq.n	8018b9a <__gethex+0x1fe>
 8018b74:	2b20      	cmp	r3, #32
 8018b76:	d104      	bne.n	8018b82 <__gethex+0x1e6>
 8018b78:	f845 bb04 	str.w	fp, [r5], #4
 8018b7c:	f04f 0b00 	mov.w	fp, #0
 8018b80:	465b      	mov	r3, fp
 8018b82:	7830      	ldrb	r0, [r6, #0]
 8018b84:	9303      	str	r3, [sp, #12]
 8018b86:	f7ff fef3 	bl	8018970 <__hexdig_fun>
 8018b8a:	9b03      	ldr	r3, [sp, #12]
 8018b8c:	f000 000f 	and.w	r0, r0, #15
 8018b90:	4098      	lsls	r0, r3
 8018b92:	ea4b 0b00 	orr.w	fp, fp, r0
 8018b96:	3304      	adds	r3, #4
 8018b98:	e7ae      	b.n	8018af8 <__gethex+0x15c>
 8018b9a:	45b1      	cmp	r9, r6
 8018b9c:	d8ea      	bhi.n	8018b74 <__gethex+0x1d8>
 8018b9e:	492b      	ldr	r1, [pc, #172]	@ (8018c4c <__gethex+0x2b0>)
 8018ba0:	9303      	str	r3, [sp, #12]
 8018ba2:	2201      	movs	r2, #1
 8018ba4:	4630      	mov	r0, r6
 8018ba6:	f7fe ff22 	bl	80179ee <strncmp>
 8018baa:	9b03      	ldr	r3, [sp, #12]
 8018bac:	2800      	cmp	r0, #0
 8018bae:	d1e1      	bne.n	8018b74 <__gethex+0x1d8>
 8018bb0:	e7a2      	b.n	8018af8 <__gethex+0x15c>
 8018bb2:	1ea9      	subs	r1, r5, #2
 8018bb4:	4620      	mov	r0, r4
 8018bb6:	f000 fe5e 	bl	8019876 <__any_on>
 8018bba:	2800      	cmp	r0, #0
 8018bbc:	d0c2      	beq.n	8018b44 <__gethex+0x1a8>
 8018bbe:	f04f 0903 	mov.w	r9, #3
 8018bc2:	e7c1      	b.n	8018b48 <__gethex+0x1ac>
 8018bc4:	da09      	bge.n	8018bda <__gethex+0x23e>
 8018bc6:	1b75      	subs	r5, r6, r5
 8018bc8:	4621      	mov	r1, r4
 8018bca:	9801      	ldr	r0, [sp, #4]
 8018bcc:	462a      	mov	r2, r5
 8018bce:	f000 fc19 	bl	8019404 <__lshift>
 8018bd2:	1b7f      	subs	r7, r7, r5
 8018bd4:	4604      	mov	r4, r0
 8018bd6:	f100 0a14 	add.w	sl, r0, #20
 8018bda:	f04f 0900 	mov.w	r9, #0
 8018bde:	e7b8      	b.n	8018b52 <__gethex+0x1b6>
 8018be0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8018be4:	42bd      	cmp	r5, r7
 8018be6:	dd6f      	ble.n	8018cc8 <__gethex+0x32c>
 8018be8:	1bed      	subs	r5, r5, r7
 8018bea:	42ae      	cmp	r6, r5
 8018bec:	dc34      	bgt.n	8018c58 <__gethex+0x2bc>
 8018bee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018bf2:	2b02      	cmp	r3, #2
 8018bf4:	d022      	beq.n	8018c3c <__gethex+0x2a0>
 8018bf6:	2b03      	cmp	r3, #3
 8018bf8:	d024      	beq.n	8018c44 <__gethex+0x2a8>
 8018bfa:	2b01      	cmp	r3, #1
 8018bfc:	d115      	bne.n	8018c2a <__gethex+0x28e>
 8018bfe:	42ae      	cmp	r6, r5
 8018c00:	d113      	bne.n	8018c2a <__gethex+0x28e>
 8018c02:	2e01      	cmp	r6, #1
 8018c04:	d10b      	bne.n	8018c1e <__gethex+0x282>
 8018c06:	9a02      	ldr	r2, [sp, #8]
 8018c08:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8018c0c:	6013      	str	r3, [r2, #0]
 8018c0e:	2301      	movs	r3, #1
 8018c10:	6123      	str	r3, [r4, #16]
 8018c12:	f8ca 3000 	str.w	r3, [sl]
 8018c16:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018c18:	2562      	movs	r5, #98	@ 0x62
 8018c1a:	601c      	str	r4, [r3, #0]
 8018c1c:	e73a      	b.n	8018a94 <__gethex+0xf8>
 8018c1e:	1e71      	subs	r1, r6, #1
 8018c20:	4620      	mov	r0, r4
 8018c22:	f000 fe28 	bl	8019876 <__any_on>
 8018c26:	2800      	cmp	r0, #0
 8018c28:	d1ed      	bne.n	8018c06 <__gethex+0x26a>
 8018c2a:	9801      	ldr	r0, [sp, #4]
 8018c2c:	4621      	mov	r1, r4
 8018c2e:	f000 f9d9 	bl	8018fe4 <_Bfree>
 8018c32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8018c34:	2300      	movs	r3, #0
 8018c36:	6013      	str	r3, [r2, #0]
 8018c38:	2550      	movs	r5, #80	@ 0x50
 8018c3a:	e72b      	b.n	8018a94 <__gethex+0xf8>
 8018c3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018c3e:	2b00      	cmp	r3, #0
 8018c40:	d1f3      	bne.n	8018c2a <__gethex+0x28e>
 8018c42:	e7e0      	b.n	8018c06 <__gethex+0x26a>
 8018c44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018c46:	2b00      	cmp	r3, #0
 8018c48:	d1dd      	bne.n	8018c06 <__gethex+0x26a>
 8018c4a:	e7ee      	b.n	8018c2a <__gethex+0x28e>
 8018c4c:	0801b16c 	.word	0x0801b16c
 8018c50:	0801b226 	.word	0x0801b226
 8018c54:	0801b237 	.word	0x0801b237
 8018c58:	1e6f      	subs	r7, r5, #1
 8018c5a:	f1b9 0f00 	cmp.w	r9, #0
 8018c5e:	d130      	bne.n	8018cc2 <__gethex+0x326>
 8018c60:	b127      	cbz	r7, 8018c6c <__gethex+0x2d0>
 8018c62:	4639      	mov	r1, r7
 8018c64:	4620      	mov	r0, r4
 8018c66:	f000 fe06 	bl	8019876 <__any_on>
 8018c6a:	4681      	mov	r9, r0
 8018c6c:	117a      	asrs	r2, r7, #5
 8018c6e:	2301      	movs	r3, #1
 8018c70:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8018c74:	f007 071f 	and.w	r7, r7, #31
 8018c78:	40bb      	lsls	r3, r7
 8018c7a:	4213      	tst	r3, r2
 8018c7c:	4629      	mov	r1, r5
 8018c7e:	4620      	mov	r0, r4
 8018c80:	bf18      	it	ne
 8018c82:	f049 0902 	orrne.w	r9, r9, #2
 8018c86:	f7ff fe21 	bl	80188cc <rshift>
 8018c8a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8018c8e:	1b76      	subs	r6, r6, r5
 8018c90:	2502      	movs	r5, #2
 8018c92:	f1b9 0f00 	cmp.w	r9, #0
 8018c96:	d047      	beq.n	8018d28 <__gethex+0x38c>
 8018c98:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018c9c:	2b02      	cmp	r3, #2
 8018c9e:	d015      	beq.n	8018ccc <__gethex+0x330>
 8018ca0:	2b03      	cmp	r3, #3
 8018ca2:	d017      	beq.n	8018cd4 <__gethex+0x338>
 8018ca4:	2b01      	cmp	r3, #1
 8018ca6:	d109      	bne.n	8018cbc <__gethex+0x320>
 8018ca8:	f019 0f02 	tst.w	r9, #2
 8018cac:	d006      	beq.n	8018cbc <__gethex+0x320>
 8018cae:	f8da 3000 	ldr.w	r3, [sl]
 8018cb2:	ea49 0903 	orr.w	r9, r9, r3
 8018cb6:	f019 0f01 	tst.w	r9, #1
 8018cba:	d10e      	bne.n	8018cda <__gethex+0x33e>
 8018cbc:	f045 0510 	orr.w	r5, r5, #16
 8018cc0:	e032      	b.n	8018d28 <__gethex+0x38c>
 8018cc2:	f04f 0901 	mov.w	r9, #1
 8018cc6:	e7d1      	b.n	8018c6c <__gethex+0x2d0>
 8018cc8:	2501      	movs	r5, #1
 8018cca:	e7e2      	b.n	8018c92 <__gethex+0x2f6>
 8018ccc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018cce:	f1c3 0301 	rsb	r3, r3, #1
 8018cd2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8018cd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018cd6:	2b00      	cmp	r3, #0
 8018cd8:	d0f0      	beq.n	8018cbc <__gethex+0x320>
 8018cda:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8018cde:	f104 0314 	add.w	r3, r4, #20
 8018ce2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8018ce6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8018cea:	f04f 0c00 	mov.w	ip, #0
 8018cee:	4618      	mov	r0, r3
 8018cf0:	f853 2b04 	ldr.w	r2, [r3], #4
 8018cf4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8018cf8:	d01b      	beq.n	8018d32 <__gethex+0x396>
 8018cfa:	3201      	adds	r2, #1
 8018cfc:	6002      	str	r2, [r0, #0]
 8018cfe:	2d02      	cmp	r5, #2
 8018d00:	f104 0314 	add.w	r3, r4, #20
 8018d04:	d13c      	bne.n	8018d80 <__gethex+0x3e4>
 8018d06:	f8d8 2000 	ldr.w	r2, [r8]
 8018d0a:	3a01      	subs	r2, #1
 8018d0c:	42b2      	cmp	r2, r6
 8018d0e:	d109      	bne.n	8018d24 <__gethex+0x388>
 8018d10:	1171      	asrs	r1, r6, #5
 8018d12:	2201      	movs	r2, #1
 8018d14:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8018d18:	f006 061f 	and.w	r6, r6, #31
 8018d1c:	fa02 f606 	lsl.w	r6, r2, r6
 8018d20:	421e      	tst	r6, r3
 8018d22:	d13a      	bne.n	8018d9a <__gethex+0x3fe>
 8018d24:	f045 0520 	orr.w	r5, r5, #32
 8018d28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018d2a:	601c      	str	r4, [r3, #0]
 8018d2c:	9b02      	ldr	r3, [sp, #8]
 8018d2e:	601f      	str	r7, [r3, #0]
 8018d30:	e6b0      	b.n	8018a94 <__gethex+0xf8>
 8018d32:	4299      	cmp	r1, r3
 8018d34:	f843 cc04 	str.w	ip, [r3, #-4]
 8018d38:	d8d9      	bhi.n	8018cee <__gethex+0x352>
 8018d3a:	68a3      	ldr	r3, [r4, #8]
 8018d3c:	459b      	cmp	fp, r3
 8018d3e:	db17      	blt.n	8018d70 <__gethex+0x3d4>
 8018d40:	6861      	ldr	r1, [r4, #4]
 8018d42:	9801      	ldr	r0, [sp, #4]
 8018d44:	3101      	adds	r1, #1
 8018d46:	f000 f90d 	bl	8018f64 <_Balloc>
 8018d4a:	4681      	mov	r9, r0
 8018d4c:	b918      	cbnz	r0, 8018d56 <__gethex+0x3ba>
 8018d4e:	4b1a      	ldr	r3, [pc, #104]	@ (8018db8 <__gethex+0x41c>)
 8018d50:	4602      	mov	r2, r0
 8018d52:	2184      	movs	r1, #132	@ 0x84
 8018d54:	e6c5      	b.n	8018ae2 <__gethex+0x146>
 8018d56:	6922      	ldr	r2, [r4, #16]
 8018d58:	3202      	adds	r2, #2
 8018d5a:	f104 010c 	add.w	r1, r4, #12
 8018d5e:	0092      	lsls	r2, r2, #2
 8018d60:	300c      	adds	r0, #12
 8018d62:	f7fe fef0 	bl	8017b46 <memcpy>
 8018d66:	4621      	mov	r1, r4
 8018d68:	9801      	ldr	r0, [sp, #4]
 8018d6a:	f000 f93b 	bl	8018fe4 <_Bfree>
 8018d6e:	464c      	mov	r4, r9
 8018d70:	6923      	ldr	r3, [r4, #16]
 8018d72:	1c5a      	adds	r2, r3, #1
 8018d74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8018d78:	6122      	str	r2, [r4, #16]
 8018d7a:	2201      	movs	r2, #1
 8018d7c:	615a      	str	r2, [r3, #20]
 8018d7e:	e7be      	b.n	8018cfe <__gethex+0x362>
 8018d80:	6922      	ldr	r2, [r4, #16]
 8018d82:	455a      	cmp	r2, fp
 8018d84:	dd0b      	ble.n	8018d9e <__gethex+0x402>
 8018d86:	2101      	movs	r1, #1
 8018d88:	4620      	mov	r0, r4
 8018d8a:	f7ff fd9f 	bl	80188cc <rshift>
 8018d8e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018d92:	3701      	adds	r7, #1
 8018d94:	42bb      	cmp	r3, r7
 8018d96:	f6ff aee0 	blt.w	8018b5a <__gethex+0x1be>
 8018d9a:	2501      	movs	r5, #1
 8018d9c:	e7c2      	b.n	8018d24 <__gethex+0x388>
 8018d9e:	f016 061f 	ands.w	r6, r6, #31
 8018da2:	d0fa      	beq.n	8018d9a <__gethex+0x3fe>
 8018da4:	4453      	add	r3, sl
 8018da6:	f1c6 0620 	rsb	r6, r6, #32
 8018daa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8018dae:	f000 f9cb 	bl	8019148 <__hi0bits>
 8018db2:	42b0      	cmp	r0, r6
 8018db4:	dbe7      	blt.n	8018d86 <__gethex+0x3ea>
 8018db6:	e7f0      	b.n	8018d9a <__gethex+0x3fe>
 8018db8:	0801b226 	.word	0x0801b226

08018dbc <L_shift>:
 8018dbc:	f1c2 0208 	rsb	r2, r2, #8
 8018dc0:	0092      	lsls	r2, r2, #2
 8018dc2:	b570      	push	{r4, r5, r6, lr}
 8018dc4:	f1c2 0620 	rsb	r6, r2, #32
 8018dc8:	6843      	ldr	r3, [r0, #4]
 8018dca:	6804      	ldr	r4, [r0, #0]
 8018dcc:	fa03 f506 	lsl.w	r5, r3, r6
 8018dd0:	432c      	orrs	r4, r5
 8018dd2:	40d3      	lsrs	r3, r2
 8018dd4:	6004      	str	r4, [r0, #0]
 8018dd6:	f840 3f04 	str.w	r3, [r0, #4]!
 8018dda:	4288      	cmp	r0, r1
 8018ddc:	d3f4      	bcc.n	8018dc8 <L_shift+0xc>
 8018dde:	bd70      	pop	{r4, r5, r6, pc}

08018de0 <__match>:
 8018de0:	b530      	push	{r4, r5, lr}
 8018de2:	6803      	ldr	r3, [r0, #0]
 8018de4:	3301      	adds	r3, #1
 8018de6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018dea:	b914      	cbnz	r4, 8018df2 <__match+0x12>
 8018dec:	6003      	str	r3, [r0, #0]
 8018dee:	2001      	movs	r0, #1
 8018df0:	bd30      	pop	{r4, r5, pc}
 8018df2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018df6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8018dfa:	2d19      	cmp	r5, #25
 8018dfc:	bf98      	it	ls
 8018dfe:	3220      	addls	r2, #32
 8018e00:	42a2      	cmp	r2, r4
 8018e02:	d0f0      	beq.n	8018de6 <__match+0x6>
 8018e04:	2000      	movs	r0, #0
 8018e06:	e7f3      	b.n	8018df0 <__match+0x10>

08018e08 <__hexnan>:
 8018e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018e0c:	680b      	ldr	r3, [r1, #0]
 8018e0e:	6801      	ldr	r1, [r0, #0]
 8018e10:	115e      	asrs	r6, r3, #5
 8018e12:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8018e16:	f013 031f 	ands.w	r3, r3, #31
 8018e1a:	b087      	sub	sp, #28
 8018e1c:	bf18      	it	ne
 8018e1e:	3604      	addne	r6, #4
 8018e20:	2500      	movs	r5, #0
 8018e22:	1f37      	subs	r7, r6, #4
 8018e24:	4682      	mov	sl, r0
 8018e26:	4690      	mov	r8, r2
 8018e28:	9301      	str	r3, [sp, #4]
 8018e2a:	f846 5c04 	str.w	r5, [r6, #-4]
 8018e2e:	46b9      	mov	r9, r7
 8018e30:	463c      	mov	r4, r7
 8018e32:	9502      	str	r5, [sp, #8]
 8018e34:	46ab      	mov	fp, r5
 8018e36:	784a      	ldrb	r2, [r1, #1]
 8018e38:	1c4b      	adds	r3, r1, #1
 8018e3a:	9303      	str	r3, [sp, #12]
 8018e3c:	b342      	cbz	r2, 8018e90 <__hexnan+0x88>
 8018e3e:	4610      	mov	r0, r2
 8018e40:	9105      	str	r1, [sp, #20]
 8018e42:	9204      	str	r2, [sp, #16]
 8018e44:	f7ff fd94 	bl	8018970 <__hexdig_fun>
 8018e48:	2800      	cmp	r0, #0
 8018e4a:	d151      	bne.n	8018ef0 <__hexnan+0xe8>
 8018e4c:	9a04      	ldr	r2, [sp, #16]
 8018e4e:	9905      	ldr	r1, [sp, #20]
 8018e50:	2a20      	cmp	r2, #32
 8018e52:	d818      	bhi.n	8018e86 <__hexnan+0x7e>
 8018e54:	9b02      	ldr	r3, [sp, #8]
 8018e56:	459b      	cmp	fp, r3
 8018e58:	dd13      	ble.n	8018e82 <__hexnan+0x7a>
 8018e5a:	454c      	cmp	r4, r9
 8018e5c:	d206      	bcs.n	8018e6c <__hexnan+0x64>
 8018e5e:	2d07      	cmp	r5, #7
 8018e60:	dc04      	bgt.n	8018e6c <__hexnan+0x64>
 8018e62:	462a      	mov	r2, r5
 8018e64:	4649      	mov	r1, r9
 8018e66:	4620      	mov	r0, r4
 8018e68:	f7ff ffa8 	bl	8018dbc <L_shift>
 8018e6c:	4544      	cmp	r4, r8
 8018e6e:	d952      	bls.n	8018f16 <__hexnan+0x10e>
 8018e70:	2300      	movs	r3, #0
 8018e72:	f1a4 0904 	sub.w	r9, r4, #4
 8018e76:	f844 3c04 	str.w	r3, [r4, #-4]
 8018e7a:	f8cd b008 	str.w	fp, [sp, #8]
 8018e7e:	464c      	mov	r4, r9
 8018e80:	461d      	mov	r5, r3
 8018e82:	9903      	ldr	r1, [sp, #12]
 8018e84:	e7d7      	b.n	8018e36 <__hexnan+0x2e>
 8018e86:	2a29      	cmp	r2, #41	@ 0x29
 8018e88:	d157      	bne.n	8018f3a <__hexnan+0x132>
 8018e8a:	3102      	adds	r1, #2
 8018e8c:	f8ca 1000 	str.w	r1, [sl]
 8018e90:	f1bb 0f00 	cmp.w	fp, #0
 8018e94:	d051      	beq.n	8018f3a <__hexnan+0x132>
 8018e96:	454c      	cmp	r4, r9
 8018e98:	d206      	bcs.n	8018ea8 <__hexnan+0xa0>
 8018e9a:	2d07      	cmp	r5, #7
 8018e9c:	dc04      	bgt.n	8018ea8 <__hexnan+0xa0>
 8018e9e:	462a      	mov	r2, r5
 8018ea0:	4649      	mov	r1, r9
 8018ea2:	4620      	mov	r0, r4
 8018ea4:	f7ff ff8a 	bl	8018dbc <L_shift>
 8018ea8:	4544      	cmp	r4, r8
 8018eaa:	d936      	bls.n	8018f1a <__hexnan+0x112>
 8018eac:	f1a8 0204 	sub.w	r2, r8, #4
 8018eb0:	4623      	mov	r3, r4
 8018eb2:	f853 1b04 	ldr.w	r1, [r3], #4
 8018eb6:	f842 1f04 	str.w	r1, [r2, #4]!
 8018eba:	429f      	cmp	r7, r3
 8018ebc:	d2f9      	bcs.n	8018eb2 <__hexnan+0xaa>
 8018ebe:	1b3b      	subs	r3, r7, r4
 8018ec0:	f023 0303 	bic.w	r3, r3, #3
 8018ec4:	3304      	adds	r3, #4
 8018ec6:	3401      	adds	r4, #1
 8018ec8:	3e03      	subs	r6, #3
 8018eca:	42b4      	cmp	r4, r6
 8018ecc:	bf88      	it	hi
 8018ece:	2304      	movhi	r3, #4
 8018ed0:	4443      	add	r3, r8
 8018ed2:	2200      	movs	r2, #0
 8018ed4:	f843 2b04 	str.w	r2, [r3], #4
 8018ed8:	429f      	cmp	r7, r3
 8018eda:	d2fb      	bcs.n	8018ed4 <__hexnan+0xcc>
 8018edc:	683b      	ldr	r3, [r7, #0]
 8018ede:	b91b      	cbnz	r3, 8018ee8 <__hexnan+0xe0>
 8018ee0:	4547      	cmp	r7, r8
 8018ee2:	d128      	bne.n	8018f36 <__hexnan+0x12e>
 8018ee4:	2301      	movs	r3, #1
 8018ee6:	603b      	str	r3, [r7, #0]
 8018ee8:	2005      	movs	r0, #5
 8018eea:	b007      	add	sp, #28
 8018eec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018ef0:	3501      	adds	r5, #1
 8018ef2:	2d08      	cmp	r5, #8
 8018ef4:	f10b 0b01 	add.w	fp, fp, #1
 8018ef8:	dd06      	ble.n	8018f08 <__hexnan+0x100>
 8018efa:	4544      	cmp	r4, r8
 8018efc:	d9c1      	bls.n	8018e82 <__hexnan+0x7a>
 8018efe:	2300      	movs	r3, #0
 8018f00:	f844 3c04 	str.w	r3, [r4, #-4]
 8018f04:	2501      	movs	r5, #1
 8018f06:	3c04      	subs	r4, #4
 8018f08:	6822      	ldr	r2, [r4, #0]
 8018f0a:	f000 000f 	and.w	r0, r0, #15
 8018f0e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8018f12:	6020      	str	r0, [r4, #0]
 8018f14:	e7b5      	b.n	8018e82 <__hexnan+0x7a>
 8018f16:	2508      	movs	r5, #8
 8018f18:	e7b3      	b.n	8018e82 <__hexnan+0x7a>
 8018f1a:	9b01      	ldr	r3, [sp, #4]
 8018f1c:	2b00      	cmp	r3, #0
 8018f1e:	d0dd      	beq.n	8018edc <__hexnan+0xd4>
 8018f20:	f1c3 0320 	rsb	r3, r3, #32
 8018f24:	f04f 32ff 	mov.w	r2, #4294967295
 8018f28:	40da      	lsrs	r2, r3
 8018f2a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8018f2e:	4013      	ands	r3, r2
 8018f30:	f846 3c04 	str.w	r3, [r6, #-4]
 8018f34:	e7d2      	b.n	8018edc <__hexnan+0xd4>
 8018f36:	3f04      	subs	r7, #4
 8018f38:	e7d0      	b.n	8018edc <__hexnan+0xd4>
 8018f3a:	2004      	movs	r0, #4
 8018f3c:	e7d5      	b.n	8018eea <__hexnan+0xe2>

08018f3e <__ascii_mbtowc>:
 8018f3e:	b082      	sub	sp, #8
 8018f40:	b901      	cbnz	r1, 8018f44 <__ascii_mbtowc+0x6>
 8018f42:	a901      	add	r1, sp, #4
 8018f44:	b142      	cbz	r2, 8018f58 <__ascii_mbtowc+0x1a>
 8018f46:	b14b      	cbz	r3, 8018f5c <__ascii_mbtowc+0x1e>
 8018f48:	7813      	ldrb	r3, [r2, #0]
 8018f4a:	600b      	str	r3, [r1, #0]
 8018f4c:	7812      	ldrb	r2, [r2, #0]
 8018f4e:	1e10      	subs	r0, r2, #0
 8018f50:	bf18      	it	ne
 8018f52:	2001      	movne	r0, #1
 8018f54:	b002      	add	sp, #8
 8018f56:	4770      	bx	lr
 8018f58:	4610      	mov	r0, r2
 8018f5a:	e7fb      	b.n	8018f54 <__ascii_mbtowc+0x16>
 8018f5c:	f06f 0001 	mvn.w	r0, #1
 8018f60:	e7f8      	b.n	8018f54 <__ascii_mbtowc+0x16>
	...

08018f64 <_Balloc>:
 8018f64:	b570      	push	{r4, r5, r6, lr}
 8018f66:	69c6      	ldr	r6, [r0, #28]
 8018f68:	4604      	mov	r4, r0
 8018f6a:	460d      	mov	r5, r1
 8018f6c:	b976      	cbnz	r6, 8018f8c <_Balloc+0x28>
 8018f6e:	2010      	movs	r0, #16
 8018f70:	f7fc ffe4 	bl	8015f3c <malloc>
 8018f74:	4602      	mov	r2, r0
 8018f76:	61e0      	str	r0, [r4, #28]
 8018f78:	b920      	cbnz	r0, 8018f84 <_Balloc+0x20>
 8018f7a:	4b18      	ldr	r3, [pc, #96]	@ (8018fdc <_Balloc+0x78>)
 8018f7c:	4818      	ldr	r0, [pc, #96]	@ (8018fe0 <_Balloc+0x7c>)
 8018f7e:	216b      	movs	r1, #107	@ 0x6b
 8018f80:	f000 fec4 	bl	8019d0c <__assert_func>
 8018f84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018f88:	6006      	str	r6, [r0, #0]
 8018f8a:	60c6      	str	r6, [r0, #12]
 8018f8c:	69e6      	ldr	r6, [r4, #28]
 8018f8e:	68f3      	ldr	r3, [r6, #12]
 8018f90:	b183      	cbz	r3, 8018fb4 <_Balloc+0x50>
 8018f92:	69e3      	ldr	r3, [r4, #28]
 8018f94:	68db      	ldr	r3, [r3, #12]
 8018f96:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8018f9a:	b9b8      	cbnz	r0, 8018fcc <_Balloc+0x68>
 8018f9c:	2101      	movs	r1, #1
 8018f9e:	fa01 f605 	lsl.w	r6, r1, r5
 8018fa2:	1d72      	adds	r2, r6, #5
 8018fa4:	0092      	lsls	r2, r2, #2
 8018fa6:	4620      	mov	r0, r4
 8018fa8:	f000 fece 	bl	8019d48 <_calloc_r>
 8018fac:	b160      	cbz	r0, 8018fc8 <_Balloc+0x64>
 8018fae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8018fb2:	e00e      	b.n	8018fd2 <_Balloc+0x6e>
 8018fb4:	2221      	movs	r2, #33	@ 0x21
 8018fb6:	2104      	movs	r1, #4
 8018fb8:	4620      	mov	r0, r4
 8018fba:	f000 fec5 	bl	8019d48 <_calloc_r>
 8018fbe:	69e3      	ldr	r3, [r4, #28]
 8018fc0:	60f0      	str	r0, [r6, #12]
 8018fc2:	68db      	ldr	r3, [r3, #12]
 8018fc4:	2b00      	cmp	r3, #0
 8018fc6:	d1e4      	bne.n	8018f92 <_Balloc+0x2e>
 8018fc8:	2000      	movs	r0, #0
 8018fca:	bd70      	pop	{r4, r5, r6, pc}
 8018fcc:	6802      	ldr	r2, [r0, #0]
 8018fce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8018fd2:	2300      	movs	r3, #0
 8018fd4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8018fd8:	e7f7      	b.n	8018fca <_Balloc+0x66>
 8018fda:	bf00      	nop
 8018fdc:	0801b1b7 	.word	0x0801b1b7
 8018fe0:	0801b297 	.word	0x0801b297

08018fe4 <_Bfree>:
 8018fe4:	b570      	push	{r4, r5, r6, lr}
 8018fe6:	69c6      	ldr	r6, [r0, #28]
 8018fe8:	4605      	mov	r5, r0
 8018fea:	460c      	mov	r4, r1
 8018fec:	b976      	cbnz	r6, 801900c <_Bfree+0x28>
 8018fee:	2010      	movs	r0, #16
 8018ff0:	f7fc ffa4 	bl	8015f3c <malloc>
 8018ff4:	4602      	mov	r2, r0
 8018ff6:	61e8      	str	r0, [r5, #28]
 8018ff8:	b920      	cbnz	r0, 8019004 <_Bfree+0x20>
 8018ffa:	4b09      	ldr	r3, [pc, #36]	@ (8019020 <_Bfree+0x3c>)
 8018ffc:	4809      	ldr	r0, [pc, #36]	@ (8019024 <_Bfree+0x40>)
 8018ffe:	218f      	movs	r1, #143	@ 0x8f
 8019000:	f000 fe84 	bl	8019d0c <__assert_func>
 8019004:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019008:	6006      	str	r6, [r0, #0]
 801900a:	60c6      	str	r6, [r0, #12]
 801900c:	b13c      	cbz	r4, 801901e <_Bfree+0x3a>
 801900e:	69eb      	ldr	r3, [r5, #28]
 8019010:	6862      	ldr	r2, [r4, #4]
 8019012:	68db      	ldr	r3, [r3, #12]
 8019014:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8019018:	6021      	str	r1, [r4, #0]
 801901a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801901e:	bd70      	pop	{r4, r5, r6, pc}
 8019020:	0801b1b7 	.word	0x0801b1b7
 8019024:	0801b297 	.word	0x0801b297

08019028 <__multadd>:
 8019028:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801902c:	690d      	ldr	r5, [r1, #16]
 801902e:	4607      	mov	r7, r0
 8019030:	460c      	mov	r4, r1
 8019032:	461e      	mov	r6, r3
 8019034:	f101 0c14 	add.w	ip, r1, #20
 8019038:	2000      	movs	r0, #0
 801903a:	f8dc 3000 	ldr.w	r3, [ip]
 801903e:	b299      	uxth	r1, r3
 8019040:	fb02 6101 	mla	r1, r2, r1, r6
 8019044:	0c1e      	lsrs	r6, r3, #16
 8019046:	0c0b      	lsrs	r3, r1, #16
 8019048:	fb02 3306 	mla	r3, r2, r6, r3
 801904c:	b289      	uxth	r1, r1
 801904e:	3001      	adds	r0, #1
 8019050:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8019054:	4285      	cmp	r5, r0
 8019056:	f84c 1b04 	str.w	r1, [ip], #4
 801905a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801905e:	dcec      	bgt.n	801903a <__multadd+0x12>
 8019060:	b30e      	cbz	r6, 80190a6 <__multadd+0x7e>
 8019062:	68a3      	ldr	r3, [r4, #8]
 8019064:	42ab      	cmp	r3, r5
 8019066:	dc19      	bgt.n	801909c <__multadd+0x74>
 8019068:	6861      	ldr	r1, [r4, #4]
 801906a:	4638      	mov	r0, r7
 801906c:	3101      	adds	r1, #1
 801906e:	f7ff ff79 	bl	8018f64 <_Balloc>
 8019072:	4680      	mov	r8, r0
 8019074:	b928      	cbnz	r0, 8019082 <__multadd+0x5a>
 8019076:	4602      	mov	r2, r0
 8019078:	4b0c      	ldr	r3, [pc, #48]	@ (80190ac <__multadd+0x84>)
 801907a:	480d      	ldr	r0, [pc, #52]	@ (80190b0 <__multadd+0x88>)
 801907c:	21ba      	movs	r1, #186	@ 0xba
 801907e:	f000 fe45 	bl	8019d0c <__assert_func>
 8019082:	6922      	ldr	r2, [r4, #16]
 8019084:	3202      	adds	r2, #2
 8019086:	f104 010c 	add.w	r1, r4, #12
 801908a:	0092      	lsls	r2, r2, #2
 801908c:	300c      	adds	r0, #12
 801908e:	f7fe fd5a 	bl	8017b46 <memcpy>
 8019092:	4621      	mov	r1, r4
 8019094:	4638      	mov	r0, r7
 8019096:	f7ff ffa5 	bl	8018fe4 <_Bfree>
 801909a:	4644      	mov	r4, r8
 801909c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80190a0:	3501      	adds	r5, #1
 80190a2:	615e      	str	r6, [r3, #20]
 80190a4:	6125      	str	r5, [r4, #16]
 80190a6:	4620      	mov	r0, r4
 80190a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80190ac:	0801b226 	.word	0x0801b226
 80190b0:	0801b297 	.word	0x0801b297

080190b4 <__s2b>:
 80190b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80190b8:	460c      	mov	r4, r1
 80190ba:	4615      	mov	r5, r2
 80190bc:	461f      	mov	r7, r3
 80190be:	2209      	movs	r2, #9
 80190c0:	3308      	adds	r3, #8
 80190c2:	4606      	mov	r6, r0
 80190c4:	fb93 f3f2 	sdiv	r3, r3, r2
 80190c8:	2100      	movs	r1, #0
 80190ca:	2201      	movs	r2, #1
 80190cc:	429a      	cmp	r2, r3
 80190ce:	db09      	blt.n	80190e4 <__s2b+0x30>
 80190d0:	4630      	mov	r0, r6
 80190d2:	f7ff ff47 	bl	8018f64 <_Balloc>
 80190d6:	b940      	cbnz	r0, 80190ea <__s2b+0x36>
 80190d8:	4602      	mov	r2, r0
 80190da:	4b19      	ldr	r3, [pc, #100]	@ (8019140 <__s2b+0x8c>)
 80190dc:	4819      	ldr	r0, [pc, #100]	@ (8019144 <__s2b+0x90>)
 80190de:	21d3      	movs	r1, #211	@ 0xd3
 80190e0:	f000 fe14 	bl	8019d0c <__assert_func>
 80190e4:	0052      	lsls	r2, r2, #1
 80190e6:	3101      	adds	r1, #1
 80190e8:	e7f0      	b.n	80190cc <__s2b+0x18>
 80190ea:	9b08      	ldr	r3, [sp, #32]
 80190ec:	6143      	str	r3, [r0, #20]
 80190ee:	2d09      	cmp	r5, #9
 80190f0:	f04f 0301 	mov.w	r3, #1
 80190f4:	6103      	str	r3, [r0, #16]
 80190f6:	dd16      	ble.n	8019126 <__s2b+0x72>
 80190f8:	f104 0909 	add.w	r9, r4, #9
 80190fc:	46c8      	mov	r8, r9
 80190fe:	442c      	add	r4, r5
 8019100:	f818 3b01 	ldrb.w	r3, [r8], #1
 8019104:	4601      	mov	r1, r0
 8019106:	3b30      	subs	r3, #48	@ 0x30
 8019108:	220a      	movs	r2, #10
 801910a:	4630      	mov	r0, r6
 801910c:	f7ff ff8c 	bl	8019028 <__multadd>
 8019110:	45a0      	cmp	r8, r4
 8019112:	d1f5      	bne.n	8019100 <__s2b+0x4c>
 8019114:	f1a5 0408 	sub.w	r4, r5, #8
 8019118:	444c      	add	r4, r9
 801911a:	1b2d      	subs	r5, r5, r4
 801911c:	1963      	adds	r3, r4, r5
 801911e:	42bb      	cmp	r3, r7
 8019120:	db04      	blt.n	801912c <__s2b+0x78>
 8019122:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019126:	340a      	adds	r4, #10
 8019128:	2509      	movs	r5, #9
 801912a:	e7f6      	b.n	801911a <__s2b+0x66>
 801912c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8019130:	4601      	mov	r1, r0
 8019132:	3b30      	subs	r3, #48	@ 0x30
 8019134:	220a      	movs	r2, #10
 8019136:	4630      	mov	r0, r6
 8019138:	f7ff ff76 	bl	8019028 <__multadd>
 801913c:	e7ee      	b.n	801911c <__s2b+0x68>
 801913e:	bf00      	nop
 8019140:	0801b226 	.word	0x0801b226
 8019144:	0801b297 	.word	0x0801b297

08019148 <__hi0bits>:
 8019148:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801914c:	4603      	mov	r3, r0
 801914e:	bf36      	itet	cc
 8019150:	0403      	lslcc	r3, r0, #16
 8019152:	2000      	movcs	r0, #0
 8019154:	2010      	movcc	r0, #16
 8019156:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801915a:	bf3c      	itt	cc
 801915c:	021b      	lslcc	r3, r3, #8
 801915e:	3008      	addcc	r0, #8
 8019160:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8019164:	bf3c      	itt	cc
 8019166:	011b      	lslcc	r3, r3, #4
 8019168:	3004      	addcc	r0, #4
 801916a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801916e:	bf3c      	itt	cc
 8019170:	009b      	lslcc	r3, r3, #2
 8019172:	3002      	addcc	r0, #2
 8019174:	2b00      	cmp	r3, #0
 8019176:	db05      	blt.n	8019184 <__hi0bits+0x3c>
 8019178:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801917c:	f100 0001 	add.w	r0, r0, #1
 8019180:	bf08      	it	eq
 8019182:	2020      	moveq	r0, #32
 8019184:	4770      	bx	lr

08019186 <__lo0bits>:
 8019186:	6803      	ldr	r3, [r0, #0]
 8019188:	4602      	mov	r2, r0
 801918a:	f013 0007 	ands.w	r0, r3, #7
 801918e:	d00b      	beq.n	80191a8 <__lo0bits+0x22>
 8019190:	07d9      	lsls	r1, r3, #31
 8019192:	d421      	bmi.n	80191d8 <__lo0bits+0x52>
 8019194:	0798      	lsls	r0, r3, #30
 8019196:	bf49      	itett	mi
 8019198:	085b      	lsrmi	r3, r3, #1
 801919a:	089b      	lsrpl	r3, r3, #2
 801919c:	2001      	movmi	r0, #1
 801919e:	6013      	strmi	r3, [r2, #0]
 80191a0:	bf5c      	itt	pl
 80191a2:	6013      	strpl	r3, [r2, #0]
 80191a4:	2002      	movpl	r0, #2
 80191a6:	4770      	bx	lr
 80191a8:	b299      	uxth	r1, r3
 80191aa:	b909      	cbnz	r1, 80191b0 <__lo0bits+0x2a>
 80191ac:	0c1b      	lsrs	r3, r3, #16
 80191ae:	2010      	movs	r0, #16
 80191b0:	b2d9      	uxtb	r1, r3
 80191b2:	b909      	cbnz	r1, 80191b8 <__lo0bits+0x32>
 80191b4:	3008      	adds	r0, #8
 80191b6:	0a1b      	lsrs	r3, r3, #8
 80191b8:	0719      	lsls	r1, r3, #28
 80191ba:	bf04      	itt	eq
 80191bc:	091b      	lsreq	r3, r3, #4
 80191be:	3004      	addeq	r0, #4
 80191c0:	0799      	lsls	r1, r3, #30
 80191c2:	bf04      	itt	eq
 80191c4:	089b      	lsreq	r3, r3, #2
 80191c6:	3002      	addeq	r0, #2
 80191c8:	07d9      	lsls	r1, r3, #31
 80191ca:	d403      	bmi.n	80191d4 <__lo0bits+0x4e>
 80191cc:	085b      	lsrs	r3, r3, #1
 80191ce:	f100 0001 	add.w	r0, r0, #1
 80191d2:	d003      	beq.n	80191dc <__lo0bits+0x56>
 80191d4:	6013      	str	r3, [r2, #0]
 80191d6:	4770      	bx	lr
 80191d8:	2000      	movs	r0, #0
 80191da:	4770      	bx	lr
 80191dc:	2020      	movs	r0, #32
 80191de:	4770      	bx	lr

080191e0 <__i2b>:
 80191e0:	b510      	push	{r4, lr}
 80191e2:	460c      	mov	r4, r1
 80191e4:	2101      	movs	r1, #1
 80191e6:	f7ff febd 	bl	8018f64 <_Balloc>
 80191ea:	4602      	mov	r2, r0
 80191ec:	b928      	cbnz	r0, 80191fa <__i2b+0x1a>
 80191ee:	4b05      	ldr	r3, [pc, #20]	@ (8019204 <__i2b+0x24>)
 80191f0:	4805      	ldr	r0, [pc, #20]	@ (8019208 <__i2b+0x28>)
 80191f2:	f240 1145 	movw	r1, #325	@ 0x145
 80191f6:	f000 fd89 	bl	8019d0c <__assert_func>
 80191fa:	2301      	movs	r3, #1
 80191fc:	6144      	str	r4, [r0, #20]
 80191fe:	6103      	str	r3, [r0, #16]
 8019200:	bd10      	pop	{r4, pc}
 8019202:	bf00      	nop
 8019204:	0801b226 	.word	0x0801b226
 8019208:	0801b297 	.word	0x0801b297

0801920c <__multiply>:
 801920c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019210:	4617      	mov	r7, r2
 8019212:	690a      	ldr	r2, [r1, #16]
 8019214:	693b      	ldr	r3, [r7, #16]
 8019216:	429a      	cmp	r2, r3
 8019218:	bfa8      	it	ge
 801921a:	463b      	movge	r3, r7
 801921c:	4689      	mov	r9, r1
 801921e:	bfa4      	itt	ge
 8019220:	460f      	movge	r7, r1
 8019222:	4699      	movge	r9, r3
 8019224:	693d      	ldr	r5, [r7, #16]
 8019226:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801922a:	68bb      	ldr	r3, [r7, #8]
 801922c:	6879      	ldr	r1, [r7, #4]
 801922e:	eb05 060a 	add.w	r6, r5, sl
 8019232:	42b3      	cmp	r3, r6
 8019234:	b085      	sub	sp, #20
 8019236:	bfb8      	it	lt
 8019238:	3101      	addlt	r1, #1
 801923a:	f7ff fe93 	bl	8018f64 <_Balloc>
 801923e:	b930      	cbnz	r0, 801924e <__multiply+0x42>
 8019240:	4602      	mov	r2, r0
 8019242:	4b41      	ldr	r3, [pc, #260]	@ (8019348 <__multiply+0x13c>)
 8019244:	4841      	ldr	r0, [pc, #260]	@ (801934c <__multiply+0x140>)
 8019246:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801924a:	f000 fd5f 	bl	8019d0c <__assert_func>
 801924e:	f100 0414 	add.w	r4, r0, #20
 8019252:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8019256:	4623      	mov	r3, r4
 8019258:	2200      	movs	r2, #0
 801925a:	4573      	cmp	r3, lr
 801925c:	d320      	bcc.n	80192a0 <__multiply+0x94>
 801925e:	f107 0814 	add.w	r8, r7, #20
 8019262:	f109 0114 	add.w	r1, r9, #20
 8019266:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801926a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801926e:	9302      	str	r3, [sp, #8]
 8019270:	1beb      	subs	r3, r5, r7
 8019272:	3b15      	subs	r3, #21
 8019274:	f023 0303 	bic.w	r3, r3, #3
 8019278:	3304      	adds	r3, #4
 801927a:	3715      	adds	r7, #21
 801927c:	42bd      	cmp	r5, r7
 801927e:	bf38      	it	cc
 8019280:	2304      	movcc	r3, #4
 8019282:	9301      	str	r3, [sp, #4]
 8019284:	9b02      	ldr	r3, [sp, #8]
 8019286:	9103      	str	r1, [sp, #12]
 8019288:	428b      	cmp	r3, r1
 801928a:	d80c      	bhi.n	80192a6 <__multiply+0x9a>
 801928c:	2e00      	cmp	r6, #0
 801928e:	dd03      	ble.n	8019298 <__multiply+0x8c>
 8019290:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8019294:	2b00      	cmp	r3, #0
 8019296:	d055      	beq.n	8019344 <__multiply+0x138>
 8019298:	6106      	str	r6, [r0, #16]
 801929a:	b005      	add	sp, #20
 801929c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80192a0:	f843 2b04 	str.w	r2, [r3], #4
 80192a4:	e7d9      	b.n	801925a <__multiply+0x4e>
 80192a6:	f8b1 a000 	ldrh.w	sl, [r1]
 80192aa:	f1ba 0f00 	cmp.w	sl, #0
 80192ae:	d01f      	beq.n	80192f0 <__multiply+0xe4>
 80192b0:	46c4      	mov	ip, r8
 80192b2:	46a1      	mov	r9, r4
 80192b4:	2700      	movs	r7, #0
 80192b6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80192ba:	f8d9 3000 	ldr.w	r3, [r9]
 80192be:	fa1f fb82 	uxth.w	fp, r2
 80192c2:	b29b      	uxth	r3, r3
 80192c4:	fb0a 330b 	mla	r3, sl, fp, r3
 80192c8:	443b      	add	r3, r7
 80192ca:	f8d9 7000 	ldr.w	r7, [r9]
 80192ce:	0c12      	lsrs	r2, r2, #16
 80192d0:	0c3f      	lsrs	r7, r7, #16
 80192d2:	fb0a 7202 	mla	r2, sl, r2, r7
 80192d6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80192da:	b29b      	uxth	r3, r3
 80192dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80192e0:	4565      	cmp	r5, ip
 80192e2:	f849 3b04 	str.w	r3, [r9], #4
 80192e6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80192ea:	d8e4      	bhi.n	80192b6 <__multiply+0xaa>
 80192ec:	9b01      	ldr	r3, [sp, #4]
 80192ee:	50e7      	str	r7, [r4, r3]
 80192f0:	9b03      	ldr	r3, [sp, #12]
 80192f2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80192f6:	3104      	adds	r1, #4
 80192f8:	f1b9 0f00 	cmp.w	r9, #0
 80192fc:	d020      	beq.n	8019340 <__multiply+0x134>
 80192fe:	6823      	ldr	r3, [r4, #0]
 8019300:	4647      	mov	r7, r8
 8019302:	46a4      	mov	ip, r4
 8019304:	f04f 0a00 	mov.w	sl, #0
 8019308:	f8b7 b000 	ldrh.w	fp, [r7]
 801930c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8019310:	fb09 220b 	mla	r2, r9, fp, r2
 8019314:	4452      	add	r2, sl
 8019316:	b29b      	uxth	r3, r3
 8019318:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801931c:	f84c 3b04 	str.w	r3, [ip], #4
 8019320:	f857 3b04 	ldr.w	r3, [r7], #4
 8019324:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8019328:	f8bc 3000 	ldrh.w	r3, [ip]
 801932c:	fb09 330a 	mla	r3, r9, sl, r3
 8019330:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8019334:	42bd      	cmp	r5, r7
 8019336:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801933a:	d8e5      	bhi.n	8019308 <__multiply+0xfc>
 801933c:	9a01      	ldr	r2, [sp, #4]
 801933e:	50a3      	str	r3, [r4, r2]
 8019340:	3404      	adds	r4, #4
 8019342:	e79f      	b.n	8019284 <__multiply+0x78>
 8019344:	3e01      	subs	r6, #1
 8019346:	e7a1      	b.n	801928c <__multiply+0x80>
 8019348:	0801b226 	.word	0x0801b226
 801934c:	0801b297 	.word	0x0801b297

08019350 <__pow5mult>:
 8019350:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019354:	4615      	mov	r5, r2
 8019356:	f012 0203 	ands.w	r2, r2, #3
 801935a:	4607      	mov	r7, r0
 801935c:	460e      	mov	r6, r1
 801935e:	d007      	beq.n	8019370 <__pow5mult+0x20>
 8019360:	4c25      	ldr	r4, [pc, #148]	@ (80193f8 <__pow5mult+0xa8>)
 8019362:	3a01      	subs	r2, #1
 8019364:	2300      	movs	r3, #0
 8019366:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801936a:	f7ff fe5d 	bl	8019028 <__multadd>
 801936e:	4606      	mov	r6, r0
 8019370:	10ad      	asrs	r5, r5, #2
 8019372:	d03d      	beq.n	80193f0 <__pow5mult+0xa0>
 8019374:	69fc      	ldr	r4, [r7, #28]
 8019376:	b97c      	cbnz	r4, 8019398 <__pow5mult+0x48>
 8019378:	2010      	movs	r0, #16
 801937a:	f7fc fddf 	bl	8015f3c <malloc>
 801937e:	4602      	mov	r2, r0
 8019380:	61f8      	str	r0, [r7, #28]
 8019382:	b928      	cbnz	r0, 8019390 <__pow5mult+0x40>
 8019384:	4b1d      	ldr	r3, [pc, #116]	@ (80193fc <__pow5mult+0xac>)
 8019386:	481e      	ldr	r0, [pc, #120]	@ (8019400 <__pow5mult+0xb0>)
 8019388:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801938c:	f000 fcbe 	bl	8019d0c <__assert_func>
 8019390:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8019394:	6004      	str	r4, [r0, #0]
 8019396:	60c4      	str	r4, [r0, #12]
 8019398:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801939c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80193a0:	b94c      	cbnz	r4, 80193b6 <__pow5mult+0x66>
 80193a2:	f240 2171 	movw	r1, #625	@ 0x271
 80193a6:	4638      	mov	r0, r7
 80193a8:	f7ff ff1a 	bl	80191e0 <__i2b>
 80193ac:	2300      	movs	r3, #0
 80193ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80193b2:	4604      	mov	r4, r0
 80193b4:	6003      	str	r3, [r0, #0]
 80193b6:	f04f 0900 	mov.w	r9, #0
 80193ba:	07eb      	lsls	r3, r5, #31
 80193bc:	d50a      	bpl.n	80193d4 <__pow5mult+0x84>
 80193be:	4631      	mov	r1, r6
 80193c0:	4622      	mov	r2, r4
 80193c2:	4638      	mov	r0, r7
 80193c4:	f7ff ff22 	bl	801920c <__multiply>
 80193c8:	4631      	mov	r1, r6
 80193ca:	4680      	mov	r8, r0
 80193cc:	4638      	mov	r0, r7
 80193ce:	f7ff fe09 	bl	8018fe4 <_Bfree>
 80193d2:	4646      	mov	r6, r8
 80193d4:	106d      	asrs	r5, r5, #1
 80193d6:	d00b      	beq.n	80193f0 <__pow5mult+0xa0>
 80193d8:	6820      	ldr	r0, [r4, #0]
 80193da:	b938      	cbnz	r0, 80193ec <__pow5mult+0x9c>
 80193dc:	4622      	mov	r2, r4
 80193de:	4621      	mov	r1, r4
 80193e0:	4638      	mov	r0, r7
 80193e2:	f7ff ff13 	bl	801920c <__multiply>
 80193e6:	6020      	str	r0, [r4, #0]
 80193e8:	f8c0 9000 	str.w	r9, [r0]
 80193ec:	4604      	mov	r4, r0
 80193ee:	e7e4      	b.n	80193ba <__pow5mult+0x6a>
 80193f0:	4630      	mov	r0, r6
 80193f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80193f6:	bf00      	nop
 80193f8:	0801b494 	.word	0x0801b494
 80193fc:	0801b1b7 	.word	0x0801b1b7
 8019400:	0801b297 	.word	0x0801b297

08019404 <__lshift>:
 8019404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019408:	460c      	mov	r4, r1
 801940a:	6849      	ldr	r1, [r1, #4]
 801940c:	6923      	ldr	r3, [r4, #16]
 801940e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8019412:	68a3      	ldr	r3, [r4, #8]
 8019414:	4607      	mov	r7, r0
 8019416:	4691      	mov	r9, r2
 8019418:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801941c:	f108 0601 	add.w	r6, r8, #1
 8019420:	42b3      	cmp	r3, r6
 8019422:	db0b      	blt.n	801943c <__lshift+0x38>
 8019424:	4638      	mov	r0, r7
 8019426:	f7ff fd9d 	bl	8018f64 <_Balloc>
 801942a:	4605      	mov	r5, r0
 801942c:	b948      	cbnz	r0, 8019442 <__lshift+0x3e>
 801942e:	4602      	mov	r2, r0
 8019430:	4b28      	ldr	r3, [pc, #160]	@ (80194d4 <__lshift+0xd0>)
 8019432:	4829      	ldr	r0, [pc, #164]	@ (80194d8 <__lshift+0xd4>)
 8019434:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8019438:	f000 fc68 	bl	8019d0c <__assert_func>
 801943c:	3101      	adds	r1, #1
 801943e:	005b      	lsls	r3, r3, #1
 8019440:	e7ee      	b.n	8019420 <__lshift+0x1c>
 8019442:	2300      	movs	r3, #0
 8019444:	f100 0114 	add.w	r1, r0, #20
 8019448:	f100 0210 	add.w	r2, r0, #16
 801944c:	4618      	mov	r0, r3
 801944e:	4553      	cmp	r3, sl
 8019450:	db33      	blt.n	80194ba <__lshift+0xb6>
 8019452:	6920      	ldr	r0, [r4, #16]
 8019454:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8019458:	f104 0314 	add.w	r3, r4, #20
 801945c:	f019 091f 	ands.w	r9, r9, #31
 8019460:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8019464:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8019468:	d02b      	beq.n	80194c2 <__lshift+0xbe>
 801946a:	f1c9 0e20 	rsb	lr, r9, #32
 801946e:	468a      	mov	sl, r1
 8019470:	2200      	movs	r2, #0
 8019472:	6818      	ldr	r0, [r3, #0]
 8019474:	fa00 f009 	lsl.w	r0, r0, r9
 8019478:	4310      	orrs	r0, r2
 801947a:	f84a 0b04 	str.w	r0, [sl], #4
 801947e:	f853 2b04 	ldr.w	r2, [r3], #4
 8019482:	459c      	cmp	ip, r3
 8019484:	fa22 f20e 	lsr.w	r2, r2, lr
 8019488:	d8f3      	bhi.n	8019472 <__lshift+0x6e>
 801948a:	ebac 0304 	sub.w	r3, ip, r4
 801948e:	3b15      	subs	r3, #21
 8019490:	f023 0303 	bic.w	r3, r3, #3
 8019494:	3304      	adds	r3, #4
 8019496:	f104 0015 	add.w	r0, r4, #21
 801949a:	4560      	cmp	r0, ip
 801949c:	bf88      	it	hi
 801949e:	2304      	movhi	r3, #4
 80194a0:	50ca      	str	r2, [r1, r3]
 80194a2:	b10a      	cbz	r2, 80194a8 <__lshift+0xa4>
 80194a4:	f108 0602 	add.w	r6, r8, #2
 80194a8:	3e01      	subs	r6, #1
 80194aa:	4638      	mov	r0, r7
 80194ac:	612e      	str	r6, [r5, #16]
 80194ae:	4621      	mov	r1, r4
 80194b0:	f7ff fd98 	bl	8018fe4 <_Bfree>
 80194b4:	4628      	mov	r0, r5
 80194b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80194ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80194be:	3301      	adds	r3, #1
 80194c0:	e7c5      	b.n	801944e <__lshift+0x4a>
 80194c2:	3904      	subs	r1, #4
 80194c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80194c8:	f841 2f04 	str.w	r2, [r1, #4]!
 80194cc:	459c      	cmp	ip, r3
 80194ce:	d8f9      	bhi.n	80194c4 <__lshift+0xc0>
 80194d0:	e7ea      	b.n	80194a8 <__lshift+0xa4>
 80194d2:	bf00      	nop
 80194d4:	0801b226 	.word	0x0801b226
 80194d8:	0801b297 	.word	0x0801b297

080194dc <__mcmp>:
 80194dc:	690a      	ldr	r2, [r1, #16]
 80194de:	4603      	mov	r3, r0
 80194e0:	6900      	ldr	r0, [r0, #16]
 80194e2:	1a80      	subs	r0, r0, r2
 80194e4:	b530      	push	{r4, r5, lr}
 80194e6:	d10e      	bne.n	8019506 <__mcmp+0x2a>
 80194e8:	3314      	adds	r3, #20
 80194ea:	3114      	adds	r1, #20
 80194ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80194f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80194f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80194f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80194fc:	4295      	cmp	r5, r2
 80194fe:	d003      	beq.n	8019508 <__mcmp+0x2c>
 8019500:	d205      	bcs.n	801950e <__mcmp+0x32>
 8019502:	f04f 30ff 	mov.w	r0, #4294967295
 8019506:	bd30      	pop	{r4, r5, pc}
 8019508:	42a3      	cmp	r3, r4
 801950a:	d3f3      	bcc.n	80194f4 <__mcmp+0x18>
 801950c:	e7fb      	b.n	8019506 <__mcmp+0x2a>
 801950e:	2001      	movs	r0, #1
 8019510:	e7f9      	b.n	8019506 <__mcmp+0x2a>
	...

08019514 <__mdiff>:
 8019514:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019518:	4689      	mov	r9, r1
 801951a:	4606      	mov	r6, r0
 801951c:	4611      	mov	r1, r2
 801951e:	4648      	mov	r0, r9
 8019520:	4614      	mov	r4, r2
 8019522:	f7ff ffdb 	bl	80194dc <__mcmp>
 8019526:	1e05      	subs	r5, r0, #0
 8019528:	d112      	bne.n	8019550 <__mdiff+0x3c>
 801952a:	4629      	mov	r1, r5
 801952c:	4630      	mov	r0, r6
 801952e:	f7ff fd19 	bl	8018f64 <_Balloc>
 8019532:	4602      	mov	r2, r0
 8019534:	b928      	cbnz	r0, 8019542 <__mdiff+0x2e>
 8019536:	4b3f      	ldr	r3, [pc, #252]	@ (8019634 <__mdiff+0x120>)
 8019538:	f240 2137 	movw	r1, #567	@ 0x237
 801953c:	483e      	ldr	r0, [pc, #248]	@ (8019638 <__mdiff+0x124>)
 801953e:	f000 fbe5 	bl	8019d0c <__assert_func>
 8019542:	2301      	movs	r3, #1
 8019544:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8019548:	4610      	mov	r0, r2
 801954a:	b003      	add	sp, #12
 801954c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019550:	bfbc      	itt	lt
 8019552:	464b      	movlt	r3, r9
 8019554:	46a1      	movlt	r9, r4
 8019556:	4630      	mov	r0, r6
 8019558:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801955c:	bfba      	itte	lt
 801955e:	461c      	movlt	r4, r3
 8019560:	2501      	movlt	r5, #1
 8019562:	2500      	movge	r5, #0
 8019564:	f7ff fcfe 	bl	8018f64 <_Balloc>
 8019568:	4602      	mov	r2, r0
 801956a:	b918      	cbnz	r0, 8019574 <__mdiff+0x60>
 801956c:	4b31      	ldr	r3, [pc, #196]	@ (8019634 <__mdiff+0x120>)
 801956e:	f240 2145 	movw	r1, #581	@ 0x245
 8019572:	e7e3      	b.n	801953c <__mdiff+0x28>
 8019574:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8019578:	6926      	ldr	r6, [r4, #16]
 801957a:	60c5      	str	r5, [r0, #12]
 801957c:	f109 0310 	add.w	r3, r9, #16
 8019580:	f109 0514 	add.w	r5, r9, #20
 8019584:	f104 0e14 	add.w	lr, r4, #20
 8019588:	f100 0b14 	add.w	fp, r0, #20
 801958c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8019590:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8019594:	9301      	str	r3, [sp, #4]
 8019596:	46d9      	mov	r9, fp
 8019598:	f04f 0c00 	mov.w	ip, #0
 801959c:	9b01      	ldr	r3, [sp, #4]
 801959e:	f85e 0b04 	ldr.w	r0, [lr], #4
 80195a2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80195a6:	9301      	str	r3, [sp, #4]
 80195a8:	fa1f f38a 	uxth.w	r3, sl
 80195ac:	4619      	mov	r1, r3
 80195ae:	b283      	uxth	r3, r0
 80195b0:	1acb      	subs	r3, r1, r3
 80195b2:	0c00      	lsrs	r0, r0, #16
 80195b4:	4463      	add	r3, ip
 80195b6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80195ba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80195be:	b29b      	uxth	r3, r3
 80195c0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80195c4:	4576      	cmp	r6, lr
 80195c6:	f849 3b04 	str.w	r3, [r9], #4
 80195ca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80195ce:	d8e5      	bhi.n	801959c <__mdiff+0x88>
 80195d0:	1b33      	subs	r3, r6, r4
 80195d2:	3b15      	subs	r3, #21
 80195d4:	f023 0303 	bic.w	r3, r3, #3
 80195d8:	3415      	adds	r4, #21
 80195da:	3304      	adds	r3, #4
 80195dc:	42a6      	cmp	r6, r4
 80195de:	bf38      	it	cc
 80195e0:	2304      	movcc	r3, #4
 80195e2:	441d      	add	r5, r3
 80195e4:	445b      	add	r3, fp
 80195e6:	461e      	mov	r6, r3
 80195e8:	462c      	mov	r4, r5
 80195ea:	4544      	cmp	r4, r8
 80195ec:	d30e      	bcc.n	801960c <__mdiff+0xf8>
 80195ee:	f108 0103 	add.w	r1, r8, #3
 80195f2:	1b49      	subs	r1, r1, r5
 80195f4:	f021 0103 	bic.w	r1, r1, #3
 80195f8:	3d03      	subs	r5, #3
 80195fa:	45a8      	cmp	r8, r5
 80195fc:	bf38      	it	cc
 80195fe:	2100      	movcc	r1, #0
 8019600:	440b      	add	r3, r1
 8019602:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8019606:	b191      	cbz	r1, 801962e <__mdiff+0x11a>
 8019608:	6117      	str	r7, [r2, #16]
 801960a:	e79d      	b.n	8019548 <__mdiff+0x34>
 801960c:	f854 1b04 	ldr.w	r1, [r4], #4
 8019610:	46e6      	mov	lr, ip
 8019612:	0c08      	lsrs	r0, r1, #16
 8019614:	fa1c fc81 	uxtah	ip, ip, r1
 8019618:	4471      	add	r1, lr
 801961a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801961e:	b289      	uxth	r1, r1
 8019620:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8019624:	f846 1b04 	str.w	r1, [r6], #4
 8019628:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801962c:	e7dd      	b.n	80195ea <__mdiff+0xd6>
 801962e:	3f01      	subs	r7, #1
 8019630:	e7e7      	b.n	8019602 <__mdiff+0xee>
 8019632:	bf00      	nop
 8019634:	0801b226 	.word	0x0801b226
 8019638:	0801b297 	.word	0x0801b297

0801963c <__ulp>:
 801963c:	b082      	sub	sp, #8
 801963e:	ed8d 0b00 	vstr	d0, [sp]
 8019642:	9a01      	ldr	r2, [sp, #4]
 8019644:	4b0f      	ldr	r3, [pc, #60]	@ (8019684 <__ulp+0x48>)
 8019646:	4013      	ands	r3, r2
 8019648:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801964c:	2b00      	cmp	r3, #0
 801964e:	dc08      	bgt.n	8019662 <__ulp+0x26>
 8019650:	425b      	negs	r3, r3
 8019652:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8019656:	ea4f 5223 	mov.w	r2, r3, asr #20
 801965a:	da04      	bge.n	8019666 <__ulp+0x2a>
 801965c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8019660:	4113      	asrs	r3, r2
 8019662:	2200      	movs	r2, #0
 8019664:	e008      	b.n	8019678 <__ulp+0x3c>
 8019666:	f1a2 0314 	sub.w	r3, r2, #20
 801966a:	2b1e      	cmp	r3, #30
 801966c:	bfda      	itte	le
 801966e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8019672:	40da      	lsrle	r2, r3
 8019674:	2201      	movgt	r2, #1
 8019676:	2300      	movs	r3, #0
 8019678:	4619      	mov	r1, r3
 801967a:	4610      	mov	r0, r2
 801967c:	ec41 0b10 	vmov	d0, r0, r1
 8019680:	b002      	add	sp, #8
 8019682:	4770      	bx	lr
 8019684:	7ff00000 	.word	0x7ff00000

08019688 <__b2d>:
 8019688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801968c:	6906      	ldr	r6, [r0, #16]
 801968e:	f100 0814 	add.w	r8, r0, #20
 8019692:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8019696:	1f37      	subs	r7, r6, #4
 8019698:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801969c:	4610      	mov	r0, r2
 801969e:	f7ff fd53 	bl	8019148 <__hi0bits>
 80196a2:	f1c0 0320 	rsb	r3, r0, #32
 80196a6:	280a      	cmp	r0, #10
 80196a8:	600b      	str	r3, [r1, #0]
 80196aa:	491b      	ldr	r1, [pc, #108]	@ (8019718 <__b2d+0x90>)
 80196ac:	dc15      	bgt.n	80196da <__b2d+0x52>
 80196ae:	f1c0 0c0b 	rsb	ip, r0, #11
 80196b2:	fa22 f30c 	lsr.w	r3, r2, ip
 80196b6:	45b8      	cmp	r8, r7
 80196b8:	ea43 0501 	orr.w	r5, r3, r1
 80196bc:	bf34      	ite	cc
 80196be:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80196c2:	2300      	movcs	r3, #0
 80196c4:	3015      	adds	r0, #21
 80196c6:	fa02 f000 	lsl.w	r0, r2, r0
 80196ca:	fa23 f30c 	lsr.w	r3, r3, ip
 80196ce:	4303      	orrs	r3, r0
 80196d0:	461c      	mov	r4, r3
 80196d2:	ec45 4b10 	vmov	d0, r4, r5
 80196d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80196da:	45b8      	cmp	r8, r7
 80196dc:	bf3a      	itte	cc
 80196de:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80196e2:	f1a6 0708 	subcc.w	r7, r6, #8
 80196e6:	2300      	movcs	r3, #0
 80196e8:	380b      	subs	r0, #11
 80196ea:	d012      	beq.n	8019712 <__b2d+0x8a>
 80196ec:	f1c0 0120 	rsb	r1, r0, #32
 80196f0:	fa23 f401 	lsr.w	r4, r3, r1
 80196f4:	4082      	lsls	r2, r0
 80196f6:	4322      	orrs	r2, r4
 80196f8:	4547      	cmp	r7, r8
 80196fa:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80196fe:	bf8c      	ite	hi
 8019700:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8019704:	2200      	movls	r2, #0
 8019706:	4083      	lsls	r3, r0
 8019708:	40ca      	lsrs	r2, r1
 801970a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801970e:	4313      	orrs	r3, r2
 8019710:	e7de      	b.n	80196d0 <__b2d+0x48>
 8019712:	ea42 0501 	orr.w	r5, r2, r1
 8019716:	e7db      	b.n	80196d0 <__b2d+0x48>
 8019718:	3ff00000 	.word	0x3ff00000

0801971c <__d2b>:
 801971c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8019720:	460f      	mov	r7, r1
 8019722:	2101      	movs	r1, #1
 8019724:	ec59 8b10 	vmov	r8, r9, d0
 8019728:	4616      	mov	r6, r2
 801972a:	f7ff fc1b 	bl	8018f64 <_Balloc>
 801972e:	4604      	mov	r4, r0
 8019730:	b930      	cbnz	r0, 8019740 <__d2b+0x24>
 8019732:	4602      	mov	r2, r0
 8019734:	4b23      	ldr	r3, [pc, #140]	@ (80197c4 <__d2b+0xa8>)
 8019736:	4824      	ldr	r0, [pc, #144]	@ (80197c8 <__d2b+0xac>)
 8019738:	f240 310f 	movw	r1, #783	@ 0x30f
 801973c:	f000 fae6 	bl	8019d0c <__assert_func>
 8019740:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8019744:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8019748:	b10d      	cbz	r5, 801974e <__d2b+0x32>
 801974a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801974e:	9301      	str	r3, [sp, #4]
 8019750:	f1b8 0300 	subs.w	r3, r8, #0
 8019754:	d023      	beq.n	801979e <__d2b+0x82>
 8019756:	4668      	mov	r0, sp
 8019758:	9300      	str	r3, [sp, #0]
 801975a:	f7ff fd14 	bl	8019186 <__lo0bits>
 801975e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8019762:	b1d0      	cbz	r0, 801979a <__d2b+0x7e>
 8019764:	f1c0 0320 	rsb	r3, r0, #32
 8019768:	fa02 f303 	lsl.w	r3, r2, r3
 801976c:	430b      	orrs	r3, r1
 801976e:	40c2      	lsrs	r2, r0
 8019770:	6163      	str	r3, [r4, #20]
 8019772:	9201      	str	r2, [sp, #4]
 8019774:	9b01      	ldr	r3, [sp, #4]
 8019776:	61a3      	str	r3, [r4, #24]
 8019778:	2b00      	cmp	r3, #0
 801977a:	bf0c      	ite	eq
 801977c:	2201      	moveq	r2, #1
 801977e:	2202      	movne	r2, #2
 8019780:	6122      	str	r2, [r4, #16]
 8019782:	b1a5      	cbz	r5, 80197ae <__d2b+0x92>
 8019784:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8019788:	4405      	add	r5, r0
 801978a:	603d      	str	r5, [r7, #0]
 801978c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8019790:	6030      	str	r0, [r6, #0]
 8019792:	4620      	mov	r0, r4
 8019794:	b003      	add	sp, #12
 8019796:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801979a:	6161      	str	r1, [r4, #20]
 801979c:	e7ea      	b.n	8019774 <__d2b+0x58>
 801979e:	a801      	add	r0, sp, #4
 80197a0:	f7ff fcf1 	bl	8019186 <__lo0bits>
 80197a4:	9b01      	ldr	r3, [sp, #4]
 80197a6:	6163      	str	r3, [r4, #20]
 80197a8:	3020      	adds	r0, #32
 80197aa:	2201      	movs	r2, #1
 80197ac:	e7e8      	b.n	8019780 <__d2b+0x64>
 80197ae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80197b2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80197b6:	6038      	str	r0, [r7, #0]
 80197b8:	6918      	ldr	r0, [r3, #16]
 80197ba:	f7ff fcc5 	bl	8019148 <__hi0bits>
 80197be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80197c2:	e7e5      	b.n	8019790 <__d2b+0x74>
 80197c4:	0801b226 	.word	0x0801b226
 80197c8:	0801b297 	.word	0x0801b297

080197cc <__ratio>:
 80197cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80197d0:	b085      	sub	sp, #20
 80197d2:	e9cd 1000 	strd	r1, r0, [sp]
 80197d6:	a902      	add	r1, sp, #8
 80197d8:	f7ff ff56 	bl	8019688 <__b2d>
 80197dc:	9800      	ldr	r0, [sp, #0]
 80197de:	a903      	add	r1, sp, #12
 80197e0:	ec55 4b10 	vmov	r4, r5, d0
 80197e4:	f7ff ff50 	bl	8019688 <__b2d>
 80197e8:	9b01      	ldr	r3, [sp, #4]
 80197ea:	6919      	ldr	r1, [r3, #16]
 80197ec:	9b00      	ldr	r3, [sp, #0]
 80197ee:	691b      	ldr	r3, [r3, #16]
 80197f0:	1ac9      	subs	r1, r1, r3
 80197f2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80197f6:	1a9b      	subs	r3, r3, r2
 80197f8:	ec5b ab10 	vmov	sl, fp, d0
 80197fc:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8019800:	2b00      	cmp	r3, #0
 8019802:	bfce      	itee	gt
 8019804:	462a      	movgt	r2, r5
 8019806:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801980a:	465a      	movle	r2, fp
 801980c:	462f      	mov	r7, r5
 801980e:	46d9      	mov	r9, fp
 8019810:	bfcc      	ite	gt
 8019812:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8019816:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801981a:	464b      	mov	r3, r9
 801981c:	4652      	mov	r2, sl
 801981e:	4620      	mov	r0, r4
 8019820:	4639      	mov	r1, r7
 8019822:	f7e7 f823 	bl	800086c <__aeabi_ddiv>
 8019826:	ec41 0b10 	vmov	d0, r0, r1
 801982a:	b005      	add	sp, #20
 801982c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08019830 <__copybits>:
 8019830:	3901      	subs	r1, #1
 8019832:	b570      	push	{r4, r5, r6, lr}
 8019834:	1149      	asrs	r1, r1, #5
 8019836:	6914      	ldr	r4, [r2, #16]
 8019838:	3101      	adds	r1, #1
 801983a:	f102 0314 	add.w	r3, r2, #20
 801983e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8019842:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8019846:	1f05      	subs	r5, r0, #4
 8019848:	42a3      	cmp	r3, r4
 801984a:	d30c      	bcc.n	8019866 <__copybits+0x36>
 801984c:	1aa3      	subs	r3, r4, r2
 801984e:	3b11      	subs	r3, #17
 8019850:	f023 0303 	bic.w	r3, r3, #3
 8019854:	3211      	adds	r2, #17
 8019856:	42a2      	cmp	r2, r4
 8019858:	bf88      	it	hi
 801985a:	2300      	movhi	r3, #0
 801985c:	4418      	add	r0, r3
 801985e:	2300      	movs	r3, #0
 8019860:	4288      	cmp	r0, r1
 8019862:	d305      	bcc.n	8019870 <__copybits+0x40>
 8019864:	bd70      	pop	{r4, r5, r6, pc}
 8019866:	f853 6b04 	ldr.w	r6, [r3], #4
 801986a:	f845 6f04 	str.w	r6, [r5, #4]!
 801986e:	e7eb      	b.n	8019848 <__copybits+0x18>
 8019870:	f840 3b04 	str.w	r3, [r0], #4
 8019874:	e7f4      	b.n	8019860 <__copybits+0x30>

08019876 <__any_on>:
 8019876:	f100 0214 	add.w	r2, r0, #20
 801987a:	6900      	ldr	r0, [r0, #16]
 801987c:	114b      	asrs	r3, r1, #5
 801987e:	4298      	cmp	r0, r3
 8019880:	b510      	push	{r4, lr}
 8019882:	db11      	blt.n	80198a8 <__any_on+0x32>
 8019884:	dd0a      	ble.n	801989c <__any_on+0x26>
 8019886:	f011 011f 	ands.w	r1, r1, #31
 801988a:	d007      	beq.n	801989c <__any_on+0x26>
 801988c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8019890:	fa24 f001 	lsr.w	r0, r4, r1
 8019894:	fa00 f101 	lsl.w	r1, r0, r1
 8019898:	428c      	cmp	r4, r1
 801989a:	d10b      	bne.n	80198b4 <__any_on+0x3e>
 801989c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80198a0:	4293      	cmp	r3, r2
 80198a2:	d803      	bhi.n	80198ac <__any_on+0x36>
 80198a4:	2000      	movs	r0, #0
 80198a6:	bd10      	pop	{r4, pc}
 80198a8:	4603      	mov	r3, r0
 80198aa:	e7f7      	b.n	801989c <__any_on+0x26>
 80198ac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80198b0:	2900      	cmp	r1, #0
 80198b2:	d0f5      	beq.n	80198a0 <__any_on+0x2a>
 80198b4:	2001      	movs	r0, #1
 80198b6:	e7f6      	b.n	80198a6 <__any_on+0x30>

080198b8 <__ascii_wctomb>:
 80198b8:	4603      	mov	r3, r0
 80198ba:	4608      	mov	r0, r1
 80198bc:	b141      	cbz	r1, 80198d0 <__ascii_wctomb+0x18>
 80198be:	2aff      	cmp	r2, #255	@ 0xff
 80198c0:	d904      	bls.n	80198cc <__ascii_wctomb+0x14>
 80198c2:	228a      	movs	r2, #138	@ 0x8a
 80198c4:	601a      	str	r2, [r3, #0]
 80198c6:	f04f 30ff 	mov.w	r0, #4294967295
 80198ca:	4770      	bx	lr
 80198cc:	700a      	strb	r2, [r1, #0]
 80198ce:	2001      	movs	r0, #1
 80198d0:	4770      	bx	lr

080198d2 <__ssputs_r>:
 80198d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80198d6:	688e      	ldr	r6, [r1, #8]
 80198d8:	461f      	mov	r7, r3
 80198da:	42be      	cmp	r6, r7
 80198dc:	680b      	ldr	r3, [r1, #0]
 80198de:	4682      	mov	sl, r0
 80198e0:	460c      	mov	r4, r1
 80198e2:	4690      	mov	r8, r2
 80198e4:	d82d      	bhi.n	8019942 <__ssputs_r+0x70>
 80198e6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80198ea:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80198ee:	d026      	beq.n	801993e <__ssputs_r+0x6c>
 80198f0:	6965      	ldr	r5, [r4, #20]
 80198f2:	6909      	ldr	r1, [r1, #16]
 80198f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80198f8:	eba3 0901 	sub.w	r9, r3, r1
 80198fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019900:	1c7b      	adds	r3, r7, #1
 8019902:	444b      	add	r3, r9
 8019904:	106d      	asrs	r5, r5, #1
 8019906:	429d      	cmp	r5, r3
 8019908:	bf38      	it	cc
 801990a:	461d      	movcc	r5, r3
 801990c:	0553      	lsls	r3, r2, #21
 801990e:	d527      	bpl.n	8019960 <__ssputs_r+0x8e>
 8019910:	4629      	mov	r1, r5
 8019912:	f7fc fb45 	bl	8015fa0 <_malloc_r>
 8019916:	4606      	mov	r6, r0
 8019918:	b360      	cbz	r0, 8019974 <__ssputs_r+0xa2>
 801991a:	6921      	ldr	r1, [r4, #16]
 801991c:	464a      	mov	r2, r9
 801991e:	f7fe f912 	bl	8017b46 <memcpy>
 8019922:	89a3      	ldrh	r3, [r4, #12]
 8019924:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8019928:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801992c:	81a3      	strh	r3, [r4, #12]
 801992e:	6126      	str	r6, [r4, #16]
 8019930:	6165      	str	r5, [r4, #20]
 8019932:	444e      	add	r6, r9
 8019934:	eba5 0509 	sub.w	r5, r5, r9
 8019938:	6026      	str	r6, [r4, #0]
 801993a:	60a5      	str	r5, [r4, #8]
 801993c:	463e      	mov	r6, r7
 801993e:	42be      	cmp	r6, r7
 8019940:	d900      	bls.n	8019944 <__ssputs_r+0x72>
 8019942:	463e      	mov	r6, r7
 8019944:	6820      	ldr	r0, [r4, #0]
 8019946:	4632      	mov	r2, r6
 8019948:	4641      	mov	r1, r8
 801994a:	f000 f9c5 	bl	8019cd8 <memmove>
 801994e:	68a3      	ldr	r3, [r4, #8]
 8019950:	1b9b      	subs	r3, r3, r6
 8019952:	60a3      	str	r3, [r4, #8]
 8019954:	6823      	ldr	r3, [r4, #0]
 8019956:	4433      	add	r3, r6
 8019958:	6023      	str	r3, [r4, #0]
 801995a:	2000      	movs	r0, #0
 801995c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019960:	462a      	mov	r2, r5
 8019962:	f000 fa05 	bl	8019d70 <_realloc_r>
 8019966:	4606      	mov	r6, r0
 8019968:	2800      	cmp	r0, #0
 801996a:	d1e0      	bne.n	801992e <__ssputs_r+0x5c>
 801996c:	6921      	ldr	r1, [r4, #16]
 801996e:	4650      	mov	r0, sl
 8019970:	f7fe ff62 	bl	8018838 <_free_r>
 8019974:	230c      	movs	r3, #12
 8019976:	f8ca 3000 	str.w	r3, [sl]
 801997a:	89a3      	ldrh	r3, [r4, #12]
 801997c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019980:	81a3      	strh	r3, [r4, #12]
 8019982:	f04f 30ff 	mov.w	r0, #4294967295
 8019986:	e7e9      	b.n	801995c <__ssputs_r+0x8a>

08019988 <_svfiprintf_r>:
 8019988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801998c:	4698      	mov	r8, r3
 801998e:	898b      	ldrh	r3, [r1, #12]
 8019990:	061b      	lsls	r3, r3, #24
 8019992:	b09d      	sub	sp, #116	@ 0x74
 8019994:	4607      	mov	r7, r0
 8019996:	460d      	mov	r5, r1
 8019998:	4614      	mov	r4, r2
 801999a:	d510      	bpl.n	80199be <_svfiprintf_r+0x36>
 801999c:	690b      	ldr	r3, [r1, #16]
 801999e:	b973      	cbnz	r3, 80199be <_svfiprintf_r+0x36>
 80199a0:	2140      	movs	r1, #64	@ 0x40
 80199a2:	f7fc fafd 	bl	8015fa0 <_malloc_r>
 80199a6:	6028      	str	r0, [r5, #0]
 80199a8:	6128      	str	r0, [r5, #16]
 80199aa:	b930      	cbnz	r0, 80199ba <_svfiprintf_r+0x32>
 80199ac:	230c      	movs	r3, #12
 80199ae:	603b      	str	r3, [r7, #0]
 80199b0:	f04f 30ff 	mov.w	r0, #4294967295
 80199b4:	b01d      	add	sp, #116	@ 0x74
 80199b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80199ba:	2340      	movs	r3, #64	@ 0x40
 80199bc:	616b      	str	r3, [r5, #20]
 80199be:	2300      	movs	r3, #0
 80199c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80199c2:	2320      	movs	r3, #32
 80199c4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80199c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80199cc:	2330      	movs	r3, #48	@ 0x30
 80199ce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8019b6c <_svfiprintf_r+0x1e4>
 80199d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80199d6:	f04f 0901 	mov.w	r9, #1
 80199da:	4623      	mov	r3, r4
 80199dc:	469a      	mov	sl, r3
 80199de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80199e2:	b10a      	cbz	r2, 80199e8 <_svfiprintf_r+0x60>
 80199e4:	2a25      	cmp	r2, #37	@ 0x25
 80199e6:	d1f9      	bne.n	80199dc <_svfiprintf_r+0x54>
 80199e8:	ebba 0b04 	subs.w	fp, sl, r4
 80199ec:	d00b      	beq.n	8019a06 <_svfiprintf_r+0x7e>
 80199ee:	465b      	mov	r3, fp
 80199f0:	4622      	mov	r2, r4
 80199f2:	4629      	mov	r1, r5
 80199f4:	4638      	mov	r0, r7
 80199f6:	f7ff ff6c 	bl	80198d2 <__ssputs_r>
 80199fa:	3001      	adds	r0, #1
 80199fc:	f000 80a7 	beq.w	8019b4e <_svfiprintf_r+0x1c6>
 8019a00:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019a02:	445a      	add	r2, fp
 8019a04:	9209      	str	r2, [sp, #36]	@ 0x24
 8019a06:	f89a 3000 	ldrb.w	r3, [sl]
 8019a0a:	2b00      	cmp	r3, #0
 8019a0c:	f000 809f 	beq.w	8019b4e <_svfiprintf_r+0x1c6>
 8019a10:	2300      	movs	r3, #0
 8019a12:	f04f 32ff 	mov.w	r2, #4294967295
 8019a16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019a1a:	f10a 0a01 	add.w	sl, sl, #1
 8019a1e:	9304      	str	r3, [sp, #16]
 8019a20:	9307      	str	r3, [sp, #28]
 8019a22:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019a26:	931a      	str	r3, [sp, #104]	@ 0x68
 8019a28:	4654      	mov	r4, sl
 8019a2a:	2205      	movs	r2, #5
 8019a2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019a30:	484e      	ldr	r0, [pc, #312]	@ (8019b6c <_svfiprintf_r+0x1e4>)
 8019a32:	f7e6 fbdd 	bl	80001f0 <memchr>
 8019a36:	9a04      	ldr	r2, [sp, #16]
 8019a38:	b9d8      	cbnz	r0, 8019a72 <_svfiprintf_r+0xea>
 8019a3a:	06d0      	lsls	r0, r2, #27
 8019a3c:	bf44      	itt	mi
 8019a3e:	2320      	movmi	r3, #32
 8019a40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019a44:	0711      	lsls	r1, r2, #28
 8019a46:	bf44      	itt	mi
 8019a48:	232b      	movmi	r3, #43	@ 0x2b
 8019a4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019a4e:	f89a 3000 	ldrb.w	r3, [sl]
 8019a52:	2b2a      	cmp	r3, #42	@ 0x2a
 8019a54:	d015      	beq.n	8019a82 <_svfiprintf_r+0xfa>
 8019a56:	9a07      	ldr	r2, [sp, #28]
 8019a58:	4654      	mov	r4, sl
 8019a5a:	2000      	movs	r0, #0
 8019a5c:	f04f 0c0a 	mov.w	ip, #10
 8019a60:	4621      	mov	r1, r4
 8019a62:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019a66:	3b30      	subs	r3, #48	@ 0x30
 8019a68:	2b09      	cmp	r3, #9
 8019a6a:	d94b      	bls.n	8019b04 <_svfiprintf_r+0x17c>
 8019a6c:	b1b0      	cbz	r0, 8019a9c <_svfiprintf_r+0x114>
 8019a6e:	9207      	str	r2, [sp, #28]
 8019a70:	e014      	b.n	8019a9c <_svfiprintf_r+0x114>
 8019a72:	eba0 0308 	sub.w	r3, r0, r8
 8019a76:	fa09 f303 	lsl.w	r3, r9, r3
 8019a7a:	4313      	orrs	r3, r2
 8019a7c:	9304      	str	r3, [sp, #16]
 8019a7e:	46a2      	mov	sl, r4
 8019a80:	e7d2      	b.n	8019a28 <_svfiprintf_r+0xa0>
 8019a82:	9b03      	ldr	r3, [sp, #12]
 8019a84:	1d19      	adds	r1, r3, #4
 8019a86:	681b      	ldr	r3, [r3, #0]
 8019a88:	9103      	str	r1, [sp, #12]
 8019a8a:	2b00      	cmp	r3, #0
 8019a8c:	bfbb      	ittet	lt
 8019a8e:	425b      	neglt	r3, r3
 8019a90:	f042 0202 	orrlt.w	r2, r2, #2
 8019a94:	9307      	strge	r3, [sp, #28]
 8019a96:	9307      	strlt	r3, [sp, #28]
 8019a98:	bfb8      	it	lt
 8019a9a:	9204      	strlt	r2, [sp, #16]
 8019a9c:	7823      	ldrb	r3, [r4, #0]
 8019a9e:	2b2e      	cmp	r3, #46	@ 0x2e
 8019aa0:	d10a      	bne.n	8019ab8 <_svfiprintf_r+0x130>
 8019aa2:	7863      	ldrb	r3, [r4, #1]
 8019aa4:	2b2a      	cmp	r3, #42	@ 0x2a
 8019aa6:	d132      	bne.n	8019b0e <_svfiprintf_r+0x186>
 8019aa8:	9b03      	ldr	r3, [sp, #12]
 8019aaa:	1d1a      	adds	r2, r3, #4
 8019aac:	681b      	ldr	r3, [r3, #0]
 8019aae:	9203      	str	r2, [sp, #12]
 8019ab0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019ab4:	3402      	adds	r4, #2
 8019ab6:	9305      	str	r3, [sp, #20]
 8019ab8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8019b7c <_svfiprintf_r+0x1f4>
 8019abc:	7821      	ldrb	r1, [r4, #0]
 8019abe:	2203      	movs	r2, #3
 8019ac0:	4650      	mov	r0, sl
 8019ac2:	f7e6 fb95 	bl	80001f0 <memchr>
 8019ac6:	b138      	cbz	r0, 8019ad8 <_svfiprintf_r+0x150>
 8019ac8:	9b04      	ldr	r3, [sp, #16]
 8019aca:	eba0 000a 	sub.w	r0, r0, sl
 8019ace:	2240      	movs	r2, #64	@ 0x40
 8019ad0:	4082      	lsls	r2, r0
 8019ad2:	4313      	orrs	r3, r2
 8019ad4:	3401      	adds	r4, #1
 8019ad6:	9304      	str	r3, [sp, #16]
 8019ad8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019adc:	4824      	ldr	r0, [pc, #144]	@ (8019b70 <_svfiprintf_r+0x1e8>)
 8019ade:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019ae2:	2206      	movs	r2, #6
 8019ae4:	f7e6 fb84 	bl	80001f0 <memchr>
 8019ae8:	2800      	cmp	r0, #0
 8019aea:	d036      	beq.n	8019b5a <_svfiprintf_r+0x1d2>
 8019aec:	4b21      	ldr	r3, [pc, #132]	@ (8019b74 <_svfiprintf_r+0x1ec>)
 8019aee:	bb1b      	cbnz	r3, 8019b38 <_svfiprintf_r+0x1b0>
 8019af0:	9b03      	ldr	r3, [sp, #12]
 8019af2:	3307      	adds	r3, #7
 8019af4:	f023 0307 	bic.w	r3, r3, #7
 8019af8:	3308      	adds	r3, #8
 8019afa:	9303      	str	r3, [sp, #12]
 8019afc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019afe:	4433      	add	r3, r6
 8019b00:	9309      	str	r3, [sp, #36]	@ 0x24
 8019b02:	e76a      	b.n	80199da <_svfiprintf_r+0x52>
 8019b04:	fb0c 3202 	mla	r2, ip, r2, r3
 8019b08:	460c      	mov	r4, r1
 8019b0a:	2001      	movs	r0, #1
 8019b0c:	e7a8      	b.n	8019a60 <_svfiprintf_r+0xd8>
 8019b0e:	2300      	movs	r3, #0
 8019b10:	3401      	adds	r4, #1
 8019b12:	9305      	str	r3, [sp, #20]
 8019b14:	4619      	mov	r1, r3
 8019b16:	f04f 0c0a 	mov.w	ip, #10
 8019b1a:	4620      	mov	r0, r4
 8019b1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019b20:	3a30      	subs	r2, #48	@ 0x30
 8019b22:	2a09      	cmp	r2, #9
 8019b24:	d903      	bls.n	8019b2e <_svfiprintf_r+0x1a6>
 8019b26:	2b00      	cmp	r3, #0
 8019b28:	d0c6      	beq.n	8019ab8 <_svfiprintf_r+0x130>
 8019b2a:	9105      	str	r1, [sp, #20]
 8019b2c:	e7c4      	b.n	8019ab8 <_svfiprintf_r+0x130>
 8019b2e:	fb0c 2101 	mla	r1, ip, r1, r2
 8019b32:	4604      	mov	r4, r0
 8019b34:	2301      	movs	r3, #1
 8019b36:	e7f0      	b.n	8019b1a <_svfiprintf_r+0x192>
 8019b38:	ab03      	add	r3, sp, #12
 8019b3a:	9300      	str	r3, [sp, #0]
 8019b3c:	462a      	mov	r2, r5
 8019b3e:	4b0e      	ldr	r3, [pc, #56]	@ (8019b78 <_svfiprintf_r+0x1f0>)
 8019b40:	a904      	add	r1, sp, #16
 8019b42:	4638      	mov	r0, r7
 8019b44:	f7fd fa44 	bl	8016fd0 <_printf_float>
 8019b48:	1c42      	adds	r2, r0, #1
 8019b4a:	4606      	mov	r6, r0
 8019b4c:	d1d6      	bne.n	8019afc <_svfiprintf_r+0x174>
 8019b4e:	89ab      	ldrh	r3, [r5, #12]
 8019b50:	065b      	lsls	r3, r3, #25
 8019b52:	f53f af2d 	bmi.w	80199b0 <_svfiprintf_r+0x28>
 8019b56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019b58:	e72c      	b.n	80199b4 <_svfiprintf_r+0x2c>
 8019b5a:	ab03      	add	r3, sp, #12
 8019b5c:	9300      	str	r3, [sp, #0]
 8019b5e:	462a      	mov	r2, r5
 8019b60:	4b05      	ldr	r3, [pc, #20]	@ (8019b78 <_svfiprintf_r+0x1f0>)
 8019b62:	a904      	add	r1, sp, #16
 8019b64:	4638      	mov	r0, r7
 8019b66:	f7fd fccb 	bl	8017500 <_printf_i>
 8019b6a:	e7ed      	b.n	8019b48 <_svfiprintf_r+0x1c0>
 8019b6c:	0801b2f0 	.word	0x0801b2f0
 8019b70:	0801b2fa 	.word	0x0801b2fa
 8019b74:	08016fd1 	.word	0x08016fd1
 8019b78:	080198d3 	.word	0x080198d3
 8019b7c:	0801b2f6 	.word	0x0801b2f6

08019b80 <__sflush_r>:
 8019b80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019b84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019b88:	0716      	lsls	r6, r2, #28
 8019b8a:	4605      	mov	r5, r0
 8019b8c:	460c      	mov	r4, r1
 8019b8e:	d454      	bmi.n	8019c3a <__sflush_r+0xba>
 8019b90:	684b      	ldr	r3, [r1, #4]
 8019b92:	2b00      	cmp	r3, #0
 8019b94:	dc02      	bgt.n	8019b9c <__sflush_r+0x1c>
 8019b96:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8019b98:	2b00      	cmp	r3, #0
 8019b9a:	dd48      	ble.n	8019c2e <__sflush_r+0xae>
 8019b9c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019b9e:	2e00      	cmp	r6, #0
 8019ba0:	d045      	beq.n	8019c2e <__sflush_r+0xae>
 8019ba2:	2300      	movs	r3, #0
 8019ba4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8019ba8:	682f      	ldr	r7, [r5, #0]
 8019baa:	6a21      	ldr	r1, [r4, #32]
 8019bac:	602b      	str	r3, [r5, #0]
 8019bae:	d030      	beq.n	8019c12 <__sflush_r+0x92>
 8019bb0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8019bb2:	89a3      	ldrh	r3, [r4, #12]
 8019bb4:	0759      	lsls	r1, r3, #29
 8019bb6:	d505      	bpl.n	8019bc4 <__sflush_r+0x44>
 8019bb8:	6863      	ldr	r3, [r4, #4]
 8019bba:	1ad2      	subs	r2, r2, r3
 8019bbc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8019bbe:	b10b      	cbz	r3, 8019bc4 <__sflush_r+0x44>
 8019bc0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8019bc2:	1ad2      	subs	r2, r2, r3
 8019bc4:	2300      	movs	r3, #0
 8019bc6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019bc8:	6a21      	ldr	r1, [r4, #32]
 8019bca:	4628      	mov	r0, r5
 8019bcc:	47b0      	blx	r6
 8019bce:	1c43      	adds	r3, r0, #1
 8019bd0:	89a3      	ldrh	r3, [r4, #12]
 8019bd2:	d106      	bne.n	8019be2 <__sflush_r+0x62>
 8019bd4:	6829      	ldr	r1, [r5, #0]
 8019bd6:	291d      	cmp	r1, #29
 8019bd8:	d82b      	bhi.n	8019c32 <__sflush_r+0xb2>
 8019bda:	4a2a      	ldr	r2, [pc, #168]	@ (8019c84 <__sflush_r+0x104>)
 8019bdc:	40ca      	lsrs	r2, r1
 8019bde:	07d6      	lsls	r6, r2, #31
 8019be0:	d527      	bpl.n	8019c32 <__sflush_r+0xb2>
 8019be2:	2200      	movs	r2, #0
 8019be4:	6062      	str	r2, [r4, #4]
 8019be6:	04d9      	lsls	r1, r3, #19
 8019be8:	6922      	ldr	r2, [r4, #16]
 8019bea:	6022      	str	r2, [r4, #0]
 8019bec:	d504      	bpl.n	8019bf8 <__sflush_r+0x78>
 8019bee:	1c42      	adds	r2, r0, #1
 8019bf0:	d101      	bne.n	8019bf6 <__sflush_r+0x76>
 8019bf2:	682b      	ldr	r3, [r5, #0]
 8019bf4:	b903      	cbnz	r3, 8019bf8 <__sflush_r+0x78>
 8019bf6:	6560      	str	r0, [r4, #84]	@ 0x54
 8019bf8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019bfa:	602f      	str	r7, [r5, #0]
 8019bfc:	b1b9      	cbz	r1, 8019c2e <__sflush_r+0xae>
 8019bfe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019c02:	4299      	cmp	r1, r3
 8019c04:	d002      	beq.n	8019c0c <__sflush_r+0x8c>
 8019c06:	4628      	mov	r0, r5
 8019c08:	f7fe fe16 	bl	8018838 <_free_r>
 8019c0c:	2300      	movs	r3, #0
 8019c0e:	6363      	str	r3, [r4, #52]	@ 0x34
 8019c10:	e00d      	b.n	8019c2e <__sflush_r+0xae>
 8019c12:	2301      	movs	r3, #1
 8019c14:	4628      	mov	r0, r5
 8019c16:	47b0      	blx	r6
 8019c18:	4602      	mov	r2, r0
 8019c1a:	1c50      	adds	r0, r2, #1
 8019c1c:	d1c9      	bne.n	8019bb2 <__sflush_r+0x32>
 8019c1e:	682b      	ldr	r3, [r5, #0]
 8019c20:	2b00      	cmp	r3, #0
 8019c22:	d0c6      	beq.n	8019bb2 <__sflush_r+0x32>
 8019c24:	2b1d      	cmp	r3, #29
 8019c26:	d001      	beq.n	8019c2c <__sflush_r+0xac>
 8019c28:	2b16      	cmp	r3, #22
 8019c2a:	d11e      	bne.n	8019c6a <__sflush_r+0xea>
 8019c2c:	602f      	str	r7, [r5, #0]
 8019c2e:	2000      	movs	r0, #0
 8019c30:	e022      	b.n	8019c78 <__sflush_r+0xf8>
 8019c32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019c36:	b21b      	sxth	r3, r3
 8019c38:	e01b      	b.n	8019c72 <__sflush_r+0xf2>
 8019c3a:	690f      	ldr	r7, [r1, #16]
 8019c3c:	2f00      	cmp	r7, #0
 8019c3e:	d0f6      	beq.n	8019c2e <__sflush_r+0xae>
 8019c40:	0793      	lsls	r3, r2, #30
 8019c42:	680e      	ldr	r6, [r1, #0]
 8019c44:	bf08      	it	eq
 8019c46:	694b      	ldreq	r3, [r1, #20]
 8019c48:	600f      	str	r7, [r1, #0]
 8019c4a:	bf18      	it	ne
 8019c4c:	2300      	movne	r3, #0
 8019c4e:	eba6 0807 	sub.w	r8, r6, r7
 8019c52:	608b      	str	r3, [r1, #8]
 8019c54:	f1b8 0f00 	cmp.w	r8, #0
 8019c58:	dde9      	ble.n	8019c2e <__sflush_r+0xae>
 8019c5a:	6a21      	ldr	r1, [r4, #32]
 8019c5c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8019c5e:	4643      	mov	r3, r8
 8019c60:	463a      	mov	r2, r7
 8019c62:	4628      	mov	r0, r5
 8019c64:	47b0      	blx	r6
 8019c66:	2800      	cmp	r0, #0
 8019c68:	dc08      	bgt.n	8019c7c <__sflush_r+0xfc>
 8019c6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019c6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019c72:	81a3      	strh	r3, [r4, #12]
 8019c74:	f04f 30ff 	mov.w	r0, #4294967295
 8019c78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019c7c:	4407      	add	r7, r0
 8019c7e:	eba8 0800 	sub.w	r8, r8, r0
 8019c82:	e7e7      	b.n	8019c54 <__sflush_r+0xd4>
 8019c84:	20400001 	.word	0x20400001

08019c88 <_fflush_r>:
 8019c88:	b538      	push	{r3, r4, r5, lr}
 8019c8a:	690b      	ldr	r3, [r1, #16]
 8019c8c:	4605      	mov	r5, r0
 8019c8e:	460c      	mov	r4, r1
 8019c90:	b913      	cbnz	r3, 8019c98 <_fflush_r+0x10>
 8019c92:	2500      	movs	r5, #0
 8019c94:	4628      	mov	r0, r5
 8019c96:	bd38      	pop	{r3, r4, r5, pc}
 8019c98:	b118      	cbz	r0, 8019ca2 <_fflush_r+0x1a>
 8019c9a:	6a03      	ldr	r3, [r0, #32]
 8019c9c:	b90b      	cbnz	r3, 8019ca2 <_fflush_r+0x1a>
 8019c9e:	f7fd fdd9 	bl	8017854 <__sinit>
 8019ca2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019ca6:	2b00      	cmp	r3, #0
 8019ca8:	d0f3      	beq.n	8019c92 <_fflush_r+0xa>
 8019caa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8019cac:	07d0      	lsls	r0, r2, #31
 8019cae:	d404      	bmi.n	8019cba <_fflush_r+0x32>
 8019cb0:	0599      	lsls	r1, r3, #22
 8019cb2:	d402      	bmi.n	8019cba <_fflush_r+0x32>
 8019cb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019cb6:	f7fd ff44 	bl	8017b42 <__retarget_lock_acquire_recursive>
 8019cba:	4628      	mov	r0, r5
 8019cbc:	4621      	mov	r1, r4
 8019cbe:	f7ff ff5f 	bl	8019b80 <__sflush_r>
 8019cc2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019cc4:	07da      	lsls	r2, r3, #31
 8019cc6:	4605      	mov	r5, r0
 8019cc8:	d4e4      	bmi.n	8019c94 <_fflush_r+0xc>
 8019cca:	89a3      	ldrh	r3, [r4, #12]
 8019ccc:	059b      	lsls	r3, r3, #22
 8019cce:	d4e1      	bmi.n	8019c94 <_fflush_r+0xc>
 8019cd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019cd2:	f7fd ff37 	bl	8017b44 <__retarget_lock_release_recursive>
 8019cd6:	e7dd      	b.n	8019c94 <_fflush_r+0xc>

08019cd8 <memmove>:
 8019cd8:	4288      	cmp	r0, r1
 8019cda:	b510      	push	{r4, lr}
 8019cdc:	eb01 0402 	add.w	r4, r1, r2
 8019ce0:	d902      	bls.n	8019ce8 <memmove+0x10>
 8019ce2:	4284      	cmp	r4, r0
 8019ce4:	4623      	mov	r3, r4
 8019ce6:	d807      	bhi.n	8019cf8 <memmove+0x20>
 8019ce8:	1e43      	subs	r3, r0, #1
 8019cea:	42a1      	cmp	r1, r4
 8019cec:	d008      	beq.n	8019d00 <memmove+0x28>
 8019cee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019cf2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8019cf6:	e7f8      	b.n	8019cea <memmove+0x12>
 8019cf8:	4402      	add	r2, r0
 8019cfa:	4601      	mov	r1, r0
 8019cfc:	428a      	cmp	r2, r1
 8019cfe:	d100      	bne.n	8019d02 <memmove+0x2a>
 8019d00:	bd10      	pop	{r4, pc}
 8019d02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019d06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8019d0a:	e7f7      	b.n	8019cfc <memmove+0x24>

08019d0c <__assert_func>:
 8019d0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019d0e:	4614      	mov	r4, r2
 8019d10:	461a      	mov	r2, r3
 8019d12:	4b09      	ldr	r3, [pc, #36]	@ (8019d38 <__assert_func+0x2c>)
 8019d14:	681b      	ldr	r3, [r3, #0]
 8019d16:	4605      	mov	r5, r0
 8019d18:	68d8      	ldr	r0, [r3, #12]
 8019d1a:	b14c      	cbz	r4, 8019d30 <__assert_func+0x24>
 8019d1c:	4b07      	ldr	r3, [pc, #28]	@ (8019d3c <__assert_func+0x30>)
 8019d1e:	9100      	str	r1, [sp, #0]
 8019d20:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8019d24:	4906      	ldr	r1, [pc, #24]	@ (8019d40 <__assert_func+0x34>)
 8019d26:	462b      	mov	r3, r5
 8019d28:	f000 f850 	bl	8019dcc <fiprintf>
 8019d2c:	f000 f860 	bl	8019df0 <abort>
 8019d30:	4b04      	ldr	r3, [pc, #16]	@ (8019d44 <__assert_func+0x38>)
 8019d32:	461c      	mov	r4, r3
 8019d34:	e7f3      	b.n	8019d1e <__assert_func+0x12>
 8019d36:	bf00      	nop
 8019d38:	200003a8 	.word	0x200003a8
 8019d3c:	0801b301 	.word	0x0801b301
 8019d40:	0801b30e 	.word	0x0801b30e
 8019d44:	0801b33c 	.word	0x0801b33c

08019d48 <_calloc_r>:
 8019d48:	b570      	push	{r4, r5, r6, lr}
 8019d4a:	fba1 5402 	umull	r5, r4, r1, r2
 8019d4e:	b934      	cbnz	r4, 8019d5e <_calloc_r+0x16>
 8019d50:	4629      	mov	r1, r5
 8019d52:	f7fc f925 	bl	8015fa0 <_malloc_r>
 8019d56:	4606      	mov	r6, r0
 8019d58:	b928      	cbnz	r0, 8019d66 <_calloc_r+0x1e>
 8019d5a:	4630      	mov	r0, r6
 8019d5c:	bd70      	pop	{r4, r5, r6, pc}
 8019d5e:	220c      	movs	r2, #12
 8019d60:	6002      	str	r2, [r0, #0]
 8019d62:	2600      	movs	r6, #0
 8019d64:	e7f9      	b.n	8019d5a <_calloc_r+0x12>
 8019d66:	462a      	mov	r2, r5
 8019d68:	4621      	mov	r1, r4
 8019d6a:	f7fd fe0e 	bl	801798a <memset>
 8019d6e:	e7f4      	b.n	8019d5a <_calloc_r+0x12>

08019d70 <_realloc_r>:
 8019d70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019d74:	4607      	mov	r7, r0
 8019d76:	4614      	mov	r4, r2
 8019d78:	460d      	mov	r5, r1
 8019d7a:	b921      	cbnz	r1, 8019d86 <_realloc_r+0x16>
 8019d7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019d80:	4611      	mov	r1, r2
 8019d82:	f7fc b90d 	b.w	8015fa0 <_malloc_r>
 8019d86:	b92a      	cbnz	r2, 8019d94 <_realloc_r+0x24>
 8019d88:	f7fe fd56 	bl	8018838 <_free_r>
 8019d8c:	4625      	mov	r5, r4
 8019d8e:	4628      	mov	r0, r5
 8019d90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019d94:	f000 f833 	bl	8019dfe <_malloc_usable_size_r>
 8019d98:	4284      	cmp	r4, r0
 8019d9a:	4606      	mov	r6, r0
 8019d9c:	d802      	bhi.n	8019da4 <_realloc_r+0x34>
 8019d9e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8019da2:	d8f4      	bhi.n	8019d8e <_realloc_r+0x1e>
 8019da4:	4621      	mov	r1, r4
 8019da6:	4638      	mov	r0, r7
 8019da8:	f7fc f8fa 	bl	8015fa0 <_malloc_r>
 8019dac:	4680      	mov	r8, r0
 8019dae:	b908      	cbnz	r0, 8019db4 <_realloc_r+0x44>
 8019db0:	4645      	mov	r5, r8
 8019db2:	e7ec      	b.n	8019d8e <_realloc_r+0x1e>
 8019db4:	42b4      	cmp	r4, r6
 8019db6:	4622      	mov	r2, r4
 8019db8:	4629      	mov	r1, r5
 8019dba:	bf28      	it	cs
 8019dbc:	4632      	movcs	r2, r6
 8019dbe:	f7fd fec2 	bl	8017b46 <memcpy>
 8019dc2:	4629      	mov	r1, r5
 8019dc4:	4638      	mov	r0, r7
 8019dc6:	f7fe fd37 	bl	8018838 <_free_r>
 8019dca:	e7f1      	b.n	8019db0 <_realloc_r+0x40>

08019dcc <fiprintf>:
 8019dcc:	b40e      	push	{r1, r2, r3}
 8019dce:	b503      	push	{r0, r1, lr}
 8019dd0:	4601      	mov	r1, r0
 8019dd2:	ab03      	add	r3, sp, #12
 8019dd4:	4805      	ldr	r0, [pc, #20]	@ (8019dec <fiprintf+0x20>)
 8019dd6:	f853 2b04 	ldr.w	r2, [r3], #4
 8019dda:	6800      	ldr	r0, [r0, #0]
 8019ddc:	9301      	str	r3, [sp, #4]
 8019dde:	f000 f83f 	bl	8019e60 <_vfiprintf_r>
 8019de2:	b002      	add	sp, #8
 8019de4:	f85d eb04 	ldr.w	lr, [sp], #4
 8019de8:	b003      	add	sp, #12
 8019dea:	4770      	bx	lr
 8019dec:	200003a8 	.word	0x200003a8

08019df0 <abort>:
 8019df0:	b508      	push	{r3, lr}
 8019df2:	2006      	movs	r0, #6
 8019df4:	f000 fa08 	bl	801a208 <raise>
 8019df8:	2001      	movs	r0, #1
 8019dfa:	f7eb ffbf 	bl	8005d7c <_exit>

08019dfe <_malloc_usable_size_r>:
 8019dfe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019e02:	1f18      	subs	r0, r3, #4
 8019e04:	2b00      	cmp	r3, #0
 8019e06:	bfbc      	itt	lt
 8019e08:	580b      	ldrlt	r3, [r1, r0]
 8019e0a:	18c0      	addlt	r0, r0, r3
 8019e0c:	4770      	bx	lr

08019e0e <__sfputc_r>:
 8019e0e:	6893      	ldr	r3, [r2, #8]
 8019e10:	3b01      	subs	r3, #1
 8019e12:	2b00      	cmp	r3, #0
 8019e14:	b410      	push	{r4}
 8019e16:	6093      	str	r3, [r2, #8]
 8019e18:	da08      	bge.n	8019e2c <__sfputc_r+0x1e>
 8019e1a:	6994      	ldr	r4, [r2, #24]
 8019e1c:	42a3      	cmp	r3, r4
 8019e1e:	db01      	blt.n	8019e24 <__sfputc_r+0x16>
 8019e20:	290a      	cmp	r1, #10
 8019e22:	d103      	bne.n	8019e2c <__sfputc_r+0x1e>
 8019e24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019e28:	f000 b932 	b.w	801a090 <__swbuf_r>
 8019e2c:	6813      	ldr	r3, [r2, #0]
 8019e2e:	1c58      	adds	r0, r3, #1
 8019e30:	6010      	str	r0, [r2, #0]
 8019e32:	7019      	strb	r1, [r3, #0]
 8019e34:	4608      	mov	r0, r1
 8019e36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019e3a:	4770      	bx	lr

08019e3c <__sfputs_r>:
 8019e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019e3e:	4606      	mov	r6, r0
 8019e40:	460f      	mov	r7, r1
 8019e42:	4614      	mov	r4, r2
 8019e44:	18d5      	adds	r5, r2, r3
 8019e46:	42ac      	cmp	r4, r5
 8019e48:	d101      	bne.n	8019e4e <__sfputs_r+0x12>
 8019e4a:	2000      	movs	r0, #0
 8019e4c:	e007      	b.n	8019e5e <__sfputs_r+0x22>
 8019e4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019e52:	463a      	mov	r2, r7
 8019e54:	4630      	mov	r0, r6
 8019e56:	f7ff ffda 	bl	8019e0e <__sfputc_r>
 8019e5a:	1c43      	adds	r3, r0, #1
 8019e5c:	d1f3      	bne.n	8019e46 <__sfputs_r+0xa>
 8019e5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08019e60 <_vfiprintf_r>:
 8019e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019e64:	460d      	mov	r5, r1
 8019e66:	b09d      	sub	sp, #116	@ 0x74
 8019e68:	4614      	mov	r4, r2
 8019e6a:	4698      	mov	r8, r3
 8019e6c:	4606      	mov	r6, r0
 8019e6e:	b118      	cbz	r0, 8019e78 <_vfiprintf_r+0x18>
 8019e70:	6a03      	ldr	r3, [r0, #32]
 8019e72:	b90b      	cbnz	r3, 8019e78 <_vfiprintf_r+0x18>
 8019e74:	f7fd fcee 	bl	8017854 <__sinit>
 8019e78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019e7a:	07d9      	lsls	r1, r3, #31
 8019e7c:	d405      	bmi.n	8019e8a <_vfiprintf_r+0x2a>
 8019e7e:	89ab      	ldrh	r3, [r5, #12]
 8019e80:	059a      	lsls	r2, r3, #22
 8019e82:	d402      	bmi.n	8019e8a <_vfiprintf_r+0x2a>
 8019e84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019e86:	f7fd fe5c 	bl	8017b42 <__retarget_lock_acquire_recursive>
 8019e8a:	89ab      	ldrh	r3, [r5, #12]
 8019e8c:	071b      	lsls	r3, r3, #28
 8019e8e:	d501      	bpl.n	8019e94 <_vfiprintf_r+0x34>
 8019e90:	692b      	ldr	r3, [r5, #16]
 8019e92:	b99b      	cbnz	r3, 8019ebc <_vfiprintf_r+0x5c>
 8019e94:	4629      	mov	r1, r5
 8019e96:	4630      	mov	r0, r6
 8019e98:	f000 f938 	bl	801a10c <__swsetup_r>
 8019e9c:	b170      	cbz	r0, 8019ebc <_vfiprintf_r+0x5c>
 8019e9e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019ea0:	07dc      	lsls	r4, r3, #31
 8019ea2:	d504      	bpl.n	8019eae <_vfiprintf_r+0x4e>
 8019ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8019ea8:	b01d      	add	sp, #116	@ 0x74
 8019eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019eae:	89ab      	ldrh	r3, [r5, #12]
 8019eb0:	0598      	lsls	r0, r3, #22
 8019eb2:	d4f7      	bmi.n	8019ea4 <_vfiprintf_r+0x44>
 8019eb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019eb6:	f7fd fe45 	bl	8017b44 <__retarget_lock_release_recursive>
 8019eba:	e7f3      	b.n	8019ea4 <_vfiprintf_r+0x44>
 8019ebc:	2300      	movs	r3, #0
 8019ebe:	9309      	str	r3, [sp, #36]	@ 0x24
 8019ec0:	2320      	movs	r3, #32
 8019ec2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019ec6:	f8cd 800c 	str.w	r8, [sp, #12]
 8019eca:	2330      	movs	r3, #48	@ 0x30
 8019ecc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801a07c <_vfiprintf_r+0x21c>
 8019ed0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019ed4:	f04f 0901 	mov.w	r9, #1
 8019ed8:	4623      	mov	r3, r4
 8019eda:	469a      	mov	sl, r3
 8019edc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019ee0:	b10a      	cbz	r2, 8019ee6 <_vfiprintf_r+0x86>
 8019ee2:	2a25      	cmp	r2, #37	@ 0x25
 8019ee4:	d1f9      	bne.n	8019eda <_vfiprintf_r+0x7a>
 8019ee6:	ebba 0b04 	subs.w	fp, sl, r4
 8019eea:	d00b      	beq.n	8019f04 <_vfiprintf_r+0xa4>
 8019eec:	465b      	mov	r3, fp
 8019eee:	4622      	mov	r2, r4
 8019ef0:	4629      	mov	r1, r5
 8019ef2:	4630      	mov	r0, r6
 8019ef4:	f7ff ffa2 	bl	8019e3c <__sfputs_r>
 8019ef8:	3001      	adds	r0, #1
 8019efa:	f000 80a7 	beq.w	801a04c <_vfiprintf_r+0x1ec>
 8019efe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019f00:	445a      	add	r2, fp
 8019f02:	9209      	str	r2, [sp, #36]	@ 0x24
 8019f04:	f89a 3000 	ldrb.w	r3, [sl]
 8019f08:	2b00      	cmp	r3, #0
 8019f0a:	f000 809f 	beq.w	801a04c <_vfiprintf_r+0x1ec>
 8019f0e:	2300      	movs	r3, #0
 8019f10:	f04f 32ff 	mov.w	r2, #4294967295
 8019f14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019f18:	f10a 0a01 	add.w	sl, sl, #1
 8019f1c:	9304      	str	r3, [sp, #16]
 8019f1e:	9307      	str	r3, [sp, #28]
 8019f20:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019f24:	931a      	str	r3, [sp, #104]	@ 0x68
 8019f26:	4654      	mov	r4, sl
 8019f28:	2205      	movs	r2, #5
 8019f2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019f2e:	4853      	ldr	r0, [pc, #332]	@ (801a07c <_vfiprintf_r+0x21c>)
 8019f30:	f7e6 f95e 	bl	80001f0 <memchr>
 8019f34:	9a04      	ldr	r2, [sp, #16]
 8019f36:	b9d8      	cbnz	r0, 8019f70 <_vfiprintf_r+0x110>
 8019f38:	06d1      	lsls	r1, r2, #27
 8019f3a:	bf44      	itt	mi
 8019f3c:	2320      	movmi	r3, #32
 8019f3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019f42:	0713      	lsls	r3, r2, #28
 8019f44:	bf44      	itt	mi
 8019f46:	232b      	movmi	r3, #43	@ 0x2b
 8019f48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019f4c:	f89a 3000 	ldrb.w	r3, [sl]
 8019f50:	2b2a      	cmp	r3, #42	@ 0x2a
 8019f52:	d015      	beq.n	8019f80 <_vfiprintf_r+0x120>
 8019f54:	9a07      	ldr	r2, [sp, #28]
 8019f56:	4654      	mov	r4, sl
 8019f58:	2000      	movs	r0, #0
 8019f5a:	f04f 0c0a 	mov.w	ip, #10
 8019f5e:	4621      	mov	r1, r4
 8019f60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019f64:	3b30      	subs	r3, #48	@ 0x30
 8019f66:	2b09      	cmp	r3, #9
 8019f68:	d94b      	bls.n	801a002 <_vfiprintf_r+0x1a2>
 8019f6a:	b1b0      	cbz	r0, 8019f9a <_vfiprintf_r+0x13a>
 8019f6c:	9207      	str	r2, [sp, #28]
 8019f6e:	e014      	b.n	8019f9a <_vfiprintf_r+0x13a>
 8019f70:	eba0 0308 	sub.w	r3, r0, r8
 8019f74:	fa09 f303 	lsl.w	r3, r9, r3
 8019f78:	4313      	orrs	r3, r2
 8019f7a:	9304      	str	r3, [sp, #16]
 8019f7c:	46a2      	mov	sl, r4
 8019f7e:	e7d2      	b.n	8019f26 <_vfiprintf_r+0xc6>
 8019f80:	9b03      	ldr	r3, [sp, #12]
 8019f82:	1d19      	adds	r1, r3, #4
 8019f84:	681b      	ldr	r3, [r3, #0]
 8019f86:	9103      	str	r1, [sp, #12]
 8019f88:	2b00      	cmp	r3, #0
 8019f8a:	bfbb      	ittet	lt
 8019f8c:	425b      	neglt	r3, r3
 8019f8e:	f042 0202 	orrlt.w	r2, r2, #2
 8019f92:	9307      	strge	r3, [sp, #28]
 8019f94:	9307      	strlt	r3, [sp, #28]
 8019f96:	bfb8      	it	lt
 8019f98:	9204      	strlt	r2, [sp, #16]
 8019f9a:	7823      	ldrb	r3, [r4, #0]
 8019f9c:	2b2e      	cmp	r3, #46	@ 0x2e
 8019f9e:	d10a      	bne.n	8019fb6 <_vfiprintf_r+0x156>
 8019fa0:	7863      	ldrb	r3, [r4, #1]
 8019fa2:	2b2a      	cmp	r3, #42	@ 0x2a
 8019fa4:	d132      	bne.n	801a00c <_vfiprintf_r+0x1ac>
 8019fa6:	9b03      	ldr	r3, [sp, #12]
 8019fa8:	1d1a      	adds	r2, r3, #4
 8019faa:	681b      	ldr	r3, [r3, #0]
 8019fac:	9203      	str	r2, [sp, #12]
 8019fae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019fb2:	3402      	adds	r4, #2
 8019fb4:	9305      	str	r3, [sp, #20]
 8019fb6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801a08c <_vfiprintf_r+0x22c>
 8019fba:	7821      	ldrb	r1, [r4, #0]
 8019fbc:	2203      	movs	r2, #3
 8019fbe:	4650      	mov	r0, sl
 8019fc0:	f7e6 f916 	bl	80001f0 <memchr>
 8019fc4:	b138      	cbz	r0, 8019fd6 <_vfiprintf_r+0x176>
 8019fc6:	9b04      	ldr	r3, [sp, #16]
 8019fc8:	eba0 000a 	sub.w	r0, r0, sl
 8019fcc:	2240      	movs	r2, #64	@ 0x40
 8019fce:	4082      	lsls	r2, r0
 8019fd0:	4313      	orrs	r3, r2
 8019fd2:	3401      	adds	r4, #1
 8019fd4:	9304      	str	r3, [sp, #16]
 8019fd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019fda:	4829      	ldr	r0, [pc, #164]	@ (801a080 <_vfiprintf_r+0x220>)
 8019fdc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019fe0:	2206      	movs	r2, #6
 8019fe2:	f7e6 f905 	bl	80001f0 <memchr>
 8019fe6:	2800      	cmp	r0, #0
 8019fe8:	d03f      	beq.n	801a06a <_vfiprintf_r+0x20a>
 8019fea:	4b26      	ldr	r3, [pc, #152]	@ (801a084 <_vfiprintf_r+0x224>)
 8019fec:	bb1b      	cbnz	r3, 801a036 <_vfiprintf_r+0x1d6>
 8019fee:	9b03      	ldr	r3, [sp, #12]
 8019ff0:	3307      	adds	r3, #7
 8019ff2:	f023 0307 	bic.w	r3, r3, #7
 8019ff6:	3308      	adds	r3, #8
 8019ff8:	9303      	str	r3, [sp, #12]
 8019ffa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019ffc:	443b      	add	r3, r7
 8019ffe:	9309      	str	r3, [sp, #36]	@ 0x24
 801a000:	e76a      	b.n	8019ed8 <_vfiprintf_r+0x78>
 801a002:	fb0c 3202 	mla	r2, ip, r2, r3
 801a006:	460c      	mov	r4, r1
 801a008:	2001      	movs	r0, #1
 801a00a:	e7a8      	b.n	8019f5e <_vfiprintf_r+0xfe>
 801a00c:	2300      	movs	r3, #0
 801a00e:	3401      	adds	r4, #1
 801a010:	9305      	str	r3, [sp, #20]
 801a012:	4619      	mov	r1, r3
 801a014:	f04f 0c0a 	mov.w	ip, #10
 801a018:	4620      	mov	r0, r4
 801a01a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a01e:	3a30      	subs	r2, #48	@ 0x30
 801a020:	2a09      	cmp	r2, #9
 801a022:	d903      	bls.n	801a02c <_vfiprintf_r+0x1cc>
 801a024:	2b00      	cmp	r3, #0
 801a026:	d0c6      	beq.n	8019fb6 <_vfiprintf_r+0x156>
 801a028:	9105      	str	r1, [sp, #20]
 801a02a:	e7c4      	b.n	8019fb6 <_vfiprintf_r+0x156>
 801a02c:	fb0c 2101 	mla	r1, ip, r1, r2
 801a030:	4604      	mov	r4, r0
 801a032:	2301      	movs	r3, #1
 801a034:	e7f0      	b.n	801a018 <_vfiprintf_r+0x1b8>
 801a036:	ab03      	add	r3, sp, #12
 801a038:	9300      	str	r3, [sp, #0]
 801a03a:	462a      	mov	r2, r5
 801a03c:	4b12      	ldr	r3, [pc, #72]	@ (801a088 <_vfiprintf_r+0x228>)
 801a03e:	a904      	add	r1, sp, #16
 801a040:	4630      	mov	r0, r6
 801a042:	f7fc ffc5 	bl	8016fd0 <_printf_float>
 801a046:	4607      	mov	r7, r0
 801a048:	1c78      	adds	r0, r7, #1
 801a04a:	d1d6      	bne.n	8019ffa <_vfiprintf_r+0x19a>
 801a04c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a04e:	07d9      	lsls	r1, r3, #31
 801a050:	d405      	bmi.n	801a05e <_vfiprintf_r+0x1fe>
 801a052:	89ab      	ldrh	r3, [r5, #12]
 801a054:	059a      	lsls	r2, r3, #22
 801a056:	d402      	bmi.n	801a05e <_vfiprintf_r+0x1fe>
 801a058:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a05a:	f7fd fd73 	bl	8017b44 <__retarget_lock_release_recursive>
 801a05e:	89ab      	ldrh	r3, [r5, #12]
 801a060:	065b      	lsls	r3, r3, #25
 801a062:	f53f af1f 	bmi.w	8019ea4 <_vfiprintf_r+0x44>
 801a066:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a068:	e71e      	b.n	8019ea8 <_vfiprintf_r+0x48>
 801a06a:	ab03      	add	r3, sp, #12
 801a06c:	9300      	str	r3, [sp, #0]
 801a06e:	462a      	mov	r2, r5
 801a070:	4b05      	ldr	r3, [pc, #20]	@ (801a088 <_vfiprintf_r+0x228>)
 801a072:	a904      	add	r1, sp, #16
 801a074:	4630      	mov	r0, r6
 801a076:	f7fd fa43 	bl	8017500 <_printf_i>
 801a07a:	e7e4      	b.n	801a046 <_vfiprintf_r+0x1e6>
 801a07c:	0801b2f0 	.word	0x0801b2f0
 801a080:	0801b2fa 	.word	0x0801b2fa
 801a084:	08016fd1 	.word	0x08016fd1
 801a088:	08019e3d 	.word	0x08019e3d
 801a08c:	0801b2f6 	.word	0x0801b2f6

0801a090 <__swbuf_r>:
 801a090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a092:	460e      	mov	r6, r1
 801a094:	4614      	mov	r4, r2
 801a096:	4605      	mov	r5, r0
 801a098:	b118      	cbz	r0, 801a0a2 <__swbuf_r+0x12>
 801a09a:	6a03      	ldr	r3, [r0, #32]
 801a09c:	b90b      	cbnz	r3, 801a0a2 <__swbuf_r+0x12>
 801a09e:	f7fd fbd9 	bl	8017854 <__sinit>
 801a0a2:	69a3      	ldr	r3, [r4, #24]
 801a0a4:	60a3      	str	r3, [r4, #8]
 801a0a6:	89a3      	ldrh	r3, [r4, #12]
 801a0a8:	071a      	lsls	r2, r3, #28
 801a0aa:	d501      	bpl.n	801a0b0 <__swbuf_r+0x20>
 801a0ac:	6923      	ldr	r3, [r4, #16]
 801a0ae:	b943      	cbnz	r3, 801a0c2 <__swbuf_r+0x32>
 801a0b0:	4621      	mov	r1, r4
 801a0b2:	4628      	mov	r0, r5
 801a0b4:	f000 f82a 	bl	801a10c <__swsetup_r>
 801a0b8:	b118      	cbz	r0, 801a0c2 <__swbuf_r+0x32>
 801a0ba:	f04f 37ff 	mov.w	r7, #4294967295
 801a0be:	4638      	mov	r0, r7
 801a0c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a0c2:	6823      	ldr	r3, [r4, #0]
 801a0c4:	6922      	ldr	r2, [r4, #16]
 801a0c6:	1a98      	subs	r0, r3, r2
 801a0c8:	6963      	ldr	r3, [r4, #20]
 801a0ca:	b2f6      	uxtb	r6, r6
 801a0cc:	4283      	cmp	r3, r0
 801a0ce:	4637      	mov	r7, r6
 801a0d0:	dc05      	bgt.n	801a0de <__swbuf_r+0x4e>
 801a0d2:	4621      	mov	r1, r4
 801a0d4:	4628      	mov	r0, r5
 801a0d6:	f7ff fdd7 	bl	8019c88 <_fflush_r>
 801a0da:	2800      	cmp	r0, #0
 801a0dc:	d1ed      	bne.n	801a0ba <__swbuf_r+0x2a>
 801a0de:	68a3      	ldr	r3, [r4, #8]
 801a0e0:	3b01      	subs	r3, #1
 801a0e2:	60a3      	str	r3, [r4, #8]
 801a0e4:	6823      	ldr	r3, [r4, #0]
 801a0e6:	1c5a      	adds	r2, r3, #1
 801a0e8:	6022      	str	r2, [r4, #0]
 801a0ea:	701e      	strb	r6, [r3, #0]
 801a0ec:	6962      	ldr	r2, [r4, #20]
 801a0ee:	1c43      	adds	r3, r0, #1
 801a0f0:	429a      	cmp	r2, r3
 801a0f2:	d004      	beq.n	801a0fe <__swbuf_r+0x6e>
 801a0f4:	89a3      	ldrh	r3, [r4, #12]
 801a0f6:	07db      	lsls	r3, r3, #31
 801a0f8:	d5e1      	bpl.n	801a0be <__swbuf_r+0x2e>
 801a0fa:	2e0a      	cmp	r6, #10
 801a0fc:	d1df      	bne.n	801a0be <__swbuf_r+0x2e>
 801a0fe:	4621      	mov	r1, r4
 801a100:	4628      	mov	r0, r5
 801a102:	f7ff fdc1 	bl	8019c88 <_fflush_r>
 801a106:	2800      	cmp	r0, #0
 801a108:	d0d9      	beq.n	801a0be <__swbuf_r+0x2e>
 801a10a:	e7d6      	b.n	801a0ba <__swbuf_r+0x2a>

0801a10c <__swsetup_r>:
 801a10c:	b538      	push	{r3, r4, r5, lr}
 801a10e:	4b29      	ldr	r3, [pc, #164]	@ (801a1b4 <__swsetup_r+0xa8>)
 801a110:	4605      	mov	r5, r0
 801a112:	6818      	ldr	r0, [r3, #0]
 801a114:	460c      	mov	r4, r1
 801a116:	b118      	cbz	r0, 801a120 <__swsetup_r+0x14>
 801a118:	6a03      	ldr	r3, [r0, #32]
 801a11a:	b90b      	cbnz	r3, 801a120 <__swsetup_r+0x14>
 801a11c:	f7fd fb9a 	bl	8017854 <__sinit>
 801a120:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a124:	0719      	lsls	r1, r3, #28
 801a126:	d422      	bmi.n	801a16e <__swsetup_r+0x62>
 801a128:	06da      	lsls	r2, r3, #27
 801a12a:	d407      	bmi.n	801a13c <__swsetup_r+0x30>
 801a12c:	2209      	movs	r2, #9
 801a12e:	602a      	str	r2, [r5, #0]
 801a130:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a134:	81a3      	strh	r3, [r4, #12]
 801a136:	f04f 30ff 	mov.w	r0, #4294967295
 801a13a:	e033      	b.n	801a1a4 <__swsetup_r+0x98>
 801a13c:	0758      	lsls	r0, r3, #29
 801a13e:	d512      	bpl.n	801a166 <__swsetup_r+0x5a>
 801a140:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a142:	b141      	cbz	r1, 801a156 <__swsetup_r+0x4a>
 801a144:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a148:	4299      	cmp	r1, r3
 801a14a:	d002      	beq.n	801a152 <__swsetup_r+0x46>
 801a14c:	4628      	mov	r0, r5
 801a14e:	f7fe fb73 	bl	8018838 <_free_r>
 801a152:	2300      	movs	r3, #0
 801a154:	6363      	str	r3, [r4, #52]	@ 0x34
 801a156:	89a3      	ldrh	r3, [r4, #12]
 801a158:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801a15c:	81a3      	strh	r3, [r4, #12]
 801a15e:	2300      	movs	r3, #0
 801a160:	6063      	str	r3, [r4, #4]
 801a162:	6923      	ldr	r3, [r4, #16]
 801a164:	6023      	str	r3, [r4, #0]
 801a166:	89a3      	ldrh	r3, [r4, #12]
 801a168:	f043 0308 	orr.w	r3, r3, #8
 801a16c:	81a3      	strh	r3, [r4, #12]
 801a16e:	6923      	ldr	r3, [r4, #16]
 801a170:	b94b      	cbnz	r3, 801a186 <__swsetup_r+0x7a>
 801a172:	89a3      	ldrh	r3, [r4, #12]
 801a174:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801a178:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a17c:	d003      	beq.n	801a186 <__swsetup_r+0x7a>
 801a17e:	4621      	mov	r1, r4
 801a180:	4628      	mov	r0, r5
 801a182:	f000 f883 	bl	801a28c <__smakebuf_r>
 801a186:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a18a:	f013 0201 	ands.w	r2, r3, #1
 801a18e:	d00a      	beq.n	801a1a6 <__swsetup_r+0x9a>
 801a190:	2200      	movs	r2, #0
 801a192:	60a2      	str	r2, [r4, #8]
 801a194:	6962      	ldr	r2, [r4, #20]
 801a196:	4252      	negs	r2, r2
 801a198:	61a2      	str	r2, [r4, #24]
 801a19a:	6922      	ldr	r2, [r4, #16]
 801a19c:	b942      	cbnz	r2, 801a1b0 <__swsetup_r+0xa4>
 801a19e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801a1a2:	d1c5      	bne.n	801a130 <__swsetup_r+0x24>
 801a1a4:	bd38      	pop	{r3, r4, r5, pc}
 801a1a6:	0799      	lsls	r1, r3, #30
 801a1a8:	bf58      	it	pl
 801a1aa:	6962      	ldrpl	r2, [r4, #20]
 801a1ac:	60a2      	str	r2, [r4, #8]
 801a1ae:	e7f4      	b.n	801a19a <__swsetup_r+0x8e>
 801a1b0:	2000      	movs	r0, #0
 801a1b2:	e7f7      	b.n	801a1a4 <__swsetup_r+0x98>
 801a1b4:	200003a8 	.word	0x200003a8

0801a1b8 <_raise_r>:
 801a1b8:	291f      	cmp	r1, #31
 801a1ba:	b538      	push	{r3, r4, r5, lr}
 801a1bc:	4605      	mov	r5, r0
 801a1be:	460c      	mov	r4, r1
 801a1c0:	d904      	bls.n	801a1cc <_raise_r+0x14>
 801a1c2:	2316      	movs	r3, #22
 801a1c4:	6003      	str	r3, [r0, #0]
 801a1c6:	f04f 30ff 	mov.w	r0, #4294967295
 801a1ca:	bd38      	pop	{r3, r4, r5, pc}
 801a1cc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801a1ce:	b112      	cbz	r2, 801a1d6 <_raise_r+0x1e>
 801a1d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801a1d4:	b94b      	cbnz	r3, 801a1ea <_raise_r+0x32>
 801a1d6:	4628      	mov	r0, r5
 801a1d8:	f000 f830 	bl	801a23c <_getpid_r>
 801a1dc:	4622      	mov	r2, r4
 801a1de:	4601      	mov	r1, r0
 801a1e0:	4628      	mov	r0, r5
 801a1e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a1e6:	f000 b817 	b.w	801a218 <_kill_r>
 801a1ea:	2b01      	cmp	r3, #1
 801a1ec:	d00a      	beq.n	801a204 <_raise_r+0x4c>
 801a1ee:	1c59      	adds	r1, r3, #1
 801a1f0:	d103      	bne.n	801a1fa <_raise_r+0x42>
 801a1f2:	2316      	movs	r3, #22
 801a1f4:	6003      	str	r3, [r0, #0]
 801a1f6:	2001      	movs	r0, #1
 801a1f8:	e7e7      	b.n	801a1ca <_raise_r+0x12>
 801a1fa:	2100      	movs	r1, #0
 801a1fc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801a200:	4620      	mov	r0, r4
 801a202:	4798      	blx	r3
 801a204:	2000      	movs	r0, #0
 801a206:	e7e0      	b.n	801a1ca <_raise_r+0x12>

0801a208 <raise>:
 801a208:	4b02      	ldr	r3, [pc, #8]	@ (801a214 <raise+0xc>)
 801a20a:	4601      	mov	r1, r0
 801a20c:	6818      	ldr	r0, [r3, #0]
 801a20e:	f7ff bfd3 	b.w	801a1b8 <_raise_r>
 801a212:	bf00      	nop
 801a214:	200003a8 	.word	0x200003a8

0801a218 <_kill_r>:
 801a218:	b538      	push	{r3, r4, r5, lr}
 801a21a:	4d07      	ldr	r5, [pc, #28]	@ (801a238 <_kill_r+0x20>)
 801a21c:	2300      	movs	r3, #0
 801a21e:	4604      	mov	r4, r0
 801a220:	4608      	mov	r0, r1
 801a222:	4611      	mov	r1, r2
 801a224:	602b      	str	r3, [r5, #0]
 801a226:	f7eb fd99 	bl	8005d5c <_kill>
 801a22a:	1c43      	adds	r3, r0, #1
 801a22c:	d102      	bne.n	801a234 <_kill_r+0x1c>
 801a22e:	682b      	ldr	r3, [r5, #0]
 801a230:	b103      	cbz	r3, 801a234 <_kill_r+0x1c>
 801a232:	6023      	str	r3, [r4, #0]
 801a234:	bd38      	pop	{r3, r4, r5, pc}
 801a236:	bf00      	nop
 801a238:	200080d8 	.word	0x200080d8

0801a23c <_getpid_r>:
 801a23c:	f7eb bd86 	b.w	8005d4c <_getpid>

0801a240 <__swhatbuf_r>:
 801a240:	b570      	push	{r4, r5, r6, lr}
 801a242:	460c      	mov	r4, r1
 801a244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a248:	2900      	cmp	r1, #0
 801a24a:	b096      	sub	sp, #88	@ 0x58
 801a24c:	4615      	mov	r5, r2
 801a24e:	461e      	mov	r6, r3
 801a250:	da0d      	bge.n	801a26e <__swhatbuf_r+0x2e>
 801a252:	89a3      	ldrh	r3, [r4, #12]
 801a254:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801a258:	f04f 0100 	mov.w	r1, #0
 801a25c:	bf14      	ite	ne
 801a25e:	2340      	movne	r3, #64	@ 0x40
 801a260:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801a264:	2000      	movs	r0, #0
 801a266:	6031      	str	r1, [r6, #0]
 801a268:	602b      	str	r3, [r5, #0]
 801a26a:	b016      	add	sp, #88	@ 0x58
 801a26c:	bd70      	pop	{r4, r5, r6, pc}
 801a26e:	466a      	mov	r2, sp
 801a270:	f000 f848 	bl	801a304 <_fstat_r>
 801a274:	2800      	cmp	r0, #0
 801a276:	dbec      	blt.n	801a252 <__swhatbuf_r+0x12>
 801a278:	9901      	ldr	r1, [sp, #4]
 801a27a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801a27e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801a282:	4259      	negs	r1, r3
 801a284:	4159      	adcs	r1, r3
 801a286:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a28a:	e7eb      	b.n	801a264 <__swhatbuf_r+0x24>

0801a28c <__smakebuf_r>:
 801a28c:	898b      	ldrh	r3, [r1, #12]
 801a28e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a290:	079d      	lsls	r5, r3, #30
 801a292:	4606      	mov	r6, r0
 801a294:	460c      	mov	r4, r1
 801a296:	d507      	bpl.n	801a2a8 <__smakebuf_r+0x1c>
 801a298:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801a29c:	6023      	str	r3, [r4, #0]
 801a29e:	6123      	str	r3, [r4, #16]
 801a2a0:	2301      	movs	r3, #1
 801a2a2:	6163      	str	r3, [r4, #20]
 801a2a4:	b003      	add	sp, #12
 801a2a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a2a8:	ab01      	add	r3, sp, #4
 801a2aa:	466a      	mov	r2, sp
 801a2ac:	f7ff ffc8 	bl	801a240 <__swhatbuf_r>
 801a2b0:	9f00      	ldr	r7, [sp, #0]
 801a2b2:	4605      	mov	r5, r0
 801a2b4:	4639      	mov	r1, r7
 801a2b6:	4630      	mov	r0, r6
 801a2b8:	f7fb fe72 	bl	8015fa0 <_malloc_r>
 801a2bc:	b948      	cbnz	r0, 801a2d2 <__smakebuf_r+0x46>
 801a2be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a2c2:	059a      	lsls	r2, r3, #22
 801a2c4:	d4ee      	bmi.n	801a2a4 <__smakebuf_r+0x18>
 801a2c6:	f023 0303 	bic.w	r3, r3, #3
 801a2ca:	f043 0302 	orr.w	r3, r3, #2
 801a2ce:	81a3      	strh	r3, [r4, #12]
 801a2d0:	e7e2      	b.n	801a298 <__smakebuf_r+0xc>
 801a2d2:	89a3      	ldrh	r3, [r4, #12]
 801a2d4:	6020      	str	r0, [r4, #0]
 801a2d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a2da:	81a3      	strh	r3, [r4, #12]
 801a2dc:	9b01      	ldr	r3, [sp, #4]
 801a2de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801a2e2:	b15b      	cbz	r3, 801a2fc <__smakebuf_r+0x70>
 801a2e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a2e8:	4630      	mov	r0, r6
 801a2ea:	f000 f81d 	bl	801a328 <_isatty_r>
 801a2ee:	b128      	cbz	r0, 801a2fc <__smakebuf_r+0x70>
 801a2f0:	89a3      	ldrh	r3, [r4, #12]
 801a2f2:	f023 0303 	bic.w	r3, r3, #3
 801a2f6:	f043 0301 	orr.w	r3, r3, #1
 801a2fa:	81a3      	strh	r3, [r4, #12]
 801a2fc:	89a3      	ldrh	r3, [r4, #12]
 801a2fe:	431d      	orrs	r5, r3
 801a300:	81a5      	strh	r5, [r4, #12]
 801a302:	e7cf      	b.n	801a2a4 <__smakebuf_r+0x18>

0801a304 <_fstat_r>:
 801a304:	b538      	push	{r3, r4, r5, lr}
 801a306:	4d07      	ldr	r5, [pc, #28]	@ (801a324 <_fstat_r+0x20>)
 801a308:	2300      	movs	r3, #0
 801a30a:	4604      	mov	r4, r0
 801a30c:	4608      	mov	r0, r1
 801a30e:	4611      	mov	r1, r2
 801a310:	602b      	str	r3, [r5, #0]
 801a312:	f7eb fd83 	bl	8005e1c <_fstat>
 801a316:	1c43      	adds	r3, r0, #1
 801a318:	d102      	bne.n	801a320 <_fstat_r+0x1c>
 801a31a:	682b      	ldr	r3, [r5, #0]
 801a31c:	b103      	cbz	r3, 801a320 <_fstat_r+0x1c>
 801a31e:	6023      	str	r3, [r4, #0]
 801a320:	bd38      	pop	{r3, r4, r5, pc}
 801a322:	bf00      	nop
 801a324:	200080d8 	.word	0x200080d8

0801a328 <_isatty_r>:
 801a328:	b538      	push	{r3, r4, r5, lr}
 801a32a:	4d06      	ldr	r5, [pc, #24]	@ (801a344 <_isatty_r+0x1c>)
 801a32c:	2300      	movs	r3, #0
 801a32e:	4604      	mov	r4, r0
 801a330:	4608      	mov	r0, r1
 801a332:	602b      	str	r3, [r5, #0]
 801a334:	f7eb fd82 	bl	8005e3c <_isatty>
 801a338:	1c43      	adds	r3, r0, #1
 801a33a:	d102      	bne.n	801a342 <_isatty_r+0x1a>
 801a33c:	682b      	ldr	r3, [r5, #0]
 801a33e:	b103      	cbz	r3, 801a342 <_isatty_r+0x1a>
 801a340:	6023      	str	r3, [r4, #0]
 801a342:	bd38      	pop	{r3, r4, r5, pc}
 801a344:	200080d8 	.word	0x200080d8

0801a348 <sqrt>:
 801a348:	b538      	push	{r3, r4, r5, lr}
 801a34a:	ed2d 8b02 	vpush	{d8}
 801a34e:	ec55 4b10 	vmov	r4, r5, d0
 801a352:	f000 f85b 	bl	801a40c <__ieee754_sqrt>
 801a356:	4622      	mov	r2, r4
 801a358:	462b      	mov	r3, r5
 801a35a:	4620      	mov	r0, r4
 801a35c:	4629      	mov	r1, r5
 801a35e:	eeb0 8a40 	vmov.f32	s16, s0
 801a362:	eef0 8a60 	vmov.f32	s17, s1
 801a366:	f7e6 fbf1 	bl	8000b4c <__aeabi_dcmpun>
 801a36a:	b990      	cbnz	r0, 801a392 <sqrt+0x4a>
 801a36c:	2200      	movs	r2, #0
 801a36e:	2300      	movs	r3, #0
 801a370:	4620      	mov	r0, r4
 801a372:	4629      	mov	r1, r5
 801a374:	f7e6 fbc2 	bl	8000afc <__aeabi_dcmplt>
 801a378:	b158      	cbz	r0, 801a392 <sqrt+0x4a>
 801a37a:	f7fd fbb7 	bl	8017aec <__errno>
 801a37e:	2321      	movs	r3, #33	@ 0x21
 801a380:	6003      	str	r3, [r0, #0]
 801a382:	2200      	movs	r2, #0
 801a384:	2300      	movs	r3, #0
 801a386:	4610      	mov	r0, r2
 801a388:	4619      	mov	r1, r3
 801a38a:	f7e6 fa6f 	bl	800086c <__aeabi_ddiv>
 801a38e:	ec41 0b18 	vmov	d8, r0, r1
 801a392:	eeb0 0a48 	vmov.f32	s0, s16
 801a396:	eef0 0a68 	vmov.f32	s1, s17
 801a39a:	ecbd 8b02 	vpop	{d8}
 801a39e:	bd38      	pop	{r3, r4, r5, pc}

0801a3a0 <asinf>:
 801a3a0:	b508      	push	{r3, lr}
 801a3a2:	ed2d 8b02 	vpush	{d8}
 801a3a6:	eeb0 8a40 	vmov.f32	s16, s0
 801a3aa:	f000 f905 	bl	801a5b8 <__ieee754_asinf>
 801a3ae:	eeb4 8a48 	vcmp.f32	s16, s16
 801a3b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a3b6:	eef0 8a40 	vmov.f32	s17, s0
 801a3ba:	d615      	bvs.n	801a3e8 <asinf+0x48>
 801a3bc:	eeb0 0a48 	vmov.f32	s0, s16
 801a3c0:	f000 f81c 	bl	801a3fc <fabsf>
 801a3c4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801a3c8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 801a3cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a3d0:	dd0a      	ble.n	801a3e8 <asinf+0x48>
 801a3d2:	f7fd fb8b 	bl	8017aec <__errno>
 801a3d6:	ecbd 8b02 	vpop	{d8}
 801a3da:	2321      	movs	r3, #33	@ 0x21
 801a3dc:	6003      	str	r3, [r0, #0]
 801a3de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801a3e2:	4804      	ldr	r0, [pc, #16]	@ (801a3f4 <asinf+0x54>)
 801a3e4:	f7fd bbc8 	b.w	8017b78 <nanf>
 801a3e8:	eeb0 0a68 	vmov.f32	s0, s17
 801a3ec:	ecbd 8b02 	vpop	{d8}
 801a3f0:	bd08      	pop	{r3, pc}
 801a3f2:	bf00      	nop
 801a3f4:	0801b33c 	.word	0x0801b33c

0801a3f8 <atan2f>:
 801a3f8:	f000 b9c2 	b.w	801a780 <__ieee754_atan2f>

0801a3fc <fabsf>:
 801a3fc:	ee10 3a10 	vmov	r3, s0
 801a400:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801a404:	ee00 3a10 	vmov	s0, r3
 801a408:	4770      	bx	lr
	...

0801a40c <__ieee754_sqrt>:
 801a40c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a410:	4a66      	ldr	r2, [pc, #408]	@ (801a5ac <__ieee754_sqrt+0x1a0>)
 801a412:	ec55 4b10 	vmov	r4, r5, d0
 801a416:	43aa      	bics	r2, r5
 801a418:	462b      	mov	r3, r5
 801a41a:	4621      	mov	r1, r4
 801a41c:	d110      	bne.n	801a440 <__ieee754_sqrt+0x34>
 801a41e:	4622      	mov	r2, r4
 801a420:	4620      	mov	r0, r4
 801a422:	4629      	mov	r1, r5
 801a424:	f7e6 f8f8 	bl	8000618 <__aeabi_dmul>
 801a428:	4602      	mov	r2, r0
 801a42a:	460b      	mov	r3, r1
 801a42c:	4620      	mov	r0, r4
 801a42e:	4629      	mov	r1, r5
 801a430:	f7e5 ff3c 	bl	80002ac <__adddf3>
 801a434:	4604      	mov	r4, r0
 801a436:	460d      	mov	r5, r1
 801a438:	ec45 4b10 	vmov	d0, r4, r5
 801a43c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a440:	2d00      	cmp	r5, #0
 801a442:	dc0e      	bgt.n	801a462 <__ieee754_sqrt+0x56>
 801a444:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801a448:	4322      	orrs	r2, r4
 801a44a:	d0f5      	beq.n	801a438 <__ieee754_sqrt+0x2c>
 801a44c:	b19d      	cbz	r5, 801a476 <__ieee754_sqrt+0x6a>
 801a44e:	4622      	mov	r2, r4
 801a450:	4620      	mov	r0, r4
 801a452:	4629      	mov	r1, r5
 801a454:	f7e5 ff28 	bl	80002a8 <__aeabi_dsub>
 801a458:	4602      	mov	r2, r0
 801a45a:	460b      	mov	r3, r1
 801a45c:	f7e6 fa06 	bl	800086c <__aeabi_ddiv>
 801a460:	e7e8      	b.n	801a434 <__ieee754_sqrt+0x28>
 801a462:	152a      	asrs	r2, r5, #20
 801a464:	d115      	bne.n	801a492 <__ieee754_sqrt+0x86>
 801a466:	2000      	movs	r0, #0
 801a468:	e009      	b.n	801a47e <__ieee754_sqrt+0x72>
 801a46a:	0acb      	lsrs	r3, r1, #11
 801a46c:	3a15      	subs	r2, #21
 801a46e:	0549      	lsls	r1, r1, #21
 801a470:	2b00      	cmp	r3, #0
 801a472:	d0fa      	beq.n	801a46a <__ieee754_sqrt+0x5e>
 801a474:	e7f7      	b.n	801a466 <__ieee754_sqrt+0x5a>
 801a476:	462a      	mov	r2, r5
 801a478:	e7fa      	b.n	801a470 <__ieee754_sqrt+0x64>
 801a47a:	005b      	lsls	r3, r3, #1
 801a47c:	3001      	adds	r0, #1
 801a47e:	02dc      	lsls	r4, r3, #11
 801a480:	d5fb      	bpl.n	801a47a <__ieee754_sqrt+0x6e>
 801a482:	1e44      	subs	r4, r0, #1
 801a484:	1b12      	subs	r2, r2, r4
 801a486:	f1c0 0420 	rsb	r4, r0, #32
 801a48a:	fa21 f404 	lsr.w	r4, r1, r4
 801a48e:	4323      	orrs	r3, r4
 801a490:	4081      	lsls	r1, r0
 801a492:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801a496:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 801a49a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801a49e:	07d2      	lsls	r2, r2, #31
 801a4a0:	bf5c      	itt	pl
 801a4a2:	005b      	lslpl	r3, r3, #1
 801a4a4:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801a4a8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801a4ac:	bf58      	it	pl
 801a4ae:	0049      	lslpl	r1, r1, #1
 801a4b0:	2600      	movs	r6, #0
 801a4b2:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801a4b6:	107f      	asrs	r7, r7, #1
 801a4b8:	0049      	lsls	r1, r1, #1
 801a4ba:	2016      	movs	r0, #22
 801a4bc:	4632      	mov	r2, r6
 801a4be:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801a4c2:	1915      	adds	r5, r2, r4
 801a4c4:	429d      	cmp	r5, r3
 801a4c6:	bfde      	ittt	le
 801a4c8:	192a      	addle	r2, r5, r4
 801a4ca:	1b5b      	suble	r3, r3, r5
 801a4cc:	1936      	addle	r6, r6, r4
 801a4ce:	0fcd      	lsrs	r5, r1, #31
 801a4d0:	3801      	subs	r0, #1
 801a4d2:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801a4d6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801a4da:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801a4de:	d1f0      	bne.n	801a4c2 <__ieee754_sqrt+0xb6>
 801a4e0:	4605      	mov	r5, r0
 801a4e2:	2420      	movs	r4, #32
 801a4e4:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801a4e8:	4293      	cmp	r3, r2
 801a4ea:	eb0c 0e00 	add.w	lr, ip, r0
 801a4ee:	dc02      	bgt.n	801a4f6 <__ieee754_sqrt+0xea>
 801a4f0:	d113      	bne.n	801a51a <__ieee754_sqrt+0x10e>
 801a4f2:	458e      	cmp	lr, r1
 801a4f4:	d811      	bhi.n	801a51a <__ieee754_sqrt+0x10e>
 801a4f6:	f1be 0f00 	cmp.w	lr, #0
 801a4fa:	eb0e 000c 	add.w	r0, lr, ip
 801a4fe:	da3f      	bge.n	801a580 <__ieee754_sqrt+0x174>
 801a500:	2800      	cmp	r0, #0
 801a502:	db3d      	blt.n	801a580 <__ieee754_sqrt+0x174>
 801a504:	f102 0801 	add.w	r8, r2, #1
 801a508:	1a9b      	subs	r3, r3, r2
 801a50a:	458e      	cmp	lr, r1
 801a50c:	bf88      	it	hi
 801a50e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801a512:	eba1 010e 	sub.w	r1, r1, lr
 801a516:	4465      	add	r5, ip
 801a518:	4642      	mov	r2, r8
 801a51a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801a51e:	3c01      	subs	r4, #1
 801a520:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801a524:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801a528:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801a52c:	d1dc      	bne.n	801a4e8 <__ieee754_sqrt+0xdc>
 801a52e:	4319      	orrs	r1, r3
 801a530:	d01b      	beq.n	801a56a <__ieee754_sqrt+0x15e>
 801a532:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 801a5b0 <__ieee754_sqrt+0x1a4>
 801a536:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 801a5b4 <__ieee754_sqrt+0x1a8>
 801a53a:	e9da 0100 	ldrd	r0, r1, [sl]
 801a53e:	e9db 2300 	ldrd	r2, r3, [fp]
 801a542:	f7e5 feb1 	bl	80002a8 <__aeabi_dsub>
 801a546:	e9da 8900 	ldrd	r8, r9, [sl]
 801a54a:	4602      	mov	r2, r0
 801a54c:	460b      	mov	r3, r1
 801a54e:	4640      	mov	r0, r8
 801a550:	4649      	mov	r1, r9
 801a552:	f7e6 fadd 	bl	8000b10 <__aeabi_dcmple>
 801a556:	b140      	cbz	r0, 801a56a <__ieee754_sqrt+0x15e>
 801a558:	f1b5 3fff 	cmp.w	r5, #4294967295
 801a55c:	e9da 0100 	ldrd	r0, r1, [sl]
 801a560:	e9db 2300 	ldrd	r2, r3, [fp]
 801a564:	d10e      	bne.n	801a584 <__ieee754_sqrt+0x178>
 801a566:	3601      	adds	r6, #1
 801a568:	4625      	mov	r5, r4
 801a56a:	1073      	asrs	r3, r6, #1
 801a56c:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 801a570:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 801a574:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 801a578:	086b      	lsrs	r3, r5, #1
 801a57a:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801a57e:	e759      	b.n	801a434 <__ieee754_sqrt+0x28>
 801a580:	4690      	mov	r8, r2
 801a582:	e7c1      	b.n	801a508 <__ieee754_sqrt+0xfc>
 801a584:	f7e5 fe92 	bl	80002ac <__adddf3>
 801a588:	e9da 8900 	ldrd	r8, r9, [sl]
 801a58c:	4602      	mov	r2, r0
 801a58e:	460b      	mov	r3, r1
 801a590:	4640      	mov	r0, r8
 801a592:	4649      	mov	r1, r9
 801a594:	f7e6 fab2 	bl	8000afc <__aeabi_dcmplt>
 801a598:	b120      	cbz	r0, 801a5a4 <__ieee754_sqrt+0x198>
 801a59a:	1cab      	adds	r3, r5, #2
 801a59c:	bf08      	it	eq
 801a59e:	3601      	addeq	r6, #1
 801a5a0:	3502      	adds	r5, #2
 801a5a2:	e7e2      	b.n	801a56a <__ieee754_sqrt+0x15e>
 801a5a4:	1c6b      	adds	r3, r5, #1
 801a5a6:	f023 0501 	bic.w	r5, r3, #1
 801a5aa:	e7de      	b.n	801a56a <__ieee754_sqrt+0x15e>
 801a5ac:	7ff00000 	.word	0x7ff00000
 801a5b0:	0801b598 	.word	0x0801b598
 801a5b4:	0801b590 	.word	0x0801b590

0801a5b8 <__ieee754_asinf>:
 801a5b8:	b538      	push	{r3, r4, r5, lr}
 801a5ba:	ee10 5a10 	vmov	r5, s0
 801a5be:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801a5c2:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 801a5c6:	ed2d 8b04 	vpush	{d8-d9}
 801a5ca:	d10c      	bne.n	801a5e6 <__ieee754_asinf+0x2e>
 801a5cc:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 801a740 <__ieee754_asinf+0x188>
 801a5d0:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 801a744 <__ieee754_asinf+0x18c>
 801a5d4:	ee60 7a27 	vmul.f32	s15, s0, s15
 801a5d8:	eee0 7a07 	vfma.f32	s15, s0, s14
 801a5dc:	eeb0 0a67 	vmov.f32	s0, s15
 801a5e0:	ecbd 8b04 	vpop	{d8-d9}
 801a5e4:	bd38      	pop	{r3, r4, r5, pc}
 801a5e6:	d904      	bls.n	801a5f2 <__ieee754_asinf+0x3a>
 801a5e8:	ee70 7a40 	vsub.f32	s15, s0, s0
 801a5ec:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 801a5f0:	e7f6      	b.n	801a5e0 <__ieee754_asinf+0x28>
 801a5f2:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 801a5f6:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 801a5fa:	d20b      	bcs.n	801a614 <__ieee754_asinf+0x5c>
 801a5fc:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 801a600:	d252      	bcs.n	801a6a8 <__ieee754_asinf+0xf0>
 801a602:	eddf 7a51 	vldr	s15, [pc, #324]	@ 801a748 <__ieee754_asinf+0x190>
 801a606:	ee70 7a27 	vadd.f32	s15, s0, s15
 801a60a:	eef4 7ae8 	vcmpe.f32	s15, s17
 801a60e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a612:	dce5      	bgt.n	801a5e0 <__ieee754_asinf+0x28>
 801a614:	f7ff fef2 	bl	801a3fc <fabsf>
 801a618:	ee38 8ac0 	vsub.f32	s16, s17, s0
 801a61c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801a620:	ee28 8a27 	vmul.f32	s16, s16, s15
 801a624:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 801a74c <__ieee754_asinf+0x194>
 801a628:	eddf 7a49 	vldr	s15, [pc, #292]	@ 801a750 <__ieee754_asinf+0x198>
 801a62c:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 801a754 <__ieee754_asinf+0x19c>
 801a630:	eea8 7a27 	vfma.f32	s14, s16, s15
 801a634:	eddf 7a48 	vldr	s15, [pc, #288]	@ 801a758 <__ieee754_asinf+0x1a0>
 801a638:	eee7 7a08 	vfma.f32	s15, s14, s16
 801a63c:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 801a75c <__ieee754_asinf+0x1a4>
 801a640:	eea7 7a88 	vfma.f32	s14, s15, s16
 801a644:	eddf 7a46 	vldr	s15, [pc, #280]	@ 801a760 <__ieee754_asinf+0x1a8>
 801a648:	eee7 7a08 	vfma.f32	s15, s14, s16
 801a64c:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 801a764 <__ieee754_asinf+0x1ac>
 801a650:	eea7 9a88 	vfma.f32	s18, s15, s16
 801a654:	eddf 7a44 	vldr	s15, [pc, #272]	@ 801a768 <__ieee754_asinf+0x1b0>
 801a658:	eee8 7a07 	vfma.f32	s15, s16, s14
 801a65c:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 801a76c <__ieee754_asinf+0x1b4>
 801a660:	eea7 7a88 	vfma.f32	s14, s15, s16
 801a664:	eddf 7a42 	vldr	s15, [pc, #264]	@ 801a770 <__ieee754_asinf+0x1b8>
 801a668:	eee7 7a08 	vfma.f32	s15, s14, s16
 801a66c:	eeb0 0a48 	vmov.f32	s0, s16
 801a670:	eee7 8a88 	vfma.f32	s17, s15, s16
 801a674:	f000 f9f8 	bl	801aa68 <__ieee754_sqrtf>
 801a678:	4b3e      	ldr	r3, [pc, #248]	@ (801a774 <__ieee754_asinf+0x1bc>)
 801a67a:	ee29 9a08 	vmul.f32	s18, s18, s16
 801a67e:	429c      	cmp	r4, r3
 801a680:	ee89 6a28 	vdiv.f32	s12, s18, s17
 801a684:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 801a688:	d93d      	bls.n	801a706 <__ieee754_asinf+0x14e>
 801a68a:	eea0 0a06 	vfma.f32	s0, s0, s12
 801a68e:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 801a778 <__ieee754_asinf+0x1c0>
 801a692:	eee0 7a26 	vfma.f32	s15, s0, s13
 801a696:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 801a744 <__ieee754_asinf+0x18c>
 801a69a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801a69e:	2d00      	cmp	r5, #0
 801a6a0:	bfd8      	it	le
 801a6a2:	eeb1 0a40 	vnegle.f32	s0, s0
 801a6a6:	e79b      	b.n	801a5e0 <__ieee754_asinf+0x28>
 801a6a8:	ee60 7a00 	vmul.f32	s15, s0, s0
 801a6ac:	eddf 6a28 	vldr	s13, [pc, #160]	@ 801a750 <__ieee754_asinf+0x198>
 801a6b0:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 801a74c <__ieee754_asinf+0x194>
 801a6b4:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 801a764 <__ieee754_asinf+0x1ac>
 801a6b8:	eea7 7aa6 	vfma.f32	s14, s15, s13
 801a6bc:	eddf 6a26 	vldr	s13, [pc, #152]	@ 801a758 <__ieee754_asinf+0x1a0>
 801a6c0:	eee7 6a27 	vfma.f32	s13, s14, s15
 801a6c4:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 801a75c <__ieee754_asinf+0x1a4>
 801a6c8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801a6cc:	eddf 6a24 	vldr	s13, [pc, #144]	@ 801a760 <__ieee754_asinf+0x1a8>
 801a6d0:	eee7 6a27 	vfma.f32	s13, s14, s15
 801a6d4:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 801a754 <__ieee754_asinf+0x19c>
 801a6d8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801a6dc:	eddf 6a22 	vldr	s13, [pc, #136]	@ 801a768 <__ieee754_asinf+0x1b0>
 801a6e0:	eee7 6a86 	vfma.f32	s13, s15, s12
 801a6e4:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 801a76c <__ieee754_asinf+0x1b4>
 801a6e8:	eea6 6aa7 	vfma.f32	s12, s13, s15
 801a6ec:	eddf 6a20 	vldr	s13, [pc, #128]	@ 801a770 <__ieee754_asinf+0x1b8>
 801a6f0:	eee6 6a27 	vfma.f32	s13, s12, s15
 801a6f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 801a6f8:	eee6 8aa7 	vfma.f32	s17, s13, s15
 801a6fc:	eec7 7a28 	vdiv.f32	s15, s14, s17
 801a700:	eea0 0a27 	vfma.f32	s0, s0, s15
 801a704:	e76c      	b.n	801a5e0 <__ieee754_asinf+0x28>
 801a706:	ee10 3a10 	vmov	r3, s0
 801a70a:	f36f 030b 	bfc	r3, #0, #12
 801a70e:	ee07 3a10 	vmov	s14, r3
 801a712:	eea7 8a47 	vfms.f32	s16, s14, s14
 801a716:	ee70 5a00 	vadd.f32	s11, s0, s0
 801a71a:	ee30 0a07 	vadd.f32	s0, s0, s14
 801a71e:	eddf 7a08 	vldr	s15, [pc, #32]	@ 801a740 <__ieee754_asinf+0x188>
 801a722:	ee88 5a00 	vdiv.f32	s10, s16, s0
 801a726:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 801a77c <__ieee754_asinf+0x1c4>
 801a72a:	eee5 7a66 	vfms.f32	s15, s10, s13
 801a72e:	eed5 7a86 	vfnms.f32	s15, s11, s12
 801a732:	eeb0 6a40 	vmov.f32	s12, s0
 801a736:	eea7 6a66 	vfms.f32	s12, s14, s13
 801a73a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801a73e:	e7ac      	b.n	801a69a <__ieee754_asinf+0xe2>
 801a740:	b33bbd2e 	.word	0xb33bbd2e
 801a744:	3fc90fdb 	.word	0x3fc90fdb
 801a748:	7149f2ca 	.word	0x7149f2ca
 801a74c:	3a4f7f04 	.word	0x3a4f7f04
 801a750:	3811ef08 	.word	0x3811ef08
 801a754:	3e2aaaab 	.word	0x3e2aaaab
 801a758:	bd241146 	.word	0xbd241146
 801a75c:	3e4e0aa8 	.word	0x3e4e0aa8
 801a760:	bea6b090 	.word	0xbea6b090
 801a764:	3d9dc62e 	.word	0x3d9dc62e
 801a768:	bf303361 	.word	0xbf303361
 801a76c:	4001572d 	.word	0x4001572d
 801a770:	c019d139 	.word	0xc019d139
 801a774:	3f799999 	.word	0x3f799999
 801a778:	333bbd2e 	.word	0x333bbd2e
 801a77c:	3f490fdb 	.word	0x3f490fdb

0801a780 <__ieee754_atan2f>:
 801a780:	ee10 2a90 	vmov	r2, s1
 801a784:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 801a788:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801a78c:	b510      	push	{r4, lr}
 801a78e:	eef0 7a40 	vmov.f32	s15, s0
 801a792:	d806      	bhi.n	801a7a2 <__ieee754_atan2f+0x22>
 801a794:	ee10 0a10 	vmov	r0, s0
 801a798:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 801a79c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801a7a0:	d904      	bls.n	801a7ac <__ieee754_atan2f+0x2c>
 801a7a2:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801a7a6:	eeb0 0a67 	vmov.f32	s0, s15
 801a7aa:	bd10      	pop	{r4, pc}
 801a7ac:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 801a7b0:	d103      	bne.n	801a7ba <__ieee754_atan2f+0x3a>
 801a7b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a7b6:	f000 b883 	b.w	801a8c0 <atanf>
 801a7ba:	1794      	asrs	r4, r2, #30
 801a7bc:	f004 0402 	and.w	r4, r4, #2
 801a7c0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 801a7c4:	b943      	cbnz	r3, 801a7d8 <__ieee754_atan2f+0x58>
 801a7c6:	2c02      	cmp	r4, #2
 801a7c8:	d05e      	beq.n	801a888 <__ieee754_atan2f+0x108>
 801a7ca:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 801a89c <__ieee754_atan2f+0x11c>
 801a7ce:	2c03      	cmp	r4, #3
 801a7d0:	bf08      	it	eq
 801a7d2:	eef0 7a47 	vmoveq.f32	s15, s14
 801a7d6:	e7e6      	b.n	801a7a6 <__ieee754_atan2f+0x26>
 801a7d8:	b941      	cbnz	r1, 801a7ec <__ieee754_atan2f+0x6c>
 801a7da:	eddf 7a31 	vldr	s15, [pc, #196]	@ 801a8a0 <__ieee754_atan2f+0x120>
 801a7de:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801a8a4 <__ieee754_atan2f+0x124>
 801a7e2:	2800      	cmp	r0, #0
 801a7e4:	bfa8      	it	ge
 801a7e6:	eef0 7a47 	vmovge.f32	s15, s14
 801a7ea:	e7dc      	b.n	801a7a6 <__ieee754_atan2f+0x26>
 801a7ec:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801a7f0:	d110      	bne.n	801a814 <__ieee754_atan2f+0x94>
 801a7f2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801a7f6:	f104 34ff 	add.w	r4, r4, #4294967295
 801a7fa:	d107      	bne.n	801a80c <__ieee754_atan2f+0x8c>
 801a7fc:	2c02      	cmp	r4, #2
 801a7fe:	d846      	bhi.n	801a88e <__ieee754_atan2f+0x10e>
 801a800:	4b29      	ldr	r3, [pc, #164]	@ (801a8a8 <__ieee754_atan2f+0x128>)
 801a802:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801a806:	edd3 7a00 	vldr	s15, [r3]
 801a80a:	e7cc      	b.n	801a7a6 <__ieee754_atan2f+0x26>
 801a80c:	2c02      	cmp	r4, #2
 801a80e:	d841      	bhi.n	801a894 <__ieee754_atan2f+0x114>
 801a810:	4b26      	ldr	r3, [pc, #152]	@ (801a8ac <__ieee754_atan2f+0x12c>)
 801a812:	e7f6      	b.n	801a802 <__ieee754_atan2f+0x82>
 801a814:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801a818:	d0df      	beq.n	801a7da <__ieee754_atan2f+0x5a>
 801a81a:	1a5b      	subs	r3, r3, r1
 801a81c:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 801a820:	ea4f 51e3 	mov.w	r1, r3, asr #23
 801a824:	da1a      	bge.n	801a85c <__ieee754_atan2f+0xdc>
 801a826:	2a00      	cmp	r2, #0
 801a828:	da01      	bge.n	801a82e <__ieee754_atan2f+0xae>
 801a82a:	313c      	adds	r1, #60	@ 0x3c
 801a82c:	db19      	blt.n	801a862 <__ieee754_atan2f+0xe2>
 801a82e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 801a832:	f7ff fde3 	bl	801a3fc <fabsf>
 801a836:	f000 f843 	bl	801a8c0 <atanf>
 801a83a:	eef0 7a40 	vmov.f32	s15, s0
 801a83e:	2c01      	cmp	r4, #1
 801a840:	d012      	beq.n	801a868 <__ieee754_atan2f+0xe8>
 801a842:	2c02      	cmp	r4, #2
 801a844:	d017      	beq.n	801a876 <__ieee754_atan2f+0xf6>
 801a846:	2c00      	cmp	r4, #0
 801a848:	d0ad      	beq.n	801a7a6 <__ieee754_atan2f+0x26>
 801a84a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 801a8b0 <__ieee754_atan2f+0x130>
 801a84e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801a852:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 801a8b4 <__ieee754_atan2f+0x134>
 801a856:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801a85a:	e7a4      	b.n	801a7a6 <__ieee754_atan2f+0x26>
 801a85c:	eddf 7a11 	vldr	s15, [pc, #68]	@ 801a8a4 <__ieee754_atan2f+0x124>
 801a860:	e7ed      	b.n	801a83e <__ieee754_atan2f+0xbe>
 801a862:	eddf 7a15 	vldr	s15, [pc, #84]	@ 801a8b8 <__ieee754_atan2f+0x138>
 801a866:	e7ea      	b.n	801a83e <__ieee754_atan2f+0xbe>
 801a868:	ee17 3a90 	vmov	r3, s15
 801a86c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 801a870:	ee07 3a90 	vmov	s15, r3
 801a874:	e797      	b.n	801a7a6 <__ieee754_atan2f+0x26>
 801a876:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 801a8b0 <__ieee754_atan2f+0x130>
 801a87a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801a87e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 801a8b4 <__ieee754_atan2f+0x134>
 801a882:	ee77 7a67 	vsub.f32	s15, s14, s15
 801a886:	e78e      	b.n	801a7a6 <__ieee754_atan2f+0x26>
 801a888:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 801a8b4 <__ieee754_atan2f+0x134>
 801a88c:	e78b      	b.n	801a7a6 <__ieee754_atan2f+0x26>
 801a88e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 801a8bc <__ieee754_atan2f+0x13c>
 801a892:	e788      	b.n	801a7a6 <__ieee754_atan2f+0x26>
 801a894:	eddf 7a08 	vldr	s15, [pc, #32]	@ 801a8b8 <__ieee754_atan2f+0x138>
 801a898:	e785      	b.n	801a7a6 <__ieee754_atan2f+0x26>
 801a89a:	bf00      	nop
 801a89c:	c0490fdb 	.word	0xc0490fdb
 801a8a0:	bfc90fdb 	.word	0xbfc90fdb
 801a8a4:	3fc90fdb 	.word	0x3fc90fdb
 801a8a8:	0801b5ac 	.word	0x0801b5ac
 801a8ac:	0801b5a0 	.word	0x0801b5a0
 801a8b0:	33bbbd2e 	.word	0x33bbbd2e
 801a8b4:	40490fdb 	.word	0x40490fdb
 801a8b8:	00000000 	.word	0x00000000
 801a8bc:	3f490fdb 	.word	0x3f490fdb

0801a8c0 <atanf>:
 801a8c0:	b538      	push	{r3, r4, r5, lr}
 801a8c2:	ee10 5a10 	vmov	r5, s0
 801a8c6:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801a8ca:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 801a8ce:	eef0 7a40 	vmov.f32	s15, s0
 801a8d2:	d310      	bcc.n	801a8f6 <atanf+0x36>
 801a8d4:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 801a8d8:	d904      	bls.n	801a8e4 <atanf+0x24>
 801a8da:	ee70 7a00 	vadd.f32	s15, s0, s0
 801a8de:	eeb0 0a67 	vmov.f32	s0, s15
 801a8e2:	bd38      	pop	{r3, r4, r5, pc}
 801a8e4:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 801aa1c <atanf+0x15c>
 801a8e8:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 801aa20 <atanf+0x160>
 801a8ec:	2d00      	cmp	r5, #0
 801a8ee:	bfc8      	it	gt
 801a8f0:	eef0 7a47 	vmovgt.f32	s15, s14
 801a8f4:	e7f3      	b.n	801a8de <atanf+0x1e>
 801a8f6:	4b4b      	ldr	r3, [pc, #300]	@ (801aa24 <atanf+0x164>)
 801a8f8:	429c      	cmp	r4, r3
 801a8fa:	d810      	bhi.n	801a91e <atanf+0x5e>
 801a8fc:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 801a900:	d20a      	bcs.n	801a918 <atanf+0x58>
 801a902:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 801aa28 <atanf+0x168>
 801a906:	ee30 7a07 	vadd.f32	s14, s0, s14
 801a90a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801a90e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 801a912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a916:	dce2      	bgt.n	801a8de <atanf+0x1e>
 801a918:	f04f 33ff 	mov.w	r3, #4294967295
 801a91c:	e013      	b.n	801a946 <atanf+0x86>
 801a91e:	f7ff fd6d 	bl	801a3fc <fabsf>
 801a922:	4b42      	ldr	r3, [pc, #264]	@ (801aa2c <atanf+0x16c>)
 801a924:	429c      	cmp	r4, r3
 801a926:	d84f      	bhi.n	801a9c8 <atanf+0x108>
 801a928:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 801a92c:	429c      	cmp	r4, r3
 801a92e:	d841      	bhi.n	801a9b4 <atanf+0xf4>
 801a930:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 801a934:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 801a938:	eea0 7a27 	vfma.f32	s14, s0, s15
 801a93c:	2300      	movs	r3, #0
 801a93e:	ee30 0a27 	vadd.f32	s0, s0, s15
 801a942:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801a946:	1c5a      	adds	r2, r3, #1
 801a948:	ee27 6aa7 	vmul.f32	s12, s15, s15
 801a94c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 801aa30 <atanf+0x170>
 801a950:	eddf 5a38 	vldr	s11, [pc, #224]	@ 801aa34 <atanf+0x174>
 801a954:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 801aa38 <atanf+0x178>
 801a958:	ee66 6a06 	vmul.f32	s13, s12, s12
 801a95c:	eee6 5a87 	vfma.f32	s11, s13, s14
 801a960:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 801aa3c <atanf+0x17c>
 801a964:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801a968:	eddf 5a35 	vldr	s11, [pc, #212]	@ 801aa40 <atanf+0x180>
 801a96c:	eee7 5a26 	vfma.f32	s11, s14, s13
 801a970:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 801aa44 <atanf+0x184>
 801a974:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801a978:	eddf 5a33 	vldr	s11, [pc, #204]	@ 801aa48 <atanf+0x188>
 801a97c:	eee7 5a26 	vfma.f32	s11, s14, s13
 801a980:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 801aa4c <atanf+0x18c>
 801a984:	eea6 5a87 	vfma.f32	s10, s13, s14
 801a988:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801aa50 <atanf+0x190>
 801a98c:	eea5 7a26 	vfma.f32	s14, s10, s13
 801a990:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 801aa54 <atanf+0x194>
 801a994:	eea7 5a26 	vfma.f32	s10, s14, s13
 801a998:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 801aa58 <atanf+0x198>
 801a99c:	eea5 7a26 	vfma.f32	s14, s10, s13
 801a9a0:	ee27 7a26 	vmul.f32	s14, s14, s13
 801a9a4:	eea5 7a86 	vfma.f32	s14, s11, s12
 801a9a8:	ee27 7a87 	vmul.f32	s14, s15, s14
 801a9ac:	d121      	bne.n	801a9f2 <atanf+0x132>
 801a9ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801a9b2:	e794      	b.n	801a8de <atanf+0x1e>
 801a9b4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801a9b8:	ee30 7a67 	vsub.f32	s14, s0, s15
 801a9bc:	ee30 0a27 	vadd.f32	s0, s0, s15
 801a9c0:	2301      	movs	r3, #1
 801a9c2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801a9c6:	e7be      	b.n	801a946 <atanf+0x86>
 801a9c8:	4b24      	ldr	r3, [pc, #144]	@ (801aa5c <atanf+0x19c>)
 801a9ca:	429c      	cmp	r4, r3
 801a9cc:	d80b      	bhi.n	801a9e6 <atanf+0x126>
 801a9ce:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 801a9d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801a9d6:	eea0 7a27 	vfma.f32	s14, s0, s15
 801a9da:	2302      	movs	r3, #2
 801a9dc:	ee70 6a67 	vsub.f32	s13, s0, s15
 801a9e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801a9e4:	e7af      	b.n	801a946 <atanf+0x86>
 801a9e6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 801a9ea:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801a9ee:	2303      	movs	r3, #3
 801a9f0:	e7a9      	b.n	801a946 <atanf+0x86>
 801a9f2:	4a1b      	ldr	r2, [pc, #108]	@ (801aa60 <atanf+0x1a0>)
 801a9f4:	491b      	ldr	r1, [pc, #108]	@ (801aa64 <atanf+0x1a4>)
 801a9f6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801a9fa:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 801a9fe:	edd3 6a00 	vldr	s13, [r3]
 801aa02:	ee37 7a66 	vsub.f32	s14, s14, s13
 801aa06:	2d00      	cmp	r5, #0
 801aa08:	ee37 7a67 	vsub.f32	s14, s14, s15
 801aa0c:	edd2 7a00 	vldr	s15, [r2]
 801aa10:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801aa14:	bfb8      	it	lt
 801aa16:	eef1 7a67 	vneglt.f32	s15, s15
 801aa1a:	e760      	b.n	801a8de <atanf+0x1e>
 801aa1c:	bfc90fdb 	.word	0xbfc90fdb
 801aa20:	3fc90fdb 	.word	0x3fc90fdb
 801aa24:	3edfffff 	.word	0x3edfffff
 801aa28:	7149f2ca 	.word	0x7149f2ca
 801aa2c:	3f97ffff 	.word	0x3f97ffff
 801aa30:	3c8569d7 	.word	0x3c8569d7
 801aa34:	3d4bda59 	.word	0x3d4bda59
 801aa38:	bd6ef16b 	.word	0xbd6ef16b
 801aa3c:	3d886b35 	.word	0x3d886b35
 801aa40:	3dba2e6e 	.word	0x3dba2e6e
 801aa44:	3e124925 	.word	0x3e124925
 801aa48:	3eaaaaab 	.word	0x3eaaaaab
 801aa4c:	bd15a221 	.word	0xbd15a221
 801aa50:	bd9d8795 	.word	0xbd9d8795
 801aa54:	bde38e38 	.word	0xbde38e38
 801aa58:	be4ccccd 	.word	0xbe4ccccd
 801aa5c:	401bffff 	.word	0x401bffff
 801aa60:	0801b5c8 	.word	0x0801b5c8
 801aa64:	0801b5b8 	.word	0x0801b5b8

0801aa68 <__ieee754_sqrtf>:
 801aa68:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801aa6c:	4770      	bx	lr
	...

0801aa70 <_init>:
 801aa70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801aa72:	bf00      	nop
 801aa74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801aa76:	bc08      	pop	{r3}
 801aa78:	469e      	mov	lr, r3
 801aa7a:	4770      	bx	lr

0801aa7c <_fini>:
 801aa7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801aa7e:	bf00      	nop
 801aa80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801aa82:	bc08      	pop	{r3}
 801aa84:	469e      	mov	lr, r3
 801aa86:	4770      	bx	lr
