               ramulator.active_cycles_0           106878876                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0           106878876                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0           350360891                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            2.985973                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0           106878876                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0           108452916                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0           350360891                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            2.985973                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0            52811480                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0            52811480                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0            92361660                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.787158                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0            20234553                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0            20234553                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0            23878472                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.203506                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1            20466035                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1            20466035                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1            24149100                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.205812                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2            19045900                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2            19045900                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2            22563611                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.192300                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3            18526936                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3            18526936                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3            21770477                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.185540                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1            52823674                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1            52823674                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1            83075034                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.708012                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0            20029409                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0            20029409                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0            23544316                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.200658                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1            18472464                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1            18472464                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1            21369660                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.182124                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2            16644760                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2            16644760                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2            19522964                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.166386                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3            15842844                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3            15842844                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3            18638044                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.158844                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2            52644367                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2            52644367                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2            91970826                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.783827                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0            20112912                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0            20112912                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0            23731427                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.202253                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1            20365938                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1            20365938                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1            24031599                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.204811                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2            19021056                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2            19021056                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2            22552094                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.192202                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3            18429462                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3            18429462                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3            21655706                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.184562                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3            52767252                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3            52767252                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3            82953358                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.706975                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0            19980306                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0            19980306                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0            23487477                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.200174                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1            18448498                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1            18448498                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1            21341412                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.181884                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2            16619469                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2            16619469                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2            19498469                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.166177                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3            15830428                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3            15830428                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3            18625988                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.158741                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
      ramulator.read_transaction_bytes_0           514585984                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0           436608768                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core            10665582                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core              545785                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core             3651051                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core             5527025                                      # Number of row hits for read requests per channel per core
                                     [0]           5527025.0                                      # 
ramulator.read_row_misses_channel_0_core              276986                                      # Number of row misses for read requests per channel per core
                                     [0]            276986.0                                      # 
ramulator.read_row_conflicts_channel_0_core             2236395                                      # Number of row conflicts for read requests per channel per core
                                     [0]           2236395.0                                      # 
 ramulator.write_row_hits_channel_0_core             5138557                                      # Number of row hits for write requests per channel per core
                                     [0]           5138557.0                                      # 
ramulator.write_row_misses_channel_0_core              268799                                      # Number of row misses for write requests per channel per core
                                     [0]            268799.0                                      # 
ramulator.write_row_conflicts_channel_0_core             1414656                                      # Number of row conflicts for write requests per channel per core
                                     [0]           1414656.0                                      # 
      ramulator.useless_activates_0_core               36521                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0           95.091301                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0           764572949                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0           15.692968                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0          1841343372                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            6.104384                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0           716261412                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            9.588584                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0          1125081960                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits           5527025.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]           5527025.0                                      # 
            ramulator.record_read_misses            276986.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]            276986.0                                      # 
         ramulator.record_read_conflicts           2236395.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]           2236395.0                                      # 
             ramulator.record_write_hits           5138557.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]           5138557.0                                      # 
           ramulator.record_write_misses            268799.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]            268799.0                                      # 
        ramulator.record_write_conflicts           1414656.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]           1414656.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles           117335568                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests            14862439                                      # Number of incoming requests to DRAM
                 ramulator.read_requests             8040409                                      # Number of incoming read requests to DRAM per core
                                     [0]           8040409.0                                      # 
                ramulator.write_requests             6822030                                      # Number of incoming write requests to DRAM per core
                                     [0]           6822030.0                                      # 
       ramulator.ramulator_active_cycles           106878877                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel          14862439.0                                      # Number of incoming requests to each DRAM channel
                                     [0]          14862439.0                                      # 
ramulator.incoming_read_reqs_per_channel           8040409.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]           8040409.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum          1841343372                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum           716261412                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum          1125081960                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg           15.692968                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            6.104384                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            9.588584                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests           8040409.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]           8040409.0                                      # 
         ramulator.record_write_requests           6822030.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]           6822030.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles           312894848                                      # cpu cycle number
            ramulator.record_cycs_core_0           312894848                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0           110516053                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000001                                      # cpu instruction number
