<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AMDGPUInstrInfo.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUInstrInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUInstrInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AMDGPUInstrInfo.cpp - Base class for AMD GPU InstrInfo ------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \brief Implementation of the TargetInstrInfo class that is common to all</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/// AMD GPUs.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">using namespace </span>llvm;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="AMDGPUInstrInfo_8cpp.html#a5d99008fb7e5cdc4774786d0743a2c4f">   25</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_CTOR_DTOR</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="AMDGPUInstrInfo_8cpp.html#a16f11ade4c7901484baa40cab9d0d011">   26</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GET_INSTRINFO_NAMED_OPS</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="AMDGPUInstrInfo_8cpp.html#a68cd09032654ae05bb2a11b7c60a1cdd">   27</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GET_INSTRMAP_INFO</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#include &quot;AMDGPUGenInstrInfo.inc&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// Pin the vtable to this file.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keywordtype">void</span> AMDGPUInstrInfo::anchor() {}</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a8e9d09d6940701c1245397a7ec28c2bc">   33</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a8e9d09d6940701c1245397a7ec28c2bc">AMDGPUInstrInfo::AMDGPUInstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;st)</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  : <a class="code" href="classAMDGPUGenInstrInfo.html">AMDGPUGenInstrInfo</a>(-1,-1), RI(st), <a class="code" href="namespacellvm_1_1AArch64DB.html#a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4">ST</a>(st) { }</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a76592c8eef5f3496cfdc43368880371f">   36</a></span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html">AMDGPURegisterInfo</a> &amp;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a76592c8eef5f3496cfdc43368880371f">AMDGPUInstrInfo::getRegisterInfo</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keywordflow">return</span> RI;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;}</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a06e4c55f861b4260efe0340e40475576">   40</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a06e4c55f861b4260efe0340e40475576">AMDGPUInstrInfo::isCoalescableExtInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                                           <span class="keywordtype">unsigned</span> &amp;SrcReg, <span class="keywordtype">unsigned</span> &amp;DstReg,</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                                           <span class="keywordtype">unsigned</span> &amp;SubIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;}</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a50f936d6577533f4e779b4c3a3d41026">   47</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a50f936d6577533f4e779b4c3a3d41026">AMDGPUInstrInfo::isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                             <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;}</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a6e1c32a98a30ffc543c1400299f6c721">   53</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a6e1c32a98a30ffc543c1400299f6c721">AMDGPUInstrInfo::isLoadFromStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                                   <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;}</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a454ba2c0d486f4e024a61ae85dc8cc92">   59</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a454ba2c0d486f4e024a61ae85dc8cc92">AMDGPUInstrInfo::hasLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO,</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                          <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;}</div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#ad07122fc4a7c80c85acfb78381944c48">   65</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ad07122fc4a7c80c85acfb78381944c48">AMDGPUInstrInfo::isStoreFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                              <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;}</div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#ae80e25b498543ac8e3ba829b2c3f39a3">   70</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ae80e25b498543ac8e3ba829b2c3f39a3">AMDGPUInstrInfo::isStoreFromStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                                    <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a414227bd606c05e0afbdff99c7075408">   75</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a414227bd606c05e0afbdff99c7075408">AMDGPUInstrInfo::hasStoreFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO,</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                           <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;}</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#ac7786ac55ca5783c5be2120df402861c">   83</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ac7786ac55ca5783c5be2120df402861c">AMDGPUInstrInfo::convertToThreeAddress</a>(<a class="code" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;MFI,</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                      <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI,</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                      <a class="code" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;}</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="keywordtype">void</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#aba9527d7f73ada64d93a1538f85515e7">   91</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#aba9527d7f73ada64d93a1538f85515e7">AMDGPUInstrInfo::storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                    <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill,</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                    <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Not Implemented&quot;</span>);</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;}</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="keywordtype">void</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a8ee1c40e3baa101a2f61328998ee8306">  101</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a8ee1c40e3baa101a2f61328998ee8306">AMDGPUInstrInfo::loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                     <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Not Implemented&quot;</span>);</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;}</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a12b02ad94e9207b7ab5f4b31f97677f2">  109</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a12b02ad94e9207b7ab5f4b31f97677f2">AMDGPUInstrInfo::expandPostRAPseudo</a> (<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordtype">int</span> OffsetOpIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(MI-&gt;getOpcode(),</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                               AMDGPU::OpName::addr);</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;   <span class="comment">// addr is a custom operand with multiple MI operands, and only the</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;   <span class="comment">// first MI operand is given a name.</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordtype">int</span> RegOpIdx = OffsetOpIdx + 1;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordtype">int</span> ChanOpIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(MI-&gt;getOpcode(),</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                             AMDGPU::OpName::chan);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">isRegisterLoad</a>(*MI)) {</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordtype">int</span> DstOpIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(MI-&gt;getOpcode(),</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                              AMDGPU::OpName::dst);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keywordtype">unsigned</span> RegIndex = MI-&gt;getOperand(RegOpIdx).getImm();</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordtype">unsigned</span> Channel = MI-&gt;getOperand(ChanOpIdx).getImm();</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf_1_1syntax.html#a7788e144dd89aaab00ea4db58a110b06ad5a9b3d190d1617159614662e286df4e">Address</a> = <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ad568e7cafe11152d84bc91da24e1fa20">calculateIndirectAddress</a>(RegIndex, Channel);</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordtype">unsigned</span> OffsetReg = MI-&gt;getOperand(OffsetOpIdx).getReg();</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">if</span> (OffsetReg == AMDGPU::INDIRECT_BASE_ADDR) {</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;      <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a4dd3274adf847c8498e68477749de20d">buildMovInstr</a>(MBB, MI, MI-&gt;getOperand(DstOpIdx).getReg(),</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                    <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">getIndirectAddrRegClass</a>()-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a39c785261a4ae01068d801a8b62c6b52">getRegister</a>(Address));</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ac206a9e05497ffaa6378d1a152953ab7">buildIndirectRead</a>(MBB, MI, MI-&gt;getOperand(DstOpIdx).getReg(),</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                        <a class="code" href="namespacellvm_1_1dwarf_1_1syntax.html#a7788e144dd89aaab00ea4db58a110b06ad5a9b3d190d1617159614662e286df4e">Address</a>, OffsetReg);</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    }</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">isRegisterStore</a>(*MI)) {</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordtype">int</span> ValOpIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(MI-&gt;getOpcode(),</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                              AMDGPU::OpName::val);</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordtype">unsigned</span> RegIndex = MI-&gt;getOperand(RegOpIdx).getImm();</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordtype">unsigned</span> Channel = MI-&gt;getOperand(ChanOpIdx).getImm();</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf_1_1syntax.html#a7788e144dd89aaab00ea4db58a110b06ad5a9b3d190d1617159614662e286df4e">Address</a> = <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ad568e7cafe11152d84bc91da24e1fa20">calculateIndirectAddress</a>(RegIndex, Channel);</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordtype">unsigned</span> OffsetReg = MI-&gt;getOperand(OffsetOpIdx).getReg();</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">if</span> (OffsetReg == AMDGPU::INDIRECT_BASE_ADDR) {</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a4dd3274adf847c8498e68477749de20d">buildMovInstr</a>(MBB, MI, <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">getIndirectAddrRegClass</a>()-&gt;getRegister(Address),</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                    MI-&gt;getOperand(ValOpIdx).getReg());</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;      <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a512b0ea372fdcec9afe4a47f376b63ce">buildIndirectWrite</a>(MBB, MI, MI-&gt;getOperand(ValOpIdx).getReg(),</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                         <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ad568e7cafe11152d84bc91da24e1fa20">calculateIndirectAddress</a>(RegIndex, Channel),</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                         OffsetReg);</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    }</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  }</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a537a9265c55392ab47d44954f27db538">erase</a>(MI);</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;}</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#abe926cc13402d9340ebbb5854497e704">  157</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#abe926cc13402d9340ebbb5854497e704">AMDGPUInstrInfo::foldMemoryOperandImpl</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Ops,</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                      <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;}</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>*</div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a910dff06c386dace309ee26d05c21cab">  165</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#abe926cc13402d9340ebbb5854497e704">AMDGPUInstrInfo::foldMemoryOperandImpl</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Ops,</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LoadMI)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;}</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="keywordtype">bool</span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a462449198eb0df562f219f841d29555e">  173</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a462449198eb0df562f219f841d29555e">AMDGPUInstrInfo::canFoldMemoryOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Ops)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;}</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="keywordtype">bool</span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#aec5f558727a6736f97d01a260bfe5071">  179</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#aec5f558727a6736f97d01a260bfe5071">AMDGPUInstrInfo::unfoldMemoryOperand</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                                 <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keywordtype">bool</span> UnfoldLoad,</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                                 <span class="keywordtype">bool</span> UnfoldStore,</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr*&gt;</a> &amp;NewMIs)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;}</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="keywordtype">bool</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a2176410e446d74db1f31213fb57989b9">  188</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#aec5f558727a6736f97d01a260bfe5071">AMDGPUInstrInfo::unfoldMemoryOperand</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDNode*&gt;</a> &amp;NewNodes)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;}</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="keywordtype">unsigned</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#af714cbefd746aecf9d0ec8430c6551d8">  195</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#af714cbefd746aecf9d0ec8430c6551d8">AMDGPUInstrInfo::getOpcodeAfterMemoryUnfold</a>(<span class="keywordtype">unsigned</span> Opc,</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                                           <span class="keywordtype">bool</span> UnfoldLoad, <span class="keywordtype">bool</span> UnfoldStore,</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                                           <span class="keywordtype">unsigned</span> *LoadRegIndex)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;}</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a63068a53aafda931c37ee51d51f81d41">  202</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a63068a53aafda931c37ee51d51f81d41">AMDGPUInstrInfo::enableClusterLoads</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;}</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">// FIXME: This behaves strangely. If, for example, you have 32 load + stores,</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">// the first 16 loads will be interleaved with the stores, and the next 16 will</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">// be clustered as expected. It should really split into 2 16 store batches.</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">// Loads are clustered until this returns false, rather than trying to schedule</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">// groups of stores. This also means we have to deal with saying different</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">// address space loads should be clustered, and ones which might cause bank</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">// conflicts.</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">// This might be deprecated so it might not be worth that much effort to fix.</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#af64e9283a1a8c4e0bd6d4667a6d6022b">  216</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#af64e9283a1a8c4e0bd6d4667a6d6022b">AMDGPUInstrInfo::shouldScheduleLoadsNear</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load0, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1,</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                                              int64_t Offset0, int64_t Offset1,</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                              <span class="keywordtype">unsigned</span> NumLoads)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Offset1 &gt; Offset0 &amp;&amp;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;         <span class="stringliteral">&quot;Second offset should be larger than first offset!&quot;</span>);</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="comment">// If we have less than 16 loads in a row, and the offsets are within 64</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="comment">// bytes, then schedule together.</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="comment">// A cacheline is 64 bytes (for global memory).</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordflow">return</span> (NumLoads &lt;= 16 &amp;&amp; (Offset1 - Offset0) &lt; 64);</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;}</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="keywordtype">bool</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a32a2cafbf119f5f8b0cabc97854ef547">  229</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a32a2cafbf119f5f8b0cabc97854ef547">AMDGPUInstrInfo::ReverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond)<span class="keyword"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="keyword">  const </span>{</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;}</div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a3344db365fa06517c4ab566b17067307">  234</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a3344db365fa06517c4ab566b17067307">AMDGPUInstrInfo::insertNoop</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                                <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;}</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a6185ff6912b2e3faa82fc0c3cdf5193f">  239</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a6185ff6912b2e3faa82fc0c3cdf5193f">AMDGPUInstrInfo::isPredicated</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;}</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="keywordtype">bool</span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a080afba11295993b7edf9ac0df9fdd72">  244</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a080afba11295993b7edf9ac0df9fdd72">AMDGPUInstrInfo::SubsumesPredicate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Pred1,</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Pred2)<span class="keyword"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="keyword">  const </span>{</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;}</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a1988e9e6385aa2257c9d1408f18d3190">  251</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a1988e9e6385aa2257c9d1408f18d3190">AMDGPUInstrInfo::DefinesPredicate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                                      std::vector&lt;MachineOperand&gt; &amp;Pred)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;}</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a7feb4a5ded1ea5b4f75d1a215b505906">  257</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a7feb4a5ded1ea5b4f75d1a215b505906">AMDGPUInstrInfo::isPredicable</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">return</span> MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a6b5a647ad7de4a9bdb8249a1856e171d">isPredicable</a>();</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;}</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="keywordtype">bool</span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#ad1b3d39274708e136795255edd05e14c">  263</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ad1b3d39274708e136795255edd05e14c">AMDGPUInstrInfo::isSafeToMoveRegClassDefs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;}</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">  268</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">AMDGPUInstrInfo::isRegisterStore</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">get</span>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).TSFlags &amp; <a class="code" href="AMDGPUInstrInfo_8h.html#a17438b3efcbd57fc9a51b0457be9a9ae">AMDGPU_FLAG_REGISTER_STORE</a>;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;}</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">  272</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">AMDGPUInstrInfo::isRegisterLoad</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">get</span>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).TSFlags &amp; <a class="code" href="AMDGPUInstrInfo_8h.html#a7f43da6e9d1904877c1eca85afb79510">AMDGPU_FLAG_REGISTER_LOAD</a>;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;}</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">  276</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">AMDGPUInstrInfo::getIndirectIndexBegin</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>();</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keywordtype">int</span> Offset = -1;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#afe55f128fef09e7b94d294bce6bbf248">getNumObjects</a>() == 0) {</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  }</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#afc3fbc2c69e7a73deb6dcaa7081cf558">livein_empty</a>()) {</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  }</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *IndirectRC = <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">getIndirectAddrRegClass</a>();</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">MachineRegisterInfo::livein_iterator</a> <a class="code" href="LoopInfoImpl_8h.html#ab7b7f3fe4279386eae18cf924053d077">LI</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">livein_begin</a>(),</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                                            <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">LE</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">livein_end</a>();</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                            <a class="code" href="LoopInfoImpl_8h.html#ab7b7f3fe4279386eae18cf924053d077">LI</a> != <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">LE</a>; ++<a class="code" href="LoopInfoImpl_8h.html#ab7b7f3fe4279386eae18cf924053d077">LI</a>) {</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="LoopInfoImpl_8h.html#ab7b7f3fe4279386eae18cf924053d077">LI</a>-&gt;first;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(Reg) ||</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        !IndirectRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a18659a1da7db1674fa972c28846a3958">contains</a>(Reg))</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordtype">unsigned</span> RegIndex;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordtype">unsigned</span> RegEnd;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordflow">for</span> (RegIndex = 0, RegEnd = IndirectRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#afca05003ab96838dace0b075e176f731">getNumRegs</a>(); RegIndex != RegEnd;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                                                          ++RegIndex) {</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;      <span class="keywordflow">if</span> (IndirectRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a39c785261a4ae01068d801a8b62c6b52">getRegister</a>(RegIndex) == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    }</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    Offset = std::max(Offset, (<span class="keywordtype">int</span>)RegIndex);</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  }</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="keywordflow">return</span> Offset + 1;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;}</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">  311</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">AMDGPUInstrInfo::getIndirectIndexEnd</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="keywordtype">int</span> Offset = 0;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>();</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="comment">// Variable sized objects are not supported</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!MFI-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#a5cd76eb2aeed3ae46da1bb1b132f1831">hasVarSizedObjects</a>());</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#afe55f128fef09e7b94d294bce6bbf248">getNumObjects</a>() == 0) {</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  }</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  Offset = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>()</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;               .<a class="code" href="classllvm_1_1TargetMachine.html#aed6a77031dced466e30cca04f5f82f0a">getSubtargetImpl</a>()</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;               -&gt;<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a3eca565c4256d16de8670789b89e2ab9">getFrameLowering</a>()</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;               -&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#ab459463adf75c4036fcfc00ae21bd10d">getFrameIndexOffset</a>(MF, -1);</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a>(MF) + Offset;</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;}</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">  330</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">AMDGPUInstrInfo::getMaskedMIMGOp</a>(uint16_t Opcode, <span class="keywordtype">unsigned</span> Channels)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keywordflow">switch</span> (Channels) {</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> Opcode;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordflow">case</span> 1: <span class="keywordflow">return</span> AMDGPU::getMaskedMIMGOp(Opcode, AMDGPU::Channels_1);</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keywordflow">case</span> 2: <span class="keywordflow">return</span> AMDGPU::getMaskedMIMGOp(Opcode, AMDGPU::Channels_2);</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keywordflow">case</span> 3: <span class="keywordflow">return</span> AMDGPU::getMaskedMIMGOp(Opcode, AMDGPU::Channels_3);</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  }</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;}</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">// Wrapper for Tablegen&#39;d function.  enum Subtarget is not defined in any</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">// header files, so we need to wrap it in a function that takes unsigned</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">// instead.</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="keyword">namespace </span>llvm {</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="keyword">namespace </span>AMDGPU {</div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a3446af075ccd17f35650d8de441903e6">  344</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a3446af075ccd17f35650d8de441903e6">getMCOpcode</a>(uint16_t Opcode, <span class="keywordtype">unsigned</span> Gen) {</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keywordflow">return</span> getMCOpcodeGen(Opcode, (<span class="keyword">enum</span> Subtarget)Gen);</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;}</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;}</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;}</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">// This must be kept in sync with the SISubtarget class in SIInstrInfo.td</span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bc">  351</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bc">SISubtarget</a> {</div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bca6cbe5ff42f143903e1c67abf94613791">  352</a></span>&#160;  <a class="code" href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bca6cbe5ff42f143903e1c67abf94613791">SI</a> = 0,</div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bca97bce951e4585a39601c04d86bb14ffd">  353</a></span>&#160;  <a class="code" href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bca97bce951e4585a39601c04d86bb14ffd">VI</a> = 1</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;};</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="AMDGPUInstrInfo_8cpp.html#a72b51786cd0392b08e1e2ae60072554e">  356</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bc">SISubtarget</a> <a class="code" href="AMDGPUInstrInfo_8cpp.html#a72b51786cd0392b08e1e2ae60072554e">AMDGPUSubtargetToSISubtarget</a>(<span class="keywordtype">unsigned</span> Gen) {</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="keywordflow">switch</span> (Gen) {</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bca6cbe5ff42f143903e1c67abf94613791">SI</a>;</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a>:</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bca97bce951e4585a39601c04d86bb14ffd">VI</a>;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  }</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;}</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a2e6b4d11c9c327f04d503137853ae1da">  365</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a2e6b4d11c9c327f04d503137853ae1da">AMDGPUInstrInfo::pseudoToMCOpcode</a>(<span class="keywordtype">int</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordtype">int</span> MCOp = <a class="code" href="namespacellvm_1_1AMDGPU.html#a3446af075ccd17f35650d8de441903e6">AMDGPU::getMCOpcode</a>(Opcode,</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                        <a class="code" href="AMDGPUInstrInfo_8cpp.html#a72b51786cd0392b08e1e2ae60072554e">AMDGPUSubtargetToSISubtarget</a>(RI.<a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#afe9c61c3b0d699c9ce89369bfd1c915c">ST</a>.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a809874434eeba216fbd9be4dd934ba0e">getGeneration</a>()));</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="comment">// -1 means that Opcode is already a native instruction.</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordflow">if</span> (MCOp == -1)</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="keywordflow">return</span> Opcode;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="comment">// (uint16_t)-1 means that Opcode is a pseudo instruction that has</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="comment">// no encoding in the given subtarget generation.</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="keywordflow">if</span> (MCOp == (uint16_t)-1)</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="keywordflow">return</span> MCOp;</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a537a9265c55392ab47d44954f27db538"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a537a9265c55392ab47d44954f27db538">llvm::MachineBasicBlock::erase</a></div><div class="ttdeci">instr_iterator erase(instr_iterator I)</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a771052863e62bcef0be2aeac85173006"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">llvm::AMDGPUInstrInfo::getMaskedMIMGOp</a></div><div class="ttdeci">int getMaskedMIMGOp(uint16_t Opcode, unsigned Channels) const </div><div class="ttdoc">Given a MIMG Opcode that writes all 4 channels, return the equivalent opcode that writes Channels Cha...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00330">AMDGPUInstrInfo.cpp:330</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a06e4c55f861b4260efe0340e40475576"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a06e4c55f861b4260efe0340e40475576">llvm::AMDGPUInstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">bool isCoalescableExtInstr(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00040">AMDGPUInstrInfo.cpp:40</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html"><div class="ttname"><a href="classllvm_1_1LiveVariables.html">llvm::LiveVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00046">LiveVariables.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a39c785261a4ae01068d801a8b62c6b52"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a39c785261a4ae01068d801a8b62c6b52">llvm::TargetRegisterClass::getRegister</a></div><div class="ttdeci">unsigned getRegister(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00067">TargetRegisterInfo.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0e18d247091e29fe2c2c3f5bd59843fb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">llvm::MachineRegisterInfo::livein_end</a></div><div class="ttdeci">livein_iterator livein_end() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00761">MachineRegisterInfo.h:761</a></div></div>
<div class="ttc" id="namespacellvm_1_1dwarf_1_1syntax_html_a7788e144dd89aaab00ea4db58a110b06ad5a9b3d190d1617159614662e286df4e"><div class="ttname"><a href="namespacellvm_1_1dwarf_1_1syntax.html#a7788e144dd89aaab00ea4db58a110b06ad5a9b3d190d1617159614662e286df4e">llvm::dwarf::syntax::Address</a></div><div class="ttdef"><b>Definition:</b> <a href="SyntaxHighlighting_8h_source.html#l00020">SyntaxHighlighting.h:20</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html_a17438b3efcbd57fc9a51b0457be9a9ae"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html#a17438b3efcbd57fc9a51b0457be9a9ae">AMDGPU_FLAG_REGISTER_STORE</a></div><div class="ttdeci">#define AMDGPU_FLAG_REGISTER_STORE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00197">AMDGPUInstrInfo.h:197</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8cpp_html_a716f5e42d0d8cc3686f761545c8c20bca97bce951e4585a39601c04d86bb14ffd"><div class="ttname"><a href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bca97bce951e4585a39601c04d86bb14ffd">VI</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00353">AMDGPUInstrInfo.cpp:353</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00086">MachineFunction.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a6e1c32a98a30ffc543c1400299f6c721"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a6e1c32a98a30ffc543c1400299f6c721">llvm::AMDGPUInstrInfo::isLoadFromStackSlotPostFE</a></div><div class="ttdeci">unsigned isLoadFromStackSlotPostFE(const MachineInstr *MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00053">AMDGPUInstrInfo.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00291">TargetRegisterInfo.h:291</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html_a7f43da6e9d1904877c1eca85afb79510"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html#a7f43da6e9d1904877c1eca85afb79510">AMDGPU_FLAG_REGISTER_LOAD</a></div><div class="ttdeci">#define AMDGPU_FLAG_REGISTER_LOAD</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00196">AMDGPUInstrInfo.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_af64e9283a1a8c4e0bd6d4667a6d6022b"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#af64e9283a1a8c4e0bd6d4667a6d6022b">llvm::AMDGPUInstrInfo::shouldScheduleLoadsNear</a></div><div class="ttdeci">bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00216">AMDGPUInstrInfo.cpp:216</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_afe55f128fef09e7b94d294bce6bbf248"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#afe55f128fef09e7b94d294bce6bbf248">llvm::MachineFrameInfo::getNumObjects</a></div><div class="ttdeci">unsigned getNumObjects() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00333">MachineFrameInfo.h:333</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_abe926cc13402d9340ebbb5854497e704"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#abe926cc13402d9340ebbb5854497e704">llvm::AMDGPUInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops, int FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00157">AMDGPUInstrInfo.cpp:157</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a8e9d09d6940701c1245397a7ec28c2bc"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a8e9d09d6940701c1245397a7ec28c2bc">llvm::AMDGPUInstrInfo::AMDGPUInstrInfo</a></div><div class="ttdeci">AMDGPUInstrInfo(const AMDGPUSubtarget &amp;st)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00033">AMDGPUInstrInfo.cpp:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a803a7424877fd049679b9aa2f07597b5"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a8ee1c40e3baa101a2f61328998ee8306"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a8ee1c40e3baa101a2f61328998ee8306">llvm::AMDGPUInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00101">AMDGPUInstrInfo.cpp:101</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a1988e9e6385aa2257c9d1408f18d3190"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a1988e9e6385aa2257c9d1408f18d3190">llvm::AMDGPUInstrInfo::DefinesPredicate</a></div><div class="ttdeci">bool DefinesPredicate(MachineInstr *MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00251">AMDGPUInstrInfo.cpp:251</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a414227bd606c05e0afbdff99c7075408"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a414227bd606c05e0afbdff99c7075408">llvm::AMDGPUInstrInfo::hasStoreFromStackSlot</a></div><div class="ttdeci">bool hasStoreFromStackSlot(const MachineInstr *MI, const MachineMemOperand *&amp;MMO, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00075">AMDGPUInstrInfo.cpp:75</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_afe9c61c3b0d699c9ce89369bfd1c915c"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#afe9c61c3b0d699c9ce89369bfd1c915c">llvm::AMDGPURegisterInfo::ST</a></div><div class="ttdeci">const AMDGPUSubtarget &amp; ST</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8h_source.html#l00033">AMDGPURegisterInfo.h:33</a></div></div>
<div class="ttc" id="LoopInfoImpl_8h_html_ab7b7f3fe4279386eae18cf924053d077"><div class="ttname"><a href="LoopInfoImpl_8h.html#ab7b7f3fe4279386eae18cf924053d077">LI</a></div><div class="ttdeci">LoopInfoBase&lt; BlockT, LoopT &gt; * LI</div><div class="ttdef"><b>Definition:</b> <a href="LoopInfoImpl_8h_source.html#l00412">LoopInfoImpl.h:412</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a32a2cafbf119f5f8b0cabc97854ef547"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a32a2cafbf119f5f8b0cabc97854ef547">llvm::AMDGPUInstrInfo::ReverseBranchCondition</a></div><div class="ttdeci">bool ReverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00229">AMDGPUInstrInfo.cpp:229</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a2e6b4d11c9c327f04d503137853ae1da"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a2e6b4d11c9c327f04d503137853ae1da">llvm::AMDGPUInstrInfo::pseudoToMCOpcode</a></div><div class="ttdeci">int pseudoToMCOpcode(int Opcode) const </div><div class="ttdoc">Return a target-specific opcode if Opcode is a pseudo instruction. Return -1 if the target-specific o...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00365">AMDGPUInstrInfo.cpp:365</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00091">MachineMemOperand.h:91</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a6185ff6912b2e3faa82fc0c3cdf5193f"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a6185ff6912b2e3faa82fc0c3cdf5193f">llvm::AMDGPUInstrInfo::isPredicated</a></div><div class="ttdeci">bool isPredicated(const MachineInstr *MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00239">AMDGPUInstrInfo.cpp:239</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a76592c8eef5f3496cfdc43368880371f"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a76592c8eef5f3496cfdc43368880371f">llvm::AMDGPUInstrInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const AMDGPURegisterInfo &amp; getRegisterInfo() const =0</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00036">AMDGPUInstrInfo.cpp:36</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00444">X86DisassemblerDecoder.h:444</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">Abstract Stack Frame Information. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00080">MachineFrameInfo.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a3446af075ccd17f35650d8de441903e6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3446af075ccd17f35650d8de441903e6">llvm::AMDGPU::getMCOpcode</a></div><div class="ttdeci">static int getMCOpcode(uint16_t Opcode, unsigned Gen)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00344">AMDGPUInstrInfo.cpp:344</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_af714cbefd746aecf9d0ec8430c6551d8"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#af714cbefd746aecf9d0ec8430c6551d8">llvm::AMDGPUInstrInfo::getOpcodeAfterMemoryUnfold</a></div><div class="ttdeci">unsigned getOpcodeAfterMemoryUnfold(unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00195">AMDGPUInstrInfo.cpp:195</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a50f936d6577533f4e779b4c3a3d41026"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a50f936d6577533f4e779b4c3a3d41026">llvm::AMDGPUInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr *MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00047">AMDGPUInstrInfo.cpp:47</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a6b5a647ad7de4a9bdb8249a1856e171d"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a6b5a647ad7de4a9bdb8249a1856e171d">llvm::MCInstrDesc::isPredicable</a></div><div class="ttdeci">bool isPredicable() const </div><div class="ttdoc">Return true if this instruction has a predicate operand that controls execution. It may be set to &#39;al...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00314">MCInstrDesc.h:314</a></div></div>
<div class="ttc" id="AMDGPURegisterInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a></div><div class="ttdoc">TargetRegisterInfo interface that is implemented by all hw codegen targets. </div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00280">MachineInstr.h:280</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a3344db365fa06517c4ab566b17067307"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a3344db365fa06517c4ab566b17067307">llvm::AMDGPUInstrInfo::insertNoop</a></div><div class="ttdeci">void insertNoop(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00234">AMDGPUInstrInfo.cpp:234</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a809874434eeba216fbd9be4dd934ba0e"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a809874434eeba216fbd9be4dd934ba0e">llvm::AMDGPUSubtarget::getGeneration</a></div><div class="ttdeci">Generation getGeneration() const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00112">AMDGPUSubtarget.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_ac7786ac55ca5783c5be2120df402861c"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#ac7786ac55ca5783c5be2120df402861c">llvm::AMDGPUInstrInfo::convertToThreeAddress</a></div><div class="ttdeci">MachineInstr * convertToThreeAddress(MachineFunction::iterator &amp;MFI, MachineBasicBlock::iterator &amp;MBBI, LiveVariables *LV) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00083">AMDGPUInstrInfo.cpp:83</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_ad568e7cafe11152d84bc91da24e1fa20"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#ad568e7cafe11152d84bc91da24e1fa20">llvm::AMDGPUInstrInfo::calculateIndirectAddress</a></div><div class="ttdeci">virtual unsigned calculateIndirectAddress(unsigned RegIndex, unsigned Channel) const =0</div><div class="ttdoc">Calculate the &quot;Indirect Address&quot; for the given RegIndex and Channel. </div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8h_source.html#l00031">AMDGPURegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_aed6a77031dced466e30cca04f5f82f0a"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#aed6a77031dced466e30cca04f5f82f0a">llvm::TargetMachine::getSubtargetImpl</a></div><div class="ttdeci">virtual const TargetSubtargetInfo * getSubtargetImpl() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00100">Target/TargetMachine.h:100</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_ad1b3d39274708e136795255edd05e14c"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#ad1b3d39274708e136795255edd05e14c">llvm::AMDGPUInstrInfo::isSafeToMoveRegClassDefs</a></div><div class="ttdeci">bool isSafeToMoveRegClassDefs(const TargetRegisterClass *RC) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00263">AMDGPUInstrInfo.cpp:263</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a512b0ea372fdcec9afe4a47f376b63ce"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a512b0ea372fdcec9afe4a47f376b63ce">llvm::AMDGPUInstrInfo::buildIndirectWrite</a></div><div class="ttdeci">virtual MachineInstrBuilder buildIndirectWrite(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const =0</div><div class="ttdoc">Build instruction(s) for an indirect register write. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a454ba2c0d486f4e024a61ae85dc8cc92"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a454ba2c0d486f4e024a61ae85dc8cc92">llvm::AMDGPUInstrInfo::hasLoadFromStackSlot</a></div><div class="ttdeci">bool hasLoadFromStackSlot(const MachineInstr *MI, const MachineMemOperand *&amp;MMO, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00059">AMDGPUInstrInfo.cpp:59</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_ad79cd3ceb75195eaa8575901993057b2"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">llvm::AMDGPUInstrInfo::isRegisterLoad</a></div><div class="ttdeci">bool isRegisterLoad(const MachineInstr &amp;MI) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00272">AMDGPUInstrInfo.cpp:272</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a12b02ad94e9207b7ab5f4b31f97677f2"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a12b02ad94e9207b7ab5f4b31f97677f2">llvm::AMDGPUInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineBasicBlock::iterator MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00109">AMDGPUInstrInfo.cpp:109</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a7feb4a5ded1ea5b4f75d1a215b505906"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a7feb4a5ded1ea5b4f75d1a215b505906">llvm::AMDGPUInstrInfo::isPredicable</a></div><div class="ttdeci">bool isPredicable(MachineInstr *MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00257">AMDGPUInstrInfo.cpp:257</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a63068a53aafda931c37ee51d51f81d41"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a63068a53aafda931c37ee51d51f81d41">llvm::AMDGPUInstrInfo::enableClusterLoads</a></div><div class="ttdeci">bool enableClusterLoads() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00202">AMDGPUInstrInfo.cpp:202</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a92318009134773a0f9e5a348f4175680"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">llvm::AMDGPUInstrInfo::getIndirectAddrRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getIndirectAddrRegClass() const =0</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a4dd3274adf847c8498e68477749de20d"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a4dd3274adf847c8498e68477749de20d">llvm::AMDGPUInstrInfo::buildMovInstr</a></div><div class="ttdeci">virtual MachineInstr * buildMovInstr(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned DstReg, unsigned SrcReg) const =0</div><div class="ttdoc">Build a MOV instruction. </div></div>
<div class="ttc" id="AMDGPUTargetMachine_8h_html"><div class="ttname"><a href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a></div><div class="ttdoc">The AMDGPU TargetMachine interface definition for hw codgen targets. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_aba9527d7f73ada64d93a1538f85515e7"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#aba9527d7f73ada64d93a1538f85515e7">llvm::AMDGPUInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00091">AMDGPUInstrInfo.cpp:91</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8cpp_html_a72b51786cd0392b08e1e2ae60072554e"><div class="ttname"><a href="AMDGPUInstrInfo_8cpp.html#a72b51786cd0392b08e1e2ae60072554e">AMDGPUSubtargetToSISubtarget</a></div><div class="ttdeci">enum SISubtarget AMDGPUSubtargetToSISubtarget(unsigned Gen)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00356">AMDGPUInstrInfo.cpp:356</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_aec5f558727a6736f97d01a260bfe5071"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#aec5f558727a6736f97d01a260bfe5071">llvm::AMDGPUInstrInfo::unfoldMemoryOperand</a></div><div class="ttdeci">bool unfoldMemoryOperand(MachineFunction &amp;MF, MachineInstr *MI, unsigned Reg, bool UnfoldLoad, bool UnfoldStore, SmallVectorImpl&lt; MachineInstr * &gt; &amp;NewMIs) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00179">AMDGPUInstrInfo.cpp:179</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00223">TargetRegisterInfo.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a3eca565c4256d16de8670789b89e2ab9"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a3eca565c4256d16de8670789b89e2ab9">llvm::TargetSubtargetInfo::getFrameLowering</a></div><div class="ttdeci">virtual const TargetFrameLowering * getFrameLowering() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00067">TargetSubtargetInfo.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_ab459463adf75c4036fcfc00ae21bd10d"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#ab459463adf75c4036fcfc00ae21bd10d">llvm::TargetFrameLowering::getFrameIndexOffset</a></div><div class="ttdeci">virtual int getFrameIndexOffset(const MachineFunction &amp;MF, int FI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLoweringImpl_8cpp_source.html#l00028">TargetFrameLoweringImpl.cpp:28</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00173">SelectionDAG.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_ad07122fc4a7c80c85acfb78381944c48"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#ad07122fc4a7c80c85acfb78381944c48">llvm::AMDGPUInstrInfo::isStoreFromStackSlot</a></div><div class="ttdeci">unsigned isStoreFromStackSlot(const MachineInstr *MI, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00065">AMDGPUInstrInfo.cpp:65</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_adb8e83c4e03a80fa7d24357b522e25ff"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">llvm::MachineRegisterInfo::livein_begin</a></div><div class="ttdeci">livein_iterator livein_begin() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00760">MachineRegisterInfo.h:760</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a462449198eb0df562f219f841d29555e"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a462449198eb0df562f219f841d29555e">llvm::AMDGPUInstrInfo::canFoldMemoryOperand</a></div><div class="ttdeci">bool canFoldMemoryOperand(const MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00173">AMDGPUInstrInfo.cpp:173</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a4ad4295a88187ea1ae12ecfcfa18a70f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo * getFrameInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00188">MachineFunction.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00344">SelectionDAGNodes.h:344</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00045">AMDGPUSubtarget.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_ae80e25b498543ac8e3ba829b2c3f39a3"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#ae80e25b498543ac8e3ba829b2c3f39a3">llvm::AMDGPUInstrInfo::isStoreFromStackSlotPostFE</a></div><div class="ttdeci">unsigned isStoreFromStackSlotPostFE(const MachineInstr *MI, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00070">AMDGPUInstrInfo.cpp:70</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_afca05003ab96838dace0b075e176f731"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#afca05003ab96838dace0b075e176f731">llvm::TargetRegisterClass::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00063">TargetRegisterInfo.h:63</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8cpp_html_a716f5e42d0d8cc3686f761545c8c20bca6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bca6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00352">AMDGPUInstrInfo.cpp:352</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a31cbc052d92742c2b149cd5c40baf11d"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">llvm::AMDGPUInstrInfo::getIndirectIndexEnd</a></div><div class="ttdeci">int getIndirectIndexEnd(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00311">AMDGPUInstrInfo.cpp:311</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8cpp_html_a716f5e42d0d8cc3686f761545c8c20bc"><div class="ttname"><a href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bc">SISubtarget</a></div><div class="ttdeci">SISubtarget</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00351">AMDGPUInstrInfo.cpp:351</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a></div><div class="ttdoc">Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00032">MachineRegisterInfo.h:32</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00181">MachineFunction.h:181</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html">llvm::AMDGPUSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00035">AMDGPUSubtarget.h:35</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="namespacellvm_1_1AArch64DB_html_a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4"><div class="ttname"><a href="namespacellvm_1_1AArch64DB.html#a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4">llvm::AArch64DB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00339">AArch64BaseInfo.h:339</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a6745c3bfdfc5b0643b078b96df2db252"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const TargetMachine &amp; getTarget() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00172">MachineFunction.h:172</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a5b692e8b0d9c8ba1c6360eac7b7498f8"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">llvm::AMDGPUInstrInfo::isRegisterStore</a></div><div class="ttdeci">bool isRegisterStore(const MachineInstr &amp;MI) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00268">AMDGPUInstrInfo.cpp:268</a></div></div>
<div class="ttc" id="classAMDGPUGenInstrInfo_html"><div class="ttname"><a href="classAMDGPUGenInstrInfo.html">AMDGPUGenInstrInfo</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a5cd76eb2aeed3ae46da1bb1b132f1831"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a5cd76eb2aeed3ae46da1bb1b132f1831">llvm::MachineFrameInfo::hasVarSizedObjects</a></div><div class="ttdeci">bool hasVarSizedObjects() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00283">MachineFrameInfo.h:283</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a080afba11295993b7edf9ac0df9fdd72"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a080afba11295993b7edf9ac0df9fdd72">llvm::AMDGPUInstrInfo::SubsumesPredicate</a></div><div class="ttdeci">bool SubsumesPredicate(const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred1, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred2) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00244">AMDGPUInstrInfo.cpp:244</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a80b58d5afb19164c6199077bf8f8ea1a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">llvm::MachineRegisterInfo::livein_iterator</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; unsigned, unsigned &gt; &gt;::const_iterator livein_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00759">MachineRegisterInfo.h:759</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_afc3fbc2c69e7a73deb6dcaa7081cf558"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#afc3fbc2c69e7a73deb6dcaa7081cf558">llvm::MachineRegisterInfo::livein_empty</a></div><div class="ttdeci">bool livein_empty() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00762">MachineRegisterInfo.h:762</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_aeb3a2c4e0d9761fadeb987d4e723a0ea"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">llvm::AMDGPUInstrInfo::getIndirectIndexBegin</a></div><div class="ttdeci">int getIndirectIndexBegin(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00276">AMDGPUInstrInfo.cpp:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a340712de3e78fec11c338735cab17df7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">llvm::MachineFunction::iterator</a></div><div class="ttdeci">BasicBlockListType::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00314">MachineFunction.h:314</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a96fc2c48f4966f446aa082e866338c23"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIndex)</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_ac206a9e05497ffaa6378d1a152953ab7"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#ac206a9e05497ffaa6378d1a152953ab7">llvm::AMDGPUInstrInfo::buildIndirectRead</a></div><div class="ttdeci">virtual MachineInstrBuilder buildIndirectRead(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const =0</div><div class="ttdoc">Build instruction(s) for an indirect register read. </div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">llvm::AArch64CC::LE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00206">AArch64BaseInfo.h:206</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a18659a1da7db1674fa972c28846a3958"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a18659a1da7db1674fa972c28846a3958">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00073">TargetRegisterInfo.h:73</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:43:23 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
