<profile>

<section name = "Vitis HLS Report for 'qubit_processor_fixed_dma'" level="0">
<item name = "Date">Sun Aug 10 14:52:41 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">single_qubit_dma</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.300 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- process_stream_loop">?, ?, 5, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 4, -, -, -</column>
<column name="Expression">-, -, 0, 6, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 44, 44, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 139, -</column>
<column name="Register">-, -, 267, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 44, 44, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="am_addmul_16s_16s_13ns_29_4_1_U1">am_addmul_16s_16s_13ns_29_4_1, (i0 + i1) * i2</column>
<column name="am_addmul_16s_16s_13ns_29_4_1_U2">am_addmul_16s_16s_13ns_29_4_1, (i0 + i1) * i2</column>
<column name="am_submul_16s_16s_13ns_29_4_1_U3">am_submul_16s_16s_13ns_29_4_1, (i0 - i1) * i2</column>
<column name="am_submul_16s_16s_13ns_29_4_1_U4">am_submul_16s_16s_13ns_29_4_1, (i0 - i1) * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_condition_162">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_temp_out_alpha_i_V_phi_fu_146_p6">9, 2, 16, 32</column>
<column name="ap_phi_mux_temp_out_alpha_r_V_phi_fu_135_p6">9, 2, 16, 32</column>
<column name="ap_phi_mux_temp_out_beta_i_V_phi_fu_168_p6">9, 2, 16, 32</column>
<column name="ap_phi_mux_temp_out_beta_r_V_phi_fu_157_p6">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter1_temp_out_alpha_i_V_reg_143">14, 3, 16, 48</column>
<column name="ap_phi_reg_pp0_iter1_temp_out_alpha_r_V_reg_132">14, 3, 16, 48</column>
<column name="ap_phi_reg_pp0_iter1_temp_out_beta_i_V_reg_165">14, 3, 16, 48</column>
<column name="ap_phi_reg_pp0_iter1_temp_out_beta_r_V_reg_154">14, 3, 16, 48</column>
<column name="in_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="out_stream_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_temp_out_alpha_i_V_reg_143">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_temp_out_alpha_r_V_reg_132">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_temp_out_beta_i_V_reg_165">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_temp_out_beta_r_V_reg_154">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter2_temp_out_alpha_i_V_reg_143">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter2_temp_out_alpha_r_V_reg_132">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter2_temp_out_beta_i_V_reg_165">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter2_temp_out_beta_r_V_reg_154">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter3_temp_out_alpha_i_V_reg_143">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter3_temp_out_alpha_r_V_reg_132">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter3_temp_out_beta_i_V_reg_165">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter3_temp_out_beta_r_V_reg_154">16, 0, 16, 0</column>
<column name="operation_read_reg_323">2, 0, 2, 0</column>
<column name="tmp_last_V_reg_327">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_327">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, qubit_processor_fixed_dma, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, qubit_processor_fixed_dma, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, qubit_processor_fixed_dma, return value</column>
<column name="in_stream_TDATA">in, 64, axis, in_stream_V_data_V, pointer</column>
<column name="in_stream_TVALID">in, 1, axis, in_stream_V_last_V, pointer</column>
<column name="in_stream_TREADY">out, 1, axis, in_stream_V_last_V, pointer</column>
<column name="in_stream_TLAST">in, 1, axis, in_stream_V_last_V, pointer</column>
<column name="in_stream_TKEEP">in, 8, axis, in_stream_V_keep_V, pointer</column>
<column name="in_stream_TSTRB">in, 8, axis, in_stream_V_strb_V, pointer</column>
<column name="out_stream_TDATA">out, 64, axis, out_stream_V_data_V, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream_V_last_V, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream_V_last_V, pointer</column>
<column name="out_stream_TLAST">out, 1, axis, out_stream_V_last_V, pointer</column>
<column name="out_stream_TKEEP">out, 8, axis, out_stream_V_keep_V, pointer</column>
<column name="out_stream_TSTRB">out, 8, axis, out_stream_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
