--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 27.250ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk_gen/clkfx" derived from  NET 
"clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;  divided by 3.13 to 10 nS and duty 
cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 458465 paths analyzed, 11478 endpoints analyzed, 9 failing endpoints
 9 timing errors detected. (9 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.218ns.
--------------------------------------------------------------------------------

Paths for end point st_machine/crlf_obs/cr_flag (SLICE_X0Y13.A5), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/cr_flag (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.359ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.341 - 0.356)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/cr_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y7.DOBDO3    Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X3Y14.C1       net (fanout=11)       1.202   rc/fifo_rc_data<3>
    SLICE_X3Y14.C        Tilo                  0.259   cmd_exe/WR_DATA<59>
                                                       rc_Mram_ACOUT11212
    SLICE_X3Y15.D1       net (fanout=1)        0.715   rc_Mram_ACOUT11211
    SLICE_X3Y15.D        Tilo                  0.259   sdram/r_req_data_write<31>
                                                       rc_Mram_ACOUT11213
    SLICE_X0Y13.B1       net (fanout=8)        0.984   rc_ac<3>
    SLICE_X0Y13.B        Tilo                  0.254   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o<5>1
    SLICE_X0Y13.A5       net (fanout=1)        0.247   st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o
    SLICE_X0Y13.CLK      Tas                   0.339   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/cr_flag_rstpot
                                                       st_machine/crlf_obs/cr_flag
    -------------------------------------------------  ---------------------------
    Total                                      6.359ns (3.211ns logic, 3.148ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/cr_flag (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.089ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.341 - 0.356)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/cr_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y7.DOBDO2    Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X3Y14.C2       net (fanout=10)       0.932   rc/fifo_rc_data<2>
    SLICE_X3Y14.C        Tilo                  0.259   cmd_exe/WR_DATA<59>
                                                       rc_Mram_ACOUT11212
    SLICE_X3Y15.D1       net (fanout=1)        0.715   rc_Mram_ACOUT11211
    SLICE_X3Y15.D        Tilo                  0.259   sdram/r_req_data_write<31>
                                                       rc_Mram_ACOUT11213
    SLICE_X0Y13.B1       net (fanout=8)        0.984   rc_ac<3>
    SLICE_X0Y13.B        Tilo                  0.254   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o<5>1
    SLICE_X0Y13.A5       net (fanout=1)        0.247   st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o
    SLICE_X0Y13.CLK      Tas                   0.339   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/cr_flag_rstpot
                                                       st_machine/crlf_obs/cr_flag
    -------------------------------------------------  ---------------------------
    Total                                      6.089ns (3.211ns logic, 2.878ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/cr_flag (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.087ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.341 - 0.356)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/cr_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y7.DOBDO1    Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X3Y14.C3       net (fanout=10)       0.930   rc/fifo_rc_data<1>
    SLICE_X3Y14.C        Tilo                  0.259   cmd_exe/WR_DATA<59>
                                                       rc_Mram_ACOUT11212
    SLICE_X3Y15.D1       net (fanout=1)        0.715   rc_Mram_ACOUT11211
    SLICE_X3Y15.D        Tilo                  0.259   sdram/r_req_data_write<31>
                                                       rc_Mram_ACOUT11213
    SLICE_X0Y13.B1       net (fanout=8)        0.984   rc_ac<3>
    SLICE_X0Y13.B        Tilo                  0.254   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o<5>1
    SLICE_X0Y13.A5       net (fanout=1)        0.247   st_machine/crlf_obs/PWR_45_o_AC[5]_equal_1_o
    SLICE_X0Y13.CLK      Tas                   0.339   st_machine/crlf_obs/cr_flag
                                                       st_machine/crlf_obs/cr_flag_rstpot
                                                       st_machine/crlf_obs/cr_flag
    -------------------------------------------------  ---------------------------
    Total                                      6.087ns (3.211ns logic, 2.876ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point st_machine/crlf_obs/CRLF (SLICE_X2Y12.C3), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.726ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.340 - 0.356)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y7.DOBDO3    Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X3Y14.C1       net (fanout=11)       1.202   rc/fifo_rc_data<3>
    SLICE_X3Y14.C        Tilo                  0.259   cmd_exe/WR_DATA<59>
                                                       rc_Mram_ACOUT11212
    SLICE_X3Y15.D1       net (fanout=1)        0.715   rc_Mram_ACOUT11211
    SLICE_X3Y15.D        Tilo                  0.259   sdram/r_req_data_write<31>
                                                       rc_Mram_ACOUT11213
    SLICE_X2Y12.C3       net (fanout=8)        0.842   rc_ac<3>
    SLICE_X2Y12.CLK      Tas                   0.349   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.726ns (2.967ns logic, 2.759ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.456ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.340 - 0.356)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y7.DOBDO2    Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X3Y14.C2       net (fanout=10)       0.932   rc/fifo_rc_data<2>
    SLICE_X3Y14.C        Tilo                  0.259   cmd_exe/WR_DATA<59>
                                                       rc_Mram_ACOUT11212
    SLICE_X3Y15.D1       net (fanout=1)        0.715   rc_Mram_ACOUT11211
    SLICE_X3Y15.D        Tilo                  0.259   sdram/r_req_data_write<31>
                                                       rc_Mram_ACOUT11213
    SLICE_X2Y12.C3       net (fanout=8)        0.842   rc_ac<3>
    SLICE_X2Y12.CLK      Tas                   0.349   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.456ns (2.967ns logic, 2.489ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.454ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.340 - 0.356)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y7.DOBDO1    Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X3Y14.C3       net (fanout=10)       0.930   rc/fifo_rc_data<1>
    SLICE_X3Y14.C        Tilo                  0.259   cmd_exe/WR_DATA<59>
                                                       rc_Mram_ACOUT11212
    SLICE_X3Y15.D1       net (fanout=1)        0.715   rc_Mram_ACOUT11211
    SLICE_X3Y15.D        Tilo                  0.259   sdram/r_req_data_write<31>
                                                       rc_Mram_ACOUT11213
    SLICE_X2Y12.C3       net (fanout=8)        0.842   rc_ac<3>
    SLICE_X2Y12.CLK      Tas                   0.349   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.454ns (2.967ns logic, 2.487ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point st_machine/crlf_obs/CRLF (SLICE_X2Y12.C6), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.443ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.340 - 0.356)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y7.DOBDO5    Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X3Y14.A2       net (fanout=10)       1.185   rc/fifo_rc_data<5>
    SLICE_X3Y14.A        Tilo                  0.259   cmd_exe/WR_DATA<59>
                                                       rc_Mram_ACOUT5112
    SLICE_X3Y13.B5       net (fanout=1)        0.419   rc_Mram_ACOUT5111
    SLICE_X3Y13.B        Tilo                  0.259   st_machine/acv_recieve_1<3>
                                                       rc_Mram_ACOUT5113
    SLICE_X2Y12.D4       net (fanout=7)        0.494   rc_ac<1>
    SLICE_X2Y12.D        Tilo                  0.235   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot_SW0
    SLICE_X2Y12.C6       net (fanout=1)        0.143   N162
    SLICE_X2Y12.CLK      Tas                   0.349   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.443ns (3.202ns logic, 2.241ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.268ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.340 - 0.356)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y7.DOBDO3    Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X3Y14.B2       net (fanout=11)       1.225   rc/fifo_rc_data<3>
    SLICE_X3Y14.B        Tilo                  0.259   cmd_exe/WR_DATA<59>
                                                       rc_Mram_ACOUT2112
    SLICE_X2Y14.B5       net (fanout=1)        0.233   rc_Mram_ACOUT2111
    SLICE_X2Y14.B        Tilo                  0.235   st_machine/acv_recieve_3<3>
                                                       rc_Mram_ACOUT2113
    SLICE_X2Y12.D5       net (fanout=8)        0.489   rc_ac<0>
    SLICE_X2Y12.D        Tilo                  0.235   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot_SW0
    SLICE_X2Y12.C6       net (fanout=1)        0.143   N162
    SLICE_X2Y12.CLK      Tas                   0.349   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.268ns (3.178ns logic, 2.090ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          st_machine/crlf_obs/CRLF (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.185ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.340 - 0.356)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 falling at 5.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to st_machine/crlf_obs/CRLF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y7.DOBDO4    Trcko_DOB             2.100   rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X3Y14.A1       net (fanout=10)       0.927   rc/fifo_rc_data<4>
    SLICE_X3Y14.A        Tilo                  0.259   cmd_exe/WR_DATA<59>
                                                       rc_Mram_ACOUT5112
    SLICE_X3Y13.B5       net (fanout=1)        0.419   rc_Mram_ACOUT5111
    SLICE_X3Y13.B        Tilo                  0.259   st_machine/acv_recieve_1<3>
                                                       rc_Mram_ACOUT5113
    SLICE_X2Y12.D4       net (fanout=7)        0.494   rc_ac<1>
    SLICE_X2Y12.D        Tilo                  0.235   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot_SW0
    SLICE_X2Y12.C6       net (fanout=1)        0.143   N162
    SLICE_X2Y12.CLK      Tas                   0.349   st_machine/crlf_obs/CRLF
                                                       st_machine/crlf_obs/CRLF_rstpot
                                                       st_machine/crlf_obs/CRLF
    -------------------------------------------------  ---------------------------
    Total                                      5.185ns (3.202ns logic, 1.983ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clk_gen/clkfx" derived from
 NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point str_send/index_20 (SLICE_X17Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               str_send/finish_inner (FF)
  Destination:          str_send/index_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.079 - 0.075)
  Source Clock:         clk100 falling at 15.000ns
  Destination Clock:    clk100 falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: str_send/finish_inner to str_send/index_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.BQ      Tcko                  0.200   str_send/finish_inner
                                                       str_send/finish_inner
    SLICE_X17Y15.SR      net (fanout=95)       0.268   str_send/finish_inner
    SLICE_X17Y15.CLK     Tcksr       (-Th)     0.131   str_send/index<22>
                                                       str_send/index_20
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (0.069ns logic, 0.268ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point str_send/index_23 (SLICE_X17Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               str_send/finish_inner (FF)
  Destination:          str_send/index_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.079 - 0.075)
  Source Clock:         clk100 falling at 15.000ns
  Destination Clock:    clk100 falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: str_send/finish_inner to str_send/index_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.BQ      Tcko                  0.200   str_send/finish_inner
                                                       str_send/finish_inner
    SLICE_X17Y15.SR      net (fanout=95)       0.268   str_send/finish_inner
    SLICE_X17Y15.CLK     Tcksr       (-Th)     0.128   str_send/index<22>
                                                       str_send/index_23
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.072ns logic, 0.268ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point str_send/index_22 (SLICE_X17Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               str_send/finish_inner (FF)
  Destination:          str_send/index_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.079 - 0.075)
  Source Clock:         clk100 falling at 15.000ns
  Destination Clock:    clk100 falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: str_send/finish_inner to str_send/index_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.BQ      Tcko                  0.200   str_send/finish_inner
                                                       str_send/finish_inner
    SLICE_X17Y15.SR      net (fanout=95)       0.268   str_send/finish_inner
    SLICE_X17Y15.CLK     Tcksr       (-Th)     0.127   str_send/index<22>
                                                       str_send/index_22
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.073ns logic, 0.268ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk_gen/clkfx" derived from
 NET "clk_gen/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: tr/fifo_tr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y22.CLKAWRCLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: rc/fifo_rc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y7.CLKBRDCLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: clk_gen/dcm_sp_inst/CLKFX
  Logical resource: clk_gen/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: clk_gen/clkfx
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_gen/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_gen/clkin1                 |     31.250ns|     16.000ns|     41.306ns|            0|            9|            0|       458465|
| clk_gen/clkfx                 |     10.000ns|     13.218ns|          N/A|            9|            0|       458465|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.408|    4.714|    6.609|    7.077|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 9  Score: 4025  (Setup/Max: 4025, Hold: 0)

Constraints cover 458465 paths, 0 nets, and 12899 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed THU 24 SEP 11:30:56 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4630 MB



