(define/component main
  ((port valid 1) (port clk 1))
  ((port ready 1))
  ([new-std add0 (std_add 32)]
   [new-std const0 (std_const 32 0)]
   [new-std const1 (std_const 32 10)]
   [new-std const2 (std_const 32 1)]
   [new-std i0 (std_reg 32 0)]
   [new-std lt0 (std_lt 32)]
   [-> (@ add0 out) (@ i0 in)]
   [-> (@ const0 out) (@ i0 in)]
   [-> (@ const1 out) (@ lt0 right)]
   [-> (@ const2 out) (@ add0 right)]
   [-> (@ i0 out) (@ add0 left)]
   [-> (@ i0 out) (@ lt0 left)]
   [-> (@ this clk) (@ i0 clk)])
  (seq
   (enable i0 const0)
   (while (@ lt0 out) (lt0 i0 const1)
    (enable i0 add0 const2))))
