m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench
Edata_buffer_ent
Z0 w1566498585
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Testbench
Z5 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_BUFFERS/data_buffer_ent.vhd
Z6 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_BUFFERS/data_buffer_ent.vhd
l0
L5
V1iUj`5]:V]P972EFmAZ?00
!s100 jjX?f=9E1NMGX>9fOmhD[1
Z7 OV;C;10.5b;63
32
Z8 !s110 1566866988
!i10b 1
Z9 !s108 1566866988.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_BUFFERS/data_buffer_ent.vhd|
Z11 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_BUFFERS/data_buffer_ent.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
Z14 DEx4 work 19 data_buffer_sc_fifo 0 22 4K3ojM7df[IOhY=dF[DBA0
R1
R2
R3
Z15 DEx4 work 15 data_buffer_ent 0 22 1iUj`5]:V]P972EFmAZ?00
l86
L32
VKBkk=U92Z[8eD8Hm5mP`R3
!s100 m3ci=d3C_f>89e>=mSYla0
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Edata_buffer_sc_fifo
R0
R2
R3
R4
Z16 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd
Z17 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd
l0
L40
V4K3ojM7df[IOhY=dF[DBA0
!s100 z>S[AMUe9T8JROiWhTK@e2
R7
32
R8
!i10b 1
R9
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd|
Z19 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R14
l89
L55
VfX3NId1;2g@hWElHK1kkZ2
!s100 A5W[L51V9_DUgRP2iE^mb0
R7
32
R8
!i10b 1
R9
R18
R19
!i113 1
R12
R13
Pftdi_config_avalon_mm_pkg
R1
R2
R3
R0
R4
8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd
FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd
l0
L5
V<h7amP^8j`WU>k4>;biJn3
!s100 JWEfkTMXV_VR2]7>Q735[2
R7
32
Z20 !s110 1566866987
!i10b 1
Z21 !s108 1566866987.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd|
!i113 1
R12
R13
Eftdi_config_avalon_mm_read_ent
R0
Z22 DPx4 work 35 ftdi_config_avalon_mm_registers_pkg 0 22 E`I_J]=kc`DI11Z9:5T?e1
Z23 DPx4 work 25 ftdi_config_avalon_mm_pkg 0 22 <h7amP^8j`WU>k4>;biJn3
R1
R2
R3
R4
Z24 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd
Z25 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd
l0
L8
VFaNQb^oFA;N[K71aJUE6g0
!s100 0_UeX]J8lzN;ODbdQbnYT1
R7
32
R20
!i10b 1
R21
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd|
Z27 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd|
!i113 1
R12
R13
Artl
R22
R23
R1
R2
R3
Z28 DEx4 work 30 ftdi_config_avalon_mm_read_ent 0 22 FaNQb^oFA;N[K71aJUE6g0
l21
L19
Vac^SHYi3@NUR`Ne:nZT1D1
!s100 S3MJ5RTB7SQd94Cjh=Mgg0
R7
32
R20
!i10b 1
R21
R26
R27
!i113 1
R12
R13
Pftdi_config_avalon_mm_registers_pkg
R1
R2
R3
R0
R4
Z29 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd
Z30 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd
l0
L5
VE`I_J]=kc`DI11Z9:5T?e1
!s100 4_SW<Z5HS]A]VUbiIln7_1
R7
32
R20
!i10b 1
R21
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd|
Z32 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd|
!i113 1
R12
R13
Bbody
R22
R1
R2
R3
l0
L54
VCRKo_G^1l4m1OFEYng55n1
!s100 Ya=dR@M7UW`WH1;DSF0E52
R7
32
R20
!i10b 1
R21
R31
R32
!i113 1
R12
R13
Eftdi_config_avalon_mm_write_ent
Z33 w1566834951
R22
R23
R1
R2
R3
R4
Z34 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd
Z35 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd
l0
L8
VEKGET2VJ8bakP`XnzjGN21
!s100 8Xa0``YCgQ0:O5:dCZ4So2
R7
32
R20
!i10b 1
R21
Z36 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd|
Z37 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd|
!i113 1
R12
R13
Artl
R22
R23
R1
R2
R3
Z38 DEx4 work 31 ftdi_config_avalon_mm_write_ent 0 22 EKGET2VJ8bakP`XnzjGN21
l22
L18
V>S[[QTX<=]zjFBZcAFHgK3
!s100 >b0=8GeTnSH4<]j8Q4W=R3
R7
32
R20
!i10b 1
R21
R36
R37
!i113 1
R12
R13
Pftdi_data_avalon_mm_pkg
R1
R2
R3
R0
R4
8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd
FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd
l0
L5
VSXL3aO54fQk?HM`og[?Ka1
!s100 c3oZkzz^W7P[6kNQTMXiA0
R7
32
R8
!i10b 1
R9
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd|
!i113 1
R12
R13
Eftdi_data_dc_fifo
R0
R2
R3
R4
Z39 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd
Z40 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd
l0
L42
VAW1dZI5XkX1S4>X7KLRD<3
!s100 g_YkG1U?c@aB?M]bS=1550
R7
32
Z41 !s110 1566866989
!i10b 1
Z42 !s108 1566866989.000000
Z43 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd|
Z44 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
Z45 DEx4 work 17 ftdi_data_dc_fifo 0 22 AW1dZI5XkX1S4>X7KLRD<3
l107
L62
V3zGn=X9R:3kQ5H8?nJfaz1
!s100 ?ib=8nPCWFXbnBJAHb@`02
R7
32
R41
!i10b 1
R42
R43
R44
!i113 1
R12
R13
Eftdi_data_loopback_ent
R0
R1
R2
R3
R4
Z46 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd
Z47 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd
l0
L5
V10dnZWZf>lZz[nlR_^^0a3
!s100 e?QWWMeiGoPG;0N<U`XRi0
R7
32
R41
!i10b 1
R42
Z48 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd|
Z49 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z50 DEx4 work 22 ftdi_data_loopback_ent 0 22 10dnZWZf>lZz[nlR_^^0a3
l39
L28
VFH[fIAFhez4IjQ0b8eUc30
!s100 mX_2?n9KJ4ga1nCZjX1M30
R7
32
R41
!i10b 1
R42
R48
R49
!i113 1
R12
R13
Eftdi_data_receiver_ent
R33
R1
R2
R3
R4
Z51 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd
Z52 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd
l0
L5
V;:eX`F1djPlOOmo@FKG6D3
!s100 ?Djmo@92PFG^d:3F_O4cK3
R7
32
R8
!i10b 1
R9
Z53 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd|
Z54 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 22 ftdi_data_receiver_ent 0 22 ;:eX`F1djPlOOmo@FKG6D3
l56
L27
V<d:LNMN7:YoVgk_oiME6l3
!s100 =eHFD:1M[Ne2MGL50mXz[2
R7
32
R8
!i10b 1
R9
R53
R54
!i113 1
R12
R13
Eftdi_data_transmitter_ent
R33
R1
R2
R3
R4
Z55 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd
Z56 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd
l0
L5
Vf]QOQ8=bOJ=J9]<X77GO>2
!s100 hZ5WIio_`JAo@@dL`9@dK3
R7
32
R8
!i10b 1
R9
Z57 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd|
Z58 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 25 ftdi_data_transmitter_ent 0 22 f]QOQ8=bOJ=J9]<X77GO>2
l56
L27
VD>e_Z2mm5dgWci:O;9Q752
!s100 dakG0G>bd2NRoUMH9T8De0
R7
32
R8
!i10b 1
R9
R57
R58
!i113 1
R12
R13
Eftdi_in_io_buffer_3b
R0
R2
R3
R4
Z59 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd
Z60 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd
l0
L97
VN:2nj:N6K6>nTLdD1C_Ac2
!s100 J0ZfOjf[E;I6FM8FmLfCD3
R7
32
R41
!i10b 1
R42
Z61 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd|
Z62 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd|
!i113 1
R12
R13
Artl
R2
R3
Z63 DEx4 work 20 ftdi_in_io_buffer_3b 0 22 N:2nj:N6K6>nTLdD1C_Ac2
l119
L106
ViWE>9`TCMZNYo[mD5Binh2
!s100 A:;=8T9ReN`=amU_iQ6062
R7
32
R41
!i10b 1
R42
R61
R62
!i113 1
R12
R13
Eftdi_in_io_buffer_3b_iobuf_in_c5i
R0
R2
R3
R4
R59
R60
l0
L46
VEe?_L8X1j;`n:b5P^X8H:3
!s100 GLi[mN_hL:liggRZnWja>1
R7
32
R41
!i10b 1
R42
R61
R62
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 33 ftdi_in_io_buffer_3b_iobuf_in_c5i 0 22 Ee?_L8X1j;`n:b5P^X8H:3
l74
L54
VdP:^i:K<7>XVVSBB<[czF2
!s100 07YTCJbcTRzRlYZDYWIW11
R7
32
R41
!i10b 1
R42
R61
R62
!i113 1
R12
R13
Eftdi_inout_io_buffer_39b
R0
R2
R3
R4
Z64 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd
Z65 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd
l0
L137
Vof2;VIB6AJ8i4hBlJA@Mi1
!s100 H`RjZWQU9z=Y==gNfVNFF0
R7
32
R41
!i10b 1
R42
Z66 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd|
Z67 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd|
!i113 1
R12
R13
Artl
R2
R3
Z68 DEx4 work 24 ftdi_inout_io_buffer_39b 0 22 of2;VIB6AJ8i4hBlJA@Mi1
l163
L148
VH7ldB47:PJ8gdR^kQX7dG3
!s100 FOl?ZXJfiMMZCc_V6NIaC2
R7
32
R41
!i10b 1
R42
R66
R67
!i113 1
R12
R13
Eftdi_inout_io_buffer_39b_iobuf_bidir_ruo
R0
R2
R3
R4
R64
R65
l0
L46
V38^8`:F5DX9LV7ROf?`aP2
!s100 I`iBW]UND^CflYH27@QKL3
R7
32
R41
!i10b 1
R42
R66
R67
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 40 ftdi_inout_io_buffer_39b_iobuf_bidir_ruo 0 22 38^8`:F5DX9LV7ROf?`aP2
l99
L56
V>;6JFN2RT3_P@M<B>c9g>2
!s100 z_WU]Bhf3VFEhZg`O8[eX3
R7
32
R41
!i10b 1
R42
R66
R67
!i113 1
R12
R13
Eftdi_out_io_buffer_5b
R0
R2
R3
R4
Z69 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd
Z70 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd
l0
L107
Vz>OoJQ<BNkh00_`WnEM2f3
!s100 :O`:J@n>Gie`b`J;S=lSQ2
R7
32
R41
!i10b 1
R42
Z71 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd|
Z72 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd|
!i113 1
R12
R13
Artl
R2
R3
Z73 DEx4 work 21 ftdi_out_io_buffer_5b 0 22 z>OoJQ<BNkh00_`WnEM2f3
l129
L116
V2mLmkNj:7S@Wg2m0CU:fn1
!s100 Kan>OR1WGNcNzZcJ^hDCD1
R7
32
R41
!i10b 1
R42
R71
R72
!i113 1
R12
R13
Eftdi_out_io_buffer_5b_iobuf_out_5ts
R0
R2
R3
R4
R69
R70
l0
L46
V2P<0dc5>^ilcPz_iZoz3L1
!s100 Gj?[?mhSY2YeTCDh:K9dG0
R7
32
R41
!i10b 1
R42
R71
R72
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 35 ftdi_out_io_buffer_5b_iobuf_out_5ts 0 22 2P<0dc5>^ilcPz_iZoz3L1
l80
L54
VGFD=WSA1U0czFb7nc54^V3
!s100 OWCbYP9W8;5bzOn]?B6EQ3
R7
32
R41
!i10b 1
R42
R71
R72
!i113 1
R12
R13
Eftdi_protocol_controller_ent
Z74 w1566866933
Z75 DPx4 work 17 ftdi_protocol_pkg 0 22 iQe?oAeQEF7:>?^onc6Pc1
R1
R2
R3
R4
Z76 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_protocol_controller_ent.vhd
Z77 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_protocol_controller_ent.vhd
l0
L7
VcIHcJeDOzVg[ZDK`igl`W3
!s100 SWzKOnhoc]1U2dXL7RSB[1
R7
32
R41
!i10b 1
R42
Z78 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_protocol_controller_ent.vhd|
Z79 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_protocol_controller_ent.vhd|
!i113 1
R12
R13
Artl
R75
R1
R2
R3
Z80 DEx4 work 28 ftdi_protocol_controller_ent 0 22 cIHcJeDOzVg[ZDK`igl`W3
l79
L39
VBcAOWME87?5hdc@BPH1MP0
!s100 [hc@UImgzdbk]MgjjdWUS1
R7
32
R41
!i10b 1
R42
R78
R79
!i113 1
R12
R13
Pftdi_protocol_crc_pkg
R1
R2
R3
Z81 w1566864515
R4
Z82 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_protocol_crc_pkg.vhd
Z83 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_protocol_crc_pkg.vhd
l0
L5
VP`aB59G9gC;9;8OjB:JT=1
!s100 ^l^eO^RHS6N`57<OQ1]nk3
R7
32
b1
R8
!i10b 1
R9
Z84 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_protocol_crc_pkg.vhd|
Z85 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_protocol_crc_pkg.vhd|
!i113 1
R12
R13
Bbody
Z86 DPx4 work 21 ftdi_protocol_crc_pkg 0 22 P`aB59G9gC;9;8OjB:JT=1
R1
R2
R3
l0
L69
V?n^UoPZD`<[N1HzN?HDE01
!s100 jgelNPX:MmgIIbbGRP`Gh1
R7
32
R8
!i10b 1
R9
R84
R85
!i113 1
R12
R13
Pftdi_protocol_pkg
R1
R2
R3
Z87 w1566866810
R4
Z88 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_protocol_pkg.vhd
Z89 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_protocol_pkg.vhd
l0
L5
ViQe?oAeQEF7:>?^onc6Pc1
!s100 Hnn9TKTGkm3hB]0?1H]6j0
R7
32
R8
!i10b 1
R9
Z90 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_protocol_pkg.vhd|
Z91 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_protocol_pkg.vhd|
!i113 1
R12
R13
Bbody
R75
R1
R2
R3
l0
L115
VY?3_6TUIkDekCl`2Kc5@c2
!s100 =@ORQ64EHHMPzo@M^alX<3
R7
32
R8
!i10b 1
R9
R90
R91
!i113 1
R12
R13
Eftdi_protocol_top
R33
R75
R1
R2
R3
R4
Z92 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_protocol_top.vhd
Z93 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_protocol_top.vhd
l0
L7
Vg3L4RK01ER[b0TWJKdC2<1
!s100 VEH6Wz>e]dJ6ZZ_gg>EH[2
R7
32
R41
!i10b 1
R42
Z94 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_protocol_top.vhd|
Z95 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_protocol_top.vhd|
!i113 1
R12
R13
Artl
Z96 DEx4 work 35 ftdi_rx_protocol_payload_reader_ent 0 22 EnJZQ?8GLIMIZD>J84SJ@2
Z97 DEx4 work 35 ftdi_tx_protocol_payload_writer_ent 0 22 5XDl=:I<]`Xg6hd<006;m0
Z98 DEx4 work 34 ftdi_rx_protocol_header_parser_ent 0 22 :ij<e1>RjgXLEHeJ7Qf8^2
R86
Z99 DEx4 work 37 ftdi_tx_protocol_header_generator_ent 0 22 EbNcMkA2OTBc]N?gHFdFF1
R80
R75
R1
R2
R3
Z100 DEx4 work 17 ftdi_protocol_top 0 22 g3L4RK01ER[b0TWJKdC2<1
l92
L40
VgVoM5ke^0gj?AaeMonTPf2
!s100 OKA<bBXa=iFaINZn8`9oT0
R7
32
R41
!i10b 1
R42
R94
R95
!i113 1
R12
R13
Eftdi_rx_data_avalon_mm_read_ent
R0
Z101 DPx4 work 23 ftdi_data_avalon_mm_pkg 0 22 SXL3aO54fQk?HM`og[?Ka1
R1
R2
R3
R4
Z102 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd
Z103 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd
l0
L7
V7:BBQci1TdfBRe4GFNIQK2
!s100 M6RJ[B91R35e:cFTzUYaZ3
R7
32
R8
!i10b 1
R9
Z104 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd|
Z105 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd|
!i113 1
R12
R13
Artl
R101
R1
R2
R3
Z106 DEx4 work 31 ftdi_rx_data_avalon_mm_read_ent 0 22 7:BBQci1TdfBRe4GFNIQK2
l32
L21
VNdbTJDmcFIlFGGAeEhm]i3
!s100 G8O;kn^:CR;R5Yd]VL4NC2
R7
32
R8
!i10b 1
R9
R104
R105
!i113 1
R12
R13
Eftdi_rx_data_mux_ent
R0
R1
R2
R3
R4
Z107 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd
Z108 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd
l0
L5
V=1nl2P`5BTg0]hNf>T0^O3
!s100 CX[:Oi0O_kABiHa<hOT]32
R7
32
R41
!i10b 1
R42
Z109 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd|
Z110 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z111 DEx4 work 20 ftdi_rx_data_mux_ent 0 22 =1nl2P`5BTg0]hNf>T0^O3
l45
L36
Vz6Yz_9W028eBAndG[RGbT0
!s100 7;99MIm_8dghQ7DWWbO:G3
R7
32
R41
!i10b 1
R42
R109
R110
!i113 1
R12
R13
Eftdi_rx_protocol_header_parser_ent
Z112 w1566854691
R86
R75
R1
R2
R3
R4
Z113 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd
Z114 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd
l0
L8
V:ij<e1>RjgXLEHeJ7Qf8^2
!s100 8D6Eo[0PAbLGIMh@loDoS0
R7
32
R8
!i10b 1
R9
Z115 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd|
Z116 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd|
!i113 1
R12
R13
Artl
R86
R75
R1
R2
R3
R98
l56
L31
V0WZAYNY`57lbKklN^36`I0
!s100 hIA2O[j7Gm:YJ4YedZagg3
R7
32
R8
!i10b 1
R9
R115
R116
!i113 1
R12
R13
Eftdi_rx_protocol_payload_reader_ent
R81
R86
R75
R1
R2
R3
R4
Z117 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd
Z118 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd
l0
L8
VEnJZQ?8GLIMIZD>J84SJ@2
!s100 UK?8i7?2V:2zakAXk59ci2
R7
32
R41
!i10b 1
R9
Z119 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd|
Z120 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd|
!i113 1
R12
R13
Artl
R86
R75
R1
R2
R3
R96
l77
L36
VefQ:PbV:n^jXLd6PzOgHz3
!s100 PF1^?DZ47RK_DVC53WGB<1
R7
32
R41
!i10b 1
R9
R119
R120
!i113 1
R12
R13
Eftdi_tx_data_avalon_mm_write_ent
R0
R101
R1
R2
R3
R4
Z121 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd
Z122 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd
l0
L7
VCfg;MPGPQJb`f>:aCVnC91
!s100 bBkMMc<585F6zan]]SQ=i0
R7
32
R8
!i10b 1
R9
Z123 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd|
Z124 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd|
!i113 1
R12
R13
Artl
R101
R1
R2
R3
Z125 DEx4 work 32 ftdi_tx_data_avalon_mm_write_ent 0 22 Cfg;MPGPQJb`f>:aCVnC91
l31
L21
VT;0l1A3MQlB:oN:OUOlOI2
!s100 6WmnW_4G5edLH8fnB=;:C3
R7
32
R8
!i10b 1
R9
R123
R124
!i113 1
R12
R13
Eftdi_tx_data_mux_ent
R0
R1
R2
R3
R4
Z126 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd
Z127 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd
l0
L5
VhWKmlc8F=^mkMQ0;EZ?dF3
!s100 oRL;5aE[MInUB8G?JNLL;3
R7
32
R41
!i10b 1
R42
Z128 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd|
Z129 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z130 DEx4 work 20 ftdi_tx_data_mux_ent 0 22 hWKmlc8F=^mkMQ0;EZ?dF3
l45
L36
VfM`JeHaUeDW5GXea8^:m91
!s100 7QzLF3kOZniP7^U0L:7D53
R7
32
R41
!i10b 1
R42
R128
R129
!i113 1
R12
R13
Eftdi_tx_protocol_header_generator_ent
Z131 w1566835136
R86
R75
R1
R2
R3
R4
Z132 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd
Z133 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd
l0
L8
VEbNcMkA2OTBc]N?gHFdFF1
!s100 C4Y:ARfSNzDcfci@Q`8D]0
R7
32
R8
!i10b 1
R9
Z134 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd|
Z135 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd|
!i113 1
R12
R13
Artl
R86
R75
R1
R2
R3
R99
l50
L29
V_d`k4P5m7^KbLW4SHnUzz1
!s100 BL`c[aIA^UWJGK=<Eh7HW1
R7
32
R8
!i10b 1
R9
R134
R135
!i113 1
R12
R13
Eftdi_tx_protocol_payload_writer_ent
Z136 w1566862180
R86
R75
R1
R2
R3
R4
Z137 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd
Z138 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd
l0
L8
V5XDl=:I<]`Xg6hd<006;m0
!s100 8:Yfbe7MgRoZ6gODRQ^042
R7
32
R8
!i10b 1
R9
Z139 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd|
Z140 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd|
!i113 1
R12
R13
Artl
R86
R75
R1
R2
R3
R97
l72
L34
VR2Fb2A9KI6@6_Ej4;noEB1
!s100 _LmPO^P1SiJ^A`0QZX:Eh1
R7
32
R8
!i10b 1
R9
R139
R140
!i113 1
R12
R13
Eftdi_umft601a_controller_ent
Z141 w1566515175
R1
R2
R3
R4
Z142 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd
Z143 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd
l0
L5
VkmYa^65f13O;h[XeD@T_S2
!s100 Y9P9onohm?NV[Mf5@A<1Q3
R7
32
R41
!i10b 1
R42
Z144 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd|
Z145 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd|
!i113 1
R12
R13
Artl
R73
R68
R63
R45
R1
R2
R3
Z146 DEx4 work 28 ftdi_umft601a_controller_ent 0 22 kmYa^65f13O;h[XeD@T_S2
l138
L44
VQKL]0988JF>HBdf71zLFV3
!s100 ]e^XS0JH:`EC2E1Cn?9Je2
R7
32
R41
!i10b 1
R42
R144
R145
!i113 1
R12
R13
Erx_data_stimulli
R33
R1
R2
R3
R4
Z147 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Testbench/rx_data_stimulli.vhd
Z148 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Testbench/rx_data_stimulli.vhd
l0
L5
Vi6bK1<WHE;gWJ_c]3OYFG3
!s100 WghC[>oO5P=o]14:G=RP>3
R7
32
Z149 !s110 1566866990
!i10b 1
Z150 !s108 1566866990.000000
Z151 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Testbench/rx_data_stimulli.vhd|
Z152 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Testbench/rx_data_stimulli.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z153 DEx4 work 16 rx_data_stimulli 0 22 i6bK1<WHE;gWJ_c]3OYFG3
l26
L20
VPn;WaPcgM2G5l^JC=cGG70
!s100 <4kk:F@7gF[BIhA;;4:Yo2
R7
32
R149
!i10b 1
R150
R151
R152
!i113 1
R12
R13
Etestbench_top
R33
R1
R2
R3
R4
Z154 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Testbench/testbench_top.vhd
Z155 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Testbench/testbench_top.vhd
l0
L5
V8PLe2HbY:2XZhzjO2JGIG0
!s100 G?5U7^R@6KQZzZA7M_nJY1
R7
32
R149
!i10b 1
R150
Z156 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Testbench/testbench_top.vhd|
Z157 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Testbench/testbench_top.vhd|
!i113 1
R12
R13
Artl
R101
R22
R23
Z158 DEx4 work 14 usb_3_ftdi_top 0 22 HKdAZh3d@=U<kGDhSFiGk0
Z159 DEx4 work 24 usb3_fifo_master_stimuli 0 22 m]k0=k_1Nf`MoVdV^GQWj1
R153
Z160 DEx4 work 16 tx_data_stimulli 0 22 ;Mdj:0C6jdza]RAe_OW[03
R1
R2
R3
Z161 DEx4 work 13 testbench_top 0 22 8PLe2HbY:2XZhzjO2JGIG0
l48
L8
Z162 VAY0z_[:kc:`54Ag1bh49S0
Z163 !s100 Cm47[1>5?jjMaSYJgzAKi3
R7
32
R149
!i10b 1
R150
R156
R157
!i113 1
R12
R13
Etx_data_stimulli
Z164 w1566857985
R1
R2
R3
R4
Z165 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Testbench/tx_data_stimulli.vhd
Z166 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Testbench/tx_data_stimulli.vhd
l0
L5
V;Mdj:0C6jdza]RAe_OW[03
!s100 8?keG=FY@B8]HddEO<i;^3
R7
32
R149
!i10b 1
R42
Z167 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Testbench/tx_data_stimulli.vhd|
Z168 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Testbench/tx_data_stimulli.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
R160
l39
L20
V[WObe2GQG@ECz1ZYSQ2T43
!s100 _Qe4Pc[nemF9R0eMbjAd[1
R7
32
R149
!i10b 1
R42
R167
R168
!i113 1
R12
R13
Eusb3_fifo_master_stimuli
Z169 w1566843940
R1
R2
R3
R4
Z170 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Testbench/usb3_fifo_master_stimuli.vhd
Z171 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Testbench/usb3_fifo_master_stimuli.vhd
l0
L5
Vm]k0=k_1Nf`MoVdV^GQWj1
!s100 i=iC^_3PXO5h995bC=5``2
R7
32
R41
!i10b 1
R42
Z172 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Testbench/usb3_fifo_master_stimuli.vhd|
Z173 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Testbench/usb3_fifo_master_stimuli.vhd|
!i113 1
R12
R13
Artl
R68
R1
R2
R3
R159
l130
L21
VMZLB6@458]BT>M9]9L1`z0
!s100 BmzkQ@9H0E4UH1fRF`d8G0
R7
32
R41
!i10b 1
R42
R172
R173
!i113 1
R12
R13
Eusb_3_ftdi_top
Z174 w1566841027
R101
R22
R23
R1
R2
R3
R4
Z175 8C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd
Z176 FC:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd
l0
L19
VHKdAZh3d@=U<kGDhSFiGk0
!s100 Rzm@Cb:=K;W<WizPW1k7F2
R7
32
R41
!i10b 1
R42
Z177 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd|
Z178 !s107 C:/Users/rfranca/Development/GitLab/simutemp2/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd|
!i113 1
R12
R13
Artl
R146
R111
R130
R50
R75
R100
R106
R15
R125
R38
R28
R101
R22
R23
R1
R2
R3
R158
l152
L51
Vh0d5zM9hWQ]gLn:6cVef93
!s100 d>_cIE;z8jS@9m^gGRNP00
R7
32
R41
!i10b 1
R42
R177
R178
!i113 1
R12
R13
