{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 16:24:47 2013 " "Info: Processing started: Fri Nov 29 16:24:47 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50mhz " "Info: Assuming node \"clock_50mhz\" is an undefined clock" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_50mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "gen6mhz:inst1\|count\[2\] " "Info: Detected ripple clock \"gen6mhz:inst1\|count\[2\]\" as buffer" {  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "gen6mhz:inst1\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50mhz register vga:inst3\|vga_counter:counter\|pos_x\[0\] register vga:inst3\|vga_counter:counter\|pos_y\[1\] 332.89 MHz 3.004 ns Internal " "Info: Clock \"clock_50mhz\" has Internal fmax of 332.89 MHz between source register \"vga:inst3\|vga_counter:counter\|pos_x\[0\]\" and destination register \"vga:inst3\|vga_counter:counter\|pos_y\[1\]\" (period= 3.004 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.787 ns + Longest register register " "Info: + Longest register to register delay is 2.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:inst3\|vga_counter:counter\|pos_x\[0\] 1 REG LCFF_X43_Y25_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y25_N1; Fanout = 4; REG Node = 'vga:inst3\|vga_counter:counter\|pos_x\[0\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:inst3|vga_counter:counter|pos_x[0] } "NODE_NAME" } } { "../VHDL/vga_counter_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.410 ns) 0.931 ns vga:inst3\|vga_counter:counter\|Equal0~1 2 COMB LCCOMB_X43_Y25_N24 6 " "Info: 2: + IC(0.521 ns) + CELL(0.410 ns) = 0.931 ns; Loc. = LCCOMB_X43_Y25_N24; Fanout = 6; COMB Node = 'vga:inst3\|vga_counter:counter\|Equal0~1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.931 ns" { vga:inst3|vga_counter:counter|pos_x[0] vga:inst3|vga_counter:counter|Equal0~1 } "NODE_NAME" } } { "../VHDL/vga_counter_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.271 ns) 1.483 ns vga:inst3\|vga_counter:counter\|Equal0~2 3 COMB LCCOMB_X43_Y25_N18 10 " "Info: 3: + IC(0.281 ns) + CELL(0.271 ns) = 1.483 ns; Loc. = LCCOMB_X43_Y25_N18; Fanout = 10; COMB Node = 'vga:inst3\|vga_counter:counter\|Equal0~2'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.552 ns" { vga:inst3|vga_counter:counter|Equal0~1 vga:inst3|vga_counter:counter|Equal0~2 } "NODE_NAME" } } { "../VHDL/vga_counter_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.660 ns) 2.787 ns vga:inst3\|vga_counter:counter\|pos_y\[1\] 4 REG LCFF_X40_Y25_N17 5 " "Info: 4: + IC(0.644 ns) + CELL(0.660 ns) = 2.787 ns; Loc. = LCFF_X40_Y25_N17; Fanout = 5; REG Node = 'vga:inst3\|vga_counter:counter\|pos_y\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.304 ns" { vga:inst3|vga_counter:counter|Equal0~2 vga:inst3|vga_counter:counter|pos_y[1] } "NODE_NAME" } } { "../VHDL/vga_counter_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.341 ns ( 48.12 % ) " "Info: Total cell delay = 1.341 ns ( 48.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.446 ns ( 51.88 % ) " "Info: Total interconnect delay = 1.446 ns ( 51.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.787 ns" { vga:inst3|vga_counter:counter|pos_x[0] vga:inst3|vga_counter:counter|Equal0~1 vga:inst3|vga_counter:counter|Equal0~2 vga:inst3|vga_counter:counter|pos_y[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.787 ns" { vga:inst3|vga_counter:counter|pos_x[0] {} vga:inst3|vga_counter:counter|Equal0~1 {} vga:inst3|vga_counter:counter|Equal0~2 {} vga:inst3|vga_counter:counter|pos_y[1] {} } { 0.000ns 0.521ns 0.281ns 0.644ns } { 0.000ns 0.410ns 0.271ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 6.384 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50mhz\" to destination register is 6.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.787 ns) 2.832 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X16_Y20_N17 3 " "Info: 2: + IC(1.046 ns) + CELL(0.787 ns) = 2.832 ns; Loc. = LCFF_X16_Y20_N17; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.833 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.025 ns) + CELL(0.000 ns) 4.857 ns gen6mhz:inst1\|count\[2\]~clkctrl 3 COMB CLKCTRL_G12 61 " "Info: 3: + IC(2.025 ns) + CELL(0.000 ns) = 4.857 ns; Loc. = CLKCTRL_G12; Fanout = 61; COMB Node = 'gen6mhz:inst1\|count\[2\]~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.025 ns" { gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 6.384 ns vga:inst3\|vga_counter:counter\|pos_y\[1\] 4 REG LCFF_X40_Y25_N17 5 " "Info: 4: + IC(0.990 ns) + CELL(0.537 ns) = 6.384 ns; Loc. = LCFF_X40_Y25_N17; Fanout = 5; REG Node = 'vga:inst3\|vga_counter:counter\|pos_y\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.527 ns" { gen6mhz:inst1|count[2]~clkctrl vga:inst3|vga_counter:counter|pos_y[1] } "NODE_NAME" } } { "../VHDL/vga_counter_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.39 % ) " "Info: Total cell delay = 2.323 ns ( 36.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.061 ns ( 63.61 % ) " "Info: Total interconnect delay = 4.061 ns ( 63.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.384 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl vga:inst3|vga_counter:counter|pos_y[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.384 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} vga:inst3|vga_counter:counter|pos_y[1] {} } { 0.000ns 0.000ns 1.046ns 2.025ns 0.990ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 6.387 ns - Longest register " "Info: - Longest clock path from clock \"clock_50mhz\" to source register is 6.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.787 ns) 2.832 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X16_Y20_N17 3 " "Info: 2: + IC(1.046 ns) + CELL(0.787 ns) = 2.832 ns; Loc. = LCFF_X16_Y20_N17; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.833 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.025 ns) + CELL(0.000 ns) 4.857 ns gen6mhz:inst1\|count\[2\]~clkctrl 3 COMB CLKCTRL_G12 61 " "Info: 3: + IC(2.025 ns) + CELL(0.000 ns) = 4.857 ns; Loc. = CLKCTRL_G12; Fanout = 61; COMB Node = 'gen6mhz:inst1\|count\[2\]~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.025 ns" { gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 6.387 ns vga:inst3\|vga_counter:counter\|pos_x\[0\] 4 REG LCFF_X43_Y25_N1 4 " "Info: 4: + IC(0.993 ns) + CELL(0.537 ns) = 6.387 ns; Loc. = LCFF_X43_Y25_N1; Fanout = 4; REG Node = 'vga:inst3\|vga_counter:counter\|pos_x\[0\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.530 ns" { gen6mhz:inst1|count[2]~clkctrl vga:inst3|vga_counter:counter|pos_x[0] } "NODE_NAME" } } { "../VHDL/vga_counter_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.37 % ) " "Info: Total cell delay = 2.323 ns ( 36.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.064 ns ( 63.63 % ) " "Info: Total interconnect delay = 4.064 ns ( 63.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.387 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl vga:inst3|vga_counter:counter|pos_x[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.387 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} vga:inst3|vga_counter:counter|pos_x[0] {} } { 0.000ns 0.000ns 1.046ns 2.025ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.384 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl vga:inst3|vga_counter:counter|pos_y[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.384 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} vga:inst3|vga_counter:counter|pos_y[1] {} } { 0.000ns 0.000ns 1.046ns 2.025ns 0.990ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.387 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl vga:inst3|vga_counter:counter|pos_x[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.387 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} vga:inst3|vga_counter:counter|pos_x[0] {} } { 0.000ns 0.000ns 1.046ns 2.025ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../VHDL/vga_counter_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../VHDL/vga_counter_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.787 ns" { vga:inst3|vga_counter:counter|pos_x[0] vga:inst3|vga_counter:counter|Equal0~1 vga:inst3|vga_counter:counter|Equal0~2 vga:inst3|vga_counter:counter|pos_y[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.787 ns" { vga:inst3|vga_counter:counter|pos_x[0] {} vga:inst3|vga_counter:counter|Equal0~1 {} vga:inst3|vga_counter:counter|Equal0~2 {} vga:inst3|vga_counter:counter|pos_y[1] {} } { 0.000ns 0.521ns 0.281ns 0.644ns } { 0.000ns 0.410ns 0.271ns 0.660ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.384 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl vga:inst3|vga_counter:counter|pos_y[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.384 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} vga:inst3|vga_counter:counter|pos_y[1] {} } { 0.000ns 0.000ns 1.046ns 2.025ns 0.990ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.387 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl vga:inst3|vga_counter:counter|pos_x[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.387 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} vga:inst3|vga_counter:counter|pos_x[0] {} } { 0.000ns 0.000ns 1.046ns 2.025ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_6\|Q_INT rst clock_50mhz -3.328 ns register " "Info: tsu for register \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_6\|Q_INT\" (data pin = \"rst\", clock pin = \"clock_50mhz\") is -3.328 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.085 ns + Longest pin register " "Info: + Longest pin to register delay is 3.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 PIN PIN_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 5; PIN Node = 'rst'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 24 176 344 40 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.576 ns) + CELL(0.510 ns) 3.085 ns sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_6\|Q_INT 2 REG LCFF_X41_Y26_N17 2 " "Info: 2: + IC(1.576 ns) + CELL(0.510 ns) = 3.085 ns; Loc. = LCFF_X41_Y26_N17; Fanout = 2; REG Node = 'sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_6\|Q_INT'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.086 ns" { rst sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT } "NODE_NAME" } } { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 358 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.509 ns ( 48.91 % ) " "Info: Total cell delay = 1.509 ns ( 48.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.576 ns ( 51.09 % ) " "Info: Total interconnect delay = 1.576 ns ( 51.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.085 ns" { rst sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.085 ns" { rst {} rst~combout {} sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT {} } { 0.000ns 0.000ns 1.576ns } { 0.000ns 0.999ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 358 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 6.377 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50mhz\" to destination register is 6.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.787 ns) 2.832 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X16_Y20_N17 3 " "Info: 2: + IC(1.046 ns) + CELL(0.787 ns) = 2.832 ns; Loc. = LCFF_X16_Y20_N17; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.833 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.025 ns) + CELL(0.000 ns) 4.857 ns gen6mhz:inst1\|count\[2\]~clkctrl 3 COMB CLKCTRL_G12 61 " "Info: 3: + IC(2.025 ns) + CELL(0.000 ns) = 4.857 ns; Loc. = CLKCTRL_G12; Fanout = 61; COMB Node = 'gen6mhz:inst1\|count\[2\]~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.025 ns" { gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.537 ns) 6.377 ns sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_6\|Q_INT 4 REG LCFF_X41_Y26_N17 2 " "Info: 4: + IC(0.983 ns) + CELL(0.537 ns) = 6.377 ns; Loc. = LCFF_X41_Y26_N17; Fanout = 2; REG Node = 'sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_6\|Q_INT'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.520 ns" { gen6mhz:inst1|count[2]~clkctrl sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT } "NODE_NAME" } } { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 358 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.43 % ) " "Info: Total cell delay = 2.323 ns ( 36.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.054 ns ( 63.57 % ) " "Info: Total interconnect delay = 4.054 ns ( 63.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.377 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.377 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT {} } { 0.000ns 0.000ns 1.046ns 2.025ns 0.983ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.085 ns" { rst sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.085 ns" { rst {} rst~combout {} sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT {} } { 0.000ns 0.000ns 1.576ns } { 0.000ns 0.999ns 0.510ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.377 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.377 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT {} } { 0.000ns 0.000ns 1.046ns 2.025ns 0.983ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50mhz vga_hsync vga:inst3\|vga_read:read_and_output\|h_sync_out 11.638 ns register " "Info: tco from clock \"clock_50mhz\" to destination pin \"vga_hsync\" through register \"vga:inst3\|vga_read:read_and_output\|h_sync_out\" is 11.638 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 6.421 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to source register is 6.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.787 ns) 2.832 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X16_Y20_N17 3 " "Info: 2: + IC(1.046 ns) + CELL(0.787 ns) = 2.832 ns; Loc. = LCFF_X16_Y20_N17; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.833 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.025 ns) + CELL(0.000 ns) 4.857 ns gen6mhz:inst1\|count\[2\]~clkctrl 3 COMB CLKCTRL_G12 61 " "Info: 3: + IC(2.025 ns) + CELL(0.000 ns) = 4.857 ns; Loc. = CLKCTRL_G12; Fanout = 61; COMB Node = 'gen6mhz:inst1\|count\[2\]~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.025 ns" { gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 6.421 ns vga:inst3\|vga_read:read_and_output\|h_sync_out 4 REG LCFF_X31_Y29_N9 1 " "Info: 4: + IC(1.027 ns) + CELL(0.537 ns) = 6.421 ns; Loc. = LCFF_X31_Y29_N9; Fanout = 1; REG Node = 'vga:inst3\|vga_read:read_and_output\|h_sync_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.564 ns" { gen6mhz:inst1|count[2]~clkctrl vga:inst3|vga_read:read_and_output|h_sync_out } "NODE_NAME" } } { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.18 % ) " "Info: Total cell delay = 2.323 ns ( 36.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.098 ns ( 63.82 % ) " "Info: Total interconnect delay = 4.098 ns ( 63.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.421 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl vga:inst3|vga_read:read_and_output|h_sync_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.421 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} vga:inst3|vga_read:read_and_output|h_sync_out {} } { 0.000ns 0.000ns 1.046ns 2.025ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.967 ns + Longest register pin " "Info: + Longest register to pin delay is 4.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:inst3\|vga_read:read_and_output\|h_sync_out 1 REG LCFF_X31_Y29_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y29_N9; Fanout = 1; REG Node = 'vga:inst3\|vga_read:read_and_output\|h_sync_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:inst3|vga_read:read_and_output|h_sync_out } "NODE_NAME" } } { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.159 ns) + CELL(2.808 ns) 4.967 ns vga_hsync 2 PIN PIN_A7 0 " "Info: 2: + IC(2.159 ns) + CELL(2.808 ns) = 4.967 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'vga_hsync'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.967 ns" { vga:inst3|vga_read:read_and_output|h_sync_out vga_hsync } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 112 912 1088 128 "vga_hsync" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 56.53 % ) " "Info: Total cell delay = 2.808 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.159 ns ( 43.47 % ) " "Info: Total interconnect delay = 2.159 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.967 ns" { vga:inst3|vga_read:read_and_output|h_sync_out vga_hsync } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.967 ns" { vga:inst3|vga_read:read_and_output|h_sync_out {} vga_hsync {} } { 0.000ns 2.159ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.421 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl vga:inst3|vga_read:read_and_output|h_sync_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.421 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} vga:inst3|vga_read:read_and_output|h_sync_out {} } { 0.000ns 0.000ns 1.046ns 2.025ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.967 ns" { vga:inst3|vga_read:read_and_output|h_sync_out vga_hsync } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.967 ns" { vga:inst3|vga_read:read_and_output|h_sync_out {} vga_hsync {} } { 0.000ns 2.159ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_6\|Q_INT rst clock_50mhz 3.558 ns register " "Info: th for register \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_6\|Q_INT\" (data pin = \"rst\", clock pin = \"clock_50mhz\") is 3.558 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 6.377 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to destination register is 6.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.787 ns) 2.832 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X16_Y20_N17 3 " "Info: 2: + IC(1.046 ns) + CELL(0.787 ns) = 2.832 ns; Loc. = LCFF_X16_Y20_N17; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.833 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.025 ns) + CELL(0.000 ns) 4.857 ns gen6mhz:inst1\|count\[2\]~clkctrl 3 COMB CLKCTRL_G12 61 " "Info: 3: + IC(2.025 ns) + CELL(0.000 ns) = 4.857 ns; Loc. = CLKCTRL_G12; Fanout = 61; COMB Node = 'gen6mhz:inst1\|count\[2\]~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.025 ns" { gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.537 ns) 6.377 ns sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_6\|Q_INT 4 REG LCFF_X41_Y26_N17 2 " "Info: 4: + IC(0.983 ns) + CELL(0.537 ns) = 6.377 ns; Loc. = LCFF_X41_Y26_N17; Fanout = 2; REG Node = 'sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_6\|Q_INT'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.520 ns" { gen6mhz:inst1|count[2]~clkctrl sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT } "NODE_NAME" } } { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 358 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.43 % ) " "Info: Total cell delay = 2.323 ns ( 36.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.054 ns ( 63.57 % ) " "Info: Total interconnect delay = 4.054 ns ( 63.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.377 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.377 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT {} } { 0.000ns 0.000ns 1.046ns 2.025ns 0.983ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 358 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.085 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 PIN PIN_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 5; PIN Node = 'rst'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 24 176 344 40 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.576 ns) + CELL(0.510 ns) 3.085 ns sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_6\|Q_INT 2 REG LCFF_X41_Y26_N17 2 " "Info: 2: + IC(1.576 ns) + CELL(0.510 ns) = 3.085 ns; Loc. = LCFF_X41_Y26_N17; Fanout = 2; REG Node = 'sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_6\|Q_INT'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.086 ns" { rst sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT } "NODE_NAME" } } { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 358 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.509 ns ( 48.91 % ) " "Info: Total cell delay = 1.509 ns ( 48.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.576 ns ( 51.09 % ) " "Info: Total interconnect delay = 1.576 ns ( 51.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.085 ns" { rst sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.085 ns" { rst {} rst~combout {} sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT {} } { 0.000ns 0.000ns 1.576ns } { 0.000ns 0.999ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.377 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.377 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT {} } { 0.000ns 0.000ns 1.046ns 2.025ns 0.983ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.085 ns" { rst sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.085 ns" { rst {} rst~combout {} sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT {} } { 0.000ns 0.000ns 1.576ns } { 0.000ns 0.999ns 0.510ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 16:24:48 2013 " "Info: Processing ended: Fri Nov 29 16:24:48 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
