{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614298143866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614298143867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 01:09:03 2021 " "Processing started: Fri Feb 26 01:09:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614298143867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614298143867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica6_Dec -c Practica6_Dec " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica6_Dec -c Practica6_Dec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614298143867 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1614298144906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bina7seg_dec_10bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bina7seg_dec_10bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinA7Seg_Dec_10Bits-BinA7Seg_Dec_10Bits_arc " "Found design unit 1: BinA7Seg_Dec_10Bits-BinA7Seg_Dec_10Bits_arc" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614298146139 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinA7Seg_Dec_10Bits " "Found entity 1: BinA7Seg_Dec_10Bits" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614298146139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614298146139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica6_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica6_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica6_Dec-structural " "Found design unit 1: Practica6_Dec-structural" {  } { { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614298146144 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica6_Dec " "Found entity 1: Practica6_Dec" {  } { { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614298146144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614298146144 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica6_Dec " "Elaborating entity \"Practica6_Dec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1614298146209 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplicador5bits.vhd 2 1 " "Using design file multiplicador5bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplicador5Bits-behavioural " "Found design unit 1: Multiplicador5Bits-behavioural" {  } { { "multiplicador5bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/multiplicador5bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614298146232 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador5Bits " "Found entity 1: Multiplicador5Bits" {  } { { "multiplicador5bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/multiplicador5bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614298146232 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614298146232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador5Bits Multiplicador5Bits:iMultiplicador5Bits " "Elaborating entity \"Multiplicador5Bits\" for hierarchy \"Multiplicador5Bits:iMultiplicador5Bits\"" {  } { { "Practica6_Dec.vhd" "iMultiplicador5Bits" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614298146236 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "multiplicador5bits.vhd(20) " "VHDL Subtype or Type Declaration warning at multiplicador5bits.vhd(20): subtype or type has null range" {  } { { "multiplicador5bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/multiplicador5bits.vhd" 20 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1614298146238 "|Practica6_Dec|Multiplicador5Bits:iMultiplicador5Bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinA7Seg_Dec_10Bits BinA7Seg_Dec_10Bits:iDisplays " "Elaborating entity \"BinA7Seg_Dec_10Bits\" for hierarchy \"BinA7Seg_Dec_10Bits:iDisplays\"" {  } { { "Practica6_Dec.vhd" "iDisplays" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614298146240 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador1 BinA7Seg_Dec_10Bits.vhd(36) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(36): signal \"restador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614298146242 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador1 BinA7Seg_Dec_10Bits.vhd(40) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(40): signal \"restador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614298146242 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador1 BinA7Seg_Dec_10Bits.vhd(44) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(44): signal \"restador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614298146244 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador1 BinA7Seg_Dec_10Bits.vhd(48) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(48): signal \"restador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614298146244 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador1 BinA7Seg_Dec_10Bits.vhd(52) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(52): signal \"restador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614298146244 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador1 BinA7Seg_Dec_10Bits.vhd(56) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(56): signal \"restador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614298146244 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador1 BinA7Seg_Dec_10Bits.vhd(60) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(60): signal \"restador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614298146244 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador1 BinA7Seg_Dec_10Bits.vhd(64) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(64): signal \"restador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614298146244 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador1 BinA7Seg_Dec_10Bits.vhd(68) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(68): signal \"restador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614298146245 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta BinA7Seg_Dec_10Bits.vhd(77) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(77): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614298146245 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador2 BinA7Seg_Dec_10Bits.vhd(82) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(82): signal \"restador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614298146246 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador2 BinA7Seg_Dec_10Bits.vhd(86) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(86): signal \"restador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614298146246 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador2 BinA7Seg_Dec_10Bits.vhd(90) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(90): signal \"restador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614298146246 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador2 BinA7Seg_Dec_10Bits.vhd(94) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(94): signal \"restador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614298146246 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador2 BinA7Seg_Dec_10Bits.vhd(98) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(98): signal \"restador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614298146246 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador2 BinA7Seg_Dec_10Bits.vhd(102) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(102): signal \"restador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614298146246 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador2 BinA7Seg_Dec_10Bits.vhd(106) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(106): signal \"restador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614298146247 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador2 BinA7Seg_Dec_10Bits.vhd(110) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(110): signal \"restador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614298146247 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador2 BinA7Seg_Dec_10Bits.vhd(114) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(114): signal \"restador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614298146247 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "restador1 BinA7Seg_Dec_10Bits.vhd(29) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(29): inferring latch(es) for signal or variable \"restador1\", which holds its previous value in one or more paths through the process" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1614298146247 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d1 BinA7Seg_Dec_10Bits.vhd(29) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(29): inferring latch(es) for signal or variable \"d1\", which holds its previous value in one or more paths through the process" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1614298146248 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resta BinA7Seg_Dec_10Bits.vhd(29) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(29): inferring latch(es) for signal or variable \"resta\", which holds its previous value in one or more paths through the process" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1614298146248 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "restador2 BinA7Seg_Dec_10Bits.vhd(29) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(29): inferring latch(es) for signal or variable \"restador2\", which holds its previous value in one or more paths through the process" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1614298146248 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d2 BinA7Seg_Dec_10Bits.vhd(29) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(29): inferring latch(es) for signal or variable \"d2\", which holds its previous value in one or more paths through the process" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1614298146249 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d3 BinA7Seg_Dec_10Bits.vhd(29) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(29): inferring latch(es) for signal or variable \"d3\", which holds its previous value in one or more paths through the process" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1614298146249 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[0\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d3\[0\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146253 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[1\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d3\[1\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146253 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[2\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d3\[2\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146253 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[3\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d3\[3\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146253 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[0\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d2\[0\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146253 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[1\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d2\[1\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146253 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[2\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d2\[2\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146253 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[3\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d2\[3\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146253 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador2\[0\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador2\[0\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146253 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador2\[1\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador2\[1\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146254 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador2\[2\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador2\[2\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146254 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador2\[3\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador2\[3\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146254 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador2\[4\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador2\[4\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146254 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador2\[5\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador2\[5\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146254 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador2\[6\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador2\[6\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146254 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[0\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"resta\[0\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146254 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[1\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"resta\[1\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146255 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[2\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"resta\[2\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146255 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[3\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"resta\[3\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146255 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[4\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"resta\[4\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146255 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[5\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"resta\[5\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146255 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[6\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"resta\[6\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146255 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[0\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d1\[0\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146256 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[1\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d1\[1\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146256 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[2\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d1\[2\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146256 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[3\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d1\[3\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146256 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador1\[0\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador1\[0\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146256 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador1\[1\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador1\[1\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146256 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador1\[2\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador1\[2\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146256 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador1\[3\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador1\[3\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146258 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador1\[4\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador1\[4\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146258 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador1\[5\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador1\[5\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146258 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador1\[6\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador1\[6\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146258 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador1\[7\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador1\[7\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146258 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador1\[8\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador1\[8\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146258 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador1\[9\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador1\[9\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614298146258 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|d3\[3\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|d3\[3\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614298146632 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|d3\[2\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|d3\[2\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614298146633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|d3\[1\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|d3\[1\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614298146633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|d3\[0\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|d3\[0\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614298146633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[4\] " "Latch BinA7Seg_Dec_10Bits:iDisplays\|resta\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\]" {  } { { "multiplicador5bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/multiplicador5bits.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614298147223 ""}  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614298147223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[5\] " "Latch BinA7Seg_Dec_10Bits:iDisplays\|resta\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\]" {  } { { "multiplicador5bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/multiplicador5bits.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614298147223 ""}  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614298147223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[6\] " "Latch BinA7Seg_Dec_10Bits:iDisplays\|resta\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplicador5Bits:iMultiplicador5Bits\|s\[6\]~synth " "Ports D and ENA on the latch are fed by the same signal Multiplicador5Bits:iMultiplicador5Bits\|s\[6\]~synth" {  } { { "multiplicador5bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/multiplicador5bits.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614298147223 ""}  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614298147223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[3\] " "Latch BinA7Seg_Dec_10Bits:iDisplays\|resta\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\]" {  } { { "multiplicador5bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/multiplicador5bits.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614298147225 ""}  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614298147225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[1\] " "Latch BinA7Seg_Dec_10Bits:iDisplays\|resta\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\]" {  } { { "multiplicador5bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/multiplicador5bits.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614298147225 ""}  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614298147225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[2\] " "Latch BinA7Seg_Dec_10Bits:iDisplays\|resta\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\]" {  } { { "multiplicador5bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/multiplicador5bits.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614298147225 ""}  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614298147225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[0\] " "Latch BinA7Seg_Dec_10Bits:iDisplays\|resta\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\]" {  } { { "multiplicador5bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/multiplicador5bits.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614298147226 ""}  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614298147226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[4\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|resta\[4\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614298147235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[5\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|resta\[5\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614298147235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[6\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|resta\[6\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614298147236 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[3\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|resta\[3\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614298147236 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[1\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|resta\[1\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614298147237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[2\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|resta\[2\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614298147237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[0\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|resta\[0\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614298147237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1614298148304 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614298148304 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "217 " "Implemented 217 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1614298148411 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1614298148411 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1614298148411 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1614298148411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614298148452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 01:09:08 2021 " "Processing ended: Fri Feb 26 01:09:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614298148452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614298148452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614298148452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614298148452 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614298150290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614298150291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 01:09:09 2021 " "Processing started: Fri Feb 26 01:09:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614298150291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1614298150291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Practica6_Dec -c Practica6_Dec " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Practica6_Dec -c Practica6_Dec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1614298150291 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1614298150493 ""}
{ "Info" "0" "" "Project  = Practica6_Dec" {  } {  } 0 0 "Project  = Practica6_Dec" 0 0 "Fitter" 0 0 1614298150493 ""}
{ "Info" "0" "" "Revision = Practica6_Dec" {  } {  } 0 0 "Revision = Practica6_Dec" 0 0 "Fitter" 0 0 1614298150493 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1614298150603 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Practica6_Dec EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Practica6_Dec\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1614298150620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614298150680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614298150681 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1614298150833 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1614298150866 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1614298151659 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1614298151659 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1614298151659 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1614298151659 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1614298151663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1614298151663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1614298151663 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1614298151663 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[0\] " "Pin s\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[0] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[1\] " "Pin s\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[1] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[2\] " "Pin s\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[2] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[3\] " "Pin s\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[3] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[4\] " "Pin s\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[4] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[5\] " "Pin s\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[5] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[6\] " "Pin s\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[6] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[7\] " "Pin s\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[7] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[8\] " "Pin s\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[8] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[9\] " "Pin s\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[9] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp1\[0\] " "Pin disp1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp1[0] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp1\[1\] " "Pin disp1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp1[1] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp1\[2\] " "Pin disp1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp1[2] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp1\[3\] " "Pin disp1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp1[3] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp1\[4\] " "Pin disp1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp1[4] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp1\[5\] " "Pin disp1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp1[5] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp1\[6\] " "Pin disp1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp1[6] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp2\[0\] " "Pin disp2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp2[0] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp2\[1\] " "Pin disp2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp2[1] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp2\[2\] " "Pin disp2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp2[2] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp2\[3\] " "Pin disp2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp2[3] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp2\[4\] " "Pin disp2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp2[4] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp2\[5\] " "Pin disp2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp2[5] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp2\[6\] " "Pin disp2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp2[6] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp3\[0\] " "Pin disp3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp3[0] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp3\[1\] " "Pin disp3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp3[1] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp3\[2\] " "Pin disp3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp3[2] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp3\[3\] " "Pin disp3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp3[3] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp3\[4\] " "Pin disp3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp3[4] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp3\[5\] " "Pin disp3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp3[5] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp3\[6\] " "Pin disp3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp3[6] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Pin a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[0] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[0\] " "Pin b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { b[0] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[1\] " "Pin b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { b[1] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Pin a\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[1] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Pin a\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[2] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[2\] " "Pin b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { b[2] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Pin a\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[3] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[3\] " "Pin b\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { b[3] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[4\] " "Pin a\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[4] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[4\] " "Pin b\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { b[4] } } } { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614298151795 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1614298151795 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1614298151973 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica6_Dec.sdc " "Synopsys Design Constraints File file not found: 'Practica6_Dec.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1614298151976 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1614298151977 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1614298151978 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1614298151979 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1614298151981 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1614298151983 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614298151985 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614298151985 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614298151986 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614298151987 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1614298151987 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1614298151988 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1614298151988 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1614298151988 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1614298151989 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1614298151989 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "41 unused 3.3V 10 31 0 " "Number of I/O pins in group: 41 (unused VREF, 3.3V VCCIO, 10 input, 31 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1614298151991 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1614298151991 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1614298151991 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614298151992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614298151992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614298151992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614298151992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614298151992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614298151992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614298151992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614298151992 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1614298151992 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1614298151992 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614298152013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1614298153565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614298153690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1614298153696 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1614298153893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614298153893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1614298153965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y14 X50_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27" {  } { { "loc" "" { Generic "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27"} 38 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1614298154756 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1614298154756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614298154888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1614298154889 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1614298154889 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1614298154889 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1614298154906 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614298154910 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "31 " "Found 31 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[0\] 0 " "Pin \"s\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[1\] 0 " "Pin \"s\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[2\] 0 " "Pin \"s\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[3\] 0 " "Pin \"s\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[4\] 0 " "Pin \"s\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[5\] 0 " "Pin \"s\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[6\] 0 " "Pin \"s\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[7\] 0 " "Pin \"s\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[8\] 0 " "Pin \"s\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[9\] 0 " "Pin \"s\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp1\[0\] 0 " "Pin \"disp1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp1\[1\] 0 " "Pin \"disp1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp1\[2\] 0 " "Pin \"disp1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp1\[3\] 0 " "Pin \"disp1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp1\[4\] 0 " "Pin \"disp1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp1\[5\] 0 " "Pin \"disp1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp1\[6\] 0 " "Pin \"disp1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp2\[0\] 0 " "Pin \"disp2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp2\[1\] 0 " "Pin \"disp2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp2\[2\] 0 " "Pin \"disp2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp2\[3\] 0 " "Pin \"disp2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp2\[4\] 0 " "Pin \"disp2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp2\[5\] 0 " "Pin \"disp2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp2\[6\] 0 " "Pin \"disp2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp3\[0\] 0 " "Pin \"disp3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp3\[1\] 0 " "Pin \"disp3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp3\[2\] 0 " "Pin \"disp3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp3\[3\] 0 " "Pin \"disp3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp3\[4\] 0 " "Pin \"disp3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp3\[5\] 0 " "Pin \"disp3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp3\[6\] 0 " "Pin \"disp3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614298154922 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1614298154922 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614298155120 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614298155134 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614298155271 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614298155560 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1614298155655 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/output_files/Practica6_Dec.fit.smsg " "Generated suppressed messages file C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/output_files/Practica6_Dec.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1614298155768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614298156027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 01:09:16 2021 " "Processing ended: Fri Feb 26 01:09:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614298156027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614298156027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614298156027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1614298156027 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1614298157478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614298157479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 01:09:17 2021 " "Processing started: Fri Feb 26 01:09:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614298157479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1614298157479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Practica6_Dec -c Practica6_Dec " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Practica6_Dec -c Practica6_Dec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1614298157479 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1614298159080 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1614298159122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614298160006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 01:09:20 2021 " "Processing ended: Fri Feb 26 01:09:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614298160006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614298160006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614298160006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1614298160006 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1614298160685 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1614298161718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614298161723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 01:09:21 2021 " "Processing started: Fri Feb 26 01:09:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614298161723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614298161723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Practica6_Dec -c Practica6_Dec " "Command: quartus_sta Practica6_Dec -c Practica6_Dec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614298161724 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1614298161948 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1614298162301 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1614298162363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1614298162363 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1614298162509 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica6_Dec.sdc " "Synopsys Design Constraints File file not found: 'Practica6_Dec.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1614298162535 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1614298162536 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1614298162536 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1614298162539 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1614298162540 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1614298162554 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1614298162560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614298162561 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614298162574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614298162579 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614298162584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614298162590 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614298162595 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1614298162638 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1614298162639 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1614298162664 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1614298162664 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1614298162667 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614298162673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614298162679 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614298162683 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614298162689 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614298162694 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1614298162726 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1614298162785 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1614298162785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614298162870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 01:09:22 2021 " "Processing ended: Fri Feb 26 01:09:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614298162870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614298162870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614298162870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614298162870 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614298164326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614298164326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 01:09:24 2021 " "Processing started: Fri Feb 26 01:09:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614298164326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614298164326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Practica6_Dec -c Practica6_Dec " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Practica6_Dec -c Practica6_Dec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614298164328 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Practica6_Dec.vho\", \"Practica6_Dec_fast.vho Practica6_Dec_vhd.sdo Practica6_Dec_vhd_fast.sdo C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/simulation/modelsim/ simulation " "Generated files \"Practica6_Dec.vho\", \"Practica6_Dec_fast.vho\", \"Practica6_Dec_vhd.sdo\" and \"Practica6_Dec_vhd_fast.sdo\" in directory \"C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1614298165097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4519 " "Peak virtual memory: 4519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614298165157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 01:09:25 2021 " "Processing ended: Fri Feb 26 01:09:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614298165157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614298165157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614298165157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614298165157 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus II Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614298165910 ""}
