{"vcs1":{"timestamp_begin":1731444354.817481001, "rt":1.85, "ut":0.61, "st":0.22}}
{"vcselab":{"timestamp_begin":1731444356.743179575, "rt":1.35, "ut":0.31, "st":0.11}}
{"link":{"timestamp_begin":1731444358.159346112, "rt":0.33, "ut":0.14, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731444354.247792981}
{"VCS_COMP_START_TIME": 1731444354.247792981}
{"VCS_COMP_END_TIME": 1731444360.320376890}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 331812}}
{"stitch_vcselab": {"peak_mem": 231548}}
