// Seed: 1776734774
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    output tri0 id_4,
    input wand id_5,
    input uwire id_6,
    input supply1 id_7,
    input tri id_8,
    input supply1 id_9
);
  initial #1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output uwire id_2,
    output tri0 id_3,
    input uwire id_4,
    input tri id_5,
    input wor id_6,
    input wor id_7,
    input wor id_8,
    output wor id_9,
    input wor id_10
);
  wire id_12;
  module_0(
      id_10, id_4, id_8, id_1, id_1, id_5, id_5, id_7, id_6, id_0
  );
endmodule
