# Reading D:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do part2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documents/ee_371/lab4/part2 {D:/Documents/ee_371/lab4/part2/rom32x8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:27 on Oct 31,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/ee_371/lab4/part2" D:/Documents/ee_371/lab4/part2/rom32x8.v 
# -- Compiling module rom32x8
# 
# Top level modules:
# 	rom32x8
# End time: 18:47:27 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Documents/ee_371/lab4/part2 {D:/Documents/ee_371/lab4/part2/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:27 on Oct 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documents/ee_371/lab4/part2" D:/Documents/ee_371/lab4/part2/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:47:27 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Documents/ee_371/lab4/part2 {D:/Documents/ee_371/lab4/part2/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:27 on Oct 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documents/ee_371/lab4/part2" D:/Documents/ee_371/lab4/part2/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 18:47:27 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Documents/ee_371/lab4/part2 {D:/Documents/ee_371/lab4/part2/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:27 on Oct 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documents/ee_371/lab4/part2" D:/Documents/ee_371/lab4/part2/top_level.sv 
# -- Compiling module top_level
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# End time: 18:47:27 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.top_level_tb
# vsim work.top_level_tb 
# Start time: 18:47:31 on Oct 31,2023
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading work.controller
# Loading work.datapath
# Loading work.rom32x8
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'top_level_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/dut/d_unit/r_unit File: D:/Documents/ee_371/lab4/part2/rom32x8.v
# ** Error: (vsim-3033) D:/Documents/ee_371/lab4/part2/rom32x8.v(59): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/dut/d_unit/r_unit File: D:/Documents/ee_371/lab4/part2/rom32x8.v
#         Searched libraries:
#             D:/Documents/ee_371/lab4/part2/simulation/modelsim/rtl_work
# Error loading design
# End time: 18:47:32 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vsim work.top_level_tb
# vsim work.top_level_tb 
# Start time: 18:48:24 on Oct 31,2023
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading work.controller
# Loading work.datapath
# Loading work.rom32x8
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'top_level_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/dut/d_unit/r_unit File: D:/Documents/ee_371/lab4/part2/rom32x8.v
# ** Error: (vsim-3033) D:/Documents/ee_371/lab4/part2/rom32x8.v(59): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/dut/d_unit/r_unit File: D:/Documents/ee_371/lab4/part2/rom32x8.v
#         Searched libraries:
#             D:/Documents/ee_371/lab4/part2/simulation/modelsim/rtl_work
# Error loading design
# End time: 18:48:24 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# Load canceled
