
15_CAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000195b0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002f08  08019740  08019740  00029740  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c648  0801c648  000301f4  2**0
                  CONTENTS
  4 .ARM          00000008  0801c648  0801c648  0002c648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c650  0801c650  000301f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c650  0801c650  0002c650  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801c654  0801c654  0002c654  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0801c658  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301f4  2**0
                  CONTENTS
 10 .bss          00008a64  200001f4  200001f4  000301f4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20008c58  20008c58  000301f4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301f4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00030224  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002e654  00000000  00000000  00030267  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00007476  00000000  00000000  0005e8bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002650  00000000  00000000  00065d38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001e7e  00000000  00000000  00068388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00012202  00000000  00000000  0006a206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0003bf45  00000000  00000000  0007c408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ff31f  00000000  00000000  000b834d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000b1a8  00000000  00000000  001b766c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  001c2814  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08019728 	.word	0x08019728

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	08019728 	.word	0x08019728

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	603b      	str	r3, [r7, #0]
 8000eae:	4b23      	ldr	r3, [pc, #140]	; (8000f3c <CLCD_GPIO_Init+0x98>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb2:	4a22      	ldr	r2, [pc, #136]	; (8000f3c <CLCD_GPIO_Init+0x98>)
 8000eb4:	f043 0310 	orr.w	r3, r3, #16
 8000eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eba:	4b20      	ldr	r3, [pc, #128]	; (8000f3c <CLCD_GPIO_Init+0x98>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ebe:	f003 0310 	and.w	r3, r3, #16
 8000ec2:	603b      	str	r3, [r7, #0]
 8000ec4:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8000ed6:	1d3b      	adds	r3, r7, #4
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4819      	ldr	r0, [pc, #100]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000edc:	f005 fafa 	bl	80064d4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 8000ee4:	1d3b      	adds	r3, r7, #4
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4815      	ldr	r0, [pc, #84]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000eea:	f005 faf3 	bl	80064d4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8000eee:	2304      	movs	r3, #4
 8000ef0:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 8000ef2:	1d3b      	adds	r3, r7, #4
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4812      	ldr	r0, [pc, #72]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000ef8:	f005 faec 	bl	80064d4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8000efc:	2310      	movs	r3, #16
 8000efe:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8000f00:	1d3b      	adds	r3, r7, #4
 8000f02:	4619      	mov	r1, r3
 8000f04:	480e      	ldr	r0, [pc, #56]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000f06:	f005 fae5 	bl	80064d4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8000f0a:	2320      	movs	r3, #32
 8000f0c:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8000f0e:	1d3b      	adds	r3, r7, #4
 8000f10:	4619      	mov	r1, r3
 8000f12:	480b      	ldr	r0, [pc, #44]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000f14:	f005 fade 	bl	80064d4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8000f18:	2340      	movs	r3, #64	; 0x40
 8000f1a:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8000f1c:	1d3b      	adds	r3, r7, #4
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4807      	ldr	r0, [pc, #28]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000f22:	f005 fad7 	bl	80064d4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 8000f26:	2380      	movs	r3, #128	; 0x80
 8000f28:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4804      	ldr	r0, [pc, #16]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000f30:	f005 fad0 	bl	80064d4 <HAL_GPIO_Init>
}
 8000f34:	bf00      	nop
 8000f36:	3718      	adds	r7, #24
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40023800 	.word	0x40023800
 8000f40:	40021000 	.word	0x40021000

08000f44 <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	da04      	bge.n	8000f60 <CLCD_Write_Instruction+0x1c>
 8000f56:	4b5f      	ldr	r3, [pc, #380]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f58:	695b      	ldr	r3, [r3, #20]
 8000f5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f5e:	e003      	b.n	8000f68 <CLCD_Write_Instruction+0x24>
 8000f60:	4b5c      	ldr	r3, [pc, #368]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f62:	695b      	ldr	r3, [r3, #20]
 8000f64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000f68:	4a5a      	ldr	r2, [pc, #360]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f6a:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8000f6c:	79fb      	ldrb	r3, [r7, #7]
 8000f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d004      	beq.n	8000f80 <CLCD_Write_Instruction+0x3c>
 8000f76:	4b57      	ldr	r3, [pc, #348]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f78:	695b      	ldr	r3, [r3, #20]
 8000f7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f7e:	e003      	b.n	8000f88 <CLCD_Write_Instruction+0x44>
 8000f80:	4b54      	ldr	r3, [pc, #336]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f82:	695b      	ldr	r3, [r3, #20]
 8000f84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000f88:	4a52      	ldr	r2, [pc, #328]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f8a:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	f003 0320 	and.w	r3, r3, #32
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d004      	beq.n	8000fa0 <CLCD_Write_Instruction+0x5c>
 8000f96:	4b4f      	ldr	r3, [pc, #316]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f98:	695b      	ldr	r3, [r3, #20]
 8000f9a:	f043 0320 	orr.w	r3, r3, #32
 8000f9e:	e003      	b.n	8000fa8 <CLCD_Write_Instruction+0x64>
 8000fa0:	4b4c      	ldr	r3, [pc, #304]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fa2:	695b      	ldr	r3, [r3, #20]
 8000fa4:	f023 0320 	bic.w	r3, r3, #32
 8000fa8:	4a4a      	ldr	r2, [pc, #296]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000faa:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	f003 0310 	and.w	r3, r3, #16
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d004      	beq.n	8000fc0 <CLCD_Write_Instruction+0x7c>
 8000fb6:	4b47      	ldr	r3, [pc, #284]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fb8:	695b      	ldr	r3, [r3, #20]
 8000fba:	f043 0310 	orr.w	r3, r3, #16
 8000fbe:	e003      	b.n	8000fc8 <CLCD_Write_Instruction+0x84>
 8000fc0:	4b44      	ldr	r3, [pc, #272]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fc2:	695b      	ldr	r3, [r3, #20]
 8000fc4:	f023 0310 	bic.w	r3, r3, #16
 8000fc8:	4a42      	ldr	r2, [pc, #264]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fca:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8000fcc:	4b41      	ldr	r3, [pc, #260]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fce:	695b      	ldr	r3, [r3, #20]
 8000fd0:	4a40      	ldr	r2, [pc, #256]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fd2:	f023 0301 	bic.w	r3, r3, #1
 8000fd6:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8000fd8:	4b3e      	ldr	r3, [pc, #248]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fda:	695b      	ldr	r3, [r3, #20]
 8000fdc:	4a3d      	ldr	r2, [pc, #244]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fde:	f023 0302 	bic.w	r3, r3, #2
 8000fe2:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8000fe4:	4b3b      	ldr	r3, [pc, #236]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fe6:	695b      	ldr	r3, [r3, #20]
 8000fe8:	4a3a      	ldr	r2, [pc, #232]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fea:	f023 0304 	bic.w	r3, r3, #4
 8000fee:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8000ff0:	4b38      	ldr	r3, [pc, #224]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000ff2:	695b      	ldr	r3, [r3, #20]
 8000ff4:	4a37      	ldr	r2, [pc, #220]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000ff6:	f043 0304 	orr.w	r3, r3, #4
 8000ffa:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8000ffc:	4b35      	ldr	r3, [pc, #212]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000ffe:	695b      	ldr	r3, [r3, #20]
 8001000:	4a34      	ldr	r2, [pc, #208]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001002:	f023 0304 	bic.w	r3, r3, #4
 8001006:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001008:	79fb      	ldrb	r3, [r7, #7]
 800100a:	f003 0308 	and.w	r3, r3, #8
 800100e:	2b00      	cmp	r3, #0
 8001010:	d004      	beq.n	800101c <CLCD_Write_Instruction+0xd8>
 8001012:	4b30      	ldr	r3, [pc, #192]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001014:	695b      	ldr	r3, [r3, #20]
 8001016:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800101a:	e003      	b.n	8001024 <CLCD_Write_Instruction+0xe0>
 800101c:	4b2d      	ldr	r3, [pc, #180]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800101e:	695b      	ldr	r3, [r3, #20]
 8001020:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001024:	4a2b      	ldr	r2, [pc, #172]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001026:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001028:	79fb      	ldrb	r3, [r7, #7]
 800102a:	f003 0304 	and.w	r3, r3, #4
 800102e:	2b00      	cmp	r3, #0
 8001030:	d004      	beq.n	800103c <CLCD_Write_Instruction+0xf8>
 8001032:	4b28      	ldr	r3, [pc, #160]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001034:	695b      	ldr	r3, [r3, #20]
 8001036:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800103a:	e003      	b.n	8001044 <CLCD_Write_Instruction+0x100>
 800103c:	4b25      	ldr	r3, [pc, #148]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800103e:	695b      	ldr	r3, [r3, #20]
 8001040:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001044:	4a23      	ldr	r2, [pc, #140]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001046:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	f003 0302 	and.w	r3, r3, #2
 800104e:	2b00      	cmp	r3, #0
 8001050:	d004      	beq.n	800105c <CLCD_Write_Instruction+0x118>
 8001052:	4b20      	ldr	r3, [pc, #128]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001054:	695b      	ldr	r3, [r3, #20]
 8001056:	f043 0320 	orr.w	r3, r3, #32
 800105a:	e003      	b.n	8001064 <CLCD_Write_Instruction+0x120>
 800105c:	4b1d      	ldr	r3, [pc, #116]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800105e:	695b      	ldr	r3, [r3, #20]
 8001060:	f023 0320 	bic.w	r3, r3, #32
 8001064:	4a1b      	ldr	r2, [pc, #108]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001066:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	f003 0301 	and.w	r3, r3, #1
 800106e:	2b00      	cmp	r3, #0
 8001070:	d004      	beq.n	800107c <CLCD_Write_Instruction+0x138>
 8001072:	4b18      	ldr	r3, [pc, #96]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	f043 0310 	orr.w	r3, r3, #16
 800107a:	e003      	b.n	8001084 <CLCD_Write_Instruction+0x140>
 800107c:	4b15      	ldr	r3, [pc, #84]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800107e:	695b      	ldr	r3, [r3, #20]
 8001080:	f023 0310 	bic.w	r3, r3, #16
 8001084:	4a13      	ldr	r2, [pc, #76]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001086:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8001088:	4b12      	ldr	r3, [pc, #72]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	4a11      	ldr	r2, [pc, #68]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800108e:	f023 0301 	bic.w	r3, r3, #1
 8001092:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001094:	4b0f      	ldr	r3, [pc, #60]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001096:	695b      	ldr	r3, [r3, #20]
 8001098:	4a0e      	ldr	r2, [pc, #56]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800109a:	f023 0302 	bic.w	r3, r3, #2
 800109e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80010a0:	4b0c      	ldr	r3, [pc, #48]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010a2:	695b      	ldr	r3, [r3, #20]
 80010a4:	4a0b      	ldr	r2, [pc, #44]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010a6:	f023 0304 	bic.w	r3, r3, #4
 80010aa:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80010ac:	4b09      	ldr	r3, [pc, #36]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010ae:	695b      	ldr	r3, [r3, #20]
 80010b0:	4a08      	ldr	r2, [pc, #32]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010b2:	f043 0304 	orr.w	r3, r3, #4
 80010b6:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80010b8:	4b06      	ldr	r3, [pc, #24]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010ba:	695b      	ldr	r3, [r3, #20]
 80010bc:	4a05      	ldr	r2, [pc, #20]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010be:	f023 0304 	bic.w	r3, r3, #4
 80010c2:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 80010c4:	2001      	movs	r0, #1
 80010c6:	f002 fb95 	bl	80037f4 <HAL_Delay>
}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40021000 	.word	0x40021000

080010d8 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80010e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	da04      	bge.n	80010f4 <CLCD_Write_Display+0x1c>
 80010ea:	4b5f      	ldr	r3, [pc, #380]	; (8001268 <CLCD_Write_Display+0x190>)
 80010ec:	695b      	ldr	r3, [r3, #20]
 80010ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010f2:	e003      	b.n	80010fc <CLCD_Write_Display+0x24>
 80010f4:	4b5c      	ldr	r3, [pc, #368]	; (8001268 <CLCD_Write_Display+0x190>)
 80010f6:	695b      	ldr	r3, [r3, #20]
 80010f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80010fc:	4a5a      	ldr	r2, [pc, #360]	; (8001268 <CLCD_Write_Display+0x190>)
 80010fe:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001100:	79fb      	ldrb	r3, [r7, #7]
 8001102:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001106:	2b00      	cmp	r3, #0
 8001108:	d004      	beq.n	8001114 <CLCD_Write_Display+0x3c>
 800110a:	4b57      	ldr	r3, [pc, #348]	; (8001268 <CLCD_Write_Display+0x190>)
 800110c:	695b      	ldr	r3, [r3, #20]
 800110e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001112:	e003      	b.n	800111c <CLCD_Write_Display+0x44>
 8001114:	4b54      	ldr	r3, [pc, #336]	; (8001268 <CLCD_Write_Display+0x190>)
 8001116:	695b      	ldr	r3, [r3, #20]
 8001118:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800111c:	4a52      	ldr	r2, [pc, #328]	; (8001268 <CLCD_Write_Display+0x190>)
 800111e:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	f003 0320 	and.w	r3, r3, #32
 8001126:	2b00      	cmp	r3, #0
 8001128:	d004      	beq.n	8001134 <CLCD_Write_Display+0x5c>
 800112a:	4b4f      	ldr	r3, [pc, #316]	; (8001268 <CLCD_Write_Display+0x190>)
 800112c:	695b      	ldr	r3, [r3, #20]
 800112e:	f043 0320 	orr.w	r3, r3, #32
 8001132:	e003      	b.n	800113c <CLCD_Write_Display+0x64>
 8001134:	4b4c      	ldr	r3, [pc, #304]	; (8001268 <CLCD_Write_Display+0x190>)
 8001136:	695b      	ldr	r3, [r3, #20]
 8001138:	f023 0320 	bic.w	r3, r3, #32
 800113c:	4a4a      	ldr	r2, [pc, #296]	; (8001268 <CLCD_Write_Display+0x190>)
 800113e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	f003 0310 	and.w	r3, r3, #16
 8001146:	2b00      	cmp	r3, #0
 8001148:	d004      	beq.n	8001154 <CLCD_Write_Display+0x7c>
 800114a:	4b47      	ldr	r3, [pc, #284]	; (8001268 <CLCD_Write_Display+0x190>)
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	f043 0310 	orr.w	r3, r3, #16
 8001152:	e003      	b.n	800115c <CLCD_Write_Display+0x84>
 8001154:	4b44      	ldr	r3, [pc, #272]	; (8001268 <CLCD_Write_Display+0x190>)
 8001156:	695b      	ldr	r3, [r3, #20]
 8001158:	f023 0310 	bic.w	r3, r3, #16
 800115c:	4a42      	ldr	r2, [pc, #264]	; (8001268 <CLCD_Write_Display+0x190>)
 800115e:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8001160:	4b41      	ldr	r3, [pc, #260]	; (8001268 <CLCD_Write_Display+0x190>)
 8001162:	695b      	ldr	r3, [r3, #20]
 8001164:	4a40      	ldr	r2, [pc, #256]	; (8001268 <CLCD_Write_Display+0x190>)
 8001166:	f043 0301 	orr.w	r3, r3, #1
 800116a:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 800116c:	4b3e      	ldr	r3, [pc, #248]	; (8001268 <CLCD_Write_Display+0x190>)
 800116e:	695b      	ldr	r3, [r3, #20]
 8001170:	4a3d      	ldr	r2, [pc, #244]	; (8001268 <CLCD_Write_Display+0x190>)
 8001172:	f023 0302 	bic.w	r3, r3, #2
 8001176:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001178:	4b3b      	ldr	r3, [pc, #236]	; (8001268 <CLCD_Write_Display+0x190>)
 800117a:	695b      	ldr	r3, [r3, #20]
 800117c:	4a3a      	ldr	r2, [pc, #232]	; (8001268 <CLCD_Write_Display+0x190>)
 800117e:	f023 0304 	bic.w	r3, r3, #4
 8001182:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001184:	4b38      	ldr	r3, [pc, #224]	; (8001268 <CLCD_Write_Display+0x190>)
 8001186:	695b      	ldr	r3, [r3, #20]
 8001188:	4a37      	ldr	r2, [pc, #220]	; (8001268 <CLCD_Write_Display+0x190>)
 800118a:	f043 0304 	orr.w	r3, r3, #4
 800118e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001190:	4b35      	ldr	r3, [pc, #212]	; (8001268 <CLCD_Write_Display+0x190>)
 8001192:	695b      	ldr	r3, [r3, #20]
 8001194:	4a34      	ldr	r2, [pc, #208]	; (8001268 <CLCD_Write_Display+0x190>)
 8001196:	f023 0304 	bic.w	r3, r3, #4
 800119a:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	f003 0308 	and.w	r3, r3, #8
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d004      	beq.n	80011b0 <CLCD_Write_Display+0xd8>
 80011a6:	4b30      	ldr	r3, [pc, #192]	; (8001268 <CLCD_Write_Display+0x190>)
 80011a8:	695b      	ldr	r3, [r3, #20]
 80011aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011ae:	e003      	b.n	80011b8 <CLCD_Write_Display+0xe0>
 80011b0:	4b2d      	ldr	r3, [pc, #180]	; (8001268 <CLCD_Write_Display+0x190>)
 80011b2:	695b      	ldr	r3, [r3, #20]
 80011b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80011b8:	4a2b      	ldr	r2, [pc, #172]	; (8001268 <CLCD_Write_Display+0x190>)
 80011ba:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	f003 0304 	and.w	r3, r3, #4
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d004      	beq.n	80011d0 <CLCD_Write_Display+0xf8>
 80011c6:	4b28      	ldr	r3, [pc, #160]	; (8001268 <CLCD_Write_Display+0x190>)
 80011c8:	695b      	ldr	r3, [r3, #20]
 80011ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011ce:	e003      	b.n	80011d8 <CLCD_Write_Display+0x100>
 80011d0:	4b25      	ldr	r3, [pc, #148]	; (8001268 <CLCD_Write_Display+0x190>)
 80011d2:	695b      	ldr	r3, [r3, #20]
 80011d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80011d8:	4a23      	ldr	r2, [pc, #140]	; (8001268 <CLCD_Write_Display+0x190>)
 80011da:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	f003 0302 	and.w	r3, r3, #2
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d004      	beq.n	80011f0 <CLCD_Write_Display+0x118>
 80011e6:	4b20      	ldr	r3, [pc, #128]	; (8001268 <CLCD_Write_Display+0x190>)
 80011e8:	695b      	ldr	r3, [r3, #20]
 80011ea:	f043 0320 	orr.w	r3, r3, #32
 80011ee:	e003      	b.n	80011f8 <CLCD_Write_Display+0x120>
 80011f0:	4b1d      	ldr	r3, [pc, #116]	; (8001268 <CLCD_Write_Display+0x190>)
 80011f2:	695b      	ldr	r3, [r3, #20]
 80011f4:	f023 0320 	bic.w	r3, r3, #32
 80011f8:	4a1b      	ldr	r2, [pc, #108]	; (8001268 <CLCD_Write_Display+0x190>)
 80011fa:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	f003 0301 	and.w	r3, r3, #1
 8001202:	2b00      	cmp	r3, #0
 8001204:	d004      	beq.n	8001210 <CLCD_Write_Display+0x138>
 8001206:	4b18      	ldr	r3, [pc, #96]	; (8001268 <CLCD_Write_Display+0x190>)
 8001208:	695b      	ldr	r3, [r3, #20]
 800120a:	f043 0310 	orr.w	r3, r3, #16
 800120e:	e003      	b.n	8001218 <CLCD_Write_Display+0x140>
 8001210:	4b15      	ldr	r3, [pc, #84]	; (8001268 <CLCD_Write_Display+0x190>)
 8001212:	695b      	ldr	r3, [r3, #20]
 8001214:	f023 0310 	bic.w	r3, r3, #16
 8001218:	4a13      	ldr	r2, [pc, #76]	; (8001268 <CLCD_Write_Display+0x190>)
 800121a:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 800121c:	4b12      	ldr	r3, [pc, #72]	; (8001268 <CLCD_Write_Display+0x190>)
 800121e:	695b      	ldr	r3, [r3, #20]
 8001220:	4a11      	ldr	r2, [pc, #68]	; (8001268 <CLCD_Write_Display+0x190>)
 8001222:	f043 0301 	orr.w	r3, r3, #1
 8001226:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001228:	4b0f      	ldr	r3, [pc, #60]	; (8001268 <CLCD_Write_Display+0x190>)
 800122a:	695b      	ldr	r3, [r3, #20]
 800122c:	4a0e      	ldr	r2, [pc, #56]	; (8001268 <CLCD_Write_Display+0x190>)
 800122e:	f023 0302 	bic.w	r3, r3, #2
 8001232:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001234:	4b0c      	ldr	r3, [pc, #48]	; (8001268 <CLCD_Write_Display+0x190>)
 8001236:	695b      	ldr	r3, [r3, #20]
 8001238:	4a0b      	ldr	r2, [pc, #44]	; (8001268 <CLCD_Write_Display+0x190>)
 800123a:	f023 0304 	bic.w	r3, r3, #4
 800123e:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001240:	4b09      	ldr	r3, [pc, #36]	; (8001268 <CLCD_Write_Display+0x190>)
 8001242:	695b      	ldr	r3, [r3, #20]
 8001244:	4a08      	ldr	r2, [pc, #32]	; (8001268 <CLCD_Write_Display+0x190>)
 8001246:	f043 0304 	orr.w	r3, r3, #4
 800124a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800124c:	4b06      	ldr	r3, [pc, #24]	; (8001268 <CLCD_Write_Display+0x190>)
 800124e:	695b      	ldr	r3, [r3, #20]
 8001250:	4a05      	ldr	r2, [pc, #20]	; (8001268 <CLCD_Write_Display+0x190>)
 8001252:	f023 0304 	bic.w	r3, r3, #4
 8001256:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 8001258:	2001      	movs	r0, #1
 800125a:	f002 facb 	bl	80037f4 <HAL_Delay>
}
 800125e:	bf00      	nop
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	40021000 	.word	0x40021000

0800126c <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	4603      	mov	r3, r0
 8001274:	460a      	mov	r2, r1
 8001276:	71fb      	strb	r3, [r7, #7]
 8001278:	4613      	mov	r3, r2
 800127a:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 800127c:	79bb      	ldrb	r3, [r7, #6]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d002      	beq.n	8001288 <CLCD_Gotoxy+0x1c>
 8001282:	2b01      	cmp	r3, #1
 8001284:	d007      	beq.n	8001296 <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 8001286:	e00d      	b.n	80012a4 <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 8001288:	79fb      	ldrb	r3, [r7, #7]
 800128a:	3b80      	subs	r3, #128	; 0x80
 800128c:	b2db      	uxtb	r3, r3
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff fe58 	bl	8000f44 <CLCD_Write_Instruction>
 8001294:	e006      	b.n	80012a4 <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	3b40      	subs	r3, #64	; 0x40
 800129a:	b2db      	uxtb	r3, r3
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff fe51 	bl	8000f44 <CLCD_Write_Instruction>
 80012a2:	bf00      	nop
}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	603a      	str	r2, [r7, #0]
 80012b6:	71fb      	strb	r3, [r7, #7]
 80012b8:	460b      	mov	r3, r1
 80012ba:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 80012bc:	2300      	movs	r3, #0
 80012be:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 80012c0:	79ba      	ldrb	r2, [r7, #6]
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	4611      	mov	r1, r2
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff ffd0 	bl	800126c <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 80012cc:	683a      	ldr	r2, [r7, #0]
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	4413      	add	r3, r2
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff feff 	bl	80010d8 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	3301      	adds	r3, #1
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	683a      	ldr	r2, [r7, #0]
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	4413      	add	r3, r2
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d1ef      	bne.n	80012cc <CLCD_Puts+0x20>
}
 80012ec:	bf00      	nop
 80012ee:	bf00      	nop
 80012f0:	3710      	adds	r7, #16
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}

080012f6 <CLCD_Init>:

void CLCD_Init(void)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 80012fa:	2064      	movs	r0, #100	; 0x64
 80012fc:	f002 fa7a 	bl	80037f4 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8001300:	2028      	movs	r0, #40	; 0x28
 8001302:	f7ff fe1f 	bl	8000f44 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001306:	200a      	movs	r0, #10
 8001308:	f002 fa74 	bl	80037f4 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 800130c:	2028      	movs	r0, #40	; 0x28
 800130e:	f7ff fe19 	bl	8000f44 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001312:	200a      	movs	r0, #10
 8001314:	f002 fa6e 	bl	80037f4 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8001318:	200c      	movs	r0, #12
 800131a:	f7ff fe13 	bl	8000f44 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 800131e:	2006      	movs	r0, #6
 8001320:	f7ff fe10 	bl	8000f44 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8001324:	2002      	movs	r0, #2
 8001326:	f7ff fe0d 	bl	8000f44 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 800132a:	2001      	movs	r0, #1
 800132c:	f7ff fe0a 	bl	8000f44 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8001330:	2001      	movs	r0, #1
 8001332:	f7ff fe07 	bl	8000f44 <CLCD_Write_Instruction>
}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}

0800133a <CLCD_Clear>:

void CLCD_Clear(void)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	af00      	add	r7, sp, #0
	CLCD_Write_Instruction(0x01);
 800133e:	2001      	movs	r0, #1
 8001340:	f7ff fe00 	bl	8000f44 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001344:	200a      	movs	r0, #10
 8001346:	f002 fa55 	bl	80037f4 <HAL_Delay>
}
 800134a:	bf00      	nop
 800134c:	bd80      	pop	{r7, pc}
	...

08001350 <VS1003_SPI_Init>:

static SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void VS1003_SPI_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
	/* SPI2 clock enable */
	__HAL_RCC_SPI2_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	607b      	str	r3, [r7, #4]
 800135a:	4b1f      	ldr	r3, [pc, #124]	; (80013d8 <VS1003_SPI_Init+0x88>)
 800135c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135e:	4a1e      	ldr	r2, [pc, #120]	; (80013d8 <VS1003_SPI_Init+0x88>)
 8001360:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001364:	6413      	str	r3, [r2, #64]	; 0x40
 8001366:	4b1c      	ldr	r3, [pc, #112]	; (80013d8 <VS1003_SPI_Init+0x88>)
 8001368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800136e:	607b      	str	r3, [r7, #4]
 8001370:	687b      	ldr	r3, [r7, #4]

	hspi2.Instance = SPI2;
 8001372:	4b1a      	ldr	r3, [pc, #104]	; (80013dc <VS1003_SPI_Init+0x8c>)
 8001374:	4a1a      	ldr	r2, [pc, #104]	; (80013e0 <VS1003_SPI_Init+0x90>)
 8001376:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001378:	4b18      	ldr	r3, [pc, #96]	; (80013dc <VS1003_SPI_Init+0x8c>)
 800137a:	f44f 7282 	mov.w	r2, #260	; 0x104
 800137e:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001380:	4b16      	ldr	r3, [pc, #88]	; (80013dc <VS1003_SPI_Init+0x8c>)
 8001382:	2200      	movs	r2, #0
 8001384:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001386:	4b15      	ldr	r3, [pc, #84]	; (80013dc <VS1003_SPI_Init+0x8c>)
 8001388:	2200      	movs	r2, #0
 800138a:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800138c:	4b13      	ldr	r3, [pc, #76]	; (80013dc <VS1003_SPI_Init+0x8c>)
 800138e:	2202      	movs	r2, #2
 8001390:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001392:	4b12      	ldr	r3, [pc, #72]	; (80013dc <VS1003_SPI_Init+0x8c>)
 8001394:	2201      	movs	r2, #1
 8001396:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001398:	4b10      	ldr	r3, [pc, #64]	; (80013dc <VS1003_SPI_Init+0x8c>)
 800139a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800139e:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80013a0:	4b0e      	ldr	r3, [pc, #56]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013a2:	2210      	movs	r2, #16
 80013a4:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013a6:	4b0d      	ldr	r3, [pc, #52]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80013ac:	4b0b      	ldr	r3, [pc, #44]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013b2:	4b0a      	ldr	r3, [pc, #40]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 0;
 80013b8:	4b08      	ldr	r3, [pc, #32]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80013be:	4807      	ldr	r0, [pc, #28]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013c0:	f007 fb7d 	bl	8008abe <HAL_SPI_Init>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <VS1003_SPI_Init+0x7e>
	{
		Error_Handler();
 80013ca:	f001 fa1b 	bl	8002804 <Error_Handler>
	}
}
 80013ce:	bf00      	nop
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40023800 	.word	0x40023800
 80013dc:	20000210 	.word	0x20000210
 80013e0:	40003800 	.word	0x40003800

080013e4 <VS1003_Init>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void VS1003_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b088      	sub	sp, #32
 80013e8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80013ea:	2300      	movs	r3, #0
 80013ec:	60bb      	str	r3, [r7, #8]
 80013ee:	4b40      	ldr	r3, [pc, #256]	; (80014f0 <VS1003_Init+0x10c>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f2:	4a3f      	ldr	r2, [pc, #252]	; (80014f0 <VS1003_Init+0x10c>)
 80013f4:	f043 0301 	orr.w	r3, r3, #1
 80013f8:	6313      	str	r3, [r2, #48]	; 0x30
 80013fa:	4b3d      	ldr	r3, [pc, #244]	; (80014f0 <VS1003_Init+0x10c>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fe:	f003 0301 	and.w	r3, r3, #1
 8001402:	60bb      	str	r3, [r7, #8]
 8001404:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	607b      	str	r3, [r7, #4]
 800140a:	4b39      	ldr	r3, [pc, #228]	; (80014f0 <VS1003_Init+0x10c>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140e:	4a38      	ldr	r2, [pc, #224]	; (80014f0 <VS1003_Init+0x10c>)
 8001410:	f043 0302 	orr.w	r3, r3, #2
 8001414:	6313      	str	r3, [r2, #48]	; 0x30
 8001416:	4b36      	ldr	r3, [pc, #216]	; (80014f0 <VS1003_Init+0x10c>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	f003 0302 	and.w	r3, r3, #2
 800141e:	607b      	str	r3, [r7, #4]
 8001420:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001422:	2300      	movs	r3, #0
 8001424:	603b      	str	r3, [r7, #0]
 8001426:	4b32      	ldr	r3, [pc, #200]	; (80014f0 <VS1003_Init+0x10c>)
 8001428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142a:	4a31      	ldr	r2, [pc, #196]	; (80014f0 <VS1003_Init+0x10c>)
 800142c:	f043 0304 	orr.w	r3, r3, #4
 8001430:	6313      	str	r3, [r2, #48]	; 0x30
 8001432:	4b2f      	ldr	r3, [pc, #188]	; (80014f0 <VS1003_Init+0x10c>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001436:	f003 0304 	and.w	r3, r3, #4
 800143a:	603b      	str	r3, [r7, #0]
 800143c:	683b      	ldr	r3, [r7, #0]

	/* /CS */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 800143e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001442:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001444:	2301      	movs	r3, #1
 8001446:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;//GPIO_PULLUP //GPIO_NOPULL
 8001448:	2300      	movs	r3, #0
 800144a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800144c:	2303      	movs	r3, #3
 800144e:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001450:	f107 030c 	add.w	r3, r7, #12
 8001454:	4619      	mov	r1, r3
 8001456:	4827      	ldr	r0, [pc, #156]	; (80014f4 <VS1003_Init+0x110>)
 8001458:	f005 f83c 	bl	80064d4 <HAL_GPIO_Init>

	/* XDCS */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 800145c:	2310      	movs	r3, #16
 800145e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001460:	f107 030c 	add.w	r3, r7, #12
 8001464:	4619      	mov	r1, r3
 8001466:	4824      	ldr	r0, [pc, #144]	; (80014f8 <VS1003_Init+0x114>)
 8001468:	f005 f834 	bl	80064d4 <HAL_GPIO_Init>

	/* XRESET */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800146c:	2340      	movs	r3, #64	; 0x40
 800146e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001470:	f107 030c 	add.w	r3, r7, #12
 8001474:	4619      	mov	r1, r3
 8001476:	4820      	ldr	r0, [pc, #128]	; (80014f8 <VS1003_Init+0x114>)
 8001478:	f005 f82c 	bl	80064d4 <HAL_GPIO_Init>

	/* DREQ */
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 800147c:	2380      	movs	r3, #128	; 0x80
 800147e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001480:	2300      	movs	r3, #0
 8001482:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001484:	f107 030c 	add.w	r3, r7, #12
 8001488:	4619      	mov	r1, r3
 800148a:	481c      	ldr	r0, [pc, #112]	; (80014fc <VS1003_Init+0x118>)
 800148c:	f005 f822 	bl	80064d4 <HAL_GPIO_Init>
	/**SPI2 GPIO Configuration
	PB10     ------> SPI2_SCK
	PB14     ------> SPI2_MISO
	PB15     ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
 8001490:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8001494:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001496:	2302      	movs	r3, #2
 8001498:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800149e:	2303      	movs	r3, #3
 80014a0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014a2:	2305      	movs	r3, #5
 80014a4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a6:	f107 030c 	add.w	r3, r7, #12
 80014aa:	4619      	mov	r1, r3
 80014ac:	4811      	ldr	r0, [pc, #68]	; (80014f4 <VS1003_Init+0x110>)
 80014ae:	f005 f811 	bl	80064d4 <HAL_GPIO_Init>

	MP3_RESET(0);
 80014b2:	2200      	movs	r2, #0
 80014b4:	2140      	movs	r1, #64	; 0x40
 80014b6:	4810      	ldr	r0, [pc, #64]	; (80014f8 <VS1003_Init+0x114>)
 80014b8:	f005 f9c0 	bl	800683c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80014bc:	2001      	movs	r0, #1
 80014be:	f002 f999 	bl	80037f4 <HAL_Delay>
	MP3_RESET(1);
 80014c2:	2201      	movs	r2, #1
 80014c4:	2140      	movs	r1, #64	; 0x40
 80014c6:	480c      	ldr	r0, [pc, #48]	; (80014f8 <VS1003_Init+0x114>)
 80014c8:	f005 f9b8 	bl	800683c <HAL_GPIO_WritePin>

	MP3_DCS(1);
 80014cc:	2201      	movs	r2, #1
 80014ce:	2110      	movs	r1, #16
 80014d0:	4809      	ldr	r0, [pc, #36]	; (80014f8 <VS1003_Init+0x114>)
 80014d2:	f005 f9b3 	bl	800683c <HAL_GPIO_WritePin>
	MP3_CCS(1);
 80014d6:	2201      	movs	r2, #1
 80014d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014dc:	4805      	ldr	r0, [pc, #20]	; (80014f4 <VS1003_Init+0x110>)
 80014de:	f005 f9ad 	bl	800683c <HAL_GPIO_WritePin>

	VS1003_SPI_Init();
 80014e2:	f7ff ff35 	bl	8001350 <VS1003_SPI_Init>
}
 80014e6:	bf00      	nop
 80014e8:	3720      	adds	r7, #32
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40023800 	.word	0x40023800
 80014f4:	40020400 	.word	0x40020400
 80014f8:	40020000 	.word	0x40020000
 80014fc:	40020800 	.word	0x40020800

08001500 <VS1003_SPI_SetSpeed>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
static void VS1003_SPI_SetSpeed(uint8_t SpeedSet)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	71fb      	strb	r3, [r7, #7]
	hspi2.Instance = SPI2;
 800150a:	4b1c      	ldr	r3, [pc, #112]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 800150c:	4a1c      	ldr	r2, [pc, #112]	; (8001580 <VS1003_SPI_SetSpeed+0x80>)
 800150e:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001510:	4b1a      	ldr	r3, [pc, #104]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001512:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001516:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001518:	4b18      	ldr	r3, [pc, #96]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 800151a:	2200      	movs	r2, #0
 800151c:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800151e:	4b17      	ldr	r3, [pc, #92]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001520:	2200      	movs	r2, #0
 8001522:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001524:	4b15      	ldr	r3, [pc, #84]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001526:	2202      	movs	r2, #2
 8001528:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800152a:	4b14      	ldr	r3, [pc, #80]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 800152c:	2201      	movs	r2, #1
 800152e:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001530:	4b12      	ldr	r3, [pc, #72]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001532:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001536:	619a      	str	r2, [r3, #24]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001538:	4b10      	ldr	r3, [pc, #64]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 800153a:	2200      	movs	r2, #0
 800153c:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800153e:	4b0f      	ldr	r3, [pc, #60]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001540:	2200      	movs	r2, #0
 8001542:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001544:	4b0d      	ldr	r3, [pc, #52]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001546:	2200      	movs	r2, #0
 8001548:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 0;
 800154a:	4b0c      	ldr	r3, [pc, #48]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 800154c:	2200      	movs	r2, #0
 800154e:	62da      	str	r2, [r3, #44]	; 0x2c

	if(SpeedSet == SPI_SPEED_LOW)
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d103      	bne.n	800155e <VS1003_SPI_SetSpeed+0x5e>
	{
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001556:	4b09      	ldr	r3, [pc, #36]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001558:	2218      	movs	r2, #24
 800155a:	61da      	str	r2, [r3, #28]
 800155c:	e002      	b.n	8001564 <VS1003_SPI_SetSpeed+0x64>
	}
	else
	{
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800155e:	4b07      	ldr	r3, [pc, #28]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001560:	2210      	movs	r2, #16
 8001562:	61da      	str	r2, [r3, #28]
	}

	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001564:	4805      	ldr	r0, [pc, #20]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001566:	f007 faaa 	bl	8008abe <HAL_SPI_Init>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <VS1003_SPI_SetSpeed+0x74>
	{
		Error_Handler();
 8001570:	f001 f948 	bl	8002804 <Error_Handler>
	}
}
 8001574:	bf00      	nop
 8001576:	3708      	adds	r7, #8
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20000210 	.word	0x20000210
 8001580:	40003800 	.word	0x40003800

08001584 <VS1003_SPI_ReadWriteByte>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
static uint16_t VS1003_SPI_ReadWriteByte(uint16_t TxData)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b086      	sub	sp, #24
 8001588:	af02      	add	r7, sp, #8
 800158a:	4603      	mov	r3, r0
 800158c:	80fb      	strh	r3, [r7, #6]
	uint8_t RxData;
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&TxData, &RxData, 1, 10);
 800158e:	f107 020f 	add.w	r2, r7, #15
 8001592:	1db9      	adds	r1, r7, #6
 8001594:	230a      	movs	r3, #10
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	2301      	movs	r3, #1
 800159a:	4804      	ldr	r0, [pc, #16]	; (80015ac <VS1003_SPI_ReadWriteByte+0x28>)
 800159c:	f007 fb18 	bl	8008bd0 <HAL_SPI_TransmitReceive>
	return RxData;
 80015a0:	7bfb      	ldrb	r3, [r7, #15]
 80015a2:	b29b      	uxth	r3, r3
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3710      	adds	r7, #16
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	20000210 	.word	0x20000210

080015b0 <VS1003_WriteReg>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_WriteReg(uint8_t reg, uint16_t value)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	460a      	mov	r2, r1
 80015ba:	71fb      	strb	r3, [r7, #7]
 80015bc:	4613      	mov	r3, r2
 80015be:	80bb      	strh	r3, [r7, #4]
	while(MP3_DREQ == 0);
 80015c0:	bf00      	nop
 80015c2:	2180      	movs	r1, #128	; 0x80
 80015c4:	4819      	ldr	r0, [pc, #100]	; (800162c <VS1003_WriteReg+0x7c>)
 80015c6:	f005 f921 	bl	800680c <HAL_GPIO_ReadPin>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d0f8      	beq.n	80015c2 <VS1003_WriteReg+0x12>

	VS1003_SPI_SetSpeed(SPI_SPEED_LOW);
 80015d0:	2000      	movs	r0, #0
 80015d2:	f7ff ff95 	bl	8001500 <VS1003_SPI_SetSpeed>
	MP3_DCS(1);
 80015d6:	2201      	movs	r2, #1
 80015d8:	2110      	movs	r1, #16
 80015da:	4815      	ldr	r0, [pc, #84]	; (8001630 <VS1003_WriteReg+0x80>)
 80015dc:	f005 f92e 	bl	800683c <HAL_GPIO_WritePin>
	MP3_CCS(0);
 80015e0:	2200      	movs	r2, #0
 80015e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015e6:	4813      	ldr	r0, [pc, #76]	; (8001634 <VS1003_WriteReg+0x84>)
 80015e8:	f005 f928 	bl	800683c <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(VS1003_WRITE_COMMAND);
 80015ec:	2002      	movs	r0, #2
 80015ee:	f7ff ffc9 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(reg);
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7ff ffc4 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(value >> 8);
 80015fc:	88bb      	ldrh	r3, [r7, #4]
 80015fe:	0a1b      	lsrs	r3, r3, #8
 8001600:	b29b      	uxth	r3, r3
 8001602:	4618      	mov	r0, r3
 8001604:	f7ff ffbe 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(value);
 8001608:	88bb      	ldrh	r3, [r7, #4]
 800160a:	4618      	mov	r0, r3
 800160c:	f7ff ffba 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	MP3_CCS(1);
 8001610:	2201      	movs	r2, #1
 8001612:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001616:	4807      	ldr	r0, [pc, #28]	; (8001634 <VS1003_WriteReg+0x84>)
 8001618:	f005 f910 	bl	800683c <HAL_GPIO_WritePin>
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 800161c:	2001      	movs	r0, #1
 800161e:	f7ff ff6f 	bl	8001500 <VS1003_SPI_SetSpeed>
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	40020800 	.word	0x40020800
 8001630:	40020000 	.word	0x40020000
 8001634:	40020400 	.word	0x40020400

08001638 <VS1003_ReadReg>:
* Output         : None
* Return         : - value:  
* Attention	  : None
*******************************************************************************/
uint16_t VS1003_ReadReg(uint8_t reg)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	4603      	mov	r3, r0
 8001640:	71fb      	strb	r3, [r7, #7]
	uint16_t value;

	while(MP3_DREQ == 0);
 8001642:	bf00      	nop
 8001644:	2180      	movs	r1, #128	; 0x80
 8001646:	481d      	ldr	r0, [pc, #116]	; (80016bc <VS1003_ReadReg+0x84>)
 8001648:	f005 f8e0 	bl	800680c <HAL_GPIO_ReadPin>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d0f8      	beq.n	8001644 <VS1003_ReadReg+0xc>
	VS1003_SPI_SetSpeed(SPI_SPEED_LOW );
 8001652:	2000      	movs	r0, #0
 8001654:	f7ff ff54 	bl	8001500 <VS1003_SPI_SetSpeed>
	MP3_DCS(1);
 8001658:	2201      	movs	r2, #1
 800165a:	2110      	movs	r1, #16
 800165c:	4818      	ldr	r0, [pc, #96]	; (80016c0 <VS1003_ReadReg+0x88>)
 800165e:	f005 f8ed 	bl	800683c <HAL_GPIO_WritePin>
	MP3_CCS(0);
 8001662:	2200      	movs	r2, #0
 8001664:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001668:	4816      	ldr	r0, [pc, #88]	; (80016c4 <VS1003_ReadReg+0x8c>)
 800166a:	f005 f8e7 	bl	800683c <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(VS1003_READ_COMMAND);
 800166e:	2003      	movs	r0, #3
 8001670:	f7ff ff88 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(reg);
 8001674:	79fb      	ldrb	r3, [r7, #7]
 8001676:	b29b      	uxth	r3, r3
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff ff83 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	value = VS1003_SPI_ReadWriteByte(0xff);
 800167e:	20ff      	movs	r0, #255	; 0xff
 8001680:	f7ff ff80 	bl	8001584 <VS1003_SPI_ReadWriteByte>
 8001684:	4603      	mov	r3, r0
 8001686:	81fb      	strh	r3, [r7, #14]
	value = value << 8;
 8001688:	89fb      	ldrh	r3, [r7, #14]
 800168a:	021b      	lsls	r3, r3, #8
 800168c:	81fb      	strh	r3, [r7, #14]
	value |= VS1003_SPI_ReadWriteByte(0xff);
 800168e:	20ff      	movs	r0, #255	; 0xff
 8001690:	f7ff ff78 	bl	8001584 <VS1003_SPI_ReadWriteByte>
 8001694:	4603      	mov	r3, r0
 8001696:	461a      	mov	r2, r3
 8001698:	89fb      	ldrh	r3, [r7, #14]
 800169a:	4313      	orrs	r3, r2
 800169c:	81fb      	strh	r3, [r7, #14]
	MP3_CCS(1);
 800169e:	2201      	movs	r2, #1
 80016a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016a4:	4807      	ldr	r0, [pc, #28]	; (80016c4 <VS1003_ReadReg+0x8c>)
 80016a6:	f005 f8c9 	bl	800683c <HAL_GPIO_WritePin>
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 80016aa:	2001      	movs	r0, #1
 80016ac:	f7ff ff28 	bl	8001500 <VS1003_SPI_SetSpeed>
	return value;
 80016b0:	89fb      	ldrh	r3, [r7, #14]
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3710      	adds	r7, #16
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40020800 	.word	0x40020800
 80016c0:	40020000 	.word	0x40020000
 80016c4:	40020400 	.word	0x40020400

080016c8 <VS1003_ResetDecodeTime>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_ResetDecodeTime(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 80016cc:	2100      	movs	r1, #0
 80016ce:	2004      	movs	r0, #4
 80016d0:	f7ff ff6e 	bl	80015b0 <VS1003_WriteReg>
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 80016d4:	2100      	movs	r1, #0
 80016d6:	2004      	movs	r0, #4
 80016d8:	f7ff ff6a 	bl	80015b0 <VS1003_WriteReg>
}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}

080016e0 <VS1003_SoftReset>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_SoftReset(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
	uint8_t retry;

	while(MP3_DREQ == 0);
 80016e6:	bf00      	nop
 80016e8:	2180      	movs	r1, #128	; 0x80
 80016ea:	483e      	ldr	r0, [pc, #248]	; (80017e4 <VS1003_SoftReset+0x104>)
 80016ec:	f005 f88e 	bl	800680c <HAL_GPIO_ReadPin>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d0f8      	beq.n	80016e8 <VS1003_SoftReset+0x8>
	VS1003_SPI_ReadWriteByte(0xff);
 80016f6:	20ff      	movs	r0, #255	; 0xff
 80016f8:	f7ff ff44 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	retry = 0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	71fb      	strb	r3, [r7, #7]
	while(VS1003_ReadReg(SPI_MODE) != 0x0804)
 8001700:	e00c      	b.n	800171c <VS1003_SoftReset+0x3c>
	{
		VS1003_WriteReg(SPI_MODE, 0x0804);
 8001702:	f640 0104 	movw	r1, #2052	; 0x804
 8001706:	2000      	movs	r0, #0
 8001708:	f7ff ff52 	bl	80015b0 <VS1003_WriteReg>
		HAL_Delay(2);
 800170c:	2002      	movs	r0, #2
 800170e:	f002 f871 	bl	80037f4 <HAL_Delay>
		if(retry++ > 100)
 8001712:	79fb      	ldrb	r3, [r7, #7]
 8001714:	1c5a      	adds	r2, r3, #1
 8001716:	71fa      	strb	r2, [r7, #7]
 8001718:	2b64      	cmp	r3, #100	; 0x64
 800171a:	d809      	bhi.n	8001730 <VS1003_SoftReset+0x50>
	while(VS1003_ReadReg(SPI_MODE) != 0x0804)
 800171c:	2000      	movs	r0, #0
 800171e:	f7ff ff8b 	bl	8001638 <VS1003_ReadReg>
 8001722:	4603      	mov	r3, r0
 8001724:	461a      	mov	r2, r3
 8001726:	f640 0304 	movw	r3, #2052	; 0x804
 800172a:	429a      	cmp	r2, r3
 800172c:	d1e9      	bne.n	8001702 <VS1003_SoftReset+0x22>
 800172e:	e000      	b.n	8001732 <VS1003_SoftReset+0x52>
		{
			break;
 8001730:	bf00      	nop
		}
	}

	while(MP3_DREQ == 0);
 8001732:	bf00      	nop
 8001734:	2180      	movs	r1, #128	; 0x80
 8001736:	482b      	ldr	r0, [pc, #172]	; (80017e4 <VS1003_SoftReset+0x104>)
 8001738:	f005 f868 	bl	800680c <HAL_GPIO_ReadPin>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d0f8      	beq.n	8001734 <VS1003_SoftReset+0x54>
	retry = 0;
 8001742:	2300      	movs	r3, #0
 8001744:	71fb      	strb	r3, [r7, #7]
	while( VS1003_ReadReg(SPI_CLOCKF) != 0x9800)
 8001746:	e009      	b.n	800175c <VS1003_SoftReset+0x7c>
	{
		VS1003_WriteReg(SPI_CLOCKF, 0x9800);
 8001748:	f44f 4118 	mov.w	r1, #38912	; 0x9800
 800174c:	2003      	movs	r0, #3
 800174e:	f7ff ff2f 	bl	80015b0 <VS1003_WriteReg>
		if(retry++ > 100)
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	1c5a      	adds	r2, r3, #1
 8001756:	71fa      	strb	r2, [r7, #7]
 8001758:	2b64      	cmp	r3, #100	; 0x64
 800175a:	d807      	bhi.n	800176c <VS1003_SoftReset+0x8c>
	while( VS1003_ReadReg(SPI_CLOCKF) != 0x9800)
 800175c:	2003      	movs	r0, #3
 800175e:	f7ff ff6b 	bl	8001638 <VS1003_ReadReg>
 8001762:	4603      	mov	r3, r0
 8001764:	f5b3 4f18 	cmp.w	r3, #38912	; 0x9800
 8001768:	d1ee      	bne.n	8001748 <VS1003_SoftReset+0x68>
 800176a:	e000      	b.n	800176e <VS1003_SoftReset+0x8e>
		{
			break;
 800176c:	bf00      	nop
		}
	}

	retry = 0;
 800176e:	2300      	movs	r3, #0
 8001770:	71fb      	strb	r3, [r7, #7]
	while( VS1003_ReadReg(SPI_AUDATA) != 0xBB81)
 8001772:	e009      	b.n	8001788 <VS1003_SoftReset+0xa8>
	{
		VS1003_WriteReg(SPI_AUDATA, 0xBB81);
 8001774:	f64b 3181 	movw	r1, #48001	; 0xbb81
 8001778:	2005      	movs	r0, #5
 800177a:	f7ff ff19 	bl	80015b0 <VS1003_WriteReg>
		if(retry++ > 100)
 800177e:	79fb      	ldrb	r3, [r7, #7]
 8001780:	1c5a      	adds	r2, r3, #1
 8001782:	71fa      	strb	r2, [r7, #7]
 8001784:	2b64      	cmp	r3, #100	; 0x64
 8001786:	d809      	bhi.n	800179c <VS1003_SoftReset+0xbc>
	while( VS1003_ReadReg(SPI_AUDATA) != 0xBB81)
 8001788:	2005      	movs	r0, #5
 800178a:	f7ff ff55 	bl	8001638 <VS1003_ReadReg>
 800178e:	4603      	mov	r3, r0
 8001790:	461a      	mov	r2, r3
 8001792:	f64b 3381 	movw	r3, #48001	; 0xbb81
 8001796:	429a      	cmp	r2, r3
 8001798:	d1ec      	bne.n	8001774 <VS1003_SoftReset+0x94>
 800179a:	e000      	b.n	800179e <VS1003_SoftReset+0xbe>
		{
			break;
 800179c:	bf00      	nop
		}
	}

	VS1003_WriteReg(SPI_VOL, 0x0000);
 800179e:	2100      	movs	r1, #0
 80017a0:	200b      	movs	r0, #11
 80017a2:	f7ff ff05 	bl	80015b0 <VS1003_WriteReg>
	VS1003_ResetDecodeTime();
 80017a6:	f7ff ff8f 	bl	80016c8 <VS1003_ResetDecodeTime>

	MP3_DCS(0);
 80017aa:	2200      	movs	r2, #0
 80017ac:	2110      	movs	r1, #16
 80017ae:	480e      	ldr	r0, [pc, #56]	; (80017e8 <VS1003_SoftReset+0x108>)
 80017b0:	f005 f844 	bl	800683c <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(0xFF);
 80017b4:	20ff      	movs	r0, #255	; 0xff
 80017b6:	f7ff fee5 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80017ba:	20ff      	movs	r0, #255	; 0xff
 80017bc:	f7ff fee2 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80017c0:	20ff      	movs	r0, #255	; 0xff
 80017c2:	f7ff fedf 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80017c6:	20ff      	movs	r0, #255	; 0xff
 80017c8:	f7ff fedc 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	MP3_DCS(1);
 80017cc:	2201      	movs	r2, #1
 80017ce:	2110      	movs	r1, #16
 80017d0:	4805      	ldr	r0, [pc, #20]	; (80017e8 <VS1003_SoftReset+0x108>)
 80017d2:	f005 f833 	bl	800683c <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80017d6:	2014      	movs	r0, #20
 80017d8:	f002 f80c 	bl	80037f4 <HAL_Delay>
}
 80017dc:	bf00      	nop
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	40020800 	.word	0x40020800
 80017e8:	40020000 	.word	0x40020000

080017ec <_write>:
static void MX_SDIO_SD_Init(void);
static void MX_CAN1_Init(void);
static void MX_NVIC_Init(void);
/* USER CODE BEGIN PFP */
int _write(int file, char *p, int len)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	60b9      	str	r1, [r7, #8]
 80017f6:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, p, len, 10);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	b29a      	uxth	r2, r3
 80017fc:	230a      	movs	r3, #10
 80017fe:	68b9      	ldr	r1, [r7, #8]
 8001800:	4803      	ldr	r0, [pc, #12]	; (8001810 <_write+0x24>)
 8001802:	f008 fbec 	bl	8009fde <HAL_UART_Transmit>
	return len;
 8001806:	687b      	ldr	r3, [r7, #4]
}
 8001808:	4618      	mov	r0, r3
 800180a:	3710      	adds	r7, #16
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	200006d8 	.word	0x200006d8

08001814 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a17      	ldr	r2, [pc, #92]	; (8001880 <HAL_UART_RxCpltCallback+0x6c>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d127      	bne.n	8001876 <HAL_UART_RxCpltCallback+0x62>
	{
		if (buf < 100 - 1)
 8001826:	4b17      	ldr	r3, [pc, #92]	; (8001884 <HAL_UART_RxCpltCallback+0x70>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b62      	cmp	r3, #98	; 0x62
 800182c:	d806      	bhi.n	800183c <HAL_UART_RxCpltCallback+0x28>
		{
			buf++;
 800182e:	4b15      	ldr	r3, [pc, #84]	; (8001884 <HAL_UART_RxCpltCallback+0x70>)
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	3301      	adds	r3, #1
 8001834:	b2da      	uxtb	r2, r3
 8001836:	4b13      	ldr	r3, [pc, #76]	; (8001884 <HAL_UART_RxCpltCallback+0x70>)
 8001838:	701a      	strb	r2, [r3, #0]
 800183a:	e002      	b.n	8001842 <HAL_UART_RxCpltCallback+0x2e>
		}
		else
		{
			buf = 0;
 800183c:	4b11      	ldr	r3, [pc, #68]	; (8001884 <HAL_UART_RxCpltCallback+0x70>)
 800183e:	2200      	movs	r2, #0
 8001840:	701a      	strb	r2, [r3, #0]
		}

		if (rx3_buf[buf - 1] == '\n')
 8001842:	4b10      	ldr	r3, [pc, #64]	; (8001884 <HAL_UART_RxCpltCallback+0x70>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	3b01      	subs	r3, #1
 8001848:	4a0f      	ldr	r2, [pc, #60]	; (8001888 <HAL_UART_RxCpltCallback+0x74>)
 800184a:	5cd3      	ldrb	r3, [r2, r3]
 800184c:	2b0a      	cmp	r3, #10
 800184e:	d108      	bne.n	8001862 <HAL_UART_RxCpltCallback+0x4e>
		{
			rx3_buf[buf - 1] = '\0';
 8001850:	4b0c      	ldr	r3, [pc, #48]	; (8001884 <HAL_UART_RxCpltCallback+0x70>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	3b01      	subs	r3, #1
 8001856:	4a0c      	ldr	r2, [pc, #48]	; (8001888 <HAL_UART_RxCpltCallback+0x74>)
 8001858:	2100      	movs	r1, #0
 800185a:	54d1      	strb	r1, [r2, r3]
			buf = 0;
 800185c:	4b09      	ldr	r3, [pc, #36]	; (8001884 <HAL_UART_RxCpltCallback+0x70>)
 800185e:	2200      	movs	r2, #0
 8001860:	701a      	strb	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(&huart3, &rx3_buf[buf], 1);
 8001862:	4b08      	ldr	r3, [pc, #32]	; (8001884 <HAL_UART_RxCpltCallback+0x70>)
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	461a      	mov	r2, r3
 8001868:	4b07      	ldr	r3, [pc, #28]	; (8001888 <HAL_UART_RxCpltCallback+0x74>)
 800186a:	4413      	add	r3, r2
 800186c:	2201      	movs	r2, #1
 800186e:	4619      	mov	r1, r3
 8001870:	4806      	ldr	r0, [pc, #24]	; (800188c <HAL_UART_RxCpltCallback+0x78>)
 8001872:	f008 fc46 	bl	800a102 <HAL_UART_Receive_IT>
	}
}
 8001876:	bf00      	nop
 8001878:	3708      	adds	r7, #8
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40004800 	.word	0x40004800
 8001884:	2000078d 	.word	0x2000078d
 8001888:	20000790 	.word	0x20000790
 800188c:	200006d8 	.word	0x200006d8

08001890 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
//		/*Sin wave*/
//		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (sinf(2 * 3.1415926535f * 100 * cnt / 1000.f) + 1) * 2047); // 100Hz code (this code MAX Frequency 499Hz)
//		cnt++;
//		if(cnt > 999) cnt = 0;
//	}
}
 8001898:	bf00      	nop
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr

080018a4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	4603      	mov	r3, r0
 80018ac:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_3)
 80018ae:	88fb      	ldrh	r3, [r7, #6]
 80018b0:	2b08      	cmp	r3, #8
 80018b2:	d102      	bne.n	80018ba <HAL_GPIO_EXTI_Callback+0x16>
	{
		sw1_flag = 1;
 80018b4:	4b0e      	ldr	r3, [pc, #56]	; (80018f0 <HAL_GPIO_EXTI_Callback+0x4c>)
 80018b6:	2201      	movs	r2, #1
 80018b8:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == GPIO_PIN_15)
 80018ba:	88fb      	ldrh	r3, [r7, #6]
 80018bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80018c0:	d102      	bne.n	80018c8 <HAL_GPIO_EXTI_Callback+0x24>
	{
		sw2_flag = 1;
 80018c2:	4b0c      	ldr	r3, [pc, #48]	; (80018f4 <HAL_GPIO_EXTI_Callback+0x50>)
 80018c4:	2201      	movs	r2, #1
 80018c6:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == GPIO_PIN_4)
 80018c8:	88fb      	ldrh	r3, [r7, #6]
 80018ca:	2b10      	cmp	r3, #16
 80018cc:	d102      	bne.n	80018d4 <HAL_GPIO_EXTI_Callback+0x30>
	{
		sw3_flag = 1;
 80018ce:	4b0a      	ldr	r3, [pc, #40]	; (80018f8 <HAL_GPIO_EXTI_Callback+0x54>)
 80018d0:	2201      	movs	r2, #1
 80018d2:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == GPIO_PIN_10)
 80018d4:	88fb      	ldrh	r3, [r7, #6]
 80018d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018da:	d102      	bne.n	80018e2 <HAL_GPIO_EXTI_Callback+0x3e>
	{
		sw4_flag = 1;
 80018dc:	4b07      	ldr	r3, [pc, #28]	; (80018fc <HAL_GPIO_EXTI_Callback+0x58>)
 80018de:	2201      	movs	r2, #1
 80018e0:	701a      	strb	r2, [r3, #0]
	}
}
 80018e2:	bf00      	nop
 80018e4:	370c      	adds	r7, #12
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	200007f4 	.word	0x200007f4
 80018f4:	200007f5 	.word	0x200007f5
 80018f8:	200007f6 	.word	0x200007f6
 80018fc:	200007f7 	.word	0x200007f7

08001900 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
	if (hcan->Instance == CAN1)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a07      	ldr	r2, [pc, #28]	; (800192c <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d108      	bne.n	8001924 <HAL_CAN_RxFifo0MsgPendingCallback+0x24>
	{
		HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &canRxHeader, can1Rx0Data);
 8001912:	4b07      	ldr	r3, [pc, #28]	; (8001930 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8001914:	4a07      	ldr	r2, [pc, #28]	; (8001934 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8001916:	2100      	movs	r1, #0
 8001918:	4807      	ldr	r0, [pc, #28]	; (8001938 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 800191a:	f002 fd21 	bl	8004360 <HAL_CAN_GetRxMessage>
		can1_rx0_falg = 1;
 800191e:	4b07      	ldr	r3, [pc, #28]	; (800193c <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001920:	2201      	movs	r2, #1
 8001922:	701a      	strb	r2, [r3, #0]
	}
}
 8001924:	bf00      	nop
 8001926:	3708      	adds	r7, #8
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	40006400 	.word	0x40006400
 8001930:	20000778 	.word	0x20000778
 8001934:	20000744 	.word	0x20000744
 8001938:	20000310 	.word	0x20000310
 800193c:	2000078c 	.word	0x2000078c

08001940 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b08c      	sub	sp, #48	; 0x30
 8001944:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001946:	f001 fee3 	bl	8003710 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800194a:	f000 f9ad 	bl	8001ca8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800194e:	f000 fe79 	bl	8002644 <MX_GPIO_Init>
	MX_DMA_Init();
 8001952:	f000 fe47 	bl	80025e4 <MX_DMA_Init>
	MX_USART3_UART_Init();
 8001956:	f000 fe1b 	bl	8002590 <MX_USART3_UART_Init>
	MX_TIM7_Init();
 800195a:	f000 fd95 	bl	8002488 <MX_TIM7_Init>
	MX_TIM3_Init();
 800195e:	f000 fbe7 	bl	8002130 <MX_TIM3_Init>
	MX_TIM4_Init();
 8001962:	f000 fc79 	bl	8002258 <MX_TIM4_Init>
	MX_TIM10_Init();
 8001966:	f000 fdc5 	bl	80024f4 <MX_TIM10_Init>
	MX_TIM2_Init();
 800196a:	f000 fb6b 	bl	8002044 <MX_TIM2_Init>
	MX_TIM5_Init();
 800196e:	f000 fd07 	bl	8002380 <MX_TIM5_Init>
	MX_ADC1_Init();
 8001972:	f000 fa2f 	bl	8001dd4 <MX_ADC1_Init>
	MX_I2C1_Init();
 8001976:	f000 fadf 	bl	8001f38 <MX_I2C1_Init>
	MX_SPI2_Init();
 800197a:	f000 fb2d 	bl	8001fd8 <MX_SPI2_Init>
	MX_SDIO_SD_Init();
 800197e:	f000 fb09 	bl	8001f94 <MX_SDIO_SD_Init>
	MX_FATFS_Init();
 8001982:	f00a f8cb 	bl	800bb1c <MX_FATFS_Init>
	MX_LWIP_Init();
 8001986:	f00a fb07 	bl	800bf98 <MX_LWIP_Init>
	MX_CAN1_Init();
 800198a:	f000 fa9f 	bl	8001ecc <MX_CAN1_Init>

	/* Initialize interrupts */
	MX_NVIC_Init();
 800198e:	f000 f9f5 	bl	8001d7c <MX_NVIC_Init>
	/* USER CODE BEGIN 2 */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8001992:	2201      	movs	r2, #1
 8001994:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001998:	489c      	ldr	r0, [pc, #624]	; (8001c0c <main+0x2cc>)
 800199a:	f004 ff4f 	bl	800683c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 800199e:	2201      	movs	r2, #1
 80019a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019a4:	4899      	ldr	r0, [pc, #612]	; (8001c0c <main+0x2cc>)
 80019a6:	f004 ff49 	bl	800683c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80019aa:	2201      	movs	r2, #1
 80019ac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019b0:	4896      	ldr	r0, [pc, #600]	; (8001c0c <main+0x2cc>)
 80019b2:	f004 ff43 	bl	800683c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80019b6:	2201      	movs	r2, #1
 80019b8:	2140      	movs	r1, #64	; 0x40
 80019ba:	4895      	ldr	r0, [pc, #596]	; (8001c10 <main+0x2d0>)
 80019bc:	f004 ff3e 	bl	800683c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80019c0:	2201      	movs	r2, #1
 80019c2:	2101      	movs	r1, #1
 80019c4:	4893      	ldr	r0, [pc, #588]	; (8001c14 <main+0x2d4>)
 80019c6:	f004 ff39 	bl	800683c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80019ca:	2201      	movs	r2, #1
 80019cc:	2120      	movs	r1, #32
 80019ce:	4891      	ldr	r0, [pc, #580]	; (8001c14 <main+0x2d4>)
 80019d0:	f004 ff34 	bl	800683c <HAL_GPIO_WritePin>

//	HAL_UART_Receive_IT(&huart3, &rx3_buf[buf], 1);
	HAL_TIM_Base_Start_IT(&htim7);
 80019d4:	4890      	ldr	r0, [pc, #576]	; (8001c18 <main+0x2d8>)
 80019d6:	f007 fbb7 	bl	8009148 <HAL_TIM_Base_Start_IT>
//	TIM5->CCR4 = 0;
//	TIM5->CCR1 = 5000;
//
//	HAL_ADC_Start_DMA(&hadc1, &adcval[0], 4);
//	HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
	VS1003_Init();
 80019da:	f7ff fd03 	bl	80013e4 <VS1003_Init>
	VS1003_SoftReset();
 80019de:	f7ff fe7f 	bl	80016e0 <VS1003_SoftReset>

	/* tcp echo server Init */
	udp_echoserver_init();
 80019e2:	f001 fcb7 	bl	8003354 <udp_echoserver_init>

	CLCD_GPIO_Init();
 80019e6:	f7ff fa5d 	bl	8000ea4 <CLCD_GPIO_Init>
	CLCD_Init();
 80019ea:	f7ff fc84 	bl	80012f6 <CLCD_Init>

	CLCD_Puts(0, 0, "Welcome to");
 80019ee:	4a8b      	ldr	r2, [pc, #556]	; (8001c1c <main+0x2dc>)
 80019f0:	2100      	movs	r1, #0
 80019f2:	2000      	movs	r0, #0
 80019f4:	f7ff fc5a 	bl	80012ac <CLCD_Puts>
	CLCD_Puts(0, 1, "Kkang Home");
 80019f8:	4a89      	ldr	r2, [pc, #548]	; (8001c20 <main+0x2e0>)
 80019fa:	2101      	movs	r1, #1
 80019fc:	2000      	movs	r0, #0
 80019fe:	f7ff fc55 	bl	80012ac <CLCD_Puts>

	CLCD_Clear();
 8001a02:	f7ff fc9a 	bl	800133a <CLCD_Clear>
//		sprintf(str, "open error %d\n", retSD);
//		CLCD_Puts(0, 0, str);
//	}

	/******************************************CAN*********************************************/
	canFilter1.FilterMaskIdHigh = canFilter1.FilterMaskIdLow = 0x7F3 << 5; // why shift 5? => 16bit MSB
 8001a06:	4b87      	ldr	r3, [pc, #540]	; (8001c24 <main+0x2e4>)
 8001a08:	f64f 6260 	movw	r2, #65120	; 0xfe60
 8001a0c:	60da      	str	r2, [r3, #12]
 8001a0e:	4b85      	ldr	r3, [pc, #532]	; (8001c24 <main+0x2e4>)
 8001a10:	68db      	ldr	r3, [r3, #12]
 8001a12:	4a84      	ldr	r2, [pc, #528]	; (8001c24 <main+0x2e4>)
 8001a14:	6093      	str	r3, [r2, #8]
	canFilter1.FilterIdHigh = canFilter1.FilterIdLow = 0x106 << 5; // why shift 5? => 16bit MSB
 8001a16:	4b83      	ldr	r3, [pc, #524]	; (8001c24 <main+0x2e4>)
 8001a18:	f44f 5203 	mov.w	r2, #8384	; 0x20c0
 8001a1c:	605a      	str	r2, [r3, #4]
 8001a1e:	4b81      	ldr	r3, [pc, #516]	; (8001c24 <main+0x2e4>)
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	4a80      	ldr	r2, [pc, #512]	; (8001c24 <main+0x2e4>)
 8001a24:	6013      	str	r3, [r2, #0]
	canFilter1.FilterMode = CAN_FILTERMODE_IDMASK;
 8001a26:	4b7f      	ldr	r3, [pc, #508]	; (8001c24 <main+0x2e4>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	619a      	str	r2, [r3, #24]
	canFilter1.FilterScale = CAN_FILTERSCALE_16BIT;
 8001a2c:	4b7d      	ldr	r3, [pc, #500]	; (8001c24 <main+0x2e4>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	61da      	str	r2, [r3, #28]
	canFilter1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001a32:	4b7c      	ldr	r3, [pc, #496]	; (8001c24 <main+0x2e4>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	611a      	str	r2, [r3, #16]
	canFilter1.FilterBank = 0;
 8001a38:	4b7a      	ldr	r3, [pc, #488]	; (8001c24 <main+0x2e4>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	615a      	str	r2, [r3, #20]
	canFilter1.FilterActivation = ENABLE;
 8001a3e:	4b79      	ldr	r3, [pc, #484]	; (8001c24 <main+0x2e4>)
 8001a40:	2201      	movs	r2, #1
 8001a42:	621a      	str	r2, [r3, #32]

	HAL_CAN_ConfigFilter(&hcan1, &canFilter1);
 8001a44:	4977      	ldr	r1, [pc, #476]	; (8001c24 <main+0x2e4>)
 8001a46:	4878      	ldr	r0, [pc, #480]	; (8001c28 <main+0x2e8>)
 8001a48:	f002 fa56 	bl	8003ef8 <HAL_CAN_ConfigFilter>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001a4c:	2102      	movs	r1, #2
 8001a4e:	4876      	ldr	r0, [pc, #472]	; (8001c28 <main+0x2e8>)
 8001a50:	f002 fd98 	bl	8004584 <HAL_CAN_ActivateNotification>

	HAL_CAN_Start(&hcan1);
 8001a54:	4874      	ldr	r0, [pc, #464]	; (8001c28 <main+0x2e8>)
 8001a56:	f002 fb2f 	bl	80040b8 <HAL_CAN_Start>

	while (1)
	{
		if (can1_rx0_falg)
 8001a5a:	4b74      	ldr	r3, [pc, #464]	; (8001c2c <main+0x2ec>)
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d01f      	beq.n	8001aa4 <main+0x164>
		{
			can1_rx0_falg = 0;
 8001a64:	4b71      	ldr	r3, [pc, #452]	; (8001c2c <main+0x2ec>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	701a      	strb	r2, [r3, #0]

			CLCD_Clear();
 8001a6a:	f7ff fc66 	bl	800133a <CLCD_Clear>
			sprintf(str, "Rx ID :   0x%3X", canRxHeader.StdId);
 8001a6e:	4b70      	ldr	r3, [pc, #448]	; (8001c30 <main+0x2f0>)
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	1d3b      	adds	r3, r7, #4
 8001a74:	496f      	ldr	r1, [pc, #444]	; (8001c34 <main+0x2f4>)
 8001a76:	4618      	mov	r0, r3
 8001a78:	f015 fcee 	bl	8017458 <siprintf>
			CLCD_Puts(0, 0, str);
 8001a7c:	1d3b      	adds	r3, r7, #4
 8001a7e:	461a      	mov	r2, r3
 8001a80:	2100      	movs	r1, #0
 8001a82:	2000      	movs	r0, #0
 8001a84:	f7ff fc12 	bl	80012ac <CLCD_Puts>
			sprintf(str, "Rx Data : 0x%2X", can1Rx0Data[0]);
 8001a88:	4b6b      	ldr	r3, [pc, #428]	; (8001c38 <main+0x2f8>)
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	1d3b      	adds	r3, r7, #4
 8001a90:	496a      	ldr	r1, [pc, #424]	; (8001c3c <main+0x2fc>)
 8001a92:	4618      	mov	r0, r3
 8001a94:	f015 fce0 	bl	8017458 <siprintf>
			CLCD_Puts(0, 1, str);
 8001a98:	1d3b      	adds	r3, r7, #4
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	2101      	movs	r1, #1
 8001a9e:	2000      	movs	r0, #0
 8001aa0:	f7ff fc04 	bl	80012ac <CLCD_Puts>
		}

		if (sw1_flag)
 8001aa4:	4b66      	ldr	r3, [pc, #408]	; (8001c40 <main+0x300>)
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d02f      	beq.n	8001b0c <main+0x1cc>
		{
			sw1_flag = 0;
 8001aac:	4b64      	ldr	r3, [pc, #400]	; (8001c40 <main+0x300>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	701a      	strb	r2, [r3, #0]

			canTxHeader.StdId = 0x102;
 8001ab2:	4b64      	ldr	r3, [pc, #400]	; (8001c44 <main+0x304>)
 8001ab4:	f44f 7281 	mov.w	r2, #258	; 0x102
 8001ab8:	601a      	str	r2, [r3, #0]
			canTxHeader.RTR = CAN_RTR_DATA;
 8001aba:	4b62      	ldr	r3, [pc, #392]	; (8001c44 <main+0x304>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	60da      	str	r2, [r3, #12]
			canTxHeader.IDE = CAN_ID_STD;
 8001ac0:	4b60      	ldr	r3, [pc, #384]	; (8001c44 <main+0x304>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	609a      	str	r2, [r3, #8]
			canTxHeader.DLC = 8;
 8001ac6:	4b5f      	ldr	r3, [pc, #380]	; (8001c44 <main+0x304>)
 8001ac8:	2208      	movs	r2, #8
 8001aca:	611a      	str	r2, [r3, #16]

			for (int i = 0; i < 8; i++)
 8001acc:	2300      	movs	r3, #0
 8001ace:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ad0:	e00d      	b.n	8001aee <main+0x1ae>
			{
				can1Tx0Data[i]++;
 8001ad2:	4a5d      	ldr	r2, [pc, #372]	; (8001c48 <main+0x308>)
 8001ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ad6:	4413      	add	r3, r2
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	3301      	adds	r3, #1
 8001adc:	b2d9      	uxtb	r1, r3
 8001ade:	4a5a      	ldr	r2, [pc, #360]	; (8001c48 <main+0x308>)
 8001ae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ae2:	4413      	add	r3, r2
 8001ae4:	460a      	mov	r2, r1
 8001ae6:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < 8; i++)
 8001ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aea:	3301      	adds	r3, #1
 8001aec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001aee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001af0:	2b07      	cmp	r3, #7
 8001af2:	ddee      	ble.n	8001ad2 <main+0x192>
			}

			TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 8001af4:	484c      	ldr	r0, [pc, #304]	; (8001c28 <main+0x2e8>)
 8001af6:	f002 fbfe 	bl	80042f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001afa:	4603      	mov	r3, r0
 8001afc:	4a53      	ldr	r2, [pc, #332]	; (8001c4c <main+0x30c>)
 8001afe:	6013      	str	r3, [r2, #0]
			HAL_CAN_AddTxMessage(&hcan1, &canTxHeader, can1Tx0Data, &TxMailBox);
 8001b00:	4b52      	ldr	r3, [pc, #328]	; (8001c4c <main+0x30c>)
 8001b02:	4a51      	ldr	r2, [pc, #324]	; (8001c48 <main+0x308>)
 8001b04:	494f      	ldr	r1, [pc, #316]	; (8001c44 <main+0x304>)
 8001b06:	4848      	ldr	r0, [pc, #288]	; (8001c28 <main+0x2e8>)
 8001b08:	f002 fb1a 	bl	8004140 <HAL_CAN_AddTxMessage>
		}

		if (sw2_flag)
 8001b0c:	4b50      	ldr	r3, [pc, #320]	; (8001c50 <main+0x310>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d02f      	beq.n	8001b74 <main+0x234>
		{
			sw2_flag = 0;
 8001b14:	4b4e      	ldr	r3, [pc, #312]	; (8001c50 <main+0x310>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	701a      	strb	r2, [r3, #0]

			canTxHeader.StdId = 0x106;
 8001b1a:	4b4a      	ldr	r3, [pc, #296]	; (8001c44 <main+0x304>)
 8001b1c:	f44f 7283 	mov.w	r2, #262	; 0x106
 8001b20:	601a      	str	r2, [r3, #0]
			canTxHeader.RTR = CAN_RTR_DATA;
 8001b22:	4b48      	ldr	r3, [pc, #288]	; (8001c44 <main+0x304>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	60da      	str	r2, [r3, #12]
			canTxHeader.IDE = CAN_ID_STD;
 8001b28:	4b46      	ldr	r3, [pc, #280]	; (8001c44 <main+0x304>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	609a      	str	r2, [r3, #8]
			canTxHeader.DLC = 8;
 8001b2e:	4b45      	ldr	r3, [pc, #276]	; (8001c44 <main+0x304>)
 8001b30:	2208      	movs	r2, #8
 8001b32:	611a      	str	r2, [r3, #16]

			for (int i = 0; i < 8; i++)
 8001b34:	2300      	movs	r3, #0
 8001b36:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b38:	e00d      	b.n	8001b56 <main+0x216>
			{
				can1Tx0Data[i]++;
 8001b3a:	4a43      	ldr	r2, [pc, #268]	; (8001c48 <main+0x308>)
 8001b3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b3e:	4413      	add	r3, r2
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	3301      	adds	r3, #1
 8001b44:	b2d9      	uxtb	r1, r3
 8001b46:	4a40      	ldr	r2, [pc, #256]	; (8001c48 <main+0x308>)
 8001b48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b4a:	4413      	add	r3, r2
 8001b4c:	460a      	mov	r2, r1
 8001b4e:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < 8; i++)
 8001b50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b52:	3301      	adds	r3, #1
 8001b54:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b58:	2b07      	cmp	r3, #7
 8001b5a:	ddee      	ble.n	8001b3a <main+0x1fa>
			}

			TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 8001b5c:	4832      	ldr	r0, [pc, #200]	; (8001c28 <main+0x2e8>)
 8001b5e:	f002 fbca 	bl	80042f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001b62:	4603      	mov	r3, r0
 8001b64:	4a39      	ldr	r2, [pc, #228]	; (8001c4c <main+0x30c>)
 8001b66:	6013      	str	r3, [r2, #0]
			HAL_CAN_AddTxMessage(&hcan1, &canTxHeader, can1Tx0Data, &TxMailBox);
 8001b68:	4b38      	ldr	r3, [pc, #224]	; (8001c4c <main+0x30c>)
 8001b6a:	4a37      	ldr	r2, [pc, #220]	; (8001c48 <main+0x308>)
 8001b6c:	4935      	ldr	r1, [pc, #212]	; (8001c44 <main+0x304>)
 8001b6e:	482e      	ldr	r0, [pc, #184]	; (8001c28 <main+0x2e8>)
 8001b70:	f002 fae6 	bl	8004140 <HAL_CAN_AddTxMessage>
		}

		if (sw3_flag)
 8001b74:	4b37      	ldr	r3, [pc, #220]	; (8001c54 <main+0x314>)
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d02f      	beq.n	8001bdc <main+0x29c>
		{
			sw3_flag = 0;
 8001b7c:	4b35      	ldr	r3, [pc, #212]	; (8001c54 <main+0x314>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	701a      	strb	r2, [r3, #0]

			canTxHeader.StdId = 0x10A;
 8001b82:	4b30      	ldr	r3, [pc, #192]	; (8001c44 <main+0x304>)
 8001b84:	f44f 7285 	mov.w	r2, #266	; 0x10a
 8001b88:	601a      	str	r2, [r3, #0]
			canTxHeader.RTR = CAN_RTR_DATA;
 8001b8a:	4b2e      	ldr	r3, [pc, #184]	; (8001c44 <main+0x304>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	60da      	str	r2, [r3, #12]
			canTxHeader.IDE = CAN_ID_STD;
 8001b90:	4b2c      	ldr	r3, [pc, #176]	; (8001c44 <main+0x304>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	609a      	str	r2, [r3, #8]
			canTxHeader.DLC = 8;
 8001b96:	4b2b      	ldr	r3, [pc, #172]	; (8001c44 <main+0x304>)
 8001b98:	2208      	movs	r2, #8
 8001b9a:	611a      	str	r2, [r3, #16]

			for (int i = 0; i < 8; i++)
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	627b      	str	r3, [r7, #36]	; 0x24
 8001ba0:	e00d      	b.n	8001bbe <main+0x27e>
			{
				can1Tx0Data[i]++;
 8001ba2:	4a29      	ldr	r2, [pc, #164]	; (8001c48 <main+0x308>)
 8001ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba6:	4413      	add	r3, r2
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	3301      	adds	r3, #1
 8001bac:	b2d9      	uxtb	r1, r3
 8001bae:	4a26      	ldr	r2, [pc, #152]	; (8001c48 <main+0x308>)
 8001bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb2:	4413      	add	r3, r2
 8001bb4:	460a      	mov	r2, r1
 8001bb6:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < 8; i++)
 8001bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bba:	3301      	adds	r3, #1
 8001bbc:	627b      	str	r3, [r7, #36]	; 0x24
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc0:	2b07      	cmp	r3, #7
 8001bc2:	ddee      	ble.n	8001ba2 <main+0x262>
			}

			TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 8001bc4:	4818      	ldr	r0, [pc, #96]	; (8001c28 <main+0x2e8>)
 8001bc6:	f002 fb96 	bl	80042f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	4a1f      	ldr	r2, [pc, #124]	; (8001c4c <main+0x30c>)
 8001bce:	6013      	str	r3, [r2, #0]
			HAL_CAN_AddTxMessage(&hcan1, &canTxHeader, can1Tx0Data, &TxMailBox);
 8001bd0:	4b1e      	ldr	r3, [pc, #120]	; (8001c4c <main+0x30c>)
 8001bd2:	4a1d      	ldr	r2, [pc, #116]	; (8001c48 <main+0x308>)
 8001bd4:	491b      	ldr	r1, [pc, #108]	; (8001c44 <main+0x304>)
 8001bd6:	4814      	ldr	r0, [pc, #80]	; (8001c28 <main+0x2e8>)
 8001bd8:	f002 fab2 	bl	8004140 <HAL_CAN_AddTxMessage>
		}

		if (sw4_flag)
 8001bdc:	4b1e      	ldr	r3, [pc, #120]	; (8001c58 <main+0x318>)
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	f43f af3a 	beq.w	8001a5a <main+0x11a>
		{
			sw4_flag = 0;
 8001be6:	4b1c      	ldr	r3, [pc, #112]	; (8001c58 <main+0x318>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	701a      	strb	r2, [r3, #0]

			canTxHeader.StdId = 0x10E;
 8001bec:	4b15      	ldr	r3, [pc, #84]	; (8001c44 <main+0x304>)
 8001bee:	f44f 7287 	mov.w	r2, #270	; 0x10e
 8001bf2:	601a      	str	r2, [r3, #0]
			canTxHeader.RTR = CAN_RTR_DATA;
 8001bf4:	4b13      	ldr	r3, [pc, #76]	; (8001c44 <main+0x304>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	60da      	str	r2, [r3, #12]
			canTxHeader.IDE = CAN_ID_STD;
 8001bfa:	4b12      	ldr	r3, [pc, #72]	; (8001c44 <main+0x304>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	609a      	str	r2, [r3, #8]
			canTxHeader.DLC = 8;
 8001c00:	4b10      	ldr	r3, [pc, #64]	; (8001c44 <main+0x304>)
 8001c02:	2208      	movs	r2, #8
 8001c04:	611a      	str	r2, [r3, #16]

			for (int i = 0; i < 8; i++)
 8001c06:	2300      	movs	r3, #0
 8001c08:	623b      	str	r3, [r7, #32]
 8001c0a:	e035      	b.n	8001c78 <main+0x338>
 8001c0c:	40020c00 	.word	0x40020c00
 8001c10:	40020800 	.word	0x40020800
 8001c14:	40020400 	.word	0x40020400
 8001c18:	20000648 	.word	0x20000648
 8001c1c:	08019740 	.word	0x08019740
 8001c20:	0801974c 	.word	0x0801974c
 8001c24:	2000071c 	.word	0x2000071c
 8001c28:	20000310 	.word	0x20000310
 8001c2c:	2000078c 	.word	0x2000078c
 8001c30:	20000744 	.word	0x20000744
 8001c34:	08019758 	.word	0x08019758
 8001c38:	20000778 	.word	0x20000778
 8001c3c:	08019768 	.word	0x08019768
 8001c40:	200007f4 	.word	0x200007f4
 8001c44:	20000760 	.word	0x20000760
 8001c48:	20000784 	.word	0x20000784
 8001c4c:	20000780 	.word	0x20000780
 8001c50:	200007f5 	.word	0x200007f5
 8001c54:	200007f6 	.word	0x200007f6
 8001c58:	200007f7 	.word	0x200007f7
			{
				can1Tx0Data[i]++;
 8001c5c:	4a0e      	ldr	r2, [pc, #56]	; (8001c98 <main+0x358>)
 8001c5e:	6a3b      	ldr	r3, [r7, #32]
 8001c60:	4413      	add	r3, r2
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	3301      	adds	r3, #1
 8001c66:	b2d9      	uxtb	r1, r3
 8001c68:	4a0b      	ldr	r2, [pc, #44]	; (8001c98 <main+0x358>)
 8001c6a:	6a3b      	ldr	r3, [r7, #32]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	460a      	mov	r2, r1
 8001c70:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < 8; i++)
 8001c72:	6a3b      	ldr	r3, [r7, #32]
 8001c74:	3301      	adds	r3, #1
 8001c76:	623b      	str	r3, [r7, #32]
 8001c78:	6a3b      	ldr	r3, [r7, #32]
 8001c7a:	2b07      	cmp	r3, #7
 8001c7c:	ddee      	ble.n	8001c5c <main+0x31c>
			}

			TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 8001c7e:	4807      	ldr	r0, [pc, #28]	; (8001c9c <main+0x35c>)
 8001c80:	f002 fb39 	bl	80042f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001c84:	4603      	mov	r3, r0
 8001c86:	4a06      	ldr	r2, [pc, #24]	; (8001ca0 <main+0x360>)
 8001c88:	6013      	str	r3, [r2, #0]
			HAL_CAN_AddTxMessage(&hcan1, &canTxHeader, can1Tx0Data, &TxMailBox);
 8001c8a:	4b05      	ldr	r3, [pc, #20]	; (8001ca0 <main+0x360>)
 8001c8c:	4a02      	ldr	r2, [pc, #8]	; (8001c98 <main+0x358>)
 8001c8e:	4905      	ldr	r1, [pc, #20]	; (8001ca4 <main+0x364>)
 8001c90:	4802      	ldr	r0, [pc, #8]	; (8001c9c <main+0x35c>)
 8001c92:	f002 fa55 	bl	8004140 <HAL_CAN_AddTxMessage>
		if (can1_rx0_falg)
 8001c96:	e6e0      	b.n	8001a5a <main+0x11a>
 8001c98:	20000784 	.word	0x20000784
 8001c9c:	20000310 	.word	0x20000310
 8001ca0:	20000780 	.word	0x20000780
 8001ca4:	20000760 	.word	0x20000760

08001ca8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b094      	sub	sp, #80	; 0x50
 8001cac:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001cae:	f107 0320 	add.w	r3, r7, #32
 8001cb2:	2230      	movs	r2, #48	; 0x30
 8001cb4:	2100      	movs	r1, #0
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f015 fc5b 	bl	8017572 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001cbc:	f107 030c 	add.w	r3, r7, #12
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	60da      	str	r2, [r3, #12]
 8001cca:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001ccc:	2300      	movs	r3, #0
 8001cce:	60bb      	str	r3, [r7, #8]
 8001cd0:	4b28      	ldr	r3, [pc, #160]	; (8001d74 <SystemClock_Config+0xcc>)
 8001cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd4:	4a27      	ldr	r2, [pc, #156]	; (8001d74 <SystemClock_Config+0xcc>)
 8001cd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cda:	6413      	str	r3, [r2, #64]	; 0x40
 8001cdc:	4b25      	ldr	r3, [pc, #148]	; (8001d74 <SystemClock_Config+0xcc>)
 8001cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ce4:	60bb      	str	r3, [r7, #8]
 8001ce6:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ce8:	2300      	movs	r3, #0
 8001cea:	607b      	str	r3, [r7, #4]
 8001cec:	4b22      	ldr	r3, [pc, #136]	; (8001d78 <SystemClock_Config+0xd0>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a21      	ldr	r2, [pc, #132]	; (8001d78 <SystemClock_Config+0xd0>)
 8001cf2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cf6:	6013      	str	r3, [r2, #0]
 8001cf8:	4b1f      	ldr	r3, [pc, #124]	; (8001d78 <SystemClock_Config+0xd0>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d00:	607b      	str	r3, [r7, #4]
 8001d02:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d04:	2301      	movs	r3, #1
 8001d06:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d08:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d0c:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d0e:	2302      	movs	r3, #2
 8001d10:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d12:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001d16:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8001d18:	2304      	movs	r3, #4
 8001d1a:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8001d1c:	23a8      	movs	r3, #168	; 0xa8
 8001d1e:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d20:	2302      	movs	r3, #2
 8001d22:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001d24:	2307      	movs	r3, #7
 8001d26:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d28:	f107 0320 	add.w	r3, r7, #32
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f004 fefb 	bl	8006b28 <HAL_RCC_OscConfig>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d001      	beq.n	8001d3c <SystemClock_Config+0x94>
	{
		Error_Handler();
 8001d38:	f000 fd64 	bl	8002804 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001d3c:	230f      	movs	r3, #15
 8001d3e:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d40:	2302      	movs	r3, #2
 8001d42:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d44:	2300      	movs	r3, #0
 8001d46:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001d48:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001d4c:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d52:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001d54:	f107 030c 	add.w	r3, r7, #12
 8001d58:	2105      	movs	r1, #5
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f005 f95c 	bl	8007018 <HAL_RCC_ClockConfig>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <SystemClock_Config+0xc2>
	{
		Error_Handler();
 8001d66:	f000 fd4d 	bl	8002804 <Error_Handler>
	}
}
 8001d6a:	bf00      	nop
 8001d6c:	3750      	adds	r7, #80	; 0x50
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	40023800 	.word	0x40023800
 8001d78:	40007000 	.word	0x40007000

08001d7c <MX_NVIC_Init>:
/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
	/* USART3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001d80:	2200      	movs	r2, #0
 8001d82:	2100      	movs	r1, #0
 8001d84:	2027      	movs	r0, #39	; 0x27
 8001d86:	f002 ff2e 	bl	8004be6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001d8a:	2027      	movs	r0, #39	; 0x27
 8001d8c:	f002 ff47 	bl	8004c1e <HAL_NVIC_EnableIRQ>
	/* TIM7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001d90:	2200      	movs	r2, #0
 8001d92:	2100      	movs	r1, #0
 8001d94:	2037      	movs	r0, #55	; 0x37
 8001d96:	f002 ff26 	bl	8004be6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001d9a:	2037      	movs	r0, #55	; 0x37
 8001d9c:	f002 ff3f 	bl	8004c1e <HAL_NVIC_EnableIRQ>
	/* EXTI3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001da0:	2200      	movs	r2, #0
 8001da2:	2100      	movs	r1, #0
 8001da4:	2009      	movs	r0, #9
 8001da6:	f002 ff1e 	bl	8004be6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001daa:	2009      	movs	r0, #9
 8001dac:	f002 ff37 	bl	8004c1e <HAL_NVIC_EnableIRQ>
	/* EXTI4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001db0:	2200      	movs	r2, #0
 8001db2:	2100      	movs	r1, #0
 8001db4:	200a      	movs	r0, #10
 8001db6:	f002 ff16 	bl	8004be6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001dba:	200a      	movs	r0, #10
 8001dbc:	f002 ff2f 	bl	8004c1e <HAL_NVIC_EnableIRQ>
	/* EXTI15_10_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	2100      	movs	r1, #0
 8001dc4:	2028      	movs	r0, #40	; 0x28
 8001dc6:	f002 ff0e 	bl	8004be6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001dca:	2028      	movs	r0, #40	; 0x28
 8001dcc:	f002 ff27 	bl	8004c1e <HAL_NVIC_EnableIRQ>
}
 8001dd0:	bf00      	nop
 8001dd2:	bd80      	pop	{r7, pc}

08001dd4 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001dda:	463b      	mov	r3, r7
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8001de6:	4b36      	ldr	r3, [pc, #216]	; (8001ec0 <MX_ADC1_Init+0xec>)
 8001de8:	4a36      	ldr	r2, [pc, #216]	; (8001ec4 <MX_ADC1_Init+0xf0>)
 8001dea:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001dec:	4b34      	ldr	r3, [pc, #208]	; (8001ec0 <MX_ADC1_Init+0xec>)
 8001dee:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001df2:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001df4:	4b32      	ldr	r3, [pc, #200]	; (8001ec0 <MX_ADC1_Init+0xec>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 8001dfa:	4b31      	ldr	r3, [pc, #196]	; (8001ec0 <MX_ADC1_Init+0xec>)
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8001e00:	4b2f      	ldr	r3, [pc, #188]	; (8001ec0 <MX_ADC1_Init+0xec>)
 8001e02:	2201      	movs	r2, #1
 8001e04:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e06:	4b2e      	ldr	r3, [pc, #184]	; (8001ec0 <MX_ADC1_Init+0xec>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e0e:	4b2c      	ldr	r3, [pc, #176]	; (8001ec0 <MX_ADC1_Init+0xec>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e14:	4b2a      	ldr	r3, [pc, #168]	; (8001ec0 <MX_ADC1_Init+0xec>)
 8001e16:	4a2c      	ldr	r2, [pc, #176]	; (8001ec8 <MX_ADC1_Init+0xf4>)
 8001e18:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e1a:	4b29      	ldr	r3, [pc, #164]	; (8001ec0 <MX_ADC1_Init+0xec>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 4;
 8001e20:	4b27      	ldr	r3, [pc, #156]	; (8001ec0 <MX_ADC1_Init+0xec>)
 8001e22:	2204      	movs	r2, #4
 8001e24:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = ENABLE;
 8001e26:	4b26      	ldr	r3, [pc, #152]	; (8001ec0 <MX_ADC1_Init+0xec>)
 8001e28:	2201      	movs	r2, #1
 8001e2a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001e2e:	4b24      	ldr	r3, [pc, #144]	; (8001ec0 <MX_ADC1_Init+0xec>)
 8001e30:	2201      	movs	r2, #1
 8001e32:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e34:	4822      	ldr	r0, [pc, #136]	; (8001ec0 <MX_ADC1_Init+0xec>)
 8001e36:	f001 fd01 	bl	800383c <HAL_ADC_Init>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <MX_ADC1_Init+0x70>
	{
		Error_Handler();
 8001e40:	f000 fce0 	bl	8002804 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_10;
 8001e44:	230a      	movs	r3, #10
 8001e46:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001e4c:	2304      	movs	r3, #4
 8001e4e:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e50:	463b      	mov	r3, r7
 8001e52:	4619      	mov	r1, r3
 8001e54:	481a      	ldr	r0, [pc, #104]	; (8001ec0 <MX_ADC1_Init+0xec>)
 8001e56:	f001 fd35 	bl	80038c4 <HAL_ADC_ConfigChannel>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <MX_ADC1_Init+0x90>
	{
		Error_Handler();
 8001e60:	f000 fcd0 	bl	8002804 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_12;
 8001e64:	230c      	movs	r3, #12
 8001e66:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 8001e68:	2302      	movs	r3, #2
 8001e6a:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e6c:	463b      	mov	r3, r7
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4813      	ldr	r0, [pc, #76]	; (8001ec0 <MX_ADC1_Init+0xec>)
 8001e72:	f001 fd27 	bl	80038c4 <HAL_ADC_ConfigChannel>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <MX_ADC1_Init+0xac>
	{
		Error_Handler();
 8001e7c:	f000 fcc2 	bl	8002804 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_13;
 8001e80:	230d      	movs	r3, #13
 8001e82:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 3;
 8001e84:	2303      	movs	r3, #3
 8001e86:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e88:	463b      	mov	r3, r7
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	480c      	ldr	r0, [pc, #48]	; (8001ec0 <MX_ADC1_Init+0xec>)
 8001e8e:	f001 fd19 	bl	80038c4 <HAL_ADC_ConfigChannel>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <MX_ADC1_Init+0xc8>
	{
		Error_Handler();
 8001e98:	f000 fcb4 	bl	8002804 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_9;
 8001e9c:	2309      	movs	r3, #9
 8001e9e:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 4;
 8001ea0:	2304      	movs	r3, #4
 8001ea2:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ea4:	463b      	mov	r3, r7
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	4805      	ldr	r0, [pc, #20]	; (8001ec0 <MX_ADC1_Init+0xec>)
 8001eaa:	f001 fd0b 	bl	80038c4 <HAL_ADC_ConfigChannel>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d001      	beq.n	8001eb8 <MX_ADC1_Init+0xe4>
	{
		Error_Handler();
 8001eb4:	f000 fca6 	bl	8002804 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001eb8:	bf00      	nop
 8001eba:	3710      	adds	r7, #16
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	20000268 	.word	0x20000268
 8001ec4:	40012000 	.word	0x40012000
 8001ec8:	0f000001 	.word	0x0f000001

08001ecc <MX_CAN1_Init>:
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
	/* USER CODE END CAN1_Init 0 */

	/* USER CODE BEGIN CAN1_Init 1 */

	/* USER CODE END CAN1_Init 1 */
	hcan1.Instance = CAN1;
 8001ed0:	4b17      	ldr	r3, [pc, #92]	; (8001f30 <MX_CAN1_Init+0x64>)
 8001ed2:	4a18      	ldr	r2, [pc, #96]	; (8001f34 <MX_CAN1_Init+0x68>)
 8001ed4:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 21;
 8001ed6:	4b16      	ldr	r3, [pc, #88]	; (8001f30 <MX_CAN1_Init+0x64>)
 8001ed8:	2215      	movs	r2, #21
 8001eda:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001edc:	4b14      	ldr	r3, [pc, #80]	; (8001f30 <MX_CAN1_Init+0x64>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001ee2:	4b13      	ldr	r3, [pc, #76]	; (8001f30 <MX_CAN1_Init+0x64>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_14TQ;
 8001ee8:	4b11      	ldr	r3, [pc, #68]	; (8001f30 <MX_CAN1_Init+0x64>)
 8001eea:	f44f 2250 	mov.w	r2, #851968	; 0xd0000
 8001eee:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_5TQ;
 8001ef0:	4b0f      	ldr	r3, [pc, #60]	; (8001f30 <MX_CAN1_Init+0x64>)
 8001ef2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001ef6:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 8001ef8:	4b0d      	ldr	r3, [pc, #52]	; (8001f30 <MX_CAN1_Init+0x64>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 8001efe:	4b0c      	ldr	r3, [pc, #48]	; (8001f30 <MX_CAN1_Init+0x64>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 8001f04:	4b0a      	ldr	r3, [pc, #40]	; (8001f30 <MX_CAN1_Init+0x64>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 8001f0a:	4b09      	ldr	r3, [pc, #36]	; (8001f30 <MX_CAN1_Init+0x64>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001f10:	4b07      	ldr	r3, [pc, #28]	; (8001f30 <MX_CAN1_Init+0x64>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 8001f16:	4b06      	ldr	r3, [pc, #24]	; (8001f30 <MX_CAN1_Init+0x64>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001f1c:	4804      	ldr	r0, [pc, #16]	; (8001f30 <MX_CAN1_Init+0x64>)
 8001f1e:	f001 feef 	bl	8003d00 <HAL_CAN_Init>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <MX_CAN1_Init+0x60>
	{
		Error_Handler();
 8001f28:	f000 fc6c 	bl	8002804 <Error_Handler>
	}
	/* USER CODE BEGIN CAN1_Init 2 */

	/* USER CODE END CAN1_Init 2 */

}
 8001f2c:	bf00      	nop
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	20000310 	.word	0x20000310
 8001f34:	40006400 	.word	0x40006400

08001f38 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001f3c:	4b12      	ldr	r3, [pc, #72]	; (8001f88 <MX_I2C1_Init+0x50>)
 8001f3e:	4a13      	ldr	r2, [pc, #76]	; (8001f8c <MX_I2C1_Init+0x54>)
 8001f40:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 8001f42:	4b11      	ldr	r3, [pc, #68]	; (8001f88 <MX_I2C1_Init+0x50>)
 8001f44:	4a12      	ldr	r2, [pc, #72]	; (8001f90 <MX_I2C1_Init+0x58>)
 8001f46:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f48:	4b0f      	ldr	r3, [pc, #60]	; (8001f88 <MX_I2C1_Init+0x50>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8001f4e:	4b0e      	ldr	r3, [pc, #56]	; (8001f88 <MX_I2C1_Init+0x50>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f54:	4b0c      	ldr	r3, [pc, #48]	; (8001f88 <MX_I2C1_Init+0x50>)
 8001f56:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f5a:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f5c:	4b0a      	ldr	r3, [pc, #40]	; (8001f88 <MX_I2C1_Init+0x50>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8001f62:	4b09      	ldr	r3, [pc, #36]	; (8001f88 <MX_I2C1_Init+0x50>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f68:	4b07      	ldr	r3, [pc, #28]	; (8001f88 <MX_I2C1_Init+0x50>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f6e:	4b06      	ldr	r3, [pc, #24]	; (8001f88 <MX_I2C1_Init+0x50>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f74:	4804      	ldr	r0, [pc, #16]	; (8001f88 <MX_I2C1_Init+0x50>)
 8001f76:	f004 fc93 	bl	80068a0 <HAL_I2C_Init>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 8001f80:	f000 fc40 	bl	8002804 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001f84:	bf00      	nop
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	20000338 	.word	0x20000338
 8001f8c:	40005400 	.word	0x40005400
 8001f90:	00061a80 	.word	0x00061a80

08001f94 <MX_SDIO_SD_Init>:
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 8001f98:	4b0d      	ldr	r3, [pc, #52]	; (8001fd0 <MX_SDIO_SD_Init+0x3c>)
 8001f9a:	4a0e      	ldr	r2, [pc, #56]	; (8001fd4 <MX_SDIO_SD_Init+0x40>)
 8001f9c:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001f9e:	4b0c      	ldr	r3, [pc, #48]	; (8001fd0 <MX_SDIO_SD_Init+0x3c>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001fa4:	4b0a      	ldr	r3, [pc, #40]	; (8001fd0 <MX_SDIO_SD_Init+0x3c>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001faa:	4b09      	ldr	r3, [pc, #36]	; (8001fd0 <MX_SDIO_SD_Init+0x3c>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_4B;
 8001fb0:	4b07      	ldr	r3, [pc, #28]	; (8001fd0 <MX_SDIO_SD_Init+0x3c>)
 8001fb2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001fb6:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001fb8:	4b05      	ldr	r3, [pc, #20]	; (8001fd0 <MX_SDIO_SD_Init+0x3c>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 0;
 8001fbe:	4b04      	ldr	r3, [pc, #16]	; (8001fd0 <MX_SDIO_SD_Init+0x3c>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 8001fc4:	bf00      	nop
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	2000038c 	.word	0x2000038c
 8001fd4:	40012c00 	.word	0x40012c00

08001fd8 <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8001fdc:	4b17      	ldr	r3, [pc, #92]	; (800203c <MX_SPI2_Init+0x64>)
 8001fde:	4a18      	ldr	r2, [pc, #96]	; (8002040 <MX_SPI2_Init+0x68>)
 8001fe0:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001fe2:	4b16      	ldr	r3, [pc, #88]	; (800203c <MX_SPI2_Init+0x64>)
 8001fe4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001fe8:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001fea:	4b14      	ldr	r3, [pc, #80]	; (800203c <MX_SPI2_Init+0x64>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ff0:	4b12      	ldr	r3, [pc, #72]	; (800203c <MX_SPI2_Init+0x64>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001ff6:	4b11      	ldr	r3, [pc, #68]	; (800203c <MX_SPI2_Init+0x64>)
 8001ff8:	2202      	movs	r2, #2
 8001ffa:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001ffc:	4b0f      	ldr	r3, [pc, #60]	; (800203c <MX_SPI2_Init+0x64>)
 8001ffe:	2201      	movs	r2, #1
 8002000:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8002002:	4b0e      	ldr	r3, [pc, #56]	; (800203c <MX_SPI2_Init+0x64>)
 8002004:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002008:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800200a:	4b0c      	ldr	r3, [pc, #48]	; (800203c <MX_SPI2_Init+0x64>)
 800200c:	2210      	movs	r2, #16
 800200e:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002010:	4b0a      	ldr	r3, [pc, #40]	; (800203c <MX_SPI2_Init+0x64>)
 8002012:	2200      	movs	r2, #0
 8002014:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002016:	4b09      	ldr	r3, [pc, #36]	; (800203c <MX_SPI2_Init+0x64>)
 8002018:	2200      	movs	r2, #0
 800201a:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800201c:	4b07      	ldr	r3, [pc, #28]	; (800203c <MX_SPI2_Init+0x64>)
 800201e:	2200      	movs	r2, #0
 8002020:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 8002022:	4b06      	ldr	r3, [pc, #24]	; (800203c <MX_SPI2_Init+0x64>)
 8002024:	220a      	movs	r2, #10
 8002026:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002028:	4804      	ldr	r0, [pc, #16]	; (800203c <MX_SPI2_Init+0x64>)
 800202a:	f006 fd48 	bl	8008abe <HAL_SPI_Init>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d001      	beq.n	8002038 <MX_SPI2_Init+0x60>
	{
		Error_Handler();
 8002034:	f000 fbe6 	bl	8002804 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8002038:	bf00      	nop
 800203a:	bd80      	pop	{r7, pc}
 800203c:	200004d0 	.word	0x200004d0
 8002040:	40003800 	.word	0x40003800

08002044 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b08e      	sub	sp, #56	; 0x38
 8002048:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800204a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800204e:	2200      	movs	r2, #0
 8002050:	601a      	str	r2, [r3, #0]
 8002052:	605a      	str	r2, [r3, #4]
 8002054:	609a      	str	r2, [r3, #8]
 8002056:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002058:	f107 0320 	add.w	r3, r7, #32
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002062:	1d3b      	adds	r3, r7, #4
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]
 8002068:	605a      	str	r2, [r3, #4]
 800206a:	609a      	str	r2, [r3, #8]
 800206c:	60da      	str	r2, [r3, #12]
 800206e:	611a      	str	r2, [r3, #16]
 8002070:	615a      	str	r2, [r3, #20]
 8002072:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8002074:	4b2d      	ldr	r3, [pc, #180]	; (800212c <MX_TIM2_Init+0xe8>)
 8002076:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800207a:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 1000 - 1;
 800207c:	4b2b      	ldr	r3, [pc, #172]	; (800212c <MX_TIM2_Init+0xe8>)
 800207e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002082:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002084:	4b29      	ldr	r3, [pc, #164]	; (800212c <MX_TIM2_Init+0xe8>)
 8002086:	2200      	movs	r2, #0
 8002088:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 168 - 1;
 800208a:	4b28      	ldr	r3, [pc, #160]	; (800212c <MX_TIM2_Init+0xe8>)
 800208c:	22a7      	movs	r2, #167	; 0xa7
 800208e:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002090:	4b26      	ldr	r3, [pc, #152]	; (800212c <MX_TIM2_Init+0xe8>)
 8002092:	2200      	movs	r2, #0
 8002094:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002096:	4b25      	ldr	r3, [pc, #148]	; (800212c <MX_TIM2_Init+0xe8>)
 8002098:	2200      	movs	r2, #0
 800209a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800209c:	4823      	ldr	r0, [pc, #140]	; (800212c <MX_TIM2_Init+0xe8>)
 800209e:	f007 f803 	bl	80090a8 <HAL_TIM_Base_Init>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <MX_TIM2_Init+0x68>
	{
		Error_Handler();
 80020a8:	f000 fbac 	bl	8002804 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020b0:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80020b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020b6:	4619      	mov	r1, r3
 80020b8:	481c      	ldr	r0, [pc, #112]	; (800212c <MX_TIM2_Init+0xe8>)
 80020ba:	f007 fad9 	bl	8009670 <HAL_TIM_ConfigClockSource>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d001      	beq.n	80020c8 <MX_TIM2_Init+0x84>
	{
		Error_Handler();
 80020c4:	f000 fb9e 	bl	8002804 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80020c8:	4818      	ldr	r0, [pc, #96]	; (800212c <MX_TIM2_Init+0xe8>)
 80020ca:	f007 f8ad 	bl	8009228 <HAL_TIM_PWM_Init>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d001      	beq.n	80020d8 <MX_TIM2_Init+0x94>
	{
		Error_Handler();
 80020d4:	f000 fb96 	bl	8002804 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020d8:	2300      	movs	r3, #0
 80020da:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020dc:	2300      	movs	r3, #0
 80020de:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020e0:	f107 0320 	add.w	r3, r7, #32
 80020e4:	4619      	mov	r1, r3
 80020e6:	4811      	ldr	r0, [pc, #68]	; (800212c <MX_TIM2_Init+0xe8>)
 80020e8:	f007 fe9c 	bl	8009e24 <HAL_TIMEx_MasterConfigSynchronization>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <MX_TIM2_Init+0xb2>
	{
		Error_Handler();
 80020f2:	f000 fb87 	bl	8002804 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020f6:	2360      	movs	r3, #96	; 0x60
 80020f8:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 84;
 80020fa:	2354      	movs	r3, #84	; 0x54
 80020fc:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020fe:	2300      	movs	r3, #0
 8002100:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002102:	2300      	movs	r3, #0
 8002104:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002106:	1d3b      	adds	r3, r7, #4
 8002108:	2200      	movs	r2, #0
 800210a:	4619      	mov	r1, r3
 800210c:	4807      	ldr	r0, [pc, #28]	; (800212c <MX_TIM2_Init+0xe8>)
 800210e:	f007 f9ed 	bl	80094ec <HAL_TIM_PWM_ConfigChannel>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <MX_TIM2_Init+0xd8>
	{
		Error_Handler();
 8002118:	f000 fb74 	bl	8002804 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 800211c:	4803      	ldr	r0, [pc, #12]	; (800212c <MX_TIM2_Init+0xe8>)
 800211e:	f000 fe91 	bl	8002e44 <HAL_TIM_MspPostInit>

}
 8002122:	bf00      	nop
 8002124:	3738      	adds	r7, #56	; 0x38
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	20000528 	.word	0x20000528

08002130 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b08e      	sub	sp, #56	; 0x38
 8002134:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8002136:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800213a:	2200      	movs	r2, #0
 800213c:	601a      	str	r2, [r3, #0]
 800213e:	605a      	str	r2, [r3, #4]
 8002140:	609a      	str	r2, [r3, #8]
 8002142:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002144:	f107 0320 	add.w	r3, r7, #32
 8002148:	2200      	movs	r2, #0
 800214a:	601a      	str	r2, [r3, #0]
 800214c:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800214e:	1d3b      	adds	r3, r7, #4
 8002150:	2200      	movs	r2, #0
 8002152:	601a      	str	r2, [r3, #0]
 8002154:	605a      	str	r2, [r3, #4]
 8002156:	609a      	str	r2, [r3, #8]
 8002158:	60da      	str	r2, [r3, #12]
 800215a:	611a      	str	r2, [r3, #16]
 800215c:	615a      	str	r2, [r3, #20]
 800215e:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8002160:	4b3b      	ldr	r3, [pc, #236]	; (8002250 <MX_TIM3_Init+0x120>)
 8002162:	4a3c      	ldr	r2, [pc, #240]	; (8002254 <MX_TIM3_Init+0x124>)
 8002164:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 10 - 1;
 8002166:	4b3a      	ldr	r3, [pc, #232]	; (8002250 <MX_TIM3_Init+0x120>)
 8002168:	2209      	movs	r2, #9
 800216a:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800216c:	4b38      	ldr	r3, [pc, #224]	; (8002250 <MX_TIM3_Init+0x120>)
 800216e:	2200      	movs	r2, #0
 8002170:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 42000 - 1;
 8002172:	4b37      	ldr	r3, [pc, #220]	; (8002250 <MX_TIM3_Init+0x120>)
 8002174:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002178:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800217a:	4b35      	ldr	r3, [pc, #212]	; (8002250 <MX_TIM3_Init+0x120>)
 800217c:	2200      	movs	r2, #0
 800217e:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002180:	4b33      	ldr	r3, [pc, #204]	; (8002250 <MX_TIM3_Init+0x120>)
 8002182:	2200      	movs	r2, #0
 8002184:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002186:	4832      	ldr	r0, [pc, #200]	; (8002250 <MX_TIM3_Init+0x120>)
 8002188:	f006 ff8e 	bl	80090a8 <HAL_TIM_Base_Init>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <MX_TIM3_Init+0x66>
	{
		Error_Handler();
 8002192:	f000 fb37 	bl	8002804 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002196:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800219a:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800219c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021a0:	4619      	mov	r1, r3
 80021a2:	482b      	ldr	r0, [pc, #172]	; (8002250 <MX_TIM3_Init+0x120>)
 80021a4:	f007 fa64 	bl	8009670 <HAL_TIM_ConfigClockSource>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <MX_TIM3_Init+0x82>
	{
		Error_Handler();
 80021ae:	f000 fb29 	bl	8002804 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80021b2:	4827      	ldr	r0, [pc, #156]	; (8002250 <MX_TIM3_Init+0x120>)
 80021b4:	f007 f838 	bl	8009228 <HAL_TIM_PWM_Init>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <MX_TIM3_Init+0x92>
	{
		Error_Handler();
 80021be:	f000 fb21 	bl	8002804 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021c2:	2300      	movs	r3, #0
 80021c4:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021c6:	2300      	movs	r3, #0
 80021c8:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021ca:	f107 0320 	add.w	r3, r7, #32
 80021ce:	4619      	mov	r1, r3
 80021d0:	481f      	ldr	r0, [pc, #124]	; (8002250 <MX_TIM3_Init+0x120>)
 80021d2:	f007 fe27 	bl	8009e24 <HAL_TIMEx_MasterConfigSynchronization>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <MX_TIM3_Init+0xb0>
	{
		Error_Handler();
 80021dc:	f000 fb12 	bl	8002804 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021e0:	2360      	movs	r3, #96	; 0x60
 80021e2:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 21000 - 1;
 80021e4:	f245 2307 	movw	r3, #20999	; 0x5207
 80021e8:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021ea:	2300      	movs	r3, #0
 80021ec:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021ee:	2300      	movs	r3, #0
 80021f0:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021f2:	1d3b      	adds	r3, r7, #4
 80021f4:	2200      	movs	r2, #0
 80021f6:	4619      	mov	r1, r3
 80021f8:	4815      	ldr	r0, [pc, #84]	; (8002250 <MX_TIM3_Init+0x120>)
 80021fa:	f007 f977 	bl	80094ec <HAL_TIM_PWM_ConfigChannel>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <MX_TIM3_Init+0xd8>
	{
		Error_Handler();
 8002204:	f000 fafe 	bl	8002804 <Error_Handler>
	}
	sConfigOC.Pulse = 10500 - 1;
 8002208:	f642 1303 	movw	r3, #10499	; 0x2903
 800220c:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800220e:	1d3b      	adds	r3, r7, #4
 8002210:	2204      	movs	r2, #4
 8002212:	4619      	mov	r1, r3
 8002214:	480e      	ldr	r0, [pc, #56]	; (8002250 <MX_TIM3_Init+0x120>)
 8002216:	f007 f969 	bl	80094ec <HAL_TIM_PWM_ConfigChannel>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <MX_TIM3_Init+0xf4>
	{
		Error_Handler();
 8002220:	f000 faf0 	bl	8002804 <Error_Handler>
	}
	sConfigOC.Pulse = 5250 - 1;
 8002224:	f241 4381 	movw	r3, #5249	; 0x1481
 8002228:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800222a:	1d3b      	adds	r3, r7, #4
 800222c:	2208      	movs	r2, #8
 800222e:	4619      	mov	r1, r3
 8002230:	4807      	ldr	r0, [pc, #28]	; (8002250 <MX_TIM3_Init+0x120>)
 8002232:	f007 f95b 	bl	80094ec <HAL_TIM_PWM_ConfigChannel>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <MX_TIM3_Init+0x110>
	{
		Error_Handler();
 800223c:	f000 fae2 	bl	8002804 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8002240:	4803      	ldr	r0, [pc, #12]	; (8002250 <MX_TIM3_Init+0x120>)
 8002242:	f000 fdff 	bl	8002e44 <HAL_TIM_MspPostInit>

}
 8002246:	bf00      	nop
 8002248:	3738      	adds	r7, #56	; 0x38
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	20000570 	.word	0x20000570
 8002254:	40000400 	.word	0x40000400

08002258 <MX_TIM4_Init>:
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b08e      	sub	sp, #56	; 0x38
 800225c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800225e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002262:	2200      	movs	r2, #0
 8002264:	601a      	str	r2, [r3, #0]
 8002266:	605a      	str	r2, [r3, #4]
 8002268:	609a      	str	r2, [r3, #8]
 800226a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800226c:	f107 0320 	add.w	r3, r7, #32
 8002270:	2200      	movs	r2, #0
 8002272:	601a      	str	r2, [r3, #0]
 8002274:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002276:	1d3b      	adds	r3, r7, #4
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	605a      	str	r2, [r3, #4]
 800227e:	609a      	str	r2, [r3, #8]
 8002280:	60da      	str	r2, [r3, #12]
 8002282:	611a      	str	r2, [r3, #16]
 8002284:	615a      	str	r2, [r3, #20]
 8002286:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8002288:	4b3b      	ldr	r3, [pc, #236]	; (8002378 <MX_TIM4_Init+0x120>)
 800228a:	4a3c      	ldr	r2, [pc, #240]	; (800237c <MX_TIM4_Init+0x124>)
 800228c:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 20 - 1;
 800228e:	4b3a      	ldr	r3, [pc, #232]	; (8002378 <MX_TIM4_Init+0x120>)
 8002290:	2213      	movs	r2, #19
 8002292:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002294:	4b38      	ldr	r3, [pc, #224]	; (8002378 <MX_TIM4_Init+0x120>)
 8002296:	2200      	movs	r2, #0
 8002298:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 42000 - 1;
 800229a:	4b37      	ldr	r3, [pc, #220]	; (8002378 <MX_TIM4_Init+0x120>)
 800229c:	f24a 420f 	movw	r2, #41999	; 0xa40f
 80022a0:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022a2:	4b35      	ldr	r3, [pc, #212]	; (8002378 <MX_TIM4_Init+0x120>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022a8:	4b33      	ldr	r3, [pc, #204]	; (8002378 <MX_TIM4_Init+0x120>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80022ae:	4832      	ldr	r0, [pc, #200]	; (8002378 <MX_TIM4_Init+0x120>)
 80022b0:	f006 fefa 	bl	80090a8 <HAL_TIM_Base_Init>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <MX_TIM4_Init+0x66>
	{
		Error_Handler();
 80022ba:	f000 faa3 	bl	8002804 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022c2:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80022c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022c8:	4619      	mov	r1, r3
 80022ca:	482b      	ldr	r0, [pc, #172]	; (8002378 <MX_TIM4_Init+0x120>)
 80022cc:	f007 f9d0 	bl	8009670 <HAL_TIM_ConfigClockSource>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d001      	beq.n	80022da <MX_TIM4_Init+0x82>
	{
		Error_Handler();
 80022d6:	f000 fa95 	bl	8002804 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80022da:	4827      	ldr	r0, [pc, #156]	; (8002378 <MX_TIM4_Init+0x120>)
 80022dc:	f006 ffa4 	bl	8009228 <HAL_TIM_PWM_Init>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <MX_TIM4_Init+0x92>
	{
		Error_Handler();
 80022e6:	f000 fa8d 	bl	8002804 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022ea:	2300      	movs	r3, #0
 80022ec:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022ee:	2300      	movs	r3, #0
 80022f0:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80022f2:	f107 0320 	add.w	r3, r7, #32
 80022f6:	4619      	mov	r1, r3
 80022f8:	481f      	ldr	r0, [pc, #124]	; (8002378 <MX_TIM4_Init+0x120>)
 80022fa:	f007 fd93 	bl	8009e24 <HAL_TIMEx_MasterConfigSynchronization>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d001      	beq.n	8002308 <MX_TIM4_Init+0xb0>
	{
		Error_Handler();
 8002304:	f000 fa7e 	bl	8002804 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002308:	2360      	movs	r3, #96	; 0x60
 800230a:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 21000 - 1;
 800230c:	f245 2307 	movw	r3, #20999	; 0x5207
 8002310:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002312:	2300      	movs	r3, #0
 8002314:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002316:	2300      	movs	r3, #0
 8002318:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800231a:	1d3b      	adds	r3, r7, #4
 800231c:	2200      	movs	r2, #0
 800231e:	4619      	mov	r1, r3
 8002320:	4815      	ldr	r0, [pc, #84]	; (8002378 <MX_TIM4_Init+0x120>)
 8002322:	f007 f8e3 	bl	80094ec <HAL_TIM_PWM_ConfigChannel>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d001      	beq.n	8002330 <MX_TIM4_Init+0xd8>
	{
		Error_Handler();
 800232c:	f000 fa6a 	bl	8002804 <Error_Handler>
	}
	sConfigOC.Pulse = 10500 - 1;
 8002330:	f642 1303 	movw	r3, #10499	; 0x2903
 8002334:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002336:	1d3b      	adds	r3, r7, #4
 8002338:	2204      	movs	r2, #4
 800233a:	4619      	mov	r1, r3
 800233c:	480e      	ldr	r0, [pc, #56]	; (8002378 <MX_TIM4_Init+0x120>)
 800233e:	f007 f8d5 	bl	80094ec <HAL_TIM_PWM_ConfigChannel>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <MX_TIM4_Init+0xf4>
	{
		Error_Handler();
 8002348:	f000 fa5c 	bl	8002804 <Error_Handler>
	}
	sConfigOC.Pulse = 5250 - 1;
 800234c:	f241 4381 	movw	r3, #5249	; 0x1481
 8002350:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002352:	1d3b      	adds	r3, r7, #4
 8002354:	2208      	movs	r2, #8
 8002356:	4619      	mov	r1, r3
 8002358:	4807      	ldr	r0, [pc, #28]	; (8002378 <MX_TIM4_Init+0x120>)
 800235a:	f007 f8c7 	bl	80094ec <HAL_TIM_PWM_ConfigChannel>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d001      	beq.n	8002368 <MX_TIM4_Init+0x110>
	{
		Error_Handler();
 8002364:	f000 fa4e 	bl	8002804 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */
	HAL_TIM_MspPostInit(&htim4);
 8002368:	4803      	ldr	r0, [pc, #12]	; (8002378 <MX_TIM4_Init+0x120>)
 800236a:	f000 fd6b 	bl	8002e44 <HAL_TIM_MspPostInit>

}
 800236e:	bf00      	nop
 8002370:	3738      	adds	r7, #56	; 0x38
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	200005b8 	.word	0x200005b8
 800237c:	40000800 	.word	0x40000800

08002380 <MX_TIM5_Init>:
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b08e      	sub	sp, #56	; 0x38
 8002384:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8002386:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800238a:	2200      	movs	r2, #0
 800238c:	601a      	str	r2, [r3, #0]
 800238e:	605a      	str	r2, [r3, #4]
 8002390:	609a      	str	r2, [r3, #8]
 8002392:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002394:	f107 0320 	add.w	r3, r7, #32
 8002398:	2200      	movs	r2, #0
 800239a:	601a      	str	r2, [r3, #0]
 800239c:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800239e:	1d3b      	adds	r3, r7, #4
 80023a0:	2200      	movs	r2, #0
 80023a2:	601a      	str	r2, [r3, #0]
 80023a4:	605a      	str	r2, [r3, #4]
 80023a6:	609a      	str	r2, [r3, #8]
 80023a8:	60da      	str	r2, [r3, #12]
 80023aa:	611a      	str	r2, [r3, #16]
 80023ac:	615a      	str	r2, [r3, #20]
 80023ae:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 80023b0:	4b33      	ldr	r3, [pc, #204]	; (8002480 <MX_TIM5_Init+0x100>)
 80023b2:	4a34      	ldr	r2, [pc, #208]	; (8002484 <MX_TIM5_Init+0x104>)
 80023b4:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 84 - 1;
 80023b6:	4b32      	ldr	r3, [pc, #200]	; (8002480 <MX_TIM5_Init+0x100>)
 80023b8:	2253      	movs	r2, #83	; 0x53
 80023ba:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023bc:	4b30      	ldr	r3, [pc, #192]	; (8002480 <MX_TIM5_Init+0x100>)
 80023be:	2200      	movs	r2, #0
 80023c0:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 10000 - 1;
 80023c2:	4b2f      	ldr	r3, [pc, #188]	; (8002480 <MX_TIM5_Init+0x100>)
 80023c4:	f242 720f 	movw	r2, #9999	; 0x270f
 80023c8:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023ca:	4b2d      	ldr	r3, [pc, #180]	; (8002480 <MX_TIM5_Init+0x100>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023d0:	4b2b      	ldr	r3, [pc, #172]	; (8002480 <MX_TIM5_Init+0x100>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80023d6:	482a      	ldr	r0, [pc, #168]	; (8002480 <MX_TIM5_Init+0x100>)
 80023d8:	f006 fe66 	bl	80090a8 <HAL_TIM_Base_Init>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d001      	beq.n	80023e6 <MX_TIM5_Init+0x66>
	{
		Error_Handler();
 80023e2:	f000 fa0f 	bl	8002804 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023ea:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80023ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023f0:	4619      	mov	r1, r3
 80023f2:	4823      	ldr	r0, [pc, #140]	; (8002480 <MX_TIM5_Init+0x100>)
 80023f4:	f007 f93c 	bl	8009670 <HAL_TIM_ConfigClockSource>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d001      	beq.n	8002402 <MX_TIM5_Init+0x82>
	{
		Error_Handler();
 80023fe:	f000 fa01 	bl	8002804 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002402:	481f      	ldr	r0, [pc, #124]	; (8002480 <MX_TIM5_Init+0x100>)
 8002404:	f006 ff10 	bl	8009228 <HAL_TIM_PWM_Init>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <MX_TIM5_Init+0x92>
	{
		Error_Handler();
 800240e:	f000 f9f9 	bl	8002804 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002412:	2300      	movs	r3, #0
 8002414:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002416:	2300      	movs	r3, #0
 8002418:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800241a:	f107 0320 	add.w	r3, r7, #32
 800241e:	4619      	mov	r1, r3
 8002420:	4817      	ldr	r0, [pc, #92]	; (8002480 <MX_TIM5_Init+0x100>)
 8002422:	f007 fcff 	bl	8009e24 <HAL_TIMEx_MasterConfigSynchronization>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d001      	beq.n	8002430 <MX_TIM5_Init+0xb0>
	{
		Error_Handler();
 800242c:	f000 f9ea 	bl	8002804 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002430:	2360      	movs	r3, #96	; 0x60
 8002432:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8002434:	2300      	movs	r3, #0
 8002436:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002438:	2300      	movs	r3, #0
 800243a:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800243c:	2300      	movs	r3, #0
 800243e:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002440:	1d3b      	adds	r3, r7, #4
 8002442:	2200      	movs	r2, #0
 8002444:	4619      	mov	r1, r3
 8002446:	480e      	ldr	r0, [pc, #56]	; (8002480 <MX_TIM5_Init+0x100>)
 8002448:	f007 f850 	bl	80094ec <HAL_TIM_PWM_ConfigChannel>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <MX_TIM5_Init+0xd6>
	{
		Error_Handler();
 8002452:	f000 f9d7 	bl	8002804 <Error_Handler>
	}
	sConfigOC.Pulse = 5000;
 8002456:	f241 3388 	movw	r3, #5000	; 0x1388
 800245a:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800245c:	1d3b      	adds	r3, r7, #4
 800245e:	220c      	movs	r2, #12
 8002460:	4619      	mov	r1, r3
 8002462:	4807      	ldr	r0, [pc, #28]	; (8002480 <MX_TIM5_Init+0x100>)
 8002464:	f007 f842 	bl	80094ec <HAL_TIM_PWM_ConfigChannel>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <MX_TIM5_Init+0xf2>
	{
		Error_Handler();
 800246e:	f000 f9c9 	bl	8002804 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */
	HAL_TIM_MspPostInit(&htim5);
 8002472:	4803      	ldr	r0, [pc, #12]	; (8002480 <MX_TIM5_Init+0x100>)
 8002474:	f000 fce6 	bl	8002e44 <HAL_TIM_MspPostInit>

}
 8002478:	bf00      	nop
 800247a:	3738      	adds	r7, #56	; 0x38
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	20000600 	.word	0x20000600
 8002484:	40000c00 	.word	0x40000c00

08002488 <MX_TIM7_Init>:
 * @brief TIM7 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM7_Init(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM7_Init 0 */

	/* USER CODE END TIM7_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800248e:	463b      	mov	r3, r7
 8002490:	2200      	movs	r2, #0
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM7_Init 1 */

	/* USER CODE END TIM7_Init 1 */
	htim7.Instance = TIM7;
 8002496:	4b15      	ldr	r3, [pc, #84]	; (80024ec <MX_TIM7_Init+0x64>)
 8002498:	4a15      	ldr	r2, [pc, #84]	; (80024f0 <MX_TIM7_Init+0x68>)
 800249a:	601a      	str	r2, [r3, #0]
	htim7.Init.Prescaler = 10 - 1;
 800249c:	4b13      	ldr	r3, [pc, #76]	; (80024ec <MX_TIM7_Init+0x64>)
 800249e:	2209      	movs	r2, #9
 80024a0:	605a      	str	r2, [r3, #4]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024a2:	4b12      	ldr	r3, [pc, #72]	; (80024ec <MX_TIM7_Init+0x64>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	609a      	str	r2, [r3, #8]
	htim7.Init.Period = 8400 - 1;
 80024a8:	4b10      	ldr	r3, [pc, #64]	; (80024ec <MX_TIM7_Init+0x64>)
 80024aa:	f242 02cf 	movw	r2, #8399	; 0x20cf
 80024ae:	60da      	str	r2, [r3, #12]
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024b0:	4b0e      	ldr	r3, [pc, #56]	; (80024ec <MX_TIM7_Init+0x64>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80024b6:	480d      	ldr	r0, [pc, #52]	; (80024ec <MX_TIM7_Init+0x64>)
 80024b8:	f006 fdf6 	bl	80090a8 <HAL_TIM_Base_Init>
 80024bc:	4603      	mov	r3, r0
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d001      	beq.n	80024c6 <MX_TIM7_Init+0x3e>
	{
		Error_Handler();
 80024c2:	f000 f99f 	bl	8002804 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024c6:	2300      	movs	r3, #0
 80024c8:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024ca:	2300      	movs	r3, #0
 80024cc:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80024ce:	463b      	mov	r3, r7
 80024d0:	4619      	mov	r1, r3
 80024d2:	4806      	ldr	r0, [pc, #24]	; (80024ec <MX_TIM7_Init+0x64>)
 80024d4:	f007 fca6 	bl	8009e24 <HAL_TIMEx_MasterConfigSynchronization>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <MX_TIM7_Init+0x5a>
	{
		Error_Handler();
 80024de:	f000 f991 	bl	8002804 <Error_Handler>
	}
	/* USER CODE BEGIN TIM7_Init 2 */

	/* USER CODE END TIM7_Init 2 */

}
 80024e2:	bf00      	nop
 80024e4:	3708      	adds	r7, #8
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	20000648 	.word	0x20000648
 80024f0:	40001400 	.word	0x40001400

080024f4 <MX_TIM10_Init>:
 * @brief TIM10 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM10_Init(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b088      	sub	sp, #32
 80024f8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM10_Init 0 */

	/* USER CODE END TIM10_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80024fa:	1d3b      	adds	r3, r7, #4
 80024fc:	2200      	movs	r2, #0
 80024fe:	601a      	str	r2, [r3, #0]
 8002500:	605a      	str	r2, [r3, #4]
 8002502:	609a      	str	r2, [r3, #8]
 8002504:	60da      	str	r2, [r3, #12]
 8002506:	611a      	str	r2, [r3, #16]
 8002508:	615a      	str	r2, [r3, #20]
 800250a:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM10_Init 1 */

	/* USER CODE END TIM10_Init 1 */
	htim10.Instance = TIM10;
 800250c:	4b1e      	ldr	r3, [pc, #120]	; (8002588 <MX_TIM10_Init+0x94>)
 800250e:	4a1f      	ldr	r2, [pc, #124]	; (800258c <MX_TIM10_Init+0x98>)
 8002510:	601a      	str	r2, [r3, #0]
	htim10.Init.Prescaler = 336 - 1;
 8002512:	4b1d      	ldr	r3, [pc, #116]	; (8002588 <MX_TIM10_Init+0x94>)
 8002514:	f240 124f 	movw	r2, #335	; 0x14f
 8002518:	605a      	str	r2, [r3, #4]
	htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800251a:	4b1b      	ldr	r3, [pc, #108]	; (8002588 <MX_TIM10_Init+0x94>)
 800251c:	2200      	movs	r2, #0
 800251e:	609a      	str	r2, [r3, #8]
	htim10.Init.Period = 10000 - 1;
 8002520:	4b19      	ldr	r3, [pc, #100]	; (8002588 <MX_TIM10_Init+0x94>)
 8002522:	f242 720f 	movw	r2, #9999	; 0x270f
 8002526:	60da      	str	r2, [r3, #12]
	htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002528:	4b17      	ldr	r3, [pc, #92]	; (8002588 <MX_TIM10_Init+0x94>)
 800252a:	2200      	movs	r2, #0
 800252c:	611a      	str	r2, [r3, #16]
	htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800252e:	4b16      	ldr	r3, [pc, #88]	; (8002588 <MX_TIM10_Init+0x94>)
 8002530:	2200      	movs	r2, #0
 8002532:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002534:	4814      	ldr	r0, [pc, #80]	; (8002588 <MX_TIM10_Init+0x94>)
 8002536:	f006 fdb7 	bl	80090a8 <HAL_TIM_Base_Init>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d001      	beq.n	8002544 <MX_TIM10_Init+0x50>
	{
		Error_Handler();
 8002540:	f000 f960 	bl	8002804 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8002544:	4810      	ldr	r0, [pc, #64]	; (8002588 <MX_TIM10_Init+0x94>)
 8002546:	f006 fe6f 	bl	8009228 <HAL_TIM_PWM_Init>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d001      	beq.n	8002554 <MX_TIM10_Init+0x60>
	{
		Error_Handler();
 8002550:	f000 f958 	bl	8002804 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002554:	2360      	movs	r3, #96	; 0x60
 8002556:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 100;
 8002558:	2364      	movs	r3, #100	; 0x64
 800255a:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800255c:	2300      	movs	r3, #0
 800255e:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002560:	2300      	movs	r3, #0
 8002562:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002564:	1d3b      	adds	r3, r7, #4
 8002566:	2200      	movs	r2, #0
 8002568:	4619      	mov	r1, r3
 800256a:	4807      	ldr	r0, [pc, #28]	; (8002588 <MX_TIM10_Init+0x94>)
 800256c:	f006 ffbe 	bl	80094ec <HAL_TIM_PWM_ConfigChannel>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <MX_TIM10_Init+0x86>
	{
		Error_Handler();
 8002576:	f000 f945 	bl	8002804 <Error_Handler>
	}
	/* USER CODE BEGIN TIM10_Init 2 */

	/* USER CODE END TIM10_Init 2 */
	HAL_TIM_MspPostInit(&htim10);
 800257a:	4803      	ldr	r0, [pc, #12]	; (8002588 <MX_TIM10_Init+0x94>)
 800257c:	f000 fc62 	bl	8002e44 <HAL_TIM_MspPostInit>

}
 8002580:	bf00      	nop
 8002582:	3720      	adds	r7, #32
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	20000690 	.word	0x20000690
 800258c:	40014400 	.word	0x40014400

08002590 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8002594:	4b11      	ldr	r3, [pc, #68]	; (80025dc <MX_USART3_UART_Init+0x4c>)
 8002596:	4a12      	ldr	r2, [pc, #72]	; (80025e0 <MX_USART3_UART_Init+0x50>)
 8002598:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 800259a:	4b10      	ldr	r3, [pc, #64]	; (80025dc <MX_USART3_UART_Init+0x4c>)
 800259c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025a0:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80025a2:	4b0e      	ldr	r3, [pc, #56]	; (80025dc <MX_USART3_UART_Init+0x4c>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80025a8:	4b0c      	ldr	r3, [pc, #48]	; (80025dc <MX_USART3_UART_Init+0x4c>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80025ae:	4b0b      	ldr	r3, [pc, #44]	; (80025dc <MX_USART3_UART_Init+0x4c>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80025b4:	4b09      	ldr	r3, [pc, #36]	; (80025dc <MX_USART3_UART_Init+0x4c>)
 80025b6:	220c      	movs	r2, #12
 80025b8:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025ba:	4b08      	ldr	r3, [pc, #32]	; (80025dc <MX_USART3_UART_Init+0x4c>)
 80025bc:	2200      	movs	r2, #0
 80025be:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80025c0:	4b06      	ldr	r3, [pc, #24]	; (80025dc <MX_USART3_UART_Init+0x4c>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 80025c6:	4805      	ldr	r0, [pc, #20]	; (80025dc <MX_USART3_UART_Init+0x4c>)
 80025c8:	f007 fcbc 	bl	8009f44 <HAL_UART_Init>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 80025d2:	f000 f917 	bl	8002804 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	200006d8 	.word	0x200006d8
 80025e0:	40004800 	.word	0x40004800

080025e4 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 80025ea:	2300      	movs	r3, #0
 80025ec:	607b      	str	r3, [r7, #4]
 80025ee:	4b14      	ldr	r3, [pc, #80]	; (8002640 <MX_DMA_Init+0x5c>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f2:	4a13      	ldr	r2, [pc, #76]	; (8002640 <MX_DMA_Init+0x5c>)
 80025f4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80025f8:	6313      	str	r3, [r2, #48]	; 0x30
 80025fa:	4b11      	ldr	r3, [pc, #68]	; (8002640 <MX_DMA_Init+0x5c>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002602:	607b      	str	r3, [r7, #4]
 8002604:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002606:	2200      	movs	r2, #0
 8002608:	2100      	movs	r1, #0
 800260a:	2038      	movs	r0, #56	; 0x38
 800260c:	f002 faeb 	bl	8004be6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002610:	2038      	movs	r0, #56	; 0x38
 8002612:	f002 fb04 	bl	8004c1e <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8002616:	2200      	movs	r2, #0
 8002618:	2100      	movs	r1, #0
 800261a:	203b      	movs	r0, #59	; 0x3b
 800261c:	f002 fae3 	bl	8004be6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002620:	203b      	movs	r0, #59	; 0x3b
 8002622:	f002 fafc 	bl	8004c1e <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8002626:	2200      	movs	r2, #0
 8002628:	2100      	movs	r1, #0
 800262a:	2045      	movs	r0, #69	; 0x45
 800262c:	f002 fadb 	bl	8004be6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002630:	2045      	movs	r0, #69	; 0x45
 8002632:	f002 faf4 	bl	8004c1e <HAL_NVIC_EnableIRQ>

}
 8002636:	bf00      	nop
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	40023800 	.word	0x40023800

08002644 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b08c      	sub	sp, #48	; 0x30
 8002648:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800264a:	f107 031c 	add.w	r3, r7, #28
 800264e:	2200      	movs	r2, #0
 8002650:	601a      	str	r2, [r3, #0]
 8002652:	605a      	str	r2, [r3, #4]
 8002654:	609a      	str	r2, [r3, #8]
 8002656:	60da      	str	r2, [r3, #12]
 8002658:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800265a:	2300      	movs	r3, #0
 800265c:	61bb      	str	r3, [r7, #24]
 800265e:	4b63      	ldr	r3, [pc, #396]	; (80027ec <MX_GPIO_Init+0x1a8>)
 8002660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002662:	4a62      	ldr	r2, [pc, #392]	; (80027ec <MX_GPIO_Init+0x1a8>)
 8002664:	f043 0310 	orr.w	r3, r3, #16
 8002668:	6313      	str	r3, [r2, #48]	; 0x30
 800266a:	4b60      	ldr	r3, [pc, #384]	; (80027ec <MX_GPIO_Init+0x1a8>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266e:	f003 0310 	and.w	r3, r3, #16
 8002672:	61bb      	str	r3, [r7, #24]
 8002674:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002676:	2300      	movs	r3, #0
 8002678:	617b      	str	r3, [r7, #20]
 800267a:	4b5c      	ldr	r3, [pc, #368]	; (80027ec <MX_GPIO_Init+0x1a8>)
 800267c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267e:	4a5b      	ldr	r2, [pc, #364]	; (80027ec <MX_GPIO_Init+0x1a8>)
 8002680:	f043 0304 	orr.w	r3, r3, #4
 8002684:	6313      	str	r3, [r2, #48]	; 0x30
 8002686:	4b59      	ldr	r3, [pc, #356]	; (80027ec <MX_GPIO_Init+0x1a8>)
 8002688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268a:	f003 0304 	and.w	r3, r3, #4
 800268e:	617b      	str	r3, [r7, #20]
 8002690:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002692:	2300      	movs	r3, #0
 8002694:	613b      	str	r3, [r7, #16]
 8002696:	4b55      	ldr	r3, [pc, #340]	; (80027ec <MX_GPIO_Init+0x1a8>)
 8002698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269a:	4a54      	ldr	r2, [pc, #336]	; (80027ec <MX_GPIO_Init+0x1a8>)
 800269c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026a0:	6313      	str	r3, [r2, #48]	; 0x30
 80026a2:	4b52      	ldr	r3, [pc, #328]	; (80027ec <MX_GPIO_Init+0x1a8>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026aa:	613b      	str	r3, [r7, #16]
 80026ac:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80026ae:	2300      	movs	r3, #0
 80026b0:	60fb      	str	r3, [r7, #12]
 80026b2:	4b4e      	ldr	r3, [pc, #312]	; (80027ec <MX_GPIO_Init+0x1a8>)
 80026b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b6:	4a4d      	ldr	r2, [pc, #308]	; (80027ec <MX_GPIO_Init+0x1a8>)
 80026b8:	f043 0301 	orr.w	r3, r3, #1
 80026bc:	6313      	str	r3, [r2, #48]	; 0x30
 80026be:	4b4b      	ldr	r3, [pc, #300]	; (80027ec <MX_GPIO_Init+0x1a8>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c2:	f003 0301 	and.w	r3, r3, #1
 80026c6:	60fb      	str	r3, [r7, #12]
 80026c8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80026ca:	2300      	movs	r3, #0
 80026cc:	60bb      	str	r3, [r7, #8]
 80026ce:	4b47      	ldr	r3, [pc, #284]	; (80027ec <MX_GPIO_Init+0x1a8>)
 80026d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d2:	4a46      	ldr	r2, [pc, #280]	; (80027ec <MX_GPIO_Init+0x1a8>)
 80026d4:	f043 0302 	orr.w	r3, r3, #2
 80026d8:	6313      	str	r3, [r2, #48]	; 0x30
 80026da:	4b44      	ldr	r3, [pc, #272]	; (80027ec <MX_GPIO_Init+0x1a8>)
 80026dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026de:	f003 0302 	and.w	r3, r3, #2
 80026e2:	60bb      	str	r3, [r7, #8]
 80026e4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80026e6:	2300      	movs	r3, #0
 80026e8:	607b      	str	r3, [r7, #4]
 80026ea:	4b40      	ldr	r3, [pc, #256]	; (80027ec <MX_GPIO_Init+0x1a8>)
 80026ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ee:	4a3f      	ldr	r2, [pc, #252]	; (80027ec <MX_GPIO_Init+0x1a8>)
 80026f0:	f043 0308 	orr.w	r3, r3, #8
 80026f4:	6313      	str	r3, [r2, #48]	; 0x30
 80026f6:	4b3d      	ldr	r3, [pc, #244]	; (80027ec <MX_GPIO_Init+0x1a8>)
 80026f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fa:	f003 0308 	and.w	r3, r3, #8
 80026fe:	607b      	str	r3, [r7, #4]
 8002700:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);
 8002702:	2200      	movs	r2, #0
 8002704:	21f7      	movs	r1, #247	; 0xf7
 8002706:	483a      	ldr	r0, [pc, #232]	; (80027f0 <MX_GPIO_Init+0x1ac>)
 8002708:	f004 f898 	bl	800683c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4 | GPIO_PIN_6, GPIO_PIN_RESET);
 800270c:	2200      	movs	r2, #0
 800270e:	2150      	movs	r1, #80	; 0x50
 8002710:	4838      	ldr	r0, [pc, #224]	; (80027f4 <MX_GPIO_Init+0x1b0>)
 8002712:	f004 f893 	bl	800683c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8002716:	2200      	movs	r2, #0
 8002718:	f44f 7100 	mov.w	r1, #512	; 0x200
 800271c:	4836      	ldr	r0, [pc, #216]	; (80027f8 <MX_GPIO_Init+0x1b4>)
 800271e:	f004 f88d 	bl	800683c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PE2 PE4 PE5 PE6
	 PE7 PE0 PE1 */
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_0 | GPIO_PIN_1;
 8002722:	23f7      	movs	r3, #247	; 0xf7
 8002724:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002726:	2301      	movs	r3, #1
 8002728:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800272a:	2300      	movs	r3, #0
 800272c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800272e:	2300      	movs	r3, #0
 8002730:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002732:	f107 031c 	add.w	r3, r7, #28
 8002736:	4619      	mov	r1, r3
 8002738:	482d      	ldr	r0, [pc, #180]	; (80027f0 <MX_GPIO_Init+0x1ac>)
 800273a:	f003 fecb 	bl	80064d4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PE3 */
	GPIO_InitStruct.Pin = GPIO_PIN_3;
 800273e:	2308      	movs	r3, #8
 8002740:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002742:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002746:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002748:	2300      	movs	r3, #0
 800274a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800274c:	f107 031c 	add.w	r3, r7, #28
 8002750:	4619      	mov	r1, r3
 8002752:	4827      	ldr	r0, [pc, #156]	; (80027f0 <MX_GPIO_Init+0x1ac>)
 8002754:	f003 febe 	bl	80064d4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC15 */
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002758:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800275c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800275e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002762:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002764:	2300      	movs	r3, #0
 8002766:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002768:	f107 031c 	add.w	r3, r7, #28
 800276c:	4619      	mov	r1, r3
 800276e:	4823      	ldr	r0, [pc, #140]	; (80027fc <MX_GPIO_Init+0x1b8>)
 8002770:	f003 feb0 	bl	80064d4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA4 PA6 */
	GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_6;
 8002774:	2350      	movs	r3, #80	; 0x50
 8002776:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002778:	2301      	movs	r3, #1
 800277a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800277c:	2300      	movs	r3, #0
 800277e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002780:	2300      	movs	r3, #0
 8002782:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002784:	f107 031c 	add.w	r3, r7, #28
 8002788:	4619      	mov	r1, r3
 800278a:	481a      	ldr	r0, [pc, #104]	; (80027f4 <MX_GPIO_Init+0x1b0>)
 800278c:	f003 fea2 	bl	80064d4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD10 PD4 */
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_4;
 8002790:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8002794:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002796:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800279a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800279c:	2300      	movs	r3, #0
 800279e:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80027a0:	f107 031c 	add.w	r3, r7, #28
 80027a4:	4619      	mov	r1, r3
 80027a6:	4816      	ldr	r0, [pc, #88]	; (8002800 <MX_GPIO_Init+0x1bc>)
 80027a8:	f003 fe94 	bl	80064d4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC7 */
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 80027ac:	2380      	movs	r3, #128	; 0x80
 80027ae:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027b0:	2300      	movs	r3, #0
 80027b2:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b4:	2300      	movs	r3, #0
 80027b6:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027b8:	f107 031c 	add.w	r3, r7, #28
 80027bc:	4619      	mov	r1, r3
 80027be:	480f      	ldr	r0, [pc, #60]	; (80027fc <MX_GPIO_Init+0x1b8>)
 80027c0:	f003 fe88 	bl	80064d4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB9 */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 80027c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027c8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027ca:	2301      	movs	r3, #1
 80027cc:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ce:	2300      	movs	r3, #0
 80027d0:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027d2:	2300      	movs	r3, #0
 80027d4:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027d6:	f107 031c 	add.w	r3, r7, #28
 80027da:	4619      	mov	r1, r3
 80027dc:	4806      	ldr	r0, [pc, #24]	; (80027f8 <MX_GPIO_Init+0x1b4>)
 80027de:	f003 fe79 	bl	80064d4 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80027e2:	bf00      	nop
 80027e4:	3730      	adds	r7, #48	; 0x30
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	40023800 	.word	0x40023800
 80027f0:	40021000 	.word	0x40021000
 80027f4:	40020000 	.word	0x40020000
 80027f8:	40020400 	.word	0x40020400
 80027fc:	40020800 	.word	0x40020800
 8002800:	40020c00 	.word	0x40020c00

08002804 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002808:	b672      	cpsid	i
}
 800280a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800280c:	e7fe      	b.n	800280c <Error_Handler+0x8>
	...

08002810 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002816:	2300      	movs	r3, #0
 8002818:	607b      	str	r3, [r7, #4]
 800281a:	4b10      	ldr	r3, [pc, #64]	; (800285c <HAL_MspInit+0x4c>)
 800281c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281e:	4a0f      	ldr	r2, [pc, #60]	; (800285c <HAL_MspInit+0x4c>)
 8002820:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002824:	6453      	str	r3, [r2, #68]	; 0x44
 8002826:	4b0d      	ldr	r3, [pc, #52]	; (800285c <HAL_MspInit+0x4c>)
 8002828:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800282a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800282e:	607b      	str	r3, [r7, #4]
 8002830:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002832:	2300      	movs	r3, #0
 8002834:	603b      	str	r3, [r7, #0]
 8002836:	4b09      	ldr	r3, [pc, #36]	; (800285c <HAL_MspInit+0x4c>)
 8002838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283a:	4a08      	ldr	r2, [pc, #32]	; (800285c <HAL_MspInit+0x4c>)
 800283c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002840:	6413      	str	r3, [r2, #64]	; 0x40
 8002842:	4b06      	ldr	r3, [pc, #24]	; (800285c <HAL_MspInit+0x4c>)
 8002844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800284a:	603b      	str	r3, [r7, #0]
 800284c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800284e:	bf00      	nop
 8002850:	370c      	adds	r7, #12
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	40023800 	.word	0x40023800

08002860 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b08a      	sub	sp, #40	; 0x28
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002868:	f107 0314 	add.w	r3, r7, #20
 800286c:	2200      	movs	r2, #0
 800286e:	601a      	str	r2, [r3, #0]
 8002870:	605a      	str	r2, [r3, #4]
 8002872:	609a      	str	r2, [r3, #8]
 8002874:	60da      	str	r2, [r3, #12]
 8002876:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a3c      	ldr	r2, [pc, #240]	; (8002970 <HAL_ADC_MspInit+0x110>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d171      	bne.n	8002966 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002882:	2300      	movs	r3, #0
 8002884:	613b      	str	r3, [r7, #16]
 8002886:	4b3b      	ldr	r3, [pc, #236]	; (8002974 <HAL_ADC_MspInit+0x114>)
 8002888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800288a:	4a3a      	ldr	r2, [pc, #232]	; (8002974 <HAL_ADC_MspInit+0x114>)
 800288c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002890:	6453      	str	r3, [r2, #68]	; 0x44
 8002892:	4b38      	ldr	r3, [pc, #224]	; (8002974 <HAL_ADC_MspInit+0x114>)
 8002894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002896:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800289a:	613b      	str	r3, [r7, #16]
 800289c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800289e:	2300      	movs	r3, #0
 80028a0:	60fb      	str	r3, [r7, #12]
 80028a2:	4b34      	ldr	r3, [pc, #208]	; (8002974 <HAL_ADC_MspInit+0x114>)
 80028a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a6:	4a33      	ldr	r2, [pc, #204]	; (8002974 <HAL_ADC_MspInit+0x114>)
 80028a8:	f043 0304 	orr.w	r3, r3, #4
 80028ac:	6313      	str	r3, [r2, #48]	; 0x30
 80028ae:	4b31      	ldr	r3, [pc, #196]	; (8002974 <HAL_ADC_MspInit+0x114>)
 80028b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b2:	f003 0304 	and.w	r3, r3, #4
 80028b6:	60fb      	str	r3, [r7, #12]
 80028b8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028ba:	2300      	movs	r3, #0
 80028bc:	60bb      	str	r3, [r7, #8]
 80028be:	4b2d      	ldr	r3, [pc, #180]	; (8002974 <HAL_ADC_MspInit+0x114>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c2:	4a2c      	ldr	r2, [pc, #176]	; (8002974 <HAL_ADC_MspInit+0x114>)
 80028c4:	f043 0302 	orr.w	r3, r3, #2
 80028c8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ca:	4b2a      	ldr	r3, [pc, #168]	; (8002974 <HAL_ADC_MspInit+0x114>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ce:	f003 0302 	and.w	r3, r3, #2
 80028d2:	60bb      	str	r3, [r7, #8]
 80028d4:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80028d6:	230d      	movs	r3, #13
 80028d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028da:	2303      	movs	r3, #3
 80028dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028de:	2300      	movs	r3, #0
 80028e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028e2:	f107 0314 	add.w	r3, r7, #20
 80028e6:	4619      	mov	r1, r3
 80028e8:	4823      	ldr	r0, [pc, #140]	; (8002978 <HAL_ADC_MspInit+0x118>)
 80028ea:	f003 fdf3 	bl	80064d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80028ee:	2302      	movs	r3, #2
 80028f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028f2:	2303      	movs	r3, #3
 80028f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f6:	2300      	movs	r3, #0
 80028f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028fa:	f107 0314 	add.w	r3, r7, #20
 80028fe:	4619      	mov	r1, r3
 8002900:	481e      	ldr	r0, [pc, #120]	; (800297c <HAL_ADC_MspInit+0x11c>)
 8002902:	f003 fde7 	bl	80064d4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002906:	4b1e      	ldr	r3, [pc, #120]	; (8002980 <HAL_ADC_MspInit+0x120>)
 8002908:	4a1e      	ldr	r2, [pc, #120]	; (8002984 <HAL_ADC_MspInit+0x124>)
 800290a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800290c:	4b1c      	ldr	r3, [pc, #112]	; (8002980 <HAL_ADC_MspInit+0x120>)
 800290e:	2200      	movs	r2, #0
 8002910:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002912:	4b1b      	ldr	r3, [pc, #108]	; (8002980 <HAL_ADC_MspInit+0x120>)
 8002914:	2200      	movs	r2, #0
 8002916:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002918:	4b19      	ldr	r3, [pc, #100]	; (8002980 <HAL_ADC_MspInit+0x120>)
 800291a:	2200      	movs	r2, #0
 800291c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800291e:	4b18      	ldr	r3, [pc, #96]	; (8002980 <HAL_ADC_MspInit+0x120>)
 8002920:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002924:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002926:	4b16      	ldr	r3, [pc, #88]	; (8002980 <HAL_ADC_MspInit+0x120>)
 8002928:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800292c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800292e:	4b14      	ldr	r3, [pc, #80]	; (8002980 <HAL_ADC_MspInit+0x120>)
 8002930:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002934:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002936:	4b12      	ldr	r3, [pc, #72]	; (8002980 <HAL_ADC_MspInit+0x120>)
 8002938:	f44f 7280 	mov.w	r2, #256	; 0x100
 800293c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800293e:	4b10      	ldr	r3, [pc, #64]	; (8002980 <HAL_ADC_MspInit+0x120>)
 8002940:	2200      	movs	r2, #0
 8002942:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002944:	4b0e      	ldr	r3, [pc, #56]	; (8002980 <HAL_ADC_MspInit+0x120>)
 8002946:	2200      	movs	r2, #0
 8002948:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800294a:	480d      	ldr	r0, [pc, #52]	; (8002980 <HAL_ADC_MspInit+0x120>)
 800294c:	f002 f982 	bl	8004c54 <HAL_DMA_Init>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8002956:	f7ff ff55 	bl	8002804 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	4a08      	ldr	r2, [pc, #32]	; (8002980 <HAL_ADC_MspInit+0x120>)
 800295e:	639a      	str	r2, [r3, #56]	; 0x38
 8002960:	4a07      	ldr	r2, [pc, #28]	; (8002980 <HAL_ADC_MspInit+0x120>)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002966:	bf00      	nop
 8002968:	3728      	adds	r7, #40	; 0x28
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	40012000 	.word	0x40012000
 8002974:	40023800 	.word	0x40023800
 8002978:	40020800 	.word	0x40020800
 800297c:	40020400 	.word	0x40020400
 8002980:	200002b0 	.word	0x200002b0
 8002984:	40026410 	.word	0x40026410

08002988 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b08a      	sub	sp, #40	; 0x28
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002990:	f107 0314 	add.w	r3, r7, #20
 8002994:	2200      	movs	r2, #0
 8002996:	601a      	str	r2, [r3, #0]
 8002998:	605a      	str	r2, [r3, #4]
 800299a:	609a      	str	r2, [r3, #8]
 800299c:	60da      	str	r2, [r3, #12]
 800299e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a1d      	ldr	r2, [pc, #116]	; (8002a1c <HAL_CAN_MspInit+0x94>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d133      	bne.n	8002a12 <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80029aa:	2300      	movs	r3, #0
 80029ac:	613b      	str	r3, [r7, #16]
 80029ae:	4b1c      	ldr	r3, [pc, #112]	; (8002a20 <HAL_CAN_MspInit+0x98>)
 80029b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b2:	4a1b      	ldr	r2, [pc, #108]	; (8002a20 <HAL_CAN_MspInit+0x98>)
 80029b4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80029b8:	6413      	str	r3, [r2, #64]	; 0x40
 80029ba:	4b19      	ldr	r3, [pc, #100]	; (8002a20 <HAL_CAN_MspInit+0x98>)
 80029bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029c2:	613b      	str	r3, [r7, #16]
 80029c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80029c6:	2300      	movs	r3, #0
 80029c8:	60fb      	str	r3, [r7, #12]
 80029ca:	4b15      	ldr	r3, [pc, #84]	; (8002a20 <HAL_CAN_MspInit+0x98>)
 80029cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ce:	4a14      	ldr	r2, [pc, #80]	; (8002a20 <HAL_CAN_MspInit+0x98>)
 80029d0:	f043 0308 	orr.w	r3, r3, #8
 80029d4:	6313      	str	r3, [r2, #48]	; 0x30
 80029d6:	4b12      	ldr	r3, [pc, #72]	; (8002a20 <HAL_CAN_MspInit+0x98>)
 80029d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029da:	f003 0308 	and.w	r3, r3, #8
 80029de:	60fb      	str	r3, [r7, #12]
 80029e0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80029e2:	2303      	movs	r3, #3
 80029e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029e6:	2302      	movs	r3, #2
 80029e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ea:	2300      	movs	r3, #0
 80029ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029ee:	2303      	movs	r3, #3
 80029f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80029f2:	2309      	movs	r3, #9
 80029f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029f6:	f107 0314 	add.w	r3, r7, #20
 80029fa:	4619      	mov	r1, r3
 80029fc:	4809      	ldr	r0, [pc, #36]	; (8002a24 <HAL_CAN_MspInit+0x9c>)
 80029fe:	f003 fd69 	bl	80064d4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8002a02:	2200      	movs	r2, #0
 8002a04:	2100      	movs	r1, #0
 8002a06:	2014      	movs	r0, #20
 8002a08:	f002 f8ed 	bl	8004be6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002a0c:	2014      	movs	r0, #20
 8002a0e:	f002 f906 	bl	8004c1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8002a12:	bf00      	nop
 8002a14:	3728      	adds	r7, #40	; 0x28
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	40006400 	.word	0x40006400
 8002a20:	40023800 	.word	0x40023800
 8002a24:	40020c00 	.word	0x40020c00

08002a28 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b08a      	sub	sp, #40	; 0x28
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a30:	f107 0314 	add.w	r3, r7, #20
 8002a34:	2200      	movs	r2, #0
 8002a36:	601a      	str	r2, [r3, #0]
 8002a38:	605a      	str	r2, [r3, #4]
 8002a3a:	609a      	str	r2, [r3, #8]
 8002a3c:	60da      	str	r2, [r3, #12]
 8002a3e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a19      	ldr	r2, [pc, #100]	; (8002aac <HAL_I2C_MspInit+0x84>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d12b      	bne.n	8002aa2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	613b      	str	r3, [r7, #16]
 8002a4e:	4b18      	ldr	r3, [pc, #96]	; (8002ab0 <HAL_I2C_MspInit+0x88>)
 8002a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a52:	4a17      	ldr	r2, [pc, #92]	; (8002ab0 <HAL_I2C_MspInit+0x88>)
 8002a54:	f043 0302 	orr.w	r3, r3, #2
 8002a58:	6313      	str	r3, [r2, #48]	; 0x30
 8002a5a:	4b15      	ldr	r3, [pc, #84]	; (8002ab0 <HAL_I2C_MspInit+0x88>)
 8002a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	613b      	str	r3, [r7, #16]
 8002a64:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a66:	23c0      	movs	r3, #192	; 0xc0
 8002a68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a6a:	2312      	movs	r3, #18
 8002a6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a72:	2303      	movs	r3, #3
 8002a74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002a76:	2304      	movs	r3, #4
 8002a78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a7a:	f107 0314 	add.w	r3, r7, #20
 8002a7e:	4619      	mov	r1, r3
 8002a80:	480c      	ldr	r0, [pc, #48]	; (8002ab4 <HAL_I2C_MspInit+0x8c>)
 8002a82:	f003 fd27 	bl	80064d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a86:	2300      	movs	r3, #0
 8002a88:	60fb      	str	r3, [r7, #12]
 8002a8a:	4b09      	ldr	r3, [pc, #36]	; (8002ab0 <HAL_I2C_MspInit+0x88>)
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8e:	4a08      	ldr	r2, [pc, #32]	; (8002ab0 <HAL_I2C_MspInit+0x88>)
 8002a90:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a94:	6413      	str	r3, [r2, #64]	; 0x40
 8002a96:	4b06      	ldr	r3, [pc, #24]	; (8002ab0 <HAL_I2C_MspInit+0x88>)
 8002a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a9e:	60fb      	str	r3, [r7, #12]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002aa2:	bf00      	nop
 8002aa4:	3728      	adds	r7, #40	; 0x28
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	40005400 	.word	0x40005400
 8002ab0:	40023800 	.word	0x40023800
 8002ab4:	40020400 	.word	0x40020400

08002ab8 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b08a      	sub	sp, #40	; 0x28
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac0:	f107 0314 	add.w	r3, r7, #20
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]
 8002ac8:	605a      	str	r2, [r3, #4]
 8002aca:	609a      	str	r2, [r3, #8]
 8002acc:	60da      	str	r2, [r3, #12]
 8002ace:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a68      	ldr	r2, [pc, #416]	; (8002c78 <HAL_SD_MspInit+0x1c0>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	f040 80c9 	bne.w	8002c6e <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002adc:	2300      	movs	r3, #0
 8002ade:	613b      	str	r3, [r7, #16]
 8002ae0:	4b66      	ldr	r3, [pc, #408]	; (8002c7c <HAL_SD_MspInit+0x1c4>)
 8002ae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae4:	4a65      	ldr	r2, [pc, #404]	; (8002c7c <HAL_SD_MspInit+0x1c4>)
 8002ae6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002aea:	6453      	str	r3, [r2, #68]	; 0x44
 8002aec:	4b63      	ldr	r3, [pc, #396]	; (8002c7c <HAL_SD_MspInit+0x1c4>)
 8002aee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002af0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002af4:	613b      	str	r3, [r7, #16]
 8002af6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002af8:	2300      	movs	r3, #0
 8002afa:	60fb      	str	r3, [r7, #12]
 8002afc:	4b5f      	ldr	r3, [pc, #380]	; (8002c7c <HAL_SD_MspInit+0x1c4>)
 8002afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b00:	4a5e      	ldr	r2, [pc, #376]	; (8002c7c <HAL_SD_MspInit+0x1c4>)
 8002b02:	f043 0304 	orr.w	r3, r3, #4
 8002b06:	6313      	str	r3, [r2, #48]	; 0x30
 8002b08:	4b5c      	ldr	r3, [pc, #368]	; (8002c7c <HAL_SD_MspInit+0x1c4>)
 8002b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0c:	f003 0304 	and.w	r3, r3, #4
 8002b10:	60fb      	str	r3, [r7, #12]
 8002b12:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b14:	2300      	movs	r3, #0
 8002b16:	60bb      	str	r3, [r7, #8]
 8002b18:	4b58      	ldr	r3, [pc, #352]	; (8002c7c <HAL_SD_MspInit+0x1c4>)
 8002b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1c:	4a57      	ldr	r2, [pc, #348]	; (8002c7c <HAL_SD_MspInit+0x1c4>)
 8002b1e:	f043 0308 	orr.w	r3, r3, #8
 8002b22:	6313      	str	r3, [r2, #48]	; 0x30
 8002b24:	4b55      	ldr	r3, [pc, #340]	; (8002c7c <HAL_SD_MspInit+0x1c4>)
 8002b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b28:	f003 0308 	and.w	r3, r3, #8
 8002b2c:	60bb      	str	r3, [r7, #8]
 8002b2e:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002b30:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8002b34:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b36:	2302      	movs	r3, #2
 8002b38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002b42:	230c      	movs	r3, #12
 8002b44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b46:	f107 0314 	add.w	r3, r7, #20
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	484c      	ldr	r0, [pc, #304]	; (8002c80 <HAL_SD_MspInit+0x1c8>)
 8002b4e:	f003 fcc1 	bl	80064d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002b52:	2304      	movs	r3, #4
 8002b54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b56:	2302      	movs	r3, #2
 8002b58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002b62:	230c      	movs	r3, #12
 8002b64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b66:	f107 0314 	add.w	r3, r7, #20
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	4845      	ldr	r0, [pc, #276]	; (8002c84 <HAL_SD_MspInit+0x1cc>)
 8002b6e:	f003 fcb1 	bl	80064d4 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 8002b72:	4b45      	ldr	r3, [pc, #276]	; (8002c88 <HAL_SD_MspInit+0x1d0>)
 8002b74:	4a45      	ldr	r2, [pc, #276]	; (8002c8c <HAL_SD_MspInit+0x1d4>)
 8002b76:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8002b78:	4b43      	ldr	r3, [pc, #268]	; (8002c88 <HAL_SD_MspInit+0x1d0>)
 8002b7a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002b7e:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b80:	4b41      	ldr	r3, [pc, #260]	; (8002c88 <HAL_SD_MspInit+0x1d0>)
 8002b82:	2240      	movs	r2, #64	; 0x40
 8002b84:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b86:	4b40      	ldr	r3, [pc, #256]	; (8002c88 <HAL_SD_MspInit+0x1d0>)
 8002b88:	2200      	movs	r2, #0
 8002b8a:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b8c:	4b3e      	ldr	r3, [pc, #248]	; (8002c88 <HAL_SD_MspInit+0x1d0>)
 8002b8e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b92:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002b94:	4b3c      	ldr	r3, [pc, #240]	; (8002c88 <HAL_SD_MspInit+0x1d0>)
 8002b96:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002b9a:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002b9c:	4b3a      	ldr	r3, [pc, #232]	; (8002c88 <HAL_SD_MspInit+0x1d0>)
 8002b9e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002ba2:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8002ba4:	4b38      	ldr	r3, [pc, #224]	; (8002c88 <HAL_SD_MspInit+0x1d0>)
 8002ba6:	2220      	movs	r2, #32
 8002ba8:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002baa:	4b37      	ldr	r3, [pc, #220]	; (8002c88 <HAL_SD_MspInit+0x1d0>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002bb0:	4b35      	ldr	r3, [pc, #212]	; (8002c88 <HAL_SD_MspInit+0x1d0>)
 8002bb2:	2204      	movs	r2, #4
 8002bb4:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002bb6:	4b34      	ldr	r3, [pc, #208]	; (8002c88 <HAL_SD_MspInit+0x1d0>)
 8002bb8:	2203      	movs	r2, #3
 8002bba:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8002bbc:	4b32      	ldr	r3, [pc, #200]	; (8002c88 <HAL_SD_MspInit+0x1d0>)
 8002bbe:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002bc2:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002bc4:	4b30      	ldr	r3, [pc, #192]	; (8002c88 <HAL_SD_MspInit+0x1d0>)
 8002bc6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002bca:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8002bcc:	482e      	ldr	r0, [pc, #184]	; (8002c88 <HAL_SD_MspInit+0x1d0>)
 8002bce:	f002 f841 	bl	8004c54 <HAL_DMA_Init>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d001      	beq.n	8002bdc <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 8002bd8:	f7ff fe14 	bl	8002804 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	4a2a      	ldr	r2, [pc, #168]	; (8002c88 <HAL_SD_MspInit+0x1d0>)
 8002be0:	63da      	str	r2, [r3, #60]	; 0x3c
 8002be2:	4a29      	ldr	r2, [pc, #164]	; (8002c88 <HAL_SD_MspInit+0x1d0>)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 8002be8:	4b29      	ldr	r3, [pc, #164]	; (8002c90 <HAL_SD_MspInit+0x1d8>)
 8002bea:	4a2a      	ldr	r2, [pc, #168]	; (8002c94 <HAL_SD_MspInit+0x1dc>)
 8002bec:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8002bee:	4b28      	ldr	r3, [pc, #160]	; (8002c90 <HAL_SD_MspInit+0x1d8>)
 8002bf0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002bf4:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002bf6:	4b26      	ldr	r3, [pc, #152]	; (8002c90 <HAL_SD_MspInit+0x1d8>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bfc:	4b24      	ldr	r3, [pc, #144]	; (8002c90 <HAL_SD_MspInit+0x1d8>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002c02:	4b23      	ldr	r3, [pc, #140]	; (8002c90 <HAL_SD_MspInit+0x1d8>)
 8002c04:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c08:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002c0a:	4b21      	ldr	r3, [pc, #132]	; (8002c90 <HAL_SD_MspInit+0x1d8>)
 8002c0c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002c10:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002c12:	4b1f      	ldr	r3, [pc, #124]	; (8002c90 <HAL_SD_MspInit+0x1d8>)
 8002c14:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c18:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8002c1a:	4b1d      	ldr	r3, [pc, #116]	; (8002c90 <HAL_SD_MspInit+0x1d8>)
 8002c1c:	2220      	movs	r2, #32
 8002c1e:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002c20:	4b1b      	ldr	r3, [pc, #108]	; (8002c90 <HAL_SD_MspInit+0x1d8>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002c26:	4b1a      	ldr	r3, [pc, #104]	; (8002c90 <HAL_SD_MspInit+0x1d8>)
 8002c28:	2204      	movs	r2, #4
 8002c2a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002c2c:	4b18      	ldr	r3, [pc, #96]	; (8002c90 <HAL_SD_MspInit+0x1d8>)
 8002c2e:	2203      	movs	r2, #3
 8002c30:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8002c32:	4b17      	ldr	r3, [pc, #92]	; (8002c90 <HAL_SD_MspInit+0x1d8>)
 8002c34:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002c38:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002c3a:	4b15      	ldr	r3, [pc, #84]	; (8002c90 <HAL_SD_MspInit+0x1d8>)
 8002c3c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002c40:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8002c42:	4813      	ldr	r0, [pc, #76]	; (8002c90 <HAL_SD_MspInit+0x1d8>)
 8002c44:	f002 f806 	bl	8004c54 <HAL_DMA_Init>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d001      	beq.n	8002c52 <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 8002c4e:	f7ff fdd9 	bl	8002804 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a0e      	ldr	r2, [pc, #56]	; (8002c90 <HAL_SD_MspInit+0x1d8>)
 8002c56:	641a      	str	r2, [r3, #64]	; 0x40
 8002c58:	4a0d      	ldr	r2, [pc, #52]	; (8002c90 <HAL_SD_MspInit+0x1d8>)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8002c5e:	2200      	movs	r2, #0
 8002c60:	2100      	movs	r1, #0
 8002c62:	2031      	movs	r0, #49	; 0x31
 8002c64:	f001 ffbf 	bl	8004be6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8002c68:	2031      	movs	r0, #49	; 0x31
 8002c6a:	f001 ffd8 	bl	8004c1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8002c6e:	bf00      	nop
 8002c70:	3728      	adds	r7, #40	; 0x28
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	40012c00 	.word	0x40012c00
 8002c7c:	40023800 	.word	0x40023800
 8002c80:	40020800 	.word	0x40020800
 8002c84:	40020c00 	.word	0x40020c00
 8002c88:	20000410 	.word	0x20000410
 8002c8c:	40026458 	.word	0x40026458
 8002c90:	20000470 	.word	0x20000470
 8002c94:	400264a0 	.word	0x400264a0

08002c98 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b08a      	sub	sp, #40	; 0x28
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca0:	f107 0314 	add.w	r3, r7, #20
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	601a      	str	r2, [r3, #0]
 8002ca8:	605a      	str	r2, [r3, #4]
 8002caa:	609a      	str	r2, [r3, #8]
 8002cac:	60da      	str	r2, [r3, #12]
 8002cae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a19      	ldr	r2, [pc, #100]	; (8002d1c <HAL_SPI_MspInit+0x84>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d12c      	bne.n	8002d14 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002cba:	2300      	movs	r3, #0
 8002cbc:	613b      	str	r3, [r7, #16]
 8002cbe:	4b18      	ldr	r3, [pc, #96]	; (8002d20 <HAL_SPI_MspInit+0x88>)
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc2:	4a17      	ldr	r2, [pc, #92]	; (8002d20 <HAL_SPI_MspInit+0x88>)
 8002cc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cc8:	6413      	str	r3, [r2, #64]	; 0x40
 8002cca:	4b15      	ldr	r3, [pc, #84]	; (8002d20 <HAL_SPI_MspInit+0x88>)
 8002ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cd2:	613b      	str	r3, [r7, #16]
 8002cd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	60fb      	str	r3, [r7, #12]
 8002cda:	4b11      	ldr	r3, [pc, #68]	; (8002d20 <HAL_SPI_MspInit+0x88>)
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cde:	4a10      	ldr	r2, [pc, #64]	; (8002d20 <HAL_SPI_MspInit+0x88>)
 8002ce0:	f043 0302 	orr.w	r3, r3, #2
 8002ce4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ce6:	4b0e      	ldr	r3, [pc, #56]	; (8002d20 <HAL_SPI_MspInit+0x88>)
 8002ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cea:	f003 0302 	and.w	r3, r3, #2
 8002cee:	60fb      	str	r3, [r7, #12]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8002cf2:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8002cf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d00:	2303      	movs	r3, #3
 8002d02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002d04:	2305      	movs	r3, #5
 8002d06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d08:	f107 0314 	add.w	r3, r7, #20
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	4805      	ldr	r0, [pc, #20]	; (8002d24 <HAL_SPI_MspInit+0x8c>)
 8002d10:	f003 fbe0 	bl	80064d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002d14:	bf00      	nop
 8002d16:	3728      	adds	r7, #40	; 0x28
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	40003800 	.word	0x40003800
 8002d20:	40023800 	.word	0x40023800
 8002d24:	40020400 	.word	0x40020400

08002d28 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b089      	sub	sp, #36	; 0x24
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d38:	d10e      	bne.n	8002d58 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	61fb      	str	r3, [r7, #28]
 8002d3e:	4b3b      	ldr	r3, [pc, #236]	; (8002e2c <HAL_TIM_Base_MspInit+0x104>)
 8002d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d42:	4a3a      	ldr	r2, [pc, #232]	; (8002e2c <HAL_TIM_Base_MspInit+0x104>)
 8002d44:	f043 0301 	orr.w	r3, r3, #1
 8002d48:	6413      	str	r3, [r2, #64]	; 0x40
 8002d4a:	4b38      	ldr	r3, [pc, #224]	; (8002e2c <HAL_TIM_Base_MspInit+0x104>)
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	61fb      	str	r3, [r7, #28]
 8002d54:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002d56:	e062      	b.n	8002e1e <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM3)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a34      	ldr	r2, [pc, #208]	; (8002e30 <HAL_TIM_Base_MspInit+0x108>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d10e      	bne.n	8002d80 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d62:	2300      	movs	r3, #0
 8002d64:	61bb      	str	r3, [r7, #24]
 8002d66:	4b31      	ldr	r3, [pc, #196]	; (8002e2c <HAL_TIM_Base_MspInit+0x104>)
 8002d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6a:	4a30      	ldr	r2, [pc, #192]	; (8002e2c <HAL_TIM_Base_MspInit+0x104>)
 8002d6c:	f043 0302 	orr.w	r3, r3, #2
 8002d70:	6413      	str	r3, [r2, #64]	; 0x40
 8002d72:	4b2e      	ldr	r3, [pc, #184]	; (8002e2c <HAL_TIM_Base_MspInit+0x104>)
 8002d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	61bb      	str	r3, [r7, #24]
 8002d7c:	69bb      	ldr	r3, [r7, #24]
}
 8002d7e:	e04e      	b.n	8002e1e <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM4)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a2b      	ldr	r2, [pc, #172]	; (8002e34 <HAL_TIM_Base_MspInit+0x10c>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d10e      	bne.n	8002da8 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	617b      	str	r3, [r7, #20]
 8002d8e:	4b27      	ldr	r3, [pc, #156]	; (8002e2c <HAL_TIM_Base_MspInit+0x104>)
 8002d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d92:	4a26      	ldr	r2, [pc, #152]	; (8002e2c <HAL_TIM_Base_MspInit+0x104>)
 8002d94:	f043 0304 	orr.w	r3, r3, #4
 8002d98:	6413      	str	r3, [r2, #64]	; 0x40
 8002d9a:	4b24      	ldr	r3, [pc, #144]	; (8002e2c <HAL_TIM_Base_MspInit+0x104>)
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9e:	f003 0304 	and.w	r3, r3, #4
 8002da2:	617b      	str	r3, [r7, #20]
 8002da4:	697b      	ldr	r3, [r7, #20]
}
 8002da6:	e03a      	b.n	8002e1e <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM5)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a22      	ldr	r2, [pc, #136]	; (8002e38 <HAL_TIM_Base_MspInit+0x110>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d10e      	bne.n	8002dd0 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002db2:	2300      	movs	r3, #0
 8002db4:	613b      	str	r3, [r7, #16]
 8002db6:	4b1d      	ldr	r3, [pc, #116]	; (8002e2c <HAL_TIM_Base_MspInit+0x104>)
 8002db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dba:	4a1c      	ldr	r2, [pc, #112]	; (8002e2c <HAL_TIM_Base_MspInit+0x104>)
 8002dbc:	f043 0308 	orr.w	r3, r3, #8
 8002dc0:	6413      	str	r3, [r2, #64]	; 0x40
 8002dc2:	4b1a      	ldr	r3, [pc, #104]	; (8002e2c <HAL_TIM_Base_MspInit+0x104>)
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc6:	f003 0308 	and.w	r3, r3, #8
 8002dca:	613b      	str	r3, [r7, #16]
 8002dcc:	693b      	ldr	r3, [r7, #16]
}
 8002dce:	e026      	b.n	8002e1e <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM7)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a19      	ldr	r2, [pc, #100]	; (8002e3c <HAL_TIM_Base_MspInit+0x114>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d10e      	bne.n	8002df8 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002dda:	2300      	movs	r3, #0
 8002ddc:	60fb      	str	r3, [r7, #12]
 8002dde:	4b13      	ldr	r3, [pc, #76]	; (8002e2c <HAL_TIM_Base_MspInit+0x104>)
 8002de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de2:	4a12      	ldr	r2, [pc, #72]	; (8002e2c <HAL_TIM_Base_MspInit+0x104>)
 8002de4:	f043 0320 	orr.w	r3, r3, #32
 8002de8:	6413      	str	r3, [r2, #64]	; 0x40
 8002dea:	4b10      	ldr	r3, [pc, #64]	; (8002e2c <HAL_TIM_Base_MspInit+0x104>)
 8002dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dee:	f003 0320 	and.w	r3, r3, #32
 8002df2:	60fb      	str	r3, [r7, #12]
 8002df4:	68fb      	ldr	r3, [r7, #12]
}
 8002df6:	e012      	b.n	8002e1e <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM10)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a10      	ldr	r2, [pc, #64]	; (8002e40 <HAL_TIM_Base_MspInit+0x118>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d10d      	bne.n	8002e1e <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002e02:	2300      	movs	r3, #0
 8002e04:	60bb      	str	r3, [r7, #8]
 8002e06:	4b09      	ldr	r3, [pc, #36]	; (8002e2c <HAL_TIM_Base_MspInit+0x104>)
 8002e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e0a:	4a08      	ldr	r2, [pc, #32]	; (8002e2c <HAL_TIM_Base_MspInit+0x104>)
 8002e0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e10:	6453      	str	r3, [r2, #68]	; 0x44
 8002e12:	4b06      	ldr	r3, [pc, #24]	; (8002e2c <HAL_TIM_Base_MspInit+0x104>)
 8002e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e1a:	60bb      	str	r3, [r7, #8]
 8002e1c:	68bb      	ldr	r3, [r7, #8]
}
 8002e1e:	bf00      	nop
 8002e20:	3724      	adds	r7, #36	; 0x24
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	40023800 	.word	0x40023800
 8002e30:	40000400 	.word	0x40000400
 8002e34:	40000800 	.word	0x40000800
 8002e38:	40000c00 	.word	0x40000c00
 8002e3c:	40001400 	.word	0x40001400
 8002e40:	40014400 	.word	0x40014400

08002e44 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b08e      	sub	sp, #56	; 0x38
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e50:	2200      	movs	r2, #0
 8002e52:	601a      	str	r2, [r3, #0]
 8002e54:	605a      	str	r2, [r3, #4]
 8002e56:	609a      	str	r2, [r3, #8]
 8002e58:	60da      	str	r2, [r3, #12]
 8002e5a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e64:	d11e      	bne.n	8002ea4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e66:	2300      	movs	r3, #0
 8002e68:	623b      	str	r3, [r7, #32]
 8002e6a:	4b68      	ldr	r3, [pc, #416]	; (800300c <HAL_TIM_MspPostInit+0x1c8>)
 8002e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6e:	4a67      	ldr	r2, [pc, #412]	; (800300c <HAL_TIM_MspPostInit+0x1c8>)
 8002e70:	f043 0301 	orr.w	r3, r3, #1
 8002e74:	6313      	str	r3, [r2, #48]	; 0x30
 8002e76:	4b65      	ldr	r3, [pc, #404]	; (800300c <HAL_TIM_MspPostInit+0x1c8>)
 8002e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7a:	f003 0301 	and.w	r3, r3, #1
 8002e7e:	623b      	str	r3, [r7, #32]
 8002e80:	6a3b      	ldr	r3, [r7, #32]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002e82:	2320      	movs	r3, #32
 8002e84:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e86:	2302      	movs	r3, #2
 8002e88:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002e92:	2301      	movs	r3, #1
 8002e94:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	485c      	ldr	r0, [pc, #368]	; (8003010 <HAL_TIM_MspPostInit+0x1cc>)
 8002e9e:	f003 fb19 	bl	80064d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8002ea2:	e0ae      	b.n	8003002 <HAL_TIM_MspPostInit+0x1be>
  else if(htim->Instance==TIM3)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a5a      	ldr	r2, [pc, #360]	; (8003014 <HAL_TIM_MspPostInit+0x1d0>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d13c      	bne.n	8002f28 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eae:	2300      	movs	r3, #0
 8002eb0:	61fb      	str	r3, [r7, #28]
 8002eb2:	4b56      	ldr	r3, [pc, #344]	; (800300c <HAL_TIM_MspPostInit+0x1c8>)
 8002eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb6:	4a55      	ldr	r2, [pc, #340]	; (800300c <HAL_TIM_MspPostInit+0x1c8>)
 8002eb8:	f043 0302 	orr.w	r3, r3, #2
 8002ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ebe:	4b53      	ldr	r3, [pc, #332]	; (800300c <HAL_TIM_MspPostInit+0x1c8>)
 8002ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec2:	f003 0302 	and.w	r3, r3, #2
 8002ec6:	61fb      	str	r3, [r7, #28]
 8002ec8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002eca:	2300      	movs	r3, #0
 8002ecc:	61bb      	str	r3, [r7, #24]
 8002ece:	4b4f      	ldr	r3, [pc, #316]	; (800300c <HAL_TIM_MspPostInit+0x1c8>)
 8002ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed2:	4a4e      	ldr	r2, [pc, #312]	; (800300c <HAL_TIM_MspPostInit+0x1c8>)
 8002ed4:	f043 0304 	orr.w	r3, r3, #4
 8002ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8002eda:	4b4c      	ldr	r3, [pc, #304]	; (800300c <HAL_TIM_MspPostInit+0x1c8>)
 8002edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ede:	f003 0304 	and.w	r3, r3, #4
 8002ee2:	61bb      	str	r3, [r7, #24]
 8002ee4:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 8002ee6:	2321      	movs	r3, #33	; 0x21
 8002ee8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eea:	2302      	movs	r3, #2
 8002eec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002efa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002efe:	4619      	mov	r1, r3
 8002f00:	4845      	ldr	r0, [pc, #276]	; (8003018 <HAL_TIM_MspPostInit+0x1d4>)
 8002f02:	f003 fae7 	bl	80064d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002f06:	2340      	movs	r3, #64	; 0x40
 8002f08:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f0a:	2302      	movs	r3, #2
 8002f0c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f12:	2300      	movs	r3, #0
 8002f14:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002f16:	2302      	movs	r3, #2
 8002f18:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f1e:	4619      	mov	r1, r3
 8002f20:	483e      	ldr	r0, [pc, #248]	; (800301c <HAL_TIM_MspPostInit+0x1d8>)
 8002f22:	f003 fad7 	bl	80064d4 <HAL_GPIO_Init>
}
 8002f26:	e06c      	b.n	8003002 <HAL_TIM_MspPostInit+0x1be>
  else if(htim->Instance==TIM4)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a3c      	ldr	r2, [pc, #240]	; (8003020 <HAL_TIM_MspPostInit+0x1dc>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d11f      	bne.n	8002f72 <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f32:	2300      	movs	r3, #0
 8002f34:	617b      	str	r3, [r7, #20]
 8002f36:	4b35      	ldr	r3, [pc, #212]	; (800300c <HAL_TIM_MspPostInit+0x1c8>)
 8002f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f3a:	4a34      	ldr	r2, [pc, #208]	; (800300c <HAL_TIM_MspPostInit+0x1c8>)
 8002f3c:	f043 0308 	orr.w	r3, r3, #8
 8002f40:	6313      	str	r3, [r2, #48]	; 0x30
 8002f42:	4b32      	ldr	r3, [pc, #200]	; (800300c <HAL_TIM_MspPostInit+0x1c8>)
 8002f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f46:	f003 0308 	and.w	r3, r3, #8
 8002f4a:	617b      	str	r3, [r7, #20]
 8002f4c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8002f4e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002f52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f54:	2302      	movs	r3, #2
 8002f56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002f60:	2302      	movs	r3, #2
 8002f62:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f68:	4619      	mov	r1, r3
 8002f6a:	482e      	ldr	r0, [pc, #184]	; (8003024 <HAL_TIM_MspPostInit+0x1e0>)
 8002f6c:	f003 fab2 	bl	80064d4 <HAL_GPIO_Init>
}
 8002f70:	e047      	b.n	8003002 <HAL_TIM_MspPostInit+0x1be>
  else if(htim->Instance==TIM5)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a2c      	ldr	r2, [pc, #176]	; (8003028 <HAL_TIM_MspPostInit+0x1e4>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d11e      	bne.n	8002fba <HAL_TIM_MspPostInit+0x176>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	613b      	str	r3, [r7, #16]
 8002f80:	4b22      	ldr	r3, [pc, #136]	; (800300c <HAL_TIM_MspPostInit+0x1c8>)
 8002f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f84:	4a21      	ldr	r2, [pc, #132]	; (800300c <HAL_TIM_MspPostInit+0x1c8>)
 8002f86:	f043 0301 	orr.w	r3, r3, #1
 8002f8a:	6313      	str	r3, [r2, #48]	; 0x30
 8002f8c:	4b1f      	ldr	r3, [pc, #124]	; (800300c <HAL_TIM_MspPostInit+0x1c8>)
 8002f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f90:	f003 0301 	and.w	r3, r3, #1
 8002f94:	613b      	str	r3, [r7, #16]
 8002f96:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8002f98:	2309      	movs	r3, #9
 8002f9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f9c:	2302      	movs	r3, #2
 8002f9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002fa8:	2302      	movs	r3, #2
 8002faa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fb0:	4619      	mov	r1, r3
 8002fb2:	4817      	ldr	r0, [pc, #92]	; (8003010 <HAL_TIM_MspPostInit+0x1cc>)
 8002fb4:	f003 fa8e 	bl	80064d4 <HAL_GPIO_Init>
}
 8002fb8:	e023      	b.n	8003002 <HAL_TIM_MspPostInit+0x1be>
  else if(htim->Instance==TIM10)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a1b      	ldr	r2, [pc, #108]	; (800302c <HAL_TIM_MspPostInit+0x1e8>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d11e      	bne.n	8003002 <HAL_TIM_MspPostInit+0x1be>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	60fb      	str	r3, [r7, #12]
 8002fc8:	4b10      	ldr	r3, [pc, #64]	; (800300c <HAL_TIM_MspPostInit+0x1c8>)
 8002fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fcc:	4a0f      	ldr	r2, [pc, #60]	; (800300c <HAL_TIM_MspPostInit+0x1c8>)
 8002fce:	f043 0302 	orr.w	r3, r3, #2
 8002fd2:	6313      	str	r3, [r2, #48]	; 0x30
 8002fd4:	4b0d      	ldr	r3, [pc, #52]	; (800300c <HAL_TIM_MspPostInit+0x1c8>)
 8002fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd8:	f003 0302 	and.w	r3, r3, #2
 8002fdc:	60fb      	str	r3, [r7, #12]
 8002fde:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002fe0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002fe4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe6:	2302      	movs	r3, #2
 8002fe8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fea:	2300      	movs	r3, #0
 8002fec:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ff6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	4806      	ldr	r0, [pc, #24]	; (8003018 <HAL_TIM_MspPostInit+0x1d4>)
 8002ffe:	f003 fa69 	bl	80064d4 <HAL_GPIO_Init>
}
 8003002:	bf00      	nop
 8003004:	3738      	adds	r7, #56	; 0x38
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	40023800 	.word	0x40023800
 8003010:	40020000 	.word	0x40020000
 8003014:	40000400 	.word	0x40000400
 8003018:	40020400 	.word	0x40020400
 800301c:	40020800 	.word	0x40020800
 8003020:	40000800 	.word	0x40000800
 8003024:	40020c00 	.word	0x40020c00
 8003028:	40000c00 	.word	0x40000c00
 800302c:	40014400 	.word	0x40014400

08003030 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b08a      	sub	sp, #40	; 0x28
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003038:	f107 0314 	add.w	r3, r7, #20
 800303c:	2200      	movs	r2, #0
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	605a      	str	r2, [r3, #4]
 8003042:	609a      	str	r2, [r3, #8]
 8003044:	60da      	str	r2, [r3, #12]
 8003046:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a19      	ldr	r2, [pc, #100]	; (80030b4 <HAL_UART_MspInit+0x84>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d12c      	bne.n	80030ac <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003052:	2300      	movs	r3, #0
 8003054:	613b      	str	r3, [r7, #16]
 8003056:	4b18      	ldr	r3, [pc, #96]	; (80030b8 <HAL_UART_MspInit+0x88>)
 8003058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305a:	4a17      	ldr	r2, [pc, #92]	; (80030b8 <HAL_UART_MspInit+0x88>)
 800305c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003060:	6413      	str	r3, [r2, #64]	; 0x40
 8003062:	4b15      	ldr	r3, [pc, #84]	; (80030b8 <HAL_UART_MspInit+0x88>)
 8003064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003066:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800306a:	613b      	str	r3, [r7, #16]
 800306c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800306e:	2300      	movs	r3, #0
 8003070:	60fb      	str	r3, [r7, #12]
 8003072:	4b11      	ldr	r3, [pc, #68]	; (80030b8 <HAL_UART_MspInit+0x88>)
 8003074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003076:	4a10      	ldr	r2, [pc, #64]	; (80030b8 <HAL_UART_MspInit+0x88>)
 8003078:	f043 0308 	orr.w	r3, r3, #8
 800307c:	6313      	str	r3, [r2, #48]	; 0x30
 800307e:	4b0e      	ldr	r3, [pc, #56]	; (80030b8 <HAL_UART_MspInit+0x88>)
 8003080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003082:	f003 0308 	and.w	r3, r3, #8
 8003086:	60fb      	str	r3, [r7, #12]
 8003088:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800308a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800308e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003090:	2302      	movs	r3, #2
 8003092:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003094:	2300      	movs	r3, #0
 8003096:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003098:	2303      	movs	r3, #3
 800309a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800309c:	2307      	movs	r3, #7
 800309e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030a0:	f107 0314 	add.w	r3, r7, #20
 80030a4:	4619      	mov	r1, r3
 80030a6:	4805      	ldr	r0, [pc, #20]	; (80030bc <HAL_UART_MspInit+0x8c>)
 80030a8:	f003 fa14 	bl	80064d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80030ac:	bf00      	nop
 80030ae:	3728      	adds	r7, #40	; 0x28
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	40004800 	.word	0x40004800
 80030b8:	40023800 	.word	0x40023800
 80030bc:	40020c00 	.word	0x40020c00

080030c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030c0:	b480      	push	{r7}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80030c4:	e7fe      	b.n	80030c4 <NMI_Handler+0x4>

080030c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030c6:	b480      	push	{r7}
 80030c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030ca:	e7fe      	b.n	80030ca <HardFault_Handler+0x4>

080030cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030cc:	b480      	push	{r7}
 80030ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030d0:	e7fe      	b.n	80030d0 <MemManage_Handler+0x4>

080030d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030d2:	b480      	push	{r7}
 80030d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030d6:	e7fe      	b.n	80030d6 <BusFault_Handler+0x4>

080030d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030dc:	e7fe      	b.n	80030dc <UsageFault_Handler+0x4>

080030de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030de:	b480      	push	{r7}
 80030e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030e2:	bf00      	nop
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030ec:	b480      	push	{r7}
 80030ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030f0:	bf00      	nop
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr

080030fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030fa:	b480      	push	{r7}
 80030fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030fe:	bf00      	nop
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800310c:	f000 fb52 	bl	80037b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003110:	bf00      	nop
 8003112:	bd80      	pop	{r7, pc}

08003114 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8003118:	2008      	movs	r0, #8
 800311a:	f003 fba9 	bl	8006870 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800311e:	bf00      	nop
 8003120:	bd80      	pop	{r7, pc}

08003122 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003122:	b580      	push	{r7, lr}
 8003124:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8003126:	2010      	movs	r0, #16
 8003128:	f003 fba2 	bl	8006870 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800312c:	bf00      	nop
 800312e:	bd80      	pop	{r7, pc}

08003130 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003134:	4802      	ldr	r0, [pc, #8]	; (8003140 <CAN1_RX0_IRQHandler+0x10>)
 8003136:	f001 fa4b 	bl	80045d0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800313a:	bf00      	nop
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	20000310 	.word	0x20000310

08003144 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003148:	4802      	ldr	r0, [pc, #8]	; (8003154 <USART3_IRQHandler+0x10>)
 800314a:	f007 f80b 	bl	800a164 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800314e:	bf00      	nop
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	200006d8 	.word	0x200006d8

08003158 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800315c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003160:	f003 fb86 	bl	8006870 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003164:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003168:	f003 fb82 	bl	8006870 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800316c:	bf00      	nop
 800316e:	bd80      	pop	{r7, pc}

08003170 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8003174:	4802      	ldr	r0, [pc, #8]	; (8003180 <SDIO_IRQHandler+0x10>)
 8003176:	f004 fbe7 	bl	8007948 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800317a:	bf00      	nop
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	2000038c 	.word	0x2000038c

08003184 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003188:	4802      	ldr	r0, [pc, #8]	; (8003194 <TIM7_IRQHandler+0x10>)
 800318a:	f006 f8a6 	bl	80092da <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800318e:	bf00      	nop
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	20000648 	.word	0x20000648

08003198 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800319c:	4802      	ldr	r0, [pc, #8]	; (80031a8 <DMA2_Stream0_IRQHandler+0x10>)
 800319e:	f001 fef1 	bl	8004f84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80031a2:	bf00      	nop
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	200002b0 	.word	0x200002b0

080031ac <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80031b0:	4802      	ldr	r0, [pc, #8]	; (80031bc <DMA2_Stream3_IRQHandler+0x10>)
 80031b2:	f001 fee7 	bl	8004f84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80031b6:	bf00      	nop
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	20000410 	.word	0x20000410

080031c0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80031c4:	4802      	ldr	r0, [pc, #8]	; (80031d0 <DMA2_Stream6_IRQHandler+0x10>)
 80031c6:	f001 fedd 	bl	8004f84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80031ca:	bf00      	nop
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	20000470 	.word	0x20000470

080031d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80031d4:	b480      	push	{r7}
 80031d6:	af00      	add	r7, sp, #0
  return 1;
 80031d8:	2301      	movs	r3, #1
}
 80031da:	4618      	mov	r0, r3
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr

080031e4 <_kill>:

int _kill(int pid, int sig)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80031ee:	4b05      	ldr	r3, [pc, #20]	; (8003204 <_kill+0x20>)
 80031f0:	2216      	movs	r2, #22
 80031f2:	601a      	str	r2, [r3, #0]
  return -1;
 80031f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	370c      	adds	r7, #12
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr
 8003204:	20008c48 	.word	0x20008c48

08003208 <_exit>:

void _exit (int status)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b082      	sub	sp, #8
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003210:	f04f 31ff 	mov.w	r1, #4294967295
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f7ff ffe5 	bl	80031e4 <_kill>
  while (1) {}    /* Make sure we hang here */
 800321a:	e7fe      	b.n	800321a <_exit+0x12>

0800321c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b086      	sub	sp, #24
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003228:	2300      	movs	r3, #0
 800322a:	617b      	str	r3, [r7, #20]
 800322c:	e00a      	b.n	8003244 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800322e:	f3af 8000 	nop.w
 8003232:	4601      	mov	r1, r0
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	1c5a      	adds	r2, r3, #1
 8003238:	60ba      	str	r2, [r7, #8]
 800323a:	b2ca      	uxtb	r2, r1
 800323c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	3301      	adds	r3, #1
 8003242:	617b      	str	r3, [r7, #20]
 8003244:	697a      	ldr	r2, [r7, #20]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	429a      	cmp	r2, r3
 800324a:	dbf0      	blt.n	800322e <_read+0x12>
  }

  return len;
 800324c:	687b      	ldr	r3, [r7, #4]
}
 800324e:	4618      	mov	r0, r3
 8003250:	3718      	adds	r7, #24
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003256:	b480      	push	{r7}
 8003258:	b083      	sub	sp, #12
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800325e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003262:	4618      	mov	r0, r3
 8003264:	370c      	adds	r7, #12
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr

0800326e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800326e:	b480      	push	{r7}
 8003270:	b083      	sub	sp, #12
 8003272:	af00      	add	r7, sp, #0
 8003274:	6078      	str	r0, [r7, #4]
 8003276:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800327e:	605a      	str	r2, [r3, #4]
  return 0;
 8003280:	2300      	movs	r3, #0
}
 8003282:	4618      	mov	r0, r3
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr

0800328e <_isatty>:

int _isatty(int file)
{
 800328e:	b480      	push	{r7}
 8003290:	b083      	sub	sp, #12
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003296:	2301      	movs	r3, #1
}
 8003298:	4618      	mov	r0, r3
 800329a:	370c      	adds	r7, #12
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr

080032a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b085      	sub	sp, #20
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80032b0:	2300      	movs	r3, #0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3714      	adds	r7, #20
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
	...

080032c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b087      	sub	sp, #28
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032c8:	4a14      	ldr	r2, [pc, #80]	; (800331c <_sbrk+0x5c>)
 80032ca:	4b15      	ldr	r3, [pc, #84]	; (8003320 <_sbrk+0x60>)
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032d4:	4b13      	ldr	r3, [pc, #76]	; (8003324 <_sbrk+0x64>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d102      	bne.n	80032e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80032dc:	4b11      	ldr	r3, [pc, #68]	; (8003324 <_sbrk+0x64>)
 80032de:	4a12      	ldr	r2, [pc, #72]	; (8003328 <_sbrk+0x68>)
 80032e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032e2:	4b10      	ldr	r3, [pc, #64]	; (8003324 <_sbrk+0x64>)
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4413      	add	r3, r2
 80032ea:	693a      	ldr	r2, [r7, #16]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d205      	bcs.n	80032fc <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80032f0:	4b0e      	ldr	r3, [pc, #56]	; (800332c <_sbrk+0x6c>)
 80032f2:	220c      	movs	r2, #12
 80032f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032f6:	f04f 33ff 	mov.w	r3, #4294967295
 80032fa:	e009      	b.n	8003310 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80032fc:	4b09      	ldr	r3, [pc, #36]	; (8003324 <_sbrk+0x64>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003302:	4b08      	ldr	r3, [pc, #32]	; (8003324 <_sbrk+0x64>)
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4413      	add	r3, r2
 800330a:	4a06      	ldr	r2, [pc, #24]	; (8003324 <_sbrk+0x64>)
 800330c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800330e:	68fb      	ldr	r3, [r7, #12]
}
 8003310:	4618      	mov	r0, r3
 8003312:	371c      	adds	r7, #28
 8003314:	46bd      	mov	sp, r7
 8003316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331a:	4770      	bx	lr
 800331c:	20020000 	.word	0x20020000
 8003320:	00000400 	.word	0x00000400
 8003324:	200007f8 	.word	0x200007f8
 8003328:	20008c58 	.word	0x20008c58
 800332c:	20008c48 	.word	0x20008c48

08003330 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003330:	b480      	push	{r7}
 8003332:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003334:	4b06      	ldr	r3, [pc, #24]	; (8003350 <SystemInit+0x20>)
 8003336:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800333a:	4a05      	ldr	r2, [pc, #20]	; (8003350 <SystemInit+0x20>)
 800333c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003340:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003344:	bf00      	nop
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	e000ed00 	.word	0xe000ed00

08003354 <udp_echoserver_init>:
 * @brief  Initialize the server application.
 * @param  None
 * @retval None
 */
void udp_echoserver_init(void)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b082      	sub	sp, #8
 8003358:	af00      	add	r7, sp, #0
	struct udp_pcb *upcb;
	err_t err;

	/* Create a new UDP control block  */
	upcb = udp_new();
 800335a:	f010 fff7 	bl	801434c <udp_new>
 800335e:	6078      	str	r0, [r7, #4]

	if (upcb)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d00f      	beq.n	8003386 <udp_echoserver_init+0x32>
	{
		/* Bind the upcb to the UDP_PORT port */
		/* Using IP_ADDR_ANY allow the upcb to be used by any local interface */
		err = udp_bind(upcb, IP_ADDR_ANY, UDP_SERVER_PORT);
 8003366:	2207      	movs	r2, #7
 8003368:	4909      	ldr	r1, [pc, #36]	; (8003390 <udp_echoserver_init+0x3c>)
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f010 feb0 	bl	80140d0 <udp_bind>
 8003370:	4603      	mov	r3, r0
 8003372:	70fb      	strb	r3, [r7, #3]

		if (err == ERR_OK)
 8003374:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d104      	bne.n	8003386 <udp_echoserver_init+0x32>
		{
			/* Set a receive callback for the upcb */
			udp_recv(upcb, udp_echoserver_receive_callback, NULL);
 800337c:	2200      	movs	r2, #0
 800337e:	4905      	ldr	r1, [pc, #20]	; (8003394 <udp_echoserver_init+0x40>)
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f010 ffc3 	bl	801430c <udp_recv>
		}
	}
}
 8003386:	bf00      	nop
 8003388:	3708      	adds	r7, #8
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	0801c268 	.word	0x0801c268
 8003394:	08003399 	.word	0x08003399

08003398 <udp_echoserver_receive_callback>:
extern UART_HandleTypeDef huart3;
uint8_t udp_data;
uint8_t udp_flag;

void udp_echoserver_receive_callback(void *arg, struct udp_pcb *upcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	607a      	str	r2, [r7, #4]
 80033a4:	603b      	str	r3, [r7, #0]
	MEMCPY(&udp_data, p->payload, p->len);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6859      	ldr	r1, [r3, #4]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	895b      	ldrh	r3, [r3, #10]
 80033ae:	461a      	mov	r2, r3
 80033b0:	480f      	ldr	r0, [pc, #60]	; (80033f0 <udp_echoserver_receive_callback+0x58>)
 80033b2:	f014 f958 	bl	8017666 <memcpy>
	udp_flag = 1;
 80033b6:	4b0f      	ldr	r3, [pc, #60]	; (80033f4 <udp_echoserver_receive_callback+0x5c>)
 80033b8:	2201      	movs	r2, #1
 80033ba:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart3, &udp_data, 1, 10);
 80033bc:	230a      	movs	r3, #10
 80033be:	2201      	movs	r2, #1
 80033c0:	490b      	ldr	r1, [pc, #44]	; (80033f0 <udp_echoserver_receive_callback+0x58>)
 80033c2:	480d      	ldr	r0, [pc, #52]	; (80033f8 <udp_echoserver_receive_callback+0x60>)
 80033c4:	f006 fe0b 	bl	8009fde <HAL_UART_Transmit>

	/* Connect to the remote client */
	udp_connect(upcb, addr, UDP_CLIENT_PORT);
 80033c8:	2207      	movs	r2, #7
 80033ca:	6839      	ldr	r1, [r7, #0]
 80033cc:	68b8      	ldr	r0, [r7, #8]
 80033ce:	f010 ff07 	bl	80141e0 <udp_connect>

	/* Tell the client that we have accepted it */
	udp_send(upcb, p);
 80033d2:	6879      	ldr	r1, [r7, #4]
 80033d4:	68b8      	ldr	r0, [r7, #8]
 80033d6:	f010 fc91 	bl	8013cfc <udp_send>

	/* free the UDP connection, so we can accept new clients */
	udp_disconnect(upcb);
 80033da:	68b8      	ldr	r0, [r7, #8]
 80033dc:	f010 ff6e 	bl	80142bc <udp_disconnect>

	/* Free the p buffer */
	pbuf_free(p);
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	f00a fdc7 	bl	800df74 <pbuf_free>
	
}
 80033e6:	bf00      	nop
 80033e8:	3710      	adds	r7, #16
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	200007fc 	.word	0x200007fc
 80033f4:	200007fd 	.word	0x200007fd
 80033f8:	200006d8 	.word	0x200006d8

080033fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80033fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003434 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003400:	480d      	ldr	r0, [pc, #52]	; (8003438 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003402:	490e      	ldr	r1, [pc, #56]	; (800343c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003404:	4a0e      	ldr	r2, [pc, #56]	; (8003440 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003406:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003408:	e002      	b.n	8003410 <LoopCopyDataInit>

0800340a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800340a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800340c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800340e:	3304      	adds	r3, #4

08003410 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003410:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003412:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003414:	d3f9      	bcc.n	800340a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003416:	4a0b      	ldr	r2, [pc, #44]	; (8003444 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003418:	4c0b      	ldr	r4, [pc, #44]	; (8003448 <LoopFillZerobss+0x26>)
  movs r3, #0
 800341a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800341c:	e001      	b.n	8003422 <LoopFillZerobss>

0800341e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800341e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003420:	3204      	adds	r2, #4

08003422 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003422:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003424:	d3fb      	bcc.n	800341e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003426:	f7ff ff83 	bl	8003330 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800342a:	f014 f8f5 	bl	8017618 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800342e:	f7fe fa87 	bl	8001940 <main>
  bx  lr    
 8003432:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003434:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003438:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800343c:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8003440:	0801c658 	.word	0x0801c658
  ldr r2, =_sbss
 8003444:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8003448:	20008c58 	.word	0x20008c58

0800344c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800344c:	e7fe      	b.n	800344c <ADC_IRQHandler>

0800344e <DP83848_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval DP83848_STATUS_OK  if OK
  *         DP83848_STATUS_ERROR if missing mandatory function
  */
int32_t  DP83848_RegisterBusIO(dp83848_Object_t *pObj, dp83848_IOCtx_t *ioctx)
{
 800344e:	b480      	push	{r7}
 8003450:	b083      	sub	sp, #12
 8003452:	af00      	add	r7, sp, #0
 8003454:	6078      	str	r0, [r7, #4]
 8003456:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d00b      	beq.n	8003476 <DP83848_RegisterBusIO+0x28>
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d007      	beq.n	8003476 <DP83848_RegisterBusIO+0x28>
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d003      	beq.n	8003476 <DP83848_RegisterBusIO+0x28>
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	691b      	ldr	r3, [r3, #16]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d102      	bne.n	800347c <DP83848_RegisterBusIO+0x2e>
  {
    return DP83848_STATUS_ERROR;
 8003476:	f04f 33ff 	mov.w	r3, #4294967295
 800347a:	e014      	b.n	80034a6 <DP83848_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	685a      	ldr	r2, [r3, #4]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	68da      	ldr	r2, [r3, #12]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	689a      	ldr	r2, [r3, #8]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	691a      	ldr	r2, [r3, #16]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	619a      	str	r2, [r3, #24]

  return DP83848_STATUS_OK;
 80034a4:	2300      	movs	r3, #0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	370c      	adds	r7, #12
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr

080034b2 <DP83848_Init>:
  *         DP83848_STATUS_READ_ERROR if connot read register
  *         DP83848_STATUS_WRITE_ERROR if connot write to register
  *         DP83848_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t DP83848_Init(dp83848_Object_t *pObj)
 {
 80034b2:	b580      	push	{r7, lr}
 80034b4:	b086      	sub	sp, #24
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 80034ba:	2300      	movs	r3, #0
 80034bc:	60fb      	str	r3, [r7, #12]
 80034be:	2300      	movs	r3, #0
 80034c0:	60bb      	str	r3, [r7, #8]
 80034c2:	2300      	movs	r3, #0
 80034c4:	617b      	str	r3, [r7, #20]
   int32_t status = DP83848_STATUS_OK;
 80034c6:	2300      	movs	r3, #0
 80034c8:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d17c      	bne.n	80035cc <DP83848_Init+0x11a>
   {
     if(pObj->IO.Init != 0)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d002      	beq.n	80034e0 <DP83848_Init+0x2e>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = DP83848_MAX_DEV_ADDR + 1;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2220      	movs	r2, #32
 80034e4:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= DP83848_MAX_DEV_ADDR; addr ++)
 80034e6:	2300      	movs	r3, #0
 80034e8:	617b      	str	r3, [r7, #20]
 80034ea:	e01c      	b.n	8003526 <DP83848_Init+0x74>
     {
       if(pObj->IO.ReadReg(addr, DP83848_SMR, &regvalue) < 0)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	695b      	ldr	r3, [r3, #20]
 80034f0:	f107 0208 	add.w	r2, r7, #8
 80034f4:	2119      	movs	r1, #25
 80034f6:	6978      	ldr	r0, [r7, #20]
 80034f8:	4798      	blx	r3
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	da03      	bge.n	8003508 <DP83848_Init+0x56>
       {
         status = DP83848_STATUS_READ_ERROR;
 8003500:	f06f 0304 	mvn.w	r3, #4
 8003504:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 8003506:	e00b      	b.n	8003520 <DP83848_Init+0x6e>
       }

       if((regvalue & DP83848_SMR_PHY_ADDR) == addr)
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	f003 031f 	and.w	r3, r3, #31
 800350e:	697a      	ldr	r2, [r7, #20]
 8003510:	429a      	cmp	r2, r3
 8003512:	d105      	bne.n	8003520 <DP83848_Init+0x6e>
       {
         pObj->DevAddr = addr;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	697a      	ldr	r2, [r7, #20]
 8003518:	601a      	str	r2, [r3, #0]
         status = DP83848_STATUS_OK;
 800351a:	2300      	movs	r3, #0
 800351c:	613b      	str	r3, [r7, #16]
         break;
 800351e:	e005      	b.n	800352c <DP83848_Init+0x7a>
     for(addr = 0; addr <= DP83848_MAX_DEV_ADDR; addr ++)
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	3301      	adds	r3, #1
 8003524:	617b      	str	r3, [r7, #20]
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	2b1f      	cmp	r3, #31
 800352a:	d9df      	bls.n	80034ec <DP83848_Init+0x3a>
       }
     }

     if(pObj->DevAddr > DP83848_MAX_DEV_ADDR)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	2b1f      	cmp	r3, #31
 8003532:	d902      	bls.n	800353a <DP83848_Init+0x88>
     {
       status = DP83848_STATUS_ADDRESS_ERROR;
 8003534:	f06f 0302 	mvn.w	r3, #2
 8003538:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == DP83848_STATUS_OK)
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d145      	bne.n	80035cc <DP83848_Init+0x11a>
     {
       /* set a software reset  */
       if(pObj->IO.WriteReg(pObj->DevAddr, DP83848_BCR, DP83848_BCR_SOFT_RESET) >= 0)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	691b      	ldr	r3, [r3, #16]
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	6810      	ldr	r0, [r2, #0]
 8003548:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800354c:	2100      	movs	r1, #0
 800354e:	4798      	blx	r3
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	db37      	blt.n	80035c6 <DP83848_Init+0x114>
       {
         /* get software reset status */
         if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_BCR, &regvalue) >= 0)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	695b      	ldr	r3, [r3, #20]
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	6810      	ldr	r0, [r2, #0]
 800355e:	f107 0208 	add.w	r2, r7, #8
 8003562:	2100      	movs	r1, #0
 8003564:	4798      	blx	r3
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	db28      	blt.n	80035be <DP83848_Init+0x10c>
         {
           tickstart = pObj->IO.GetTick();
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	699b      	ldr	r3, [r3, #24]
 8003570:	4798      	blx	r3
 8003572:	4603      	mov	r3, r0
 8003574:	60fb      	str	r3, [r7, #12]

           /* wait until software reset is done or timeout occured  */
           while(regvalue & DP83848_BCR_SOFT_RESET)
 8003576:	e01c      	b.n	80035b2 <DP83848_Init+0x100>
           {
             if((pObj->IO.GetTick() - tickstart) <= DP83848_SW_RESET_TO)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	699b      	ldr	r3, [r3, #24]
 800357c:	4798      	blx	r3
 800357e:	4603      	mov	r3, r0
 8003580:	461a      	mov	r2, r3
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800358a:	d80e      	bhi.n	80035aa <DP83848_Init+0xf8>
             {
               if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_BCR, &regvalue) < 0)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	695b      	ldr	r3, [r3, #20]
 8003590:	687a      	ldr	r2, [r7, #4]
 8003592:	6810      	ldr	r0, [r2, #0]
 8003594:	f107 0208 	add.w	r2, r7, #8
 8003598:	2100      	movs	r1, #0
 800359a:	4798      	blx	r3
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	da07      	bge.n	80035b2 <DP83848_Init+0x100>
               {
                 status = DP83848_STATUS_READ_ERROR;
 80035a2:	f06f 0304 	mvn.w	r3, #4
 80035a6:	613b      	str	r3, [r7, #16]
                 break;
 80035a8:	e010      	b.n	80035cc <DP83848_Init+0x11a>
               }
             }
             else
             {
               status = DP83848_STATUS_RESET_TIMEOUT;
 80035aa:	f06f 0301 	mvn.w	r3, #1
 80035ae:	613b      	str	r3, [r7, #16]
               break;
 80035b0:	e00c      	b.n	80035cc <DP83848_Init+0x11a>
           while(regvalue & DP83848_BCR_SOFT_RESET)
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d1dd      	bne.n	8003578 <DP83848_Init+0xc6>
 80035bc:	e006      	b.n	80035cc <DP83848_Init+0x11a>
             }
           }
         }
         else
         {
           status = DP83848_STATUS_READ_ERROR;
 80035be:	f06f 0304 	mvn.w	r3, #4
 80035c2:	613b      	str	r3, [r7, #16]
 80035c4:	e002      	b.n	80035cc <DP83848_Init+0x11a>
         }
       }
       else
       {
         status = DP83848_STATUS_WRITE_ERROR;
 80035c6:	f06f 0303 	mvn.w	r3, #3
 80035ca:	613b      	str	r3, [r7, #16]
       }
     }
   }

   if(status == DP83848_STATUS_OK)
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d112      	bne.n	80035f8 <DP83848_Init+0x146>
   {
     tickstart =  pObj->IO.GetTick();
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	699b      	ldr	r3, [r3, #24]
 80035d6:	4798      	blx	r3
 80035d8:	4603      	mov	r3, r0
 80035da:	60fb      	str	r3, [r7, #12]

     /* Wait for 2s to perform initialization */
     while((pObj->IO.GetTick() - tickstart) <= DP83848_INIT_TO)
 80035dc:	bf00      	nop
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	699b      	ldr	r3, [r3, #24]
 80035e2:	4798      	blx	r3
 80035e4:	4603      	mov	r3, r0
 80035e6:	461a      	mov	r2, r3
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	1ad3      	subs	r3, r2, r3
 80035ec:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80035f0:	d9f5      	bls.n	80035de <DP83848_Init+0x12c>
     {
     }
     pObj->Is_Initialized = 1;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2201      	movs	r2, #1
 80035f6:	605a      	str	r2, [r3, #4]
   }

   return status;
 80035f8:	693b      	ldr	r3, [r7, #16]
 }
 80035fa:	4618      	mov	r0, r3
 80035fc:	3718      	adds	r7, #24
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}

08003602 <DP83848_GetLinkState>:
  *         DP83848_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         DP83848_STATUS_READ_ERROR if connot read register
  *         DP83848_STATUS_WRITE_ERROR if connot write to register
  */
int32_t DP83848_GetLinkState(dp83848_Object_t *pObj)
{
 8003602:	b580      	push	{r7, lr}
 8003604:	b084      	sub	sp, #16
 8003606:	af00      	add	r7, sp, #0
 8003608:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 800360a:	2300      	movs	r3, #0
 800360c:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_BSR, &readval) < 0)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	695b      	ldr	r3, [r3, #20]
 8003612:	687a      	ldr	r2, [r7, #4]
 8003614:	6810      	ldr	r0, [r2, #0]
 8003616:	f107 020c 	add.w	r2, r7, #12
 800361a:	2101      	movs	r1, #1
 800361c:	4798      	blx	r3
 800361e:	4603      	mov	r3, r0
 8003620:	2b00      	cmp	r3, #0
 8003622:	da02      	bge.n	800362a <DP83848_GetLinkState+0x28>
  {
    return DP83848_STATUS_READ_ERROR;
 8003624:	f06f 0304 	mvn.w	r3, #4
 8003628:	e06e      	b.n	8003708 <DP83848_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_BSR, &readval) < 0)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	695b      	ldr	r3, [r3, #20]
 800362e:	687a      	ldr	r2, [r7, #4]
 8003630:	6810      	ldr	r0, [r2, #0]
 8003632:	f107 020c 	add.w	r2, r7, #12
 8003636:	2101      	movs	r1, #1
 8003638:	4798      	blx	r3
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	da02      	bge.n	8003646 <DP83848_GetLinkState+0x44>
  {
    return DP83848_STATUS_READ_ERROR;
 8003640:	f06f 0304 	mvn.w	r3, #4
 8003644:	e060      	b.n	8003708 <DP83848_GetLinkState+0x106>
  }

  if((readval & DP83848_BSR_LINK_STATUS) == 0)
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	f003 0304 	and.w	r3, r3, #4
 800364c:	2b00      	cmp	r3, #0
 800364e:	d101      	bne.n	8003654 <DP83848_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return DP83848_STATUS_LINK_DOWN;
 8003650:	2301      	movs	r3, #1
 8003652:	e059      	b.n	8003708 <DP83848_GetLinkState+0x106>
  }

  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_BCR, &readval) < 0)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	695b      	ldr	r3, [r3, #20]
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	6810      	ldr	r0, [r2, #0]
 800365c:	f107 020c 	add.w	r2, r7, #12
 8003660:	2100      	movs	r1, #0
 8003662:	4798      	blx	r3
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	da02      	bge.n	8003670 <DP83848_GetLinkState+0x6e>
  {
    return DP83848_STATUS_READ_ERROR;
 800366a:	f06f 0304 	mvn.w	r3, #4
 800366e:	e04b      	b.n	8003708 <DP83848_GetLinkState+0x106>
  }

  if((readval & DP83848_BCR_AUTONEGO_EN) != DP83848_BCR_AUTONEGO_EN)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003676:	2b00      	cmp	r3, #0
 8003678:	d11b      	bne.n	80036b2 <DP83848_GetLinkState+0xb0>
  {
    if(((readval & DP83848_BCR_SPEED_SELECT) == DP83848_BCR_SPEED_SELECT) && ((readval & DP83848_BCR_DUPLEX_MODE) == DP83848_BCR_DUPLEX_MODE))
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003680:	2b00      	cmp	r3, #0
 8003682:	d006      	beq.n	8003692 <DP83848_GetLinkState+0x90>
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800368a:	2b00      	cmp	r3, #0
 800368c:	d001      	beq.n	8003692 <DP83848_GetLinkState+0x90>
    {
      return DP83848_STATUS_100MBITS_FULLDUPLEX;
 800368e:	2302      	movs	r3, #2
 8003690:	e03a      	b.n	8003708 <DP83848_GetLinkState+0x106>
    }
    else if ((readval & DP83848_BCR_SPEED_SELECT) == DP83848_BCR_SPEED_SELECT)
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003698:	2b00      	cmp	r3, #0
 800369a:	d001      	beq.n	80036a0 <DP83848_GetLinkState+0x9e>
    {
      return DP83848_STATUS_100MBITS_HALFDUPLEX;
 800369c:	2303      	movs	r3, #3
 800369e:	e033      	b.n	8003708 <DP83848_GetLinkState+0x106>
    }
    else if ((readval & DP83848_BCR_DUPLEX_MODE) == DP83848_BCR_DUPLEX_MODE)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d001      	beq.n	80036ae <DP83848_GetLinkState+0xac>
    {
      return DP83848_STATUS_10MBITS_FULLDUPLEX;
 80036aa:	2304      	movs	r3, #4
 80036ac:	e02c      	b.n	8003708 <DP83848_GetLinkState+0x106>
    }
    else
    {
      return DP83848_STATUS_10MBITS_HALFDUPLEX;
 80036ae:	2305      	movs	r3, #5
 80036b0:	e02a      	b.n	8003708 <DP83848_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_PHYSCSR, &readval) < 0)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	695b      	ldr	r3, [r3, #20]
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	6810      	ldr	r0, [r2, #0]
 80036ba:	f107 020c 	add.w	r2, r7, #12
 80036be:	2110      	movs	r1, #16
 80036c0:	4798      	blx	r3
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	da02      	bge.n	80036ce <DP83848_GetLinkState+0xcc>
    {
      return DP83848_STATUS_READ_ERROR;
 80036c8:	f06f 0304 	mvn.w	r3, #4
 80036cc:	e01c      	b.n	8003708 <DP83848_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & DP83848_PHYSCSR_AUTONEGO_DONE) == 0)
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d101      	bne.n	80036dc <DP83848_GetLinkState+0xda>
    {
      return DP83848_STATUS_AUTONEGO_NOTDONE;
 80036d8:	2306      	movs	r3, #6
 80036da:	e015      	b.n	8003708 <DP83848_GetLinkState+0x106>
    }

    if((readval & DP83848_PHYSCSR_HCDSPEEDMASK) == DP83848_PHYSCSR_100BTX_FD)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	f003 0306 	and.w	r3, r3, #6
 80036e2:	2b04      	cmp	r3, #4
 80036e4:	d101      	bne.n	80036ea <DP83848_GetLinkState+0xe8>
    {
      return DP83848_STATUS_100MBITS_FULLDUPLEX;
 80036e6:	2302      	movs	r3, #2
 80036e8:	e00e      	b.n	8003708 <DP83848_GetLinkState+0x106>
    }
    else if ((readval & DP83848_PHYSCSR_HCDSPEEDMASK) == DP83848_PHYSCSR_100BTX_HD)
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	f003 0306 	and.w	r3, r3, #6
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d101      	bne.n	80036f8 <DP83848_GetLinkState+0xf6>
    {
      return DP83848_STATUS_100MBITS_HALFDUPLEX;
 80036f4:	2303      	movs	r3, #3
 80036f6:	e007      	b.n	8003708 <DP83848_GetLinkState+0x106>
    }
    else if ((readval & DP83848_PHYSCSR_HCDSPEEDMASK) == DP83848_PHYSCSR_10BT_FD)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f003 0306 	and.w	r3, r3, #6
 80036fe:	2b06      	cmp	r3, #6
 8003700:	d101      	bne.n	8003706 <DP83848_GetLinkState+0x104>
    {
      return DP83848_STATUS_10MBITS_FULLDUPLEX;
 8003702:	2304      	movs	r3, #4
 8003704:	e000      	b.n	8003708 <DP83848_GetLinkState+0x106>
    }
    else
    {
      return DP83848_STATUS_10MBITS_HALFDUPLEX;
 8003706:	2305      	movs	r3, #5
    }
  }
}
 8003708:	4618      	mov	r0, r3
 800370a:	3710      	adds	r7, #16
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003714:	4b0e      	ldr	r3, [pc, #56]	; (8003750 <HAL_Init+0x40>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a0d      	ldr	r2, [pc, #52]	; (8003750 <HAL_Init+0x40>)
 800371a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800371e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003720:	4b0b      	ldr	r3, [pc, #44]	; (8003750 <HAL_Init+0x40>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a0a      	ldr	r2, [pc, #40]	; (8003750 <HAL_Init+0x40>)
 8003726:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800372a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800372c:	4b08      	ldr	r3, [pc, #32]	; (8003750 <HAL_Init+0x40>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a07      	ldr	r2, [pc, #28]	; (8003750 <HAL_Init+0x40>)
 8003732:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003736:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003738:	2003      	movs	r0, #3
 800373a:	f001 fa49 	bl	8004bd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800373e:	200f      	movs	r0, #15
 8003740:	f000 f808 	bl	8003754 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003744:	f7ff f864 	bl	8002810 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003748:	2300      	movs	r3, #0
}
 800374a:	4618      	mov	r0, r3
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	40023c00 	.word	0x40023c00

08003754 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800375c:	4b12      	ldr	r3, [pc, #72]	; (80037a8 <HAL_InitTick+0x54>)
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	4b12      	ldr	r3, [pc, #72]	; (80037ac <HAL_InitTick+0x58>)
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	4619      	mov	r1, r3
 8003766:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800376a:	fbb3 f3f1 	udiv	r3, r3, r1
 800376e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003772:	4618      	mov	r0, r3
 8003774:	f001 fa61 	bl	8004c3a <HAL_SYSTICK_Config>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d001      	beq.n	8003782 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e00e      	b.n	80037a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2b0f      	cmp	r3, #15
 8003786:	d80a      	bhi.n	800379e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003788:	2200      	movs	r2, #0
 800378a:	6879      	ldr	r1, [r7, #4]
 800378c:	f04f 30ff 	mov.w	r0, #4294967295
 8003790:	f001 fa29 	bl	8004be6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003794:	4a06      	ldr	r2, [pc, #24]	; (80037b0 <HAL_InitTick+0x5c>)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800379a:	2300      	movs	r3, #0
 800379c:	e000      	b.n	80037a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3708      	adds	r7, #8
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	20000000 	.word	0x20000000
 80037ac:	20000008 	.word	0x20000008
 80037b0:	20000004 	.word	0x20000004

080037b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037b4:	b480      	push	{r7}
 80037b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80037b8:	4b06      	ldr	r3, [pc, #24]	; (80037d4 <HAL_IncTick+0x20>)
 80037ba:	781b      	ldrb	r3, [r3, #0]
 80037bc:	461a      	mov	r2, r3
 80037be:	4b06      	ldr	r3, [pc, #24]	; (80037d8 <HAL_IncTick+0x24>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4413      	add	r3, r2
 80037c4:	4a04      	ldr	r2, [pc, #16]	; (80037d8 <HAL_IncTick+0x24>)
 80037c6:	6013      	str	r3, [r2, #0]
}
 80037c8:	bf00      	nop
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	20000008 	.word	0x20000008
 80037d8:	20000800 	.word	0x20000800

080037dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80037dc:	b480      	push	{r7}
 80037de:	af00      	add	r7, sp, #0
  return uwTick;
 80037e0:	4b03      	ldr	r3, [pc, #12]	; (80037f0 <HAL_GetTick+0x14>)
 80037e2:	681b      	ldr	r3, [r3, #0]
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	20000800 	.word	0x20000800

080037f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b084      	sub	sp, #16
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80037fc:	f7ff ffee 	bl	80037dc <HAL_GetTick>
 8003800:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800380c:	d005      	beq.n	800381a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800380e:	4b0a      	ldr	r3, [pc, #40]	; (8003838 <HAL_Delay+0x44>)
 8003810:	781b      	ldrb	r3, [r3, #0]
 8003812:	461a      	mov	r2, r3
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	4413      	add	r3, r2
 8003818:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800381a:	bf00      	nop
 800381c:	f7ff ffde 	bl	80037dc <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	68fa      	ldr	r2, [r7, #12]
 8003828:	429a      	cmp	r2, r3
 800382a:	d8f7      	bhi.n	800381c <HAL_Delay+0x28>
  {
  }
}
 800382c:	bf00      	nop
 800382e:	bf00      	nop
 8003830:	3710      	adds	r7, #16
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	20000008 	.word	0x20000008

0800383c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b084      	sub	sp, #16
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003844:	2300      	movs	r3, #0
 8003846:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d101      	bne.n	8003852 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e033      	b.n	80038ba <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003856:	2b00      	cmp	r3, #0
 8003858:	d109      	bne.n	800386e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f7ff f800 	bl	8002860 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2200      	movs	r2, #0
 800386a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003872:	f003 0310 	and.w	r3, r3, #16
 8003876:	2b00      	cmp	r3, #0
 8003878:	d118      	bne.n	80038ac <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003882:	f023 0302 	bic.w	r3, r3, #2
 8003886:	f043 0202 	orr.w	r2, r3, #2
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f000 f93a 	bl	8003b08 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2200      	movs	r2, #0
 8003898:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800389e:	f023 0303 	bic.w	r3, r3, #3
 80038a2:	f043 0201 	orr.w	r2, r3, #1
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	641a      	str	r2, [r3, #64]	; 0x40
 80038aa:	e001      	b.n	80038b0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2200      	movs	r2, #0
 80038b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80038b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3710      	adds	r7, #16
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
	...

080038c4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b085      	sub	sp, #20
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80038ce:	2300      	movs	r3, #0
 80038d0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d101      	bne.n	80038e0 <HAL_ADC_ConfigChannel+0x1c>
 80038dc:	2302      	movs	r3, #2
 80038de:	e105      	b.n	8003aec <HAL_ADC_ConfigChannel+0x228>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	2b09      	cmp	r3, #9
 80038ee:	d925      	bls.n	800393c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	68d9      	ldr	r1, [r3, #12]
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	461a      	mov	r2, r3
 80038fe:	4613      	mov	r3, r2
 8003900:	005b      	lsls	r3, r3, #1
 8003902:	4413      	add	r3, r2
 8003904:	3b1e      	subs	r3, #30
 8003906:	2207      	movs	r2, #7
 8003908:	fa02 f303 	lsl.w	r3, r2, r3
 800390c:	43da      	mvns	r2, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	400a      	ands	r2, r1
 8003914:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	68d9      	ldr	r1, [r3, #12]
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	689a      	ldr	r2, [r3, #8]
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	b29b      	uxth	r3, r3
 8003926:	4618      	mov	r0, r3
 8003928:	4603      	mov	r3, r0
 800392a:	005b      	lsls	r3, r3, #1
 800392c:	4403      	add	r3, r0
 800392e:	3b1e      	subs	r3, #30
 8003930:	409a      	lsls	r2, r3
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	430a      	orrs	r2, r1
 8003938:	60da      	str	r2, [r3, #12]
 800393a:	e022      	b.n	8003982 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	6919      	ldr	r1, [r3, #16]
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	b29b      	uxth	r3, r3
 8003948:	461a      	mov	r2, r3
 800394a:	4613      	mov	r3, r2
 800394c:	005b      	lsls	r3, r3, #1
 800394e:	4413      	add	r3, r2
 8003950:	2207      	movs	r2, #7
 8003952:	fa02 f303 	lsl.w	r3, r2, r3
 8003956:	43da      	mvns	r2, r3
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	400a      	ands	r2, r1
 800395e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	6919      	ldr	r1, [r3, #16]
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	689a      	ldr	r2, [r3, #8]
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	b29b      	uxth	r3, r3
 8003970:	4618      	mov	r0, r3
 8003972:	4603      	mov	r3, r0
 8003974:	005b      	lsls	r3, r3, #1
 8003976:	4403      	add	r3, r0
 8003978:	409a      	lsls	r2, r3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	430a      	orrs	r2, r1
 8003980:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	2b06      	cmp	r3, #6
 8003988:	d824      	bhi.n	80039d4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	685a      	ldr	r2, [r3, #4]
 8003994:	4613      	mov	r3, r2
 8003996:	009b      	lsls	r3, r3, #2
 8003998:	4413      	add	r3, r2
 800399a:	3b05      	subs	r3, #5
 800399c:	221f      	movs	r2, #31
 800399e:	fa02 f303 	lsl.w	r3, r2, r3
 80039a2:	43da      	mvns	r2, r3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	400a      	ands	r2, r1
 80039aa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	4618      	mov	r0, r3
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	685a      	ldr	r2, [r3, #4]
 80039be:	4613      	mov	r3, r2
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	4413      	add	r3, r2
 80039c4:	3b05      	subs	r3, #5
 80039c6:	fa00 f203 	lsl.w	r2, r0, r3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	430a      	orrs	r2, r1
 80039d0:	635a      	str	r2, [r3, #52]	; 0x34
 80039d2:	e04c      	b.n	8003a6e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	2b0c      	cmp	r3, #12
 80039da:	d824      	bhi.n	8003a26 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	685a      	ldr	r2, [r3, #4]
 80039e6:	4613      	mov	r3, r2
 80039e8:	009b      	lsls	r3, r3, #2
 80039ea:	4413      	add	r3, r2
 80039ec:	3b23      	subs	r3, #35	; 0x23
 80039ee:	221f      	movs	r2, #31
 80039f0:	fa02 f303 	lsl.w	r3, r2, r3
 80039f4:	43da      	mvns	r2, r3
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	400a      	ands	r2, r1
 80039fc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	b29b      	uxth	r3, r3
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	685a      	ldr	r2, [r3, #4]
 8003a10:	4613      	mov	r3, r2
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	4413      	add	r3, r2
 8003a16:	3b23      	subs	r3, #35	; 0x23
 8003a18:	fa00 f203 	lsl.w	r2, r0, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	430a      	orrs	r2, r1
 8003a22:	631a      	str	r2, [r3, #48]	; 0x30
 8003a24:	e023      	b.n	8003a6e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	685a      	ldr	r2, [r3, #4]
 8003a30:	4613      	mov	r3, r2
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	4413      	add	r3, r2
 8003a36:	3b41      	subs	r3, #65	; 0x41
 8003a38:	221f      	movs	r2, #31
 8003a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3e:	43da      	mvns	r2, r3
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	400a      	ands	r2, r1
 8003a46:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	b29b      	uxth	r3, r3
 8003a54:	4618      	mov	r0, r3
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	685a      	ldr	r2, [r3, #4]
 8003a5a:	4613      	mov	r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	4413      	add	r3, r2
 8003a60:	3b41      	subs	r3, #65	; 0x41
 8003a62:	fa00 f203 	lsl.w	r2, r0, r3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	430a      	orrs	r2, r1
 8003a6c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a6e:	4b22      	ldr	r3, [pc, #136]	; (8003af8 <HAL_ADC_ConfigChannel+0x234>)
 8003a70:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a21      	ldr	r2, [pc, #132]	; (8003afc <HAL_ADC_ConfigChannel+0x238>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d109      	bne.n	8003a90 <HAL_ADC_ConfigChannel+0x1cc>
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	2b12      	cmp	r3, #18
 8003a82:	d105      	bne.n	8003a90 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a19      	ldr	r2, [pc, #100]	; (8003afc <HAL_ADC_ConfigChannel+0x238>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d123      	bne.n	8003ae2 <HAL_ADC_ConfigChannel+0x21e>
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	2b10      	cmp	r3, #16
 8003aa0:	d003      	beq.n	8003aaa <HAL_ADC_ConfigChannel+0x1e6>
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	2b11      	cmp	r3, #17
 8003aa8:	d11b      	bne.n	8003ae2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	2b10      	cmp	r3, #16
 8003abc:	d111      	bne.n	8003ae2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003abe:	4b10      	ldr	r3, [pc, #64]	; (8003b00 <HAL_ADC_ConfigChannel+0x23c>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a10      	ldr	r2, [pc, #64]	; (8003b04 <HAL_ADC_ConfigChannel+0x240>)
 8003ac4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac8:	0c9a      	lsrs	r2, r3, #18
 8003aca:	4613      	mov	r3, r2
 8003acc:	009b      	lsls	r3, r3, #2
 8003ace:	4413      	add	r3, r2
 8003ad0:	005b      	lsls	r3, r3, #1
 8003ad2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003ad4:	e002      	b.n	8003adc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	3b01      	subs	r3, #1
 8003ada:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d1f9      	bne.n	8003ad6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003aea:	2300      	movs	r3, #0
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	3714      	adds	r7, #20
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr
 8003af8:	40012300 	.word	0x40012300
 8003afc:	40012000 	.word	0x40012000
 8003b00:	20000000 	.word	0x20000000
 8003b04:	431bde83 	.word	0x431bde83

08003b08 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b085      	sub	sp, #20
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003b10:	4b79      	ldr	r3, [pc, #484]	; (8003cf8 <ADC_Init+0x1f0>)
 8003b12:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	685a      	ldr	r2, [r3, #4]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	431a      	orrs	r2, r3
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	685a      	ldr	r2, [r3, #4]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b3c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	6859      	ldr	r1, [r3, #4]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	021a      	lsls	r2, r3, #8
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	430a      	orrs	r2, r1
 8003b50:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	685a      	ldr	r2, [r3, #4]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003b60:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	6859      	ldr	r1, [r3, #4]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	689a      	ldr	r2, [r3, #8]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	430a      	orrs	r2, r1
 8003b72:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	689a      	ldr	r2, [r3, #8]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b82:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	6899      	ldr	r1, [r3, #8]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	68da      	ldr	r2, [r3, #12]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	430a      	orrs	r2, r1
 8003b94:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b9a:	4a58      	ldr	r2, [pc, #352]	; (8003cfc <ADC_Init+0x1f4>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d022      	beq.n	8003be6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	689a      	ldr	r2, [r3, #8]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003bae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	6899      	ldr	r1, [r3, #8]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	430a      	orrs	r2, r1
 8003bc0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	689a      	ldr	r2, [r3, #8]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003bd0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	6899      	ldr	r1, [r3, #8]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	430a      	orrs	r2, r1
 8003be2:	609a      	str	r2, [r3, #8]
 8003be4:	e00f      	b.n	8003c06 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	689a      	ldr	r2, [r3, #8]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003bf4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	689a      	ldr	r2, [r3, #8]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003c04:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	689a      	ldr	r2, [r3, #8]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f022 0202 	bic.w	r2, r2, #2
 8003c14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	6899      	ldr	r1, [r3, #8]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	7e1b      	ldrb	r3, [r3, #24]
 8003c20:	005a      	lsls	r2, r3, #1
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	430a      	orrs	r2, r1
 8003c28:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d01b      	beq.n	8003c6c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	685a      	ldr	r2, [r3, #4]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c42:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	685a      	ldr	r2, [r3, #4]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003c52:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	6859      	ldr	r1, [r3, #4]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c5e:	3b01      	subs	r3, #1
 8003c60:	035a      	lsls	r2, r3, #13
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	430a      	orrs	r2, r1
 8003c68:	605a      	str	r2, [r3, #4]
 8003c6a:	e007      	b.n	8003c7c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	685a      	ldr	r2, [r3, #4]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c7a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003c8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	69db      	ldr	r3, [r3, #28]
 8003c96:	3b01      	subs	r3, #1
 8003c98:	051a      	lsls	r2, r3, #20
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	430a      	orrs	r2, r1
 8003ca0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	689a      	ldr	r2, [r3, #8]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003cb0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	6899      	ldr	r1, [r3, #8]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003cbe:	025a      	lsls	r2, r3, #9
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	430a      	orrs	r2, r1
 8003cc6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	689a      	ldr	r2, [r3, #8]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cd6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	6899      	ldr	r1, [r3, #8]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	695b      	ldr	r3, [r3, #20]
 8003ce2:	029a      	lsls	r2, r3, #10
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	609a      	str	r2, [r3, #8]
}
 8003cec:	bf00      	nop
 8003cee:	3714      	adds	r7, #20
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr
 8003cf8:	40012300 	.word	0x40012300
 8003cfc:	0f000001 	.word	0x0f000001

08003d00 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b084      	sub	sp, #16
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d101      	bne.n	8003d12 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e0ed      	b.n	8003eee <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d102      	bne.n	8003d24 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f7fe fe32 	bl	8002988 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f042 0201 	orr.w	r2, r2, #1
 8003d32:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d34:	f7ff fd52 	bl	80037dc <HAL_GetTick>
 8003d38:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003d3a:	e012      	b.n	8003d62 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003d3c:	f7ff fd4e 	bl	80037dc <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	2b0a      	cmp	r3, #10
 8003d48:	d90b      	bls.n	8003d62 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d4e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2205      	movs	r2, #5
 8003d5a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e0c5      	b.n	8003eee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	f003 0301 	and.w	r3, r3, #1
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d0e5      	beq.n	8003d3c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f022 0202 	bic.w	r2, r2, #2
 8003d7e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d80:	f7ff fd2c 	bl	80037dc <HAL_GetTick>
 8003d84:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003d86:	e012      	b.n	8003dae <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003d88:	f7ff fd28 	bl	80037dc <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	2b0a      	cmp	r3, #10
 8003d94:	d90b      	bls.n	8003dae <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d9a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2205      	movs	r2, #5
 8003da6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	e09f      	b.n	8003eee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f003 0302 	and.w	r3, r3, #2
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d1e5      	bne.n	8003d88 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	7e1b      	ldrb	r3, [r3, #24]
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d108      	bne.n	8003dd6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003dd2:	601a      	str	r2, [r3, #0]
 8003dd4:	e007      	b.n	8003de6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003de4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	7e5b      	ldrb	r3, [r3, #25]
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d108      	bne.n	8003e00 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681a      	ldr	r2, [r3, #0]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003dfc:	601a      	str	r2, [r3, #0]
 8003dfe:	e007      	b.n	8003e10 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e0e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	7e9b      	ldrb	r3, [r3, #26]
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d108      	bne.n	8003e2a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f042 0220 	orr.w	r2, r2, #32
 8003e26:	601a      	str	r2, [r3, #0]
 8003e28:	e007      	b.n	8003e3a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f022 0220 	bic.w	r2, r2, #32
 8003e38:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	7edb      	ldrb	r3, [r3, #27]
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d108      	bne.n	8003e54 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f022 0210 	bic.w	r2, r2, #16
 8003e50:	601a      	str	r2, [r3, #0]
 8003e52:	e007      	b.n	8003e64 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f042 0210 	orr.w	r2, r2, #16
 8003e62:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	7f1b      	ldrb	r3, [r3, #28]
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d108      	bne.n	8003e7e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f042 0208 	orr.w	r2, r2, #8
 8003e7a:	601a      	str	r2, [r3, #0]
 8003e7c:	e007      	b.n	8003e8e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f022 0208 	bic.w	r2, r2, #8
 8003e8c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	7f5b      	ldrb	r3, [r3, #29]
 8003e92:	2b01      	cmp	r3, #1
 8003e94:	d108      	bne.n	8003ea8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f042 0204 	orr.w	r2, r2, #4
 8003ea4:	601a      	str	r2, [r3, #0]
 8003ea6:	e007      	b.n	8003eb8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f022 0204 	bic.w	r2, r2, #4
 8003eb6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	689a      	ldr	r2, [r3, #8]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	431a      	orrs	r2, r3
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	691b      	ldr	r3, [r3, #16]
 8003ec6:	431a      	orrs	r2, r3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	695b      	ldr	r3, [r3, #20]
 8003ecc:	ea42 0103 	orr.w	r1, r2, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	1e5a      	subs	r2, r3, #1
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	430a      	orrs	r2, r1
 8003edc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003eec:	2300      	movs	r3, #0
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3710      	adds	r7, #16
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}
	...

08003ef8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b087      	sub	sp, #28
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f0e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003f10:	7cfb      	ldrb	r3, [r7, #19]
 8003f12:	2b01      	cmp	r3, #1
 8003f14:	d003      	beq.n	8003f1e <HAL_CAN_ConfigFilter+0x26>
 8003f16:	7cfb      	ldrb	r3, [r7, #19]
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	f040 80be 	bne.w	800409a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003f1e:	4b65      	ldr	r3, [pc, #404]	; (80040b4 <HAL_CAN_ConfigFilter+0x1bc>)
 8003f20:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003f28:	f043 0201 	orr.w	r2, r3, #1
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003f38:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4c:	021b      	lsls	r3, r3, #8
 8003f4e:	431a      	orrs	r2, r3
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	695b      	ldr	r3, [r3, #20]
 8003f5a:	f003 031f 	and.w	r3, r3, #31
 8003f5e:	2201      	movs	r2, #1
 8003f60:	fa02 f303 	lsl.w	r3, r2, r3
 8003f64:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	43db      	mvns	r3, r3
 8003f70:	401a      	ands	r2, r3
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	69db      	ldr	r3, [r3, #28]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d123      	bne.n	8003fc8 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	43db      	mvns	r3, r3
 8003f8a:	401a      	ands	r2, r3
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003f9e:	683a      	ldr	r2, [r7, #0]
 8003fa0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003fa2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	3248      	adds	r2, #72	; 0x48
 8003fa8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003fbc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003fbe:	6979      	ldr	r1, [r7, #20]
 8003fc0:	3348      	adds	r3, #72	; 0x48
 8003fc2:	00db      	lsls	r3, r3, #3
 8003fc4:	440b      	add	r3, r1
 8003fc6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	69db      	ldr	r3, [r3, #28]
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d122      	bne.n	8004016 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	431a      	orrs	r2, r3
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003fec:	683a      	ldr	r2, [r7, #0]
 8003fee:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003ff0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	3248      	adds	r2, #72	; 0x48
 8003ff6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	68db      	ldr	r3, [r3, #12]
 8004004:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800400a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800400c:	6979      	ldr	r1, [r7, #20]
 800400e:	3348      	adds	r3, #72	; 0x48
 8004010:	00db      	lsls	r3, r3, #3
 8004012:	440b      	add	r3, r1
 8004014:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d109      	bne.n	8004032 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	43db      	mvns	r3, r3
 8004028:	401a      	ands	r2, r3
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8004030:	e007      	b.n	8004042 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	431a      	orrs	r2, r3
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	691b      	ldr	r3, [r3, #16]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d109      	bne.n	800405e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	43db      	mvns	r3, r3
 8004054:	401a      	ands	r2, r3
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800405c:	e007      	b.n	800406e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	431a      	orrs	r2, r3
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	6a1b      	ldr	r3, [r3, #32]
 8004072:	2b01      	cmp	r3, #1
 8004074:	d107      	bne.n	8004086 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	431a      	orrs	r2, r3
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800408c:	f023 0201 	bic.w	r2, r3, #1
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004096:	2300      	movs	r3, #0
 8004098:	e006      	b.n	80040a8 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
  }
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	371c      	adds	r7, #28
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr
 80040b4:	40006400 	.word	0x40006400

080040b8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b084      	sub	sp, #16
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040c6:	b2db      	uxtb	r3, r3
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d12e      	bne.n	800412a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2202      	movs	r2, #2
 80040d0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f022 0201 	bic.w	r2, r2, #1
 80040e2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80040e4:	f7ff fb7a 	bl	80037dc <HAL_GetTick>
 80040e8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80040ea:	e012      	b.n	8004112 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80040ec:	f7ff fb76 	bl	80037dc <HAL_GetTick>
 80040f0:	4602      	mov	r2, r0
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	2b0a      	cmp	r3, #10
 80040f8:	d90b      	bls.n	8004112 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040fe:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2205      	movs	r2, #5
 800410a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e012      	b.n	8004138 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	f003 0301 	and.w	r3, r3, #1
 800411c:	2b00      	cmp	r3, #0
 800411e:	d1e5      	bne.n	80040ec <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2200      	movs	r2, #0
 8004124:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8004126:	2300      	movs	r3, #0
 8004128:	e006      	b.n	8004138 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800412e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004136:	2301      	movs	r3, #1
  }
}
 8004138:	4618      	mov	r0, r3
 800413a:	3710      	adds	r7, #16
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8004140:	b480      	push	{r7}
 8004142:	b089      	sub	sp, #36	; 0x24
 8004144:	af00      	add	r7, sp, #0
 8004146:	60f8      	str	r0, [r7, #12]
 8004148:	60b9      	str	r1, [r7, #8]
 800414a:	607a      	str	r2, [r7, #4]
 800414c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004154:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800415e:	7ffb      	ldrb	r3, [r7, #31]
 8004160:	2b01      	cmp	r3, #1
 8004162:	d003      	beq.n	800416c <HAL_CAN_AddTxMessage+0x2c>
 8004164:	7ffb      	ldrb	r3, [r7, #31]
 8004166:	2b02      	cmp	r3, #2
 8004168:	f040 80b8 	bne.w	80042dc <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800416c:	69bb      	ldr	r3, [r7, #24]
 800416e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004172:	2b00      	cmp	r3, #0
 8004174:	d10a      	bne.n	800418c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004176:	69bb      	ldr	r3, [r7, #24]
 8004178:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800417c:	2b00      	cmp	r3, #0
 800417e:	d105      	bne.n	800418c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004180:	69bb      	ldr	r3, [r7, #24]
 8004182:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004186:	2b00      	cmp	r3, #0
 8004188:	f000 80a0 	beq.w	80042cc <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800418c:	69bb      	ldr	r3, [r7, #24]
 800418e:	0e1b      	lsrs	r3, r3, #24
 8004190:	f003 0303 	and.w	r3, r3, #3
 8004194:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	2b02      	cmp	r3, #2
 800419a:	d907      	bls.n	80041ac <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e09e      	b.n	80042ea <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80041ac:	2201      	movs	r2, #1
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	409a      	lsls	r2, r3
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d10d      	bne.n	80041da <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80041c8:	68f9      	ldr	r1, [r7, #12]
 80041ca:	6809      	ldr	r1, [r1, #0]
 80041cc:	431a      	orrs	r2, r3
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	3318      	adds	r3, #24
 80041d2:	011b      	lsls	r3, r3, #4
 80041d4:	440b      	add	r3, r1
 80041d6:	601a      	str	r2, [r3, #0]
 80041d8:	e00f      	b.n	80041fa <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80041e4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80041ea:	68f9      	ldr	r1, [r7, #12]
 80041ec:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80041ee:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	3318      	adds	r3, #24
 80041f4:	011b      	lsls	r3, r3, #4
 80041f6:	440b      	add	r3, r1
 80041f8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6819      	ldr	r1, [r3, #0]
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	691a      	ldr	r2, [r3, #16]
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	3318      	adds	r3, #24
 8004206:	011b      	lsls	r3, r3, #4
 8004208:	440b      	add	r3, r1
 800420a:	3304      	adds	r3, #4
 800420c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	7d1b      	ldrb	r3, [r3, #20]
 8004212:	2b01      	cmp	r3, #1
 8004214:	d111      	bne.n	800423a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	3318      	adds	r3, #24
 800421e:	011b      	lsls	r3, r3, #4
 8004220:	4413      	add	r3, r2
 8004222:	3304      	adds	r3, #4
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	68fa      	ldr	r2, [r7, #12]
 8004228:	6811      	ldr	r1, [r2, #0]
 800422a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	3318      	adds	r3, #24
 8004232:	011b      	lsls	r3, r3, #4
 8004234:	440b      	add	r3, r1
 8004236:	3304      	adds	r3, #4
 8004238:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	3307      	adds	r3, #7
 800423e:	781b      	ldrb	r3, [r3, #0]
 8004240:	061a      	lsls	r2, r3, #24
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	3306      	adds	r3, #6
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	041b      	lsls	r3, r3, #16
 800424a:	431a      	orrs	r2, r3
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	3305      	adds	r3, #5
 8004250:	781b      	ldrb	r3, [r3, #0]
 8004252:	021b      	lsls	r3, r3, #8
 8004254:	4313      	orrs	r3, r2
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	3204      	adds	r2, #4
 800425a:	7812      	ldrb	r2, [r2, #0]
 800425c:	4610      	mov	r0, r2
 800425e:	68fa      	ldr	r2, [r7, #12]
 8004260:	6811      	ldr	r1, [r2, #0]
 8004262:	ea43 0200 	orr.w	r2, r3, r0
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	011b      	lsls	r3, r3, #4
 800426a:	440b      	add	r3, r1
 800426c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8004270:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	3303      	adds	r3, #3
 8004276:	781b      	ldrb	r3, [r3, #0]
 8004278:	061a      	lsls	r2, r3, #24
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	3302      	adds	r3, #2
 800427e:	781b      	ldrb	r3, [r3, #0]
 8004280:	041b      	lsls	r3, r3, #16
 8004282:	431a      	orrs	r2, r3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	3301      	adds	r3, #1
 8004288:	781b      	ldrb	r3, [r3, #0]
 800428a:	021b      	lsls	r3, r3, #8
 800428c:	4313      	orrs	r3, r2
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	7812      	ldrb	r2, [r2, #0]
 8004292:	4610      	mov	r0, r2
 8004294:	68fa      	ldr	r2, [r7, #12]
 8004296:	6811      	ldr	r1, [r2, #0]
 8004298:	ea43 0200 	orr.w	r2, r3, r0
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	011b      	lsls	r3, r3, #4
 80042a0:	440b      	add	r3, r1
 80042a2:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80042a6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	3318      	adds	r3, #24
 80042b0:	011b      	lsls	r3, r3, #4
 80042b2:	4413      	add	r3, r2
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	68fa      	ldr	r2, [r7, #12]
 80042b8:	6811      	ldr	r1, [r2, #0]
 80042ba:	f043 0201 	orr.w	r2, r3, #1
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	3318      	adds	r3, #24
 80042c2:	011b      	lsls	r3, r3, #4
 80042c4:	440b      	add	r3, r1
 80042c6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80042c8:	2300      	movs	r3, #0
 80042ca:	e00e      	b.n	80042ea <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e006      	b.n	80042ea <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
  }
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3724      	adds	r7, #36	; 0x24
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr

080042f6 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 80042f6:	b480      	push	{r7}
 80042f8:	b085      	sub	sp, #20
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80042fe:	2300      	movs	r3, #0
 8004300:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004308:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800430a:	7afb      	ldrb	r3, [r7, #11]
 800430c:	2b01      	cmp	r3, #1
 800430e:	d002      	beq.n	8004316 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8004310:	7afb      	ldrb	r3, [r7, #11]
 8004312:	2b02      	cmp	r3, #2
 8004314:	d11d      	bne.n	8004352 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004320:	2b00      	cmp	r3, #0
 8004322:	d002      	beq.n	800432a <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	3301      	adds	r3, #1
 8004328:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004334:	2b00      	cmp	r3, #0
 8004336:	d002      	beq.n	800433e <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	3301      	adds	r3, #1
 800433c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004348:	2b00      	cmp	r3, #0
 800434a:	d002      	beq.n	8004352 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	3301      	adds	r3, #1
 8004350:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8004352:	68fb      	ldr	r3, [r7, #12]
}
 8004354:	4618      	mov	r0, r3
 8004356:	3714      	adds	r7, #20
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr

08004360 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004360:	b480      	push	{r7}
 8004362:	b087      	sub	sp, #28
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	607a      	str	r2, [r7, #4]
 800436c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004374:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004376:	7dfb      	ldrb	r3, [r7, #23]
 8004378:	2b01      	cmp	r3, #1
 800437a:	d003      	beq.n	8004384 <HAL_CAN_GetRxMessage+0x24>
 800437c:	7dfb      	ldrb	r3, [r7, #23]
 800437e:	2b02      	cmp	r3, #2
 8004380:	f040 80f3 	bne.w	800456a <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d10e      	bne.n	80043a8 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	f003 0303 	and.w	r3, r3, #3
 8004394:	2b00      	cmp	r3, #0
 8004396:	d116      	bne.n	80043c6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800439c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e0e7      	b.n	8004578 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	f003 0303 	and.w	r3, r3, #3
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d107      	bne.n	80043c6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ba:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e0d8      	b.n	8004578 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	331b      	adds	r3, #27
 80043ce:	011b      	lsls	r3, r3, #4
 80043d0:	4413      	add	r3, r2
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0204 	and.w	r2, r3, #4
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d10c      	bne.n	80043fe <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	331b      	adds	r3, #27
 80043ec:	011b      	lsls	r3, r3, #4
 80043ee:	4413      	add	r3, r2
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	0d5b      	lsrs	r3, r3, #21
 80043f4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	601a      	str	r2, [r3, #0]
 80043fc:	e00b      	b.n	8004416 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	331b      	adds	r3, #27
 8004406:	011b      	lsls	r3, r3, #4
 8004408:	4413      	add	r3, r2
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	08db      	lsrs	r3, r3, #3
 800440e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	331b      	adds	r3, #27
 800441e:	011b      	lsls	r3, r3, #4
 8004420:	4413      	add	r3, r2
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 0202 	and.w	r2, r3, #2
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	331b      	adds	r3, #27
 8004434:	011b      	lsls	r3, r3, #4
 8004436:	4413      	add	r3, r2
 8004438:	3304      	adds	r3, #4
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 020f 	and.w	r2, r3, #15
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	331b      	adds	r3, #27
 800444c:	011b      	lsls	r3, r3, #4
 800444e:	4413      	add	r3, r2
 8004450:	3304      	adds	r3, #4
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	0a1b      	lsrs	r3, r3, #8
 8004456:	b2da      	uxtb	r2, r3
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	331b      	adds	r3, #27
 8004464:	011b      	lsls	r3, r3, #4
 8004466:	4413      	add	r3, r2
 8004468:	3304      	adds	r3, #4
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	0c1b      	lsrs	r3, r3, #16
 800446e:	b29a      	uxth	r2, r3
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	011b      	lsls	r3, r3, #4
 800447c:	4413      	add	r3, r2
 800447e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	b2da      	uxtb	r2, r3
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	011b      	lsls	r3, r3, #4
 8004492:	4413      	add	r3, r2
 8004494:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	0a1a      	lsrs	r2, r3, #8
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	3301      	adds	r3, #1
 80044a0:	b2d2      	uxtb	r2, r2
 80044a2:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	011b      	lsls	r3, r3, #4
 80044ac:	4413      	add	r3, r2
 80044ae:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	0c1a      	lsrs	r2, r3, #16
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	3302      	adds	r3, #2
 80044ba:	b2d2      	uxtb	r2, r2
 80044bc:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	011b      	lsls	r3, r3, #4
 80044c6:	4413      	add	r3, r2
 80044c8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	0e1a      	lsrs	r2, r3, #24
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	3303      	adds	r3, #3
 80044d4:	b2d2      	uxtb	r2, r2
 80044d6:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	011b      	lsls	r3, r3, #4
 80044e0:	4413      	add	r3, r2
 80044e2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	3304      	adds	r3, #4
 80044ec:	b2d2      	uxtb	r2, r2
 80044ee:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	011b      	lsls	r3, r3, #4
 80044f8:	4413      	add	r3, r2
 80044fa:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	0a1a      	lsrs	r2, r3, #8
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	3305      	adds	r3, #5
 8004506:	b2d2      	uxtb	r2, r2
 8004508:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	011b      	lsls	r3, r3, #4
 8004512:	4413      	add	r3, r2
 8004514:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	0c1a      	lsrs	r2, r3, #16
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	3306      	adds	r3, #6
 8004520:	b2d2      	uxtb	r2, r2
 8004522:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	011b      	lsls	r3, r3, #4
 800452c:	4413      	add	r3, r2
 800452e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	0e1a      	lsrs	r2, r3, #24
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	3307      	adds	r3, #7
 800453a:	b2d2      	uxtb	r2, r2
 800453c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d108      	bne.n	8004556 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	68da      	ldr	r2, [r3, #12]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f042 0220 	orr.w	r2, r2, #32
 8004552:	60da      	str	r2, [r3, #12]
 8004554:	e007      	b.n	8004566 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	691a      	ldr	r2, [r3, #16]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f042 0220 	orr.w	r2, r2, #32
 8004564:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004566:	2300      	movs	r3, #0
 8004568:	e006      	b.n	8004578 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800456e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
  }
}
 8004578:	4618      	mov	r0, r3
 800457a:	371c      	adds	r7, #28
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr

08004584 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004584:	b480      	push	{r7}
 8004586:	b085      	sub	sp, #20
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004594:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004596:	7bfb      	ldrb	r3, [r7, #15]
 8004598:	2b01      	cmp	r3, #1
 800459a:	d002      	beq.n	80045a2 <HAL_CAN_ActivateNotification+0x1e>
 800459c:	7bfb      	ldrb	r3, [r7, #15]
 800459e:	2b02      	cmp	r3, #2
 80045a0:	d109      	bne.n	80045b6 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	6959      	ldr	r1, [r3, #20]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	683a      	ldr	r2, [r7, #0]
 80045ae:	430a      	orrs	r2, r1
 80045b0:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80045b2:	2300      	movs	r3, #0
 80045b4:	e006      	b.n	80045c4 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ba:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80045c2:	2301      	movs	r3, #1
  }
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3714      	adds	r7, #20
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b08a      	sub	sp, #40	; 0x28
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80045d8:	2300      	movs	r3, #0
 80045da:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	695b      	ldr	r3, [r3, #20]
 80045e2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	691b      	ldr	r3, [r3, #16]
 8004602:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	699b      	ldr	r3, [r3, #24]
 800460a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800460c:	6a3b      	ldr	r3, [r7, #32]
 800460e:	f003 0301 	and.w	r3, r3, #1
 8004612:	2b00      	cmp	r3, #0
 8004614:	d07c      	beq.n	8004710 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	f003 0301 	and.w	r3, r3, #1
 800461c:	2b00      	cmp	r3, #0
 800461e:	d023      	beq.n	8004668 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2201      	movs	r2, #1
 8004626:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004628:	69bb      	ldr	r3, [r7, #24]
 800462a:	f003 0302 	and.w	r3, r3, #2
 800462e:	2b00      	cmp	r3, #0
 8004630:	d003      	beq.n	800463a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f000 f983 	bl	800493e <HAL_CAN_TxMailbox0CompleteCallback>
 8004638:	e016      	b.n	8004668 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800463a:	69bb      	ldr	r3, [r7, #24]
 800463c:	f003 0304 	and.w	r3, r3, #4
 8004640:	2b00      	cmp	r3, #0
 8004642:	d004      	beq.n	800464e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004646:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800464a:	627b      	str	r3, [r7, #36]	; 0x24
 800464c:	e00c      	b.n	8004668 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800464e:	69bb      	ldr	r3, [r7, #24]
 8004650:	f003 0308 	and.w	r3, r3, #8
 8004654:	2b00      	cmp	r3, #0
 8004656:	d004      	beq.n	8004662 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800465a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800465e:	627b      	str	r3, [r7, #36]	; 0x24
 8004660:	e002      	b.n	8004668 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f000 f989 	bl	800497a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004668:	69bb      	ldr	r3, [r7, #24]
 800466a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800466e:	2b00      	cmp	r3, #0
 8004670:	d024      	beq.n	80046bc <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f44f 7280 	mov.w	r2, #256	; 0x100
 800467a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800467c:	69bb      	ldr	r3, [r7, #24]
 800467e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004682:	2b00      	cmp	r3, #0
 8004684:	d003      	beq.n	800468e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 f963 	bl	8004952 <HAL_CAN_TxMailbox1CompleteCallback>
 800468c:	e016      	b.n	80046bc <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800468e:	69bb      	ldr	r3, [r7, #24]
 8004690:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004694:	2b00      	cmp	r3, #0
 8004696:	d004      	beq.n	80046a2 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800469e:	627b      	str	r3, [r7, #36]	; 0x24
 80046a0:	e00c      	b.n	80046bc <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80046a2:	69bb      	ldr	r3, [r7, #24]
 80046a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d004      	beq.n	80046b6 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80046ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80046b2:	627b      	str	r3, [r7, #36]	; 0x24
 80046b4:	e002      	b.n	80046bc <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f000 f969 	bl	800498e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80046bc:	69bb      	ldr	r3, [r7, #24]
 80046be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d024      	beq.n	8004710 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80046ce:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d003      	beq.n	80046e2 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f000 f943 	bl	8004966 <HAL_CAN_TxMailbox2CompleteCallback>
 80046e0:	e016      	b.n	8004710 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80046e2:	69bb      	ldr	r3, [r7, #24]
 80046e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d004      	beq.n	80046f6 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80046ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80046f2:	627b      	str	r3, [r7, #36]	; 0x24
 80046f4:	e00c      	b.n	8004710 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80046f6:	69bb      	ldr	r3, [r7, #24]
 80046f8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d004      	beq.n	800470a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004702:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004706:	627b      	str	r3, [r7, #36]	; 0x24
 8004708:	e002      	b.n	8004710 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f000 f949 	bl	80049a2 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004710:	6a3b      	ldr	r3, [r7, #32]
 8004712:	f003 0308 	and.w	r3, r3, #8
 8004716:	2b00      	cmp	r3, #0
 8004718:	d00c      	beq.n	8004734 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	f003 0310 	and.w	r3, r3, #16
 8004720:	2b00      	cmp	r3, #0
 8004722:	d007      	beq.n	8004734 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004726:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800472a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2210      	movs	r2, #16
 8004732:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004734:	6a3b      	ldr	r3, [r7, #32]
 8004736:	f003 0304 	and.w	r3, r3, #4
 800473a:	2b00      	cmp	r3, #0
 800473c:	d00b      	beq.n	8004756 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	f003 0308 	and.w	r3, r3, #8
 8004744:	2b00      	cmp	r3, #0
 8004746:	d006      	beq.n	8004756 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	2208      	movs	r2, #8
 800474e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	f000 f930 	bl	80049b6 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004756:	6a3b      	ldr	r3, [r7, #32]
 8004758:	f003 0302 	and.w	r3, r3, #2
 800475c:	2b00      	cmp	r3, #0
 800475e:	d009      	beq.n	8004774 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68db      	ldr	r3, [r3, #12]
 8004766:	f003 0303 	and.w	r3, r3, #3
 800476a:	2b00      	cmp	r3, #0
 800476c:	d002      	beq.n	8004774 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f7fd f8c6 	bl	8001900 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004774:	6a3b      	ldr	r3, [r7, #32]
 8004776:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800477a:	2b00      	cmp	r3, #0
 800477c:	d00c      	beq.n	8004798 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	f003 0310 	and.w	r3, r3, #16
 8004784:	2b00      	cmp	r3, #0
 8004786:	d007      	beq.n	8004798 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800478a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800478e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	2210      	movs	r2, #16
 8004796:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004798:	6a3b      	ldr	r3, [r7, #32]
 800479a:	f003 0320 	and.w	r3, r3, #32
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d00b      	beq.n	80047ba <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	f003 0308 	and.w	r3, r3, #8
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d006      	beq.n	80047ba <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	2208      	movs	r2, #8
 80047b2:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f000 f912 	bl	80049de <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80047ba:	6a3b      	ldr	r3, [r7, #32]
 80047bc:	f003 0310 	and.w	r3, r3, #16
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d009      	beq.n	80047d8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	691b      	ldr	r3, [r3, #16]
 80047ca:	f003 0303 	and.w	r3, r3, #3
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d002      	beq.n	80047d8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f000 f8f9 	bl	80049ca <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80047d8:	6a3b      	ldr	r3, [r7, #32]
 80047da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00b      	beq.n	80047fa <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	f003 0310 	and.w	r3, r3, #16
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d006      	beq.n	80047fa <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	2210      	movs	r2, #16
 80047f2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f000 f8fc 	bl	80049f2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80047fa:	6a3b      	ldr	r3, [r7, #32]
 80047fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d00b      	beq.n	800481c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004804:	69fb      	ldr	r3, [r7, #28]
 8004806:	f003 0308 	and.w	r3, r3, #8
 800480a:	2b00      	cmp	r3, #0
 800480c:	d006      	beq.n	800481c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	2208      	movs	r2, #8
 8004814:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f000 f8f5 	bl	8004a06 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800481c:	6a3b      	ldr	r3, [r7, #32]
 800481e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d07b      	beq.n	800491e <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004826:	69fb      	ldr	r3, [r7, #28]
 8004828:	f003 0304 	and.w	r3, r3, #4
 800482c:	2b00      	cmp	r3, #0
 800482e:	d072      	beq.n	8004916 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004830:	6a3b      	ldr	r3, [r7, #32]
 8004832:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004836:	2b00      	cmp	r3, #0
 8004838:	d008      	beq.n	800484c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004840:	2b00      	cmp	r3, #0
 8004842:	d003      	beq.n	800484c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004846:	f043 0301 	orr.w	r3, r3, #1
 800484a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800484c:	6a3b      	ldr	r3, [r7, #32]
 800484e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004852:	2b00      	cmp	r3, #0
 8004854:	d008      	beq.n	8004868 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800485c:	2b00      	cmp	r3, #0
 800485e:	d003      	beq.n	8004868 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004862:	f043 0302 	orr.w	r3, r3, #2
 8004866:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004868:	6a3b      	ldr	r3, [r7, #32]
 800486a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800486e:	2b00      	cmp	r3, #0
 8004870:	d008      	beq.n	8004884 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004878:	2b00      	cmp	r3, #0
 800487a:	d003      	beq.n	8004884 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800487c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487e:	f043 0304 	orr.w	r3, r3, #4
 8004882:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004884:	6a3b      	ldr	r3, [r7, #32]
 8004886:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800488a:	2b00      	cmp	r3, #0
 800488c:	d043      	beq.n	8004916 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004894:	2b00      	cmp	r3, #0
 8004896:	d03e      	beq.n	8004916 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800489e:	2b60      	cmp	r3, #96	; 0x60
 80048a0:	d02b      	beq.n	80048fa <HAL_CAN_IRQHandler+0x32a>
 80048a2:	2b60      	cmp	r3, #96	; 0x60
 80048a4:	d82e      	bhi.n	8004904 <HAL_CAN_IRQHandler+0x334>
 80048a6:	2b50      	cmp	r3, #80	; 0x50
 80048a8:	d022      	beq.n	80048f0 <HAL_CAN_IRQHandler+0x320>
 80048aa:	2b50      	cmp	r3, #80	; 0x50
 80048ac:	d82a      	bhi.n	8004904 <HAL_CAN_IRQHandler+0x334>
 80048ae:	2b40      	cmp	r3, #64	; 0x40
 80048b0:	d019      	beq.n	80048e6 <HAL_CAN_IRQHandler+0x316>
 80048b2:	2b40      	cmp	r3, #64	; 0x40
 80048b4:	d826      	bhi.n	8004904 <HAL_CAN_IRQHandler+0x334>
 80048b6:	2b30      	cmp	r3, #48	; 0x30
 80048b8:	d010      	beq.n	80048dc <HAL_CAN_IRQHandler+0x30c>
 80048ba:	2b30      	cmp	r3, #48	; 0x30
 80048bc:	d822      	bhi.n	8004904 <HAL_CAN_IRQHandler+0x334>
 80048be:	2b10      	cmp	r3, #16
 80048c0:	d002      	beq.n	80048c8 <HAL_CAN_IRQHandler+0x2f8>
 80048c2:	2b20      	cmp	r3, #32
 80048c4:	d005      	beq.n	80048d2 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80048c6:	e01d      	b.n	8004904 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80048c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ca:	f043 0308 	orr.w	r3, r3, #8
 80048ce:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80048d0:	e019      	b.n	8004906 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80048d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d4:	f043 0310 	orr.w	r3, r3, #16
 80048d8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80048da:	e014      	b.n	8004906 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80048dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048de:	f043 0320 	orr.w	r3, r3, #32
 80048e2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80048e4:	e00f      	b.n	8004906 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80048e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048ec:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80048ee:	e00a      	b.n	8004906 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80048f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048f6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80048f8:	e005      	b.n	8004906 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80048fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004900:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004902:	e000      	b.n	8004906 <HAL_CAN_IRQHandler+0x336>
            break;
 8004904:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	699a      	ldr	r2, [r3, #24]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004914:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	2204      	movs	r2, #4
 800491c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800491e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004920:	2b00      	cmp	r3, #0
 8004922:	d008      	beq.n	8004936 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800492a:	431a      	orrs	r2, r3
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f000 f872 	bl	8004a1a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004936:	bf00      	nop
 8004938:	3728      	adds	r7, #40	; 0x28
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}

0800493e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800493e:	b480      	push	{r7}
 8004940:	b083      	sub	sp, #12
 8004942:	af00      	add	r7, sp, #0
 8004944:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004946:	bf00      	nop
 8004948:	370c      	adds	r7, #12
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr

08004952 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004952:	b480      	push	{r7}
 8004954:	b083      	sub	sp, #12
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800495a:	bf00      	nop
 800495c:	370c      	adds	r7, #12
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr

08004966 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004966:	b480      	push	{r7}
 8004968:	b083      	sub	sp, #12
 800496a:	af00      	add	r7, sp, #0
 800496c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800496e:	bf00      	nop
 8004970:	370c      	adds	r7, #12
 8004972:	46bd      	mov	sp, r7
 8004974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004978:	4770      	bx	lr

0800497a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800497a:	b480      	push	{r7}
 800497c:	b083      	sub	sp, #12
 800497e:	af00      	add	r7, sp, #0
 8004980:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004982:	bf00      	nop
 8004984:	370c      	adds	r7, #12
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr

0800498e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800498e:	b480      	push	{r7}
 8004990:	b083      	sub	sp, #12
 8004992:	af00      	add	r7, sp, #0
 8004994:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004996:	bf00      	nop
 8004998:	370c      	adds	r7, #12
 800499a:	46bd      	mov	sp, r7
 800499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a0:	4770      	bx	lr

080049a2 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80049a2:	b480      	push	{r7}
 80049a4:	b083      	sub	sp, #12
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80049aa:	bf00      	nop
 80049ac:	370c      	adds	r7, #12
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr

080049b6 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80049b6:	b480      	push	{r7}
 80049b8:	b083      	sub	sp, #12
 80049ba:	af00      	add	r7, sp, #0
 80049bc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80049be:	bf00      	nop
 80049c0:	370c      	adds	r7, #12
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr

080049ca <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80049ca:	b480      	push	{r7}
 80049cc:	b083      	sub	sp, #12
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80049d2:	bf00      	nop
 80049d4:	370c      	adds	r7, #12
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr

080049de <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80049de:	b480      	push	{r7}
 80049e0:	b083      	sub	sp, #12
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80049e6:	bf00      	nop
 80049e8:	370c      	adds	r7, #12
 80049ea:	46bd      	mov	sp, r7
 80049ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f0:	4770      	bx	lr

080049f2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80049f2:	b480      	push	{r7}
 80049f4:	b083      	sub	sp, #12
 80049f6:	af00      	add	r7, sp, #0
 80049f8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80049fa:	bf00      	nop
 80049fc:	370c      	adds	r7, #12
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr

08004a06 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004a06:	b480      	push	{r7}
 8004a08:	b083      	sub	sp, #12
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004a0e:	bf00      	nop
 8004a10:	370c      	adds	r7, #12
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr

08004a1a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004a1a:	b480      	push	{r7}
 8004a1c:	b083      	sub	sp, #12
 8004a1e:	af00      	add	r7, sp, #0
 8004a20:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004a22:	bf00      	nop
 8004a24:	370c      	adds	r7, #12
 8004a26:	46bd      	mov	sp, r7
 8004a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2c:	4770      	bx	lr
	...

08004a30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b085      	sub	sp, #20
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f003 0307 	and.w	r3, r3, #7
 8004a3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a40:	4b0c      	ldr	r3, [pc, #48]	; (8004a74 <__NVIC_SetPriorityGrouping+0x44>)
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a46:	68ba      	ldr	r2, [r7, #8]
 8004a48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004a5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a62:	4a04      	ldr	r2, [pc, #16]	; (8004a74 <__NVIC_SetPriorityGrouping+0x44>)
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	60d3      	str	r3, [r2, #12]
}
 8004a68:	bf00      	nop
 8004a6a:	3714      	adds	r7, #20
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a72:	4770      	bx	lr
 8004a74:	e000ed00 	.word	0xe000ed00

08004a78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a7c:	4b04      	ldr	r3, [pc, #16]	; (8004a90 <__NVIC_GetPriorityGrouping+0x18>)
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	0a1b      	lsrs	r3, r3, #8
 8004a82:	f003 0307 	and.w	r3, r3, #7
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr
 8004a90:	e000ed00 	.word	0xe000ed00

08004a94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b083      	sub	sp, #12
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	db0b      	blt.n	8004abe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004aa6:	79fb      	ldrb	r3, [r7, #7]
 8004aa8:	f003 021f 	and.w	r2, r3, #31
 8004aac:	4907      	ldr	r1, [pc, #28]	; (8004acc <__NVIC_EnableIRQ+0x38>)
 8004aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ab2:	095b      	lsrs	r3, r3, #5
 8004ab4:	2001      	movs	r0, #1
 8004ab6:	fa00 f202 	lsl.w	r2, r0, r2
 8004aba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004abe:	bf00      	nop
 8004ac0:	370c      	adds	r7, #12
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr
 8004aca:	bf00      	nop
 8004acc:	e000e100 	.word	0xe000e100

08004ad0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b083      	sub	sp, #12
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	6039      	str	r1, [r7, #0]
 8004ada:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004adc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	db0a      	blt.n	8004afa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	b2da      	uxtb	r2, r3
 8004ae8:	490c      	ldr	r1, [pc, #48]	; (8004b1c <__NVIC_SetPriority+0x4c>)
 8004aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aee:	0112      	lsls	r2, r2, #4
 8004af0:	b2d2      	uxtb	r2, r2
 8004af2:	440b      	add	r3, r1
 8004af4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004af8:	e00a      	b.n	8004b10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	b2da      	uxtb	r2, r3
 8004afe:	4908      	ldr	r1, [pc, #32]	; (8004b20 <__NVIC_SetPriority+0x50>)
 8004b00:	79fb      	ldrb	r3, [r7, #7]
 8004b02:	f003 030f 	and.w	r3, r3, #15
 8004b06:	3b04      	subs	r3, #4
 8004b08:	0112      	lsls	r2, r2, #4
 8004b0a:	b2d2      	uxtb	r2, r2
 8004b0c:	440b      	add	r3, r1
 8004b0e:	761a      	strb	r2, [r3, #24]
}
 8004b10:	bf00      	nop
 8004b12:	370c      	adds	r7, #12
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr
 8004b1c:	e000e100 	.word	0xe000e100
 8004b20:	e000ed00 	.word	0xe000ed00

08004b24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b089      	sub	sp, #36	; 0x24
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	60b9      	str	r1, [r7, #8]
 8004b2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f003 0307 	and.w	r3, r3, #7
 8004b36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b38:	69fb      	ldr	r3, [r7, #28]
 8004b3a:	f1c3 0307 	rsb	r3, r3, #7
 8004b3e:	2b04      	cmp	r3, #4
 8004b40:	bf28      	it	cs
 8004b42:	2304      	movcs	r3, #4
 8004b44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b46:	69fb      	ldr	r3, [r7, #28]
 8004b48:	3304      	adds	r3, #4
 8004b4a:	2b06      	cmp	r3, #6
 8004b4c:	d902      	bls.n	8004b54 <NVIC_EncodePriority+0x30>
 8004b4e:	69fb      	ldr	r3, [r7, #28]
 8004b50:	3b03      	subs	r3, #3
 8004b52:	e000      	b.n	8004b56 <NVIC_EncodePriority+0x32>
 8004b54:	2300      	movs	r3, #0
 8004b56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b58:	f04f 32ff 	mov.w	r2, #4294967295
 8004b5c:	69bb      	ldr	r3, [r7, #24]
 8004b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b62:	43da      	mvns	r2, r3
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	401a      	ands	r2, r3
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b6c:	f04f 31ff 	mov.w	r1, #4294967295
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	fa01 f303 	lsl.w	r3, r1, r3
 8004b76:	43d9      	mvns	r1, r3
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b7c:	4313      	orrs	r3, r2
         );
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3724      	adds	r7, #36	; 0x24
 8004b82:	46bd      	mov	sp, r7
 8004b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b88:	4770      	bx	lr
	...

08004b8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b082      	sub	sp, #8
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	3b01      	subs	r3, #1
 8004b98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004b9c:	d301      	bcc.n	8004ba2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e00f      	b.n	8004bc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004ba2:	4a0a      	ldr	r2, [pc, #40]	; (8004bcc <SysTick_Config+0x40>)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	3b01      	subs	r3, #1
 8004ba8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004baa:	210f      	movs	r1, #15
 8004bac:	f04f 30ff 	mov.w	r0, #4294967295
 8004bb0:	f7ff ff8e 	bl	8004ad0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004bb4:	4b05      	ldr	r3, [pc, #20]	; (8004bcc <SysTick_Config+0x40>)
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004bba:	4b04      	ldr	r3, [pc, #16]	; (8004bcc <SysTick_Config+0x40>)
 8004bbc:	2207      	movs	r2, #7
 8004bbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004bc0:	2300      	movs	r3, #0
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3708      	adds	r7, #8
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	bf00      	nop
 8004bcc:	e000e010 	.word	0xe000e010

08004bd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b082      	sub	sp, #8
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004bd8:	6878      	ldr	r0, [r7, #4]
 8004bda:	f7ff ff29 	bl	8004a30 <__NVIC_SetPriorityGrouping>
}
 8004bde:	bf00      	nop
 8004be0:	3708      	adds	r7, #8
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}

08004be6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004be6:	b580      	push	{r7, lr}
 8004be8:	b086      	sub	sp, #24
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	4603      	mov	r3, r0
 8004bee:	60b9      	str	r1, [r7, #8]
 8004bf0:	607a      	str	r2, [r7, #4]
 8004bf2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004bf8:	f7ff ff3e 	bl	8004a78 <__NVIC_GetPriorityGrouping>
 8004bfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004bfe:	687a      	ldr	r2, [r7, #4]
 8004c00:	68b9      	ldr	r1, [r7, #8]
 8004c02:	6978      	ldr	r0, [r7, #20]
 8004c04:	f7ff ff8e 	bl	8004b24 <NVIC_EncodePriority>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c0e:	4611      	mov	r1, r2
 8004c10:	4618      	mov	r0, r3
 8004c12:	f7ff ff5d 	bl	8004ad0 <__NVIC_SetPriority>
}
 8004c16:	bf00      	nop
 8004c18:	3718      	adds	r7, #24
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}

08004c1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c1e:	b580      	push	{r7, lr}
 8004c20:	b082      	sub	sp, #8
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	4603      	mov	r3, r0
 8004c26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f7ff ff31 	bl	8004a94 <__NVIC_EnableIRQ>
}
 8004c32:	bf00      	nop
 8004c34:	3708      	adds	r7, #8
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}

08004c3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c3a:	b580      	push	{r7, lr}
 8004c3c:	b082      	sub	sp, #8
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f7ff ffa2 	bl	8004b8c <SysTick_Config>
 8004c48:	4603      	mov	r3, r0
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3708      	adds	r7, #8
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
	...

08004c54 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b086      	sub	sp, #24
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004c60:	f7fe fdbc 	bl	80037dc <HAL_GetTick>
 8004c64:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d101      	bne.n	8004c70 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e099      	b.n	8004da4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2202      	movs	r2, #2
 8004c74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f022 0201 	bic.w	r2, r2, #1
 8004c8e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c90:	e00f      	b.n	8004cb2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004c92:	f7fe fda3 	bl	80037dc <HAL_GetTick>
 8004c96:	4602      	mov	r2, r0
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	1ad3      	subs	r3, r2, r3
 8004c9c:	2b05      	cmp	r3, #5
 8004c9e:	d908      	bls.n	8004cb2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2220      	movs	r2, #32
 8004ca4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2203      	movs	r2, #3
 8004caa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004cae:	2303      	movs	r3, #3
 8004cb0:	e078      	b.n	8004da4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 0301 	and.w	r3, r3, #1
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d1e8      	bne.n	8004c92 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004cc8:	697a      	ldr	r2, [r7, #20]
 8004cca:	4b38      	ldr	r3, [pc, #224]	; (8004dac <HAL_DMA_Init+0x158>)
 8004ccc:	4013      	ands	r3, r2
 8004cce:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	685a      	ldr	r2, [r3, #4]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cde:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	691b      	ldr	r3, [r3, #16]
 8004ce4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	699b      	ldr	r3, [r3, #24]
 8004cf0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cf6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6a1b      	ldr	r3, [r3, #32]
 8004cfc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cfe:	697a      	ldr	r2, [r7, #20]
 8004d00:	4313      	orrs	r3, r2
 8004d02:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d08:	2b04      	cmp	r3, #4
 8004d0a:	d107      	bne.n	8004d1c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d14:	4313      	orrs	r3, r2
 8004d16:	697a      	ldr	r2, [r7, #20]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	697a      	ldr	r2, [r7, #20]
 8004d22:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	695b      	ldr	r3, [r3, #20]
 8004d2a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	f023 0307 	bic.w	r3, r3, #7
 8004d32:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d38:	697a      	ldr	r2, [r7, #20]
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d42:	2b04      	cmp	r3, #4
 8004d44:	d117      	bne.n	8004d76 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d4a:	697a      	ldr	r2, [r7, #20]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d00e      	beq.n	8004d76 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	f000 fb0d 	bl	8005378 <DMA_CheckFifoParam>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d008      	beq.n	8004d76 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2240      	movs	r2, #64	; 0x40
 8004d68:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004d72:	2301      	movs	r3, #1
 8004d74:	e016      	b.n	8004da4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f000 fac4 	bl	800530c <DMA_CalcBaseAndBitshift>
 8004d84:	4603      	mov	r3, r0
 8004d86:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d8c:	223f      	movs	r2, #63	; 0x3f
 8004d8e:	409a      	lsls	r2, r3
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2200      	movs	r2, #0
 8004d98:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004da2:	2300      	movs	r3, #0
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3718      	adds	r7, #24
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}
 8004dac:	f010803f 	.word	0xf010803f

08004db0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b086      	sub	sp, #24
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	60f8      	str	r0, [r7, #12]
 8004db8:	60b9      	str	r1, [r7, #8]
 8004dba:	607a      	str	r2, [r7, #4]
 8004dbc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dc6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d101      	bne.n	8004dd6 <HAL_DMA_Start_IT+0x26>
 8004dd2:	2302      	movs	r3, #2
 8004dd4:	e040      	b.n	8004e58 <HAL_DMA_Start_IT+0xa8>
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2201      	movs	r2, #1
 8004dda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	2b01      	cmp	r3, #1
 8004de8:	d12f      	bne.n	8004e4a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2202      	movs	r2, #2
 8004dee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2200      	movs	r2, #0
 8004df6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	68b9      	ldr	r1, [r7, #8]
 8004dfe:	68f8      	ldr	r0, [r7, #12]
 8004e00:	f000 fa56 	bl	80052b0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e08:	223f      	movs	r2, #63	; 0x3f
 8004e0a:	409a      	lsls	r2, r3
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f042 0216 	orr.w	r2, r2, #22
 8004e1e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d007      	beq.n	8004e38 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f042 0208 	orr.w	r2, r2, #8
 8004e36:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f042 0201 	orr.w	r2, r2, #1
 8004e46:	601a      	str	r2, [r3, #0]
 8004e48:	e005      	b.n	8004e56 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004e52:	2302      	movs	r3, #2
 8004e54:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004e56:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3718      	adds	r7, #24
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}

08004e60 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e6c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004e6e:	f7fe fcb5 	bl	80037dc <HAL_GetTick>
 8004e72:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e7a:	b2db      	uxtb	r3, r3
 8004e7c:	2b02      	cmp	r3, #2
 8004e7e:	d008      	beq.n	8004e92 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2280      	movs	r2, #128	; 0x80
 8004e84:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e052      	b.n	8004f38 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	681a      	ldr	r2, [r3, #0]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f022 0216 	bic.w	r2, r2, #22
 8004ea0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	695a      	ldr	r2, [r3, #20]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004eb0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d103      	bne.n	8004ec2 <HAL_DMA_Abort+0x62>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d007      	beq.n	8004ed2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f022 0208 	bic.w	r2, r2, #8
 8004ed0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f022 0201 	bic.w	r2, r2, #1
 8004ee0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ee2:	e013      	b.n	8004f0c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ee4:	f7fe fc7a 	bl	80037dc <HAL_GetTick>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	1ad3      	subs	r3, r2, r3
 8004eee:	2b05      	cmp	r3, #5
 8004ef0:	d90c      	bls.n	8004f0c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2220      	movs	r2, #32
 8004ef6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2203      	movs	r2, #3
 8004efc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2200      	movs	r2, #0
 8004f04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004f08:	2303      	movs	r3, #3
 8004f0a:	e015      	b.n	8004f38 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 0301 	and.w	r3, r3, #1
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d1e4      	bne.n	8004ee4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f1e:	223f      	movs	r2, #63	; 0x3f
 8004f20:	409a      	lsls	r2, r3
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2201      	movs	r2, #1
 8004f2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3710      	adds	r7, #16
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	2b02      	cmp	r3, #2
 8004f52:	d004      	beq.n	8004f5e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2280      	movs	r2, #128	; 0x80
 8004f58:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e00c      	b.n	8004f78 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2205      	movs	r2, #5
 8004f62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f022 0201 	bic.w	r2, r2, #1
 8004f74:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004f76:	2300      	movs	r3, #0
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	370c      	adds	r7, #12
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr

08004f84 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b086      	sub	sp, #24
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004f90:	4b8e      	ldr	r3, [pc, #568]	; (80051cc <HAL_DMA_IRQHandler+0x248>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a8e      	ldr	r2, [pc, #568]	; (80051d0 <HAL_DMA_IRQHandler+0x24c>)
 8004f96:	fba2 2303 	umull	r2, r3, r2, r3
 8004f9a:	0a9b      	lsrs	r3, r3, #10
 8004f9c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fa2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fae:	2208      	movs	r2, #8
 8004fb0:	409a      	lsls	r2, r3
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	4013      	ands	r3, r2
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d01a      	beq.n	8004ff0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f003 0304 	and.w	r3, r3, #4
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d013      	beq.n	8004ff0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f022 0204 	bic.w	r2, r2, #4
 8004fd6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fdc:	2208      	movs	r2, #8
 8004fde:	409a      	lsls	r2, r3
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fe8:	f043 0201 	orr.w	r2, r3, #1
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	409a      	lsls	r2, r3
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	4013      	ands	r3, r2
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d012      	beq.n	8005026 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	695b      	ldr	r3, [r3, #20]
 8005006:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00b      	beq.n	8005026 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005012:	2201      	movs	r2, #1
 8005014:	409a      	lsls	r2, r3
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800501e:	f043 0202 	orr.w	r2, r3, #2
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800502a:	2204      	movs	r2, #4
 800502c:	409a      	lsls	r2, r3
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	4013      	ands	r3, r2
 8005032:	2b00      	cmp	r3, #0
 8005034:	d012      	beq.n	800505c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f003 0302 	and.w	r3, r3, #2
 8005040:	2b00      	cmp	r3, #0
 8005042:	d00b      	beq.n	800505c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005048:	2204      	movs	r2, #4
 800504a:	409a      	lsls	r2, r3
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005054:	f043 0204 	orr.w	r2, r3, #4
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005060:	2210      	movs	r2, #16
 8005062:	409a      	lsls	r2, r3
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	4013      	ands	r3, r2
 8005068:	2b00      	cmp	r3, #0
 800506a:	d043      	beq.n	80050f4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 0308 	and.w	r3, r3, #8
 8005076:	2b00      	cmp	r3, #0
 8005078:	d03c      	beq.n	80050f4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800507e:	2210      	movs	r2, #16
 8005080:	409a      	lsls	r2, r3
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005090:	2b00      	cmp	r3, #0
 8005092:	d018      	beq.n	80050c6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d108      	bne.n	80050b4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d024      	beq.n	80050f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	4798      	blx	r3
 80050b2:	e01f      	b.n	80050f4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d01b      	beq.n	80050f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	4798      	blx	r3
 80050c4:	e016      	b.n	80050f4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d107      	bne.n	80050e4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f022 0208 	bic.w	r2, r2, #8
 80050e2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d003      	beq.n	80050f4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050f8:	2220      	movs	r2, #32
 80050fa:	409a      	lsls	r2, r3
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	4013      	ands	r3, r2
 8005100:	2b00      	cmp	r3, #0
 8005102:	f000 808f 	beq.w	8005224 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 0310 	and.w	r3, r3, #16
 8005110:	2b00      	cmp	r3, #0
 8005112:	f000 8087 	beq.w	8005224 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800511a:	2220      	movs	r2, #32
 800511c:	409a      	lsls	r2, r3
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005128:	b2db      	uxtb	r3, r3
 800512a:	2b05      	cmp	r3, #5
 800512c:	d136      	bne.n	800519c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f022 0216 	bic.w	r2, r2, #22
 800513c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	695a      	ldr	r2, [r3, #20]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800514c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005152:	2b00      	cmp	r3, #0
 8005154:	d103      	bne.n	800515e <HAL_DMA_IRQHandler+0x1da>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800515a:	2b00      	cmp	r3, #0
 800515c:	d007      	beq.n	800516e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f022 0208 	bic.w	r2, r2, #8
 800516c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005172:	223f      	movs	r2, #63	; 0x3f
 8005174:	409a      	lsls	r2, r3
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2201      	movs	r2, #1
 800517e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2200      	movs	r2, #0
 8005186:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800518e:	2b00      	cmp	r3, #0
 8005190:	d07e      	beq.n	8005290 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	4798      	blx	r3
        }
        return;
 800519a:	e079      	b.n	8005290 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d01d      	beq.n	80051e6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d10d      	bne.n	80051d4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d031      	beq.n	8005224 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051c4:	6878      	ldr	r0, [r7, #4]
 80051c6:	4798      	blx	r3
 80051c8:	e02c      	b.n	8005224 <HAL_DMA_IRQHandler+0x2a0>
 80051ca:	bf00      	nop
 80051cc:	20000000 	.word	0x20000000
 80051d0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d023      	beq.n	8005224 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	4798      	blx	r3
 80051e4:	e01e      	b.n	8005224 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d10f      	bne.n	8005214 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f022 0210 	bic.w	r2, r2, #16
 8005202:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2200      	movs	r2, #0
 8005210:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005218:	2b00      	cmp	r3, #0
 800521a:	d003      	beq.n	8005224 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005228:	2b00      	cmp	r3, #0
 800522a:	d032      	beq.n	8005292 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005230:	f003 0301 	and.w	r3, r3, #1
 8005234:	2b00      	cmp	r3, #0
 8005236:	d022      	beq.n	800527e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2205      	movs	r2, #5
 800523c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f022 0201 	bic.w	r2, r2, #1
 800524e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	3301      	adds	r3, #1
 8005254:	60bb      	str	r3, [r7, #8]
 8005256:	697a      	ldr	r2, [r7, #20]
 8005258:	429a      	cmp	r2, r3
 800525a:	d307      	bcc.n	800526c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f003 0301 	and.w	r3, r3, #1
 8005266:	2b00      	cmp	r3, #0
 8005268:	d1f2      	bne.n	8005250 <HAL_DMA_IRQHandler+0x2cc>
 800526a:	e000      	b.n	800526e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800526c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2201      	movs	r2, #1
 8005272:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005282:	2b00      	cmp	r3, #0
 8005284:	d005      	beq.n	8005292 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	4798      	blx	r3
 800528e:	e000      	b.n	8005292 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005290:	bf00      	nop
    }
  }
}
 8005292:	3718      	adds	r7, #24
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}

08005298 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005298:	b480      	push	{r7}
 800529a:	b083      	sub	sp, #12
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	370c      	adds	r7, #12
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr

080052b0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b085      	sub	sp, #20
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	60f8      	str	r0, [r7, #12]
 80052b8:	60b9      	str	r1, [r7, #8]
 80052ba:	607a      	str	r2, [r7, #4]
 80052bc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80052cc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	683a      	ldr	r2, [r7, #0]
 80052d4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	2b40      	cmp	r3, #64	; 0x40
 80052dc:	d108      	bne.n	80052f0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	68ba      	ldr	r2, [r7, #8]
 80052ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80052ee:	e007      	b.n	8005300 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68ba      	ldr	r2, [r7, #8]
 80052f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	687a      	ldr	r2, [r7, #4]
 80052fe:	60da      	str	r2, [r3, #12]
}
 8005300:	bf00      	nop
 8005302:	3714      	adds	r7, #20
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr

0800530c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800530c:	b480      	push	{r7}
 800530e:	b085      	sub	sp, #20
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	b2db      	uxtb	r3, r3
 800531a:	3b10      	subs	r3, #16
 800531c:	4a14      	ldr	r2, [pc, #80]	; (8005370 <DMA_CalcBaseAndBitshift+0x64>)
 800531e:	fba2 2303 	umull	r2, r3, r2, r3
 8005322:	091b      	lsrs	r3, r3, #4
 8005324:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005326:	4a13      	ldr	r2, [pc, #76]	; (8005374 <DMA_CalcBaseAndBitshift+0x68>)
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	4413      	add	r3, r2
 800532c:	781b      	ldrb	r3, [r3, #0]
 800532e:	461a      	mov	r2, r3
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2b03      	cmp	r3, #3
 8005338:	d909      	bls.n	800534e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005342:	f023 0303 	bic.w	r3, r3, #3
 8005346:	1d1a      	adds	r2, r3, #4
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	659a      	str	r2, [r3, #88]	; 0x58
 800534c:	e007      	b.n	800535e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005356:	f023 0303 	bic.w	r3, r3, #3
 800535a:	687a      	ldr	r2, [r7, #4]
 800535c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005362:	4618      	mov	r0, r3
 8005364:	3714      	adds	r7, #20
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr
 800536e:	bf00      	nop
 8005370:	aaaaaaab 	.word	0xaaaaaaab
 8005374:	0801c170 	.word	0x0801c170

08005378 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005378:	b480      	push	{r7}
 800537a:	b085      	sub	sp, #20
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005380:	2300      	movs	r3, #0
 8005382:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005388:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	699b      	ldr	r3, [r3, #24]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d11f      	bne.n	80053d2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	2b03      	cmp	r3, #3
 8005396:	d856      	bhi.n	8005446 <DMA_CheckFifoParam+0xce>
 8005398:	a201      	add	r2, pc, #4	; (adr r2, 80053a0 <DMA_CheckFifoParam+0x28>)
 800539a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800539e:	bf00      	nop
 80053a0:	080053b1 	.word	0x080053b1
 80053a4:	080053c3 	.word	0x080053c3
 80053a8:	080053b1 	.word	0x080053b1
 80053ac:	08005447 	.word	0x08005447
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d046      	beq.n	800544a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053c0:	e043      	b.n	800544a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80053ca:	d140      	bne.n	800544e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80053cc:	2301      	movs	r3, #1
 80053ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053d0:	e03d      	b.n	800544e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	699b      	ldr	r3, [r3, #24]
 80053d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053da:	d121      	bne.n	8005420 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	2b03      	cmp	r3, #3
 80053e0:	d837      	bhi.n	8005452 <DMA_CheckFifoParam+0xda>
 80053e2:	a201      	add	r2, pc, #4	; (adr r2, 80053e8 <DMA_CheckFifoParam+0x70>)
 80053e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053e8:	080053f9 	.word	0x080053f9
 80053ec:	080053ff 	.word	0x080053ff
 80053f0:	080053f9 	.word	0x080053f9
 80053f4:	08005411 	.word	0x08005411
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	73fb      	strb	r3, [r7, #15]
      break;
 80053fc:	e030      	b.n	8005460 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005402:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005406:	2b00      	cmp	r3, #0
 8005408:	d025      	beq.n	8005456 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800540e:	e022      	b.n	8005456 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005414:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005418:	d11f      	bne.n	800545a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800541e:	e01c      	b.n	800545a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	2b02      	cmp	r3, #2
 8005424:	d903      	bls.n	800542e <DMA_CheckFifoParam+0xb6>
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	2b03      	cmp	r3, #3
 800542a:	d003      	beq.n	8005434 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800542c:	e018      	b.n	8005460 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	73fb      	strb	r3, [r7, #15]
      break;
 8005432:	e015      	b.n	8005460 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005438:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800543c:	2b00      	cmp	r3, #0
 800543e:	d00e      	beq.n	800545e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005440:	2301      	movs	r3, #1
 8005442:	73fb      	strb	r3, [r7, #15]
      break;
 8005444:	e00b      	b.n	800545e <DMA_CheckFifoParam+0xe6>
      break;
 8005446:	bf00      	nop
 8005448:	e00a      	b.n	8005460 <DMA_CheckFifoParam+0xe8>
      break;
 800544a:	bf00      	nop
 800544c:	e008      	b.n	8005460 <DMA_CheckFifoParam+0xe8>
      break;
 800544e:	bf00      	nop
 8005450:	e006      	b.n	8005460 <DMA_CheckFifoParam+0xe8>
      break;
 8005452:	bf00      	nop
 8005454:	e004      	b.n	8005460 <DMA_CheckFifoParam+0xe8>
      break;
 8005456:	bf00      	nop
 8005458:	e002      	b.n	8005460 <DMA_CheckFifoParam+0xe8>
      break;   
 800545a:	bf00      	nop
 800545c:	e000      	b.n	8005460 <DMA_CheckFifoParam+0xe8>
      break;
 800545e:	bf00      	nop
    }
  } 
  
  return status; 
 8005460:	7bfb      	ldrb	r3, [r7, #15]
}
 8005462:	4618      	mov	r0, r3
 8005464:	3714      	adds	r7, #20
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr
 800546e:	bf00      	nop

08005470 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b084      	sub	sp, #16
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d101      	bne.n	8005482 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800547e:	2301      	movs	r3, #1
 8005480:	e06c      	b.n	800555c <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005488:	2b00      	cmp	r3, #0
 800548a:	d106      	bne.n	800549a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2223      	movs	r2, #35	; 0x23
 8005490:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f007 f825 	bl	800c4e4 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800549a:	2300      	movs	r3, #0
 800549c:	60bb      	str	r3, [r7, #8]
 800549e:	4b31      	ldr	r3, [pc, #196]	; (8005564 <HAL_ETH_Init+0xf4>)
 80054a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054a2:	4a30      	ldr	r2, [pc, #192]	; (8005564 <HAL_ETH_Init+0xf4>)
 80054a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80054a8:	6453      	str	r3, [r2, #68]	; 0x44
 80054aa:	4b2e      	ldr	r3, [pc, #184]	; (8005564 <HAL_ETH_Init+0xf4>)
 80054ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054b2:	60bb      	str	r3, [r7, #8]
 80054b4:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80054b6:	4b2c      	ldr	r3, [pc, #176]	; (8005568 <HAL_ETH_Init+0xf8>)
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	4a2b      	ldr	r2, [pc, #172]	; (8005568 <HAL_ETH_Init+0xf8>)
 80054bc:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80054c0:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80054c2:	4b29      	ldr	r3, [pc, #164]	; (8005568 <HAL_ETH_Init+0xf8>)
 80054c4:	685a      	ldr	r2, [r3, #4]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	4927      	ldr	r1, [pc, #156]	; (8005568 <HAL_ETH_Init+0xf8>)
 80054cc:	4313      	orrs	r3, r2
 80054ce:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80054d0:	4b25      	ldr	r3, [pc, #148]	; (8005568 <HAL_ETH_Init+0xf8>)
 80054d2:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	6812      	ldr	r2, [r2, #0]
 80054e2:	f043 0301 	orr.w	r3, r3, #1
 80054e6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80054ea:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80054ec:	f7fe f976 	bl	80037dc <HAL_GetTick>
 80054f0:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80054f2:	e011      	b.n	8005518 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80054f4:	f7fe f972 	bl	80037dc <HAL_GetTick>
 80054f8:	4602      	mov	r2, r0
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	1ad3      	subs	r3, r2, r3
 80054fe:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005502:	d909      	bls.n	8005518 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2204      	movs	r2, #4
 8005508:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	22e0      	movs	r2, #224	; 0xe0
 8005510:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	e021      	b.n	800555c <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f003 0301 	and.w	r3, r3, #1
 8005526:	2b00      	cmp	r3, #0
 8005528:	d1e4      	bne.n	80054f4 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f000 fd2c 	bl	8005f88 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f000 fdd3 	bl	80060dc <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f000 fe29 	bl	800618e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	461a      	mov	r2, r3
 8005542:	2100      	movs	r1, #0
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f000 fd91 	bl	800606c <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2200      	movs	r2, #0
 800554e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2210      	movs	r2, #16
 8005556:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800555a:	2300      	movs	r3, #0
}
 800555c:	4618      	mov	r0, r3
 800555e:	3710      	adds	r7, #16
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}
 8005564:	40023800 	.word	0x40023800
 8005568:	40013800 	.word	0x40013800

0800556c <HAL_ETH_Start>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800557a:	2b10      	cmp	r3, #16
 800557c:	d150      	bne.n	8005620 <HAL_ETH_Start+0xb4>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2223      	movs	r2, #35	; 0x23
 8005582:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Set nombre of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2204      	movs	r2, #4
 800558a:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f000 f939 	bl	8005804 <ETH_UpdateDescriptor>

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f042 0208 	orr.w	r2, r2, #8
 80055a0:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80055aa:	2001      	movs	r0, #1
 80055ac:	f7fe f922 	bl	80037f4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	68fa      	ldr	r2, [r7, #12]
 80055b6:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f042 0204 	orr.w	r2, r2, #4
 80055c6:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80055d0:	2001      	movs	r0, #1
 80055d2:	f7fe f90f 	bl	80037f4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	68fa      	ldr	r2, [r7, #12]
 80055dc:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f000 fb72 	bl	8005cc8 <ETH_FlushTransmitFIFO>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80055ec:	699b      	ldr	r3, [r3, #24]
 80055ee:	687a      	ldr	r2, [r7, #4]
 80055f0:	6812      	ldr	r2, [r2, #0]
 80055f2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80055f6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80055fa:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005604:	699b      	ldr	r3, [r3, #24]
 8005606:	687a      	ldr	r2, [r7, #4]
 8005608:	6812      	ldr	r2, [r2, #0]
 800560a:	f043 0302 	orr.w	r3, r3, #2
 800560e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005612:	6193      	str	r3, [r2, #24]

    heth->gState = HAL_ETH_STATE_STARTED;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2223      	movs	r2, #35	; 0x23
 8005618:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800561c:	2300      	movs	r3, #0
 800561e:	e000      	b.n	8005622 <HAL_ETH_Start+0xb6>
  }
  else
  {
    return HAL_ERROR;
 8005620:	2301      	movs	r3, #1
  }
}
 8005622:	4618      	mov	r0, r3
 8005624:	3710      	adds	r7, #16
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}

0800562a <HAL_ETH_Stop>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 800562a:	b580      	push	{r7, lr}
 800562c:	b084      	sub	sp, #16
 800562e:	af00      	add	r7, sp, #0
 8005630:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005638:	2b23      	cmp	r3, #35	; 0x23
 800563a:	d14a      	bne.n	80056d2 <HAL_ETH_Stop+0xa8>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2223      	movs	r2, #35	; 0x23
 8005640:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800564c:	699b      	ldr	r3, [r3, #24]
 800564e:	687a      	ldr	r2, [r7, #4]
 8005650:	6812      	ldr	r2, [r2, #0]
 8005652:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005656:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800565a:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005664:	699b      	ldr	r3, [r3, #24]
 8005666:	687a      	ldr	r2, [r7, #4]
 8005668:	6812      	ldr	r2, [r2, #0]
 800566a:	f023 0302 	bic.w	r3, r3, #2
 800566e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005672:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f022 0204 	bic.w	r2, r2, #4
 8005682:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800568c:	2001      	movs	r0, #1
 800568e:	f7fe f8b1 	bl	80037f4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	68fa      	ldr	r2, [r7, #12]
 8005698:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f000 fb14 	bl	8005cc8 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f022 0208 	bic.w	r2, r2, #8
 80056ae:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80056b8:	2001      	movs	r0, #1
 80056ba:	f7fe f89b 	bl	80037f4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	68fa      	ldr	r2, [r7, #12]
 80056c4:	601a      	str	r2, [r3, #0]

    heth->gState = HAL_ETH_STATE_READY;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2210      	movs	r2, #16
 80056ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Return function status */
    return HAL_OK;
 80056ce:	2300      	movs	r3, #0
 80056d0:	e000      	b.n	80056d4 <HAL_ETH_Stop+0xaa>
  }
  else
  {
    return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
  }
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3710      	adds	r7, #16
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}

080056dc <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t Timeout)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b086      	sub	sp, #24
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	60f8      	str	r0, [r7, #12]
 80056e4:	60b9      	str	r1, [r7, #8]
 80056e6:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  ETH_DMADescTypeDef *dmatxdesc;

  if (pTxConfig == NULL)
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d109      	bne.n	8005702 <HAL_ETH_Transmit+0x26>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056f4:	f043 0201 	orr.w	r2, r3, #1
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e07c      	b.n	80057fc <HAL_ETH_Transmit+0x120>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005708:	2b23      	cmp	r3, #35	; 0x23
 800570a:	d176      	bne.n	80057fa <HAL_ETH_Transmit+0x11e>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 800570c:	2200      	movs	r2, #0
 800570e:	68b9      	ldr	r1, [r7, #8]
 8005710:	68f8      	ldr	r0, [r7, #12]
 8005712:	f000 fda9 	bl	8006268 <ETH_Prepare_Tx_Descriptors>
 8005716:	4603      	mov	r3, r0
 8005718:	2b00      	cmp	r3, #0
 800571a:	d009      	beq.n	8005730 <HAL_ETH_Transmit+0x54>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005722:	f043 0202 	orr.w	r2, r3, #2
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      return HAL_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	e065      	b.n	80057fc <HAL_ETH_Transmit+0x120>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005730:	f3bf 8f4f 	dsb	sy
}
 8005734:	bf00      	nop
    }

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	3206      	adds	r2, #6
 800573e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005742:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005748:	1c5a      	adds	r2, r3, #1
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	629a      	str	r2, [r3, #40]	; 0x28
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005752:	2b03      	cmp	r3, #3
 8005754:	d904      	bls.n	8005760 <HAL_ETH_Transmit+0x84>
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800575a:	1f1a      	subs	r2, r3, #4
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMATPDR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	3106      	adds	r1, #6
 800576c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005770:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005774:	6053      	str	r3, [r2, #4]

    tickstart = HAL_GetTick();
 8005776:	f7fe f831 	bl	80037dc <HAL_GetTick>
 800577a:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occurred */
    while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800577c:	e037      	b.n	80057ee <HAL_ETH_Transmit+0x112>
    {
      if ((heth->Instance->DMASR & ETH_DMASR_FBES) != (uint32_t)RESET)
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005786:	695b      	ldr	r3, [r3, #20]
 8005788:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800578c:	2b00      	cmp	r3, #0
 800578e:	d011      	beq.n	80057b4 <HAL_ETH_Transmit+0xd8>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005796:	f043 0208 	orr.w	r2, r3, #8
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        heth->DMAErrorCode = heth->Instance->DMASR;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057a8:	695a      	ldr	r2, [r3, #20]
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        /* Return function status */
        return HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	e023      	b.n	80057fc <HAL_ETH_Transmit+0x120>
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ba:	d018      	beq.n	80057ee <HAL_ETH_Transmit+0x112>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80057bc:	f7fe f80e 	bl	80037dc <HAL_GetTick>
 80057c0:	4602      	mov	r2, r0
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	1ad3      	subs	r3, r2, r3
 80057c6:	687a      	ldr	r2, [r7, #4]
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d302      	bcc.n	80057d2 <HAL_ETH_Transmit+0xf6>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d10d      	bne.n	80057ee <HAL_ETH_Transmit+0x112>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057d8:	f043 0204 	orr.w	r2, r3, #4
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          /* Clear TX descriptor so that we can proceed */
          dmatxdesc->DESC0 = (ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 80057e8:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
 80057ec:	e006      	b.n	80057fc <HAL_ETH_Transmit+0x120>
    while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	dbc3      	blt.n	800577e <HAL_ETH_Transmit+0xa2>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 80057f6:	2300      	movs	r3, #0
 80057f8:	e000      	b.n	80057fc <HAL_ETH_Transmit+0x120>
  }
  else
  {
    return HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
  }
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3718      	adds	r7, #24
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}

08005804 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b088      	sub	sp, #32
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 800580c:	2300      	movs	r3, #0
 800580e:	60fb      	str	r3, [r7, #12]
  uint8_t allocStatus = 1U;
 8005810:	2301      	movs	r3, #1
 8005812:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005818:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	69fa      	ldr	r2, [r7, #28]
 800581e:	3212      	adds	r2, #18
 8005820:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005824:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800582a:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 800582c:	e040      	b.n	80058b0 <ETH_UpdateDescriptor+0xac>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	6a1b      	ldr	r3, [r3, #32]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d112      	bne.n	800585c <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8005836:	f107 030c 	add.w	r3, r7, #12
 800583a:	4618      	mov	r0, r3
 800583c:	f006 ffd2 	bl	800c7e4 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d102      	bne.n	800584c <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8005846:	2300      	movs	r3, #0
 8005848:	74fb      	strb	r3, [r7, #19]
 800584a:	e007      	b.n	800585c <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	461a      	mov	r2, r3
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	461a      	mov	r2, r3
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 800585c:	7cfb      	ldrb	r3, [r7, #19]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d026      	beq.n	80058b0 <ETH_UpdateDescriptor+0xac>
    {
      if (heth->RxDescList.ItMode == 0U)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005866:	2b00      	cmp	r3, #0
 8005868:	d103      	bne.n	8005872 <ETH_UpdateDescriptor+0x6e>
      {
        WRITE_REG(dmarxdesc->DESC1, ETH_DMARXDESC_DIC | ETH_RX_BUF_SIZE | ETH_DMARXDESC_RCH);
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	4a1e      	ldr	r2, [pc, #120]	; (80058e8 <ETH_UpdateDescriptor+0xe4>)
 800586e:	605a      	str	r2, [r3, #4]
 8005870:	e003      	b.n	800587a <ETH_UpdateDescriptor+0x76>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, ETH_RX_BUF_SIZE | ETH_DMARXDESC_RCH);
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8005878:	605a      	str	r2, [r3, #4]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800587a:	f3bf 8f5f 	dmb	sy
}
 800587e:	bf00      	nop
         is fully performed.
         The __DMB() instruction is added to avoid any potential compiler optimization that
         may lead to abnormal behavior. */
      __DMB();

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 800588c:	69fb      	ldr	r3, [r7, #28]
 800588e:	3301      	adds	r3, #1
 8005890:	61fb      	str	r3, [r7, #28]
 8005892:	69fb      	ldr	r3, [r7, #28]
 8005894:	2b03      	cmp	r3, #3
 8005896:	d902      	bls.n	800589e <ETH_UpdateDescriptor+0x9a>
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	3b04      	subs	r3, #4
 800589c:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	69fa      	ldr	r2, [r7, #28]
 80058a2:	3212      	adds	r2, #18
 80058a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058a8:	617b      	str	r3, [r7, #20]
      desccount--;
 80058aa:	69bb      	ldr	r3, [r7, #24]
 80058ac:	3b01      	subs	r3, #1
 80058ae:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d002      	beq.n	80058bc <ETH_UpdateDescriptor+0xb8>
 80058b6:	7cfb      	ldrb	r3, [r7, #19]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d1b8      	bne.n	800582e <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058c0:	69ba      	ldr	r2, [r7, #24]
 80058c2:	429a      	cmp	r2, r3
 80058c4:	d00c      	beq.n	80058e0 <ETH_UpdateDescriptor+0xdc>
  {
    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, 0);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058ce:	461a      	mov	r2, r3
 80058d0:	2300      	movs	r3, #0
 80058d2:	6093      	str	r3, [r2, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	69fa      	ldr	r2, [r7, #28]
 80058d8:	669a      	str	r2, [r3, #104]	; 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	69ba      	ldr	r2, [r7, #24]
 80058de:	66da      	str	r2, [r3, #108]	; 0x6c
  }
}
 80058e0:	bf00      	nop
 80058e2:	3720      	adds	r7, #32
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}
 80058e8:	80004600 	.word	0x80004600

080058ec <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b086      	sub	sp, #24
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	60f8      	str	r0, [r7, #12]
 80058f4:	60b9      	str	r1, [r7, #8]
 80058f6:	607a      	str	r2, [r7, #4]
 80058f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	691b      	ldr	r3, [r3, #16]
 8005900:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	f003 031c 	and.w	r3, r3, #28
 8005908:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	02db      	lsls	r3, r3, #11
 800590e:	b29b      	uxth	r3, r3
 8005910:	697a      	ldr	r2, [r7, #20]
 8005912:	4313      	orrs	r3, r2
 8005914:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	019b      	lsls	r3, r3, #6
 800591a:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800591e:	697a      	ldr	r2, [r7, #20]
 8005920:	4313      	orrs	r3, r2
 8005922:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	f023 0302 	bic.w	r3, r3, #2
 800592a:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	f043 0301 	orr.w	r3, r3, #1
 8005932:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	697a      	ldr	r2, [r7, #20]
 800593a:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 800593c:	f7fd ff4e 	bl	80037dc <HAL_GetTick>
 8005940:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005942:	e00d      	b.n	8005960 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8005944:	f7fd ff4a 	bl	80037dc <HAL_GetTick>
 8005948:	4602      	mov	r2, r0
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	1ad3      	subs	r3, r2, r3
 800594e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005952:	d301      	bcc.n	8005958 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e010      	b.n	800597a <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	691b      	ldr	r3, [r3, #16]
 800595e:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	f003 0301 	and.w	r3, r3, #1
 8005966:	2b00      	cmp	r3, #0
 8005968:	d1ec      	bne.n	8005944 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	695b      	ldr	r3, [r3, #20]
 8005970:	b29b      	uxth	r3, r3
 8005972:	461a      	mov	r2, r3
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005978:	2300      	movs	r3, #0
}
 800597a:	4618      	mov	r0, r3
 800597c:	3718      	adds	r7, #24
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}

08005982 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8005982:	b580      	push	{r7, lr}
 8005984:	b086      	sub	sp, #24
 8005986:	af00      	add	r7, sp, #0
 8005988:	60f8      	str	r0, [r7, #12]
 800598a:	60b9      	str	r1, [r7, #8]
 800598c:	607a      	str	r2, [r7, #4]
 800598e:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	691b      	ldr	r3, [r3, #16]
 8005996:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	f003 031c 	and.w	r3, r3, #28
 800599e:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	02db      	lsls	r3, r3, #11
 80059a4:	b29b      	uxth	r3, r3
 80059a6:	697a      	ldr	r2, [r7, #20]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	019b      	lsls	r3, r3, #6
 80059b0:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80059b4:	697a      	ldr	r2, [r7, #20]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	f043 0302 	orr.w	r3, r3, #2
 80059c0:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	f043 0301 	orr.w	r3, r3, #1
 80059c8:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	b29a      	uxth	r2, r3
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	697a      	ldr	r2, [r7, #20]
 80059da:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 80059dc:	f7fd fefe 	bl	80037dc <HAL_GetTick>
 80059e0:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80059e2:	e00d      	b.n	8005a00 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 80059e4:	f7fd fefa 	bl	80037dc <HAL_GetTick>
 80059e8:	4602      	mov	r2, r0
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	1ad3      	subs	r3, r2, r3
 80059ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059f2:	d301      	bcc.n	80059f8 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	e009      	b.n	8005a0c <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	691b      	ldr	r3, [r3, #16]
 80059fe:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	f003 0301 	and.w	r3, r3, #1
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d1ec      	bne.n	80059e4 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8005a0a:	2300      	movs	r3, #0
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3718      	adds	r7, #24
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}

08005a14 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b083      	sub	sp, #12
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
 8005a1c:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d101      	bne.n	8005a28 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8005a24:	2301      	movs	r3, #1
 8005a26:	e0d9      	b.n	8005bdc <HAL_ETH_GetMACConfig+0x1c8>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f003 0310 	and.w	r3, r3, #16
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	bf14      	ite	ne
 8005a36:	2301      	movne	r3, #1
 8005a38:	2300      	moveq	r3, #0
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	461a      	mov	r2, r3
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	625a      	str	r2, [r3, #36]	; 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	bf0c      	ite	eq
 8005a60:	2301      	moveq	r3, #1
 8005a62:	2300      	movne	r3, #0
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	461a      	mov	r2, r3
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
                                        ? ENABLE : DISABLE;
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	bf14      	ite	ne
 8005a7c:	2301      	movne	r3, #1
 8005a7e:	2300      	moveq	r3, #0
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	bf0c      	ite	eq
 8005a96:	2301      	moveq	r3, #1
 8005a98:	2300      	movne	r3, #0
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	461a      	mov	r2, r3
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	bf14      	ite	ne
 8005ab0:	2301      	movne	r3, #1
 8005ab2:	2300      	moveq	r3, #0
 8005ab4:	b2db      	uxtb	r3, r3
 8005ab6:	461a      	mov	r2, r3
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	bf0c      	ite	eq
 8005ae6:	2301      	moveq	r3, #1
 8005ae8:	2300      	movne	r3, #0
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	461a      	mov	r2, r3
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	bf0c      	ite	eq
 8005b00:	2301      	moveq	r3, #1
 8005b02:	2300      	movne	r3, #0
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	461a      	mov	r2, r3
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	bf14      	ite	ne
 8005b1a:	2301      	movne	r3, #1
 8005b1c:	2300      	moveq	r3, #0
 8005b1e:	b2db      	uxtb	r3, r3
 8005b20:	461a      	mov	r2, r3
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f403 2260 	and.w	r2, r3, #917504	; 0xe0000
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	bf14      	ite	ne
 8005b42:	2301      	movne	r3, #1
 8005b44:	2300      	moveq	r3, #0
 8005b46:	b2db      	uxtb	r3, r3
 8005b48:	461a      	mov	r2, r3
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	711a      	strb	r2, [r3, #4]


  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	699b      	ldr	r3, [r3, #24]
 8005b54:	f003 0302 	and.w	r3, r3, #2
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	bf14      	ite	ne
 8005b5c:	2301      	movne	r3, #1
 8005b5e:	2300      	moveq	r3, #0
 8005b60:	b2db      	uxtb	r3, r3
 8005b62:	461a      	mov	r2, r3
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	699b      	ldr	r3, [r3, #24]
 8005b70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	bf0c      	ite	eq
 8005b78:	2301      	moveq	r3, #1
 8005b7a:	2300      	movne	r3, #0
 8005b7c:	b2db      	uxtb	r3, r3
 8005b7e:	461a      	mov	r2, r3
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	699b      	ldr	r3, [r3, #24]
 8005b8c:	f003 0230 	and.w	r2, r3, #48	; 0x30
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	651a      	str	r2, [r3, #80]	; 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	699b      	ldr	r3, [r3, #24]
 8005b9a:	0c1b      	lsrs	r3, r3, #16
 8005b9c:	b29a      	uxth	r2, r3
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	649a      	str	r2, [r3, #72]	; 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	699b      	ldr	r3, [r3, #24]
 8005ba8:	f003 0304 	and.w	r3, r3, #4
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	bf14      	ite	ne
 8005bb0:	2301      	movne	r3, #1
 8005bb2:	2300      	moveq	r3, #0
 8005bb4:	b2db      	uxtb	r3, r3
 8005bb6:	461a      	mov	r2, r3
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	699b      	ldr	r3, [r3, #24]
 8005bc4:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	bf14      	ite	ne
 8005bcc:	2301      	movne	r3, #1
 8005bce:	2300      	moveq	r3, #0
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

  return HAL_OK;
 8005bda:	2300      	movs	r3, #0
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	370c      	adds	r7, #12
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b082      	sub	sp, #8
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
 8005bf0:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d101      	bne.n	8005bfc <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	e00b      	b.n	8005c14 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c02:	2b10      	cmp	r3, #16
 8005c04:	d105      	bne.n	8005c12 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8005c06:	6839      	ldr	r1, [r7, #0]
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f000 f883 	bl	8005d14 <ETH_SetMACConfig>

    return HAL_OK;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	e000      	b.n	8005c14 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
  }
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	3708      	adds	r7, #8
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bd80      	pop	{r7, pc}

08005c1c <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b084      	sub	sp, #16
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	691b      	ldr	r3, [r3, #16]
 8005c2a:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	f023 031c 	bic.w	r3, r3, #28
 8005c32:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8005c34:	f001 fbdc 	bl	80073f0 <HAL_RCC_GetHCLKFreq>
 8005c38:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	4a1d      	ldr	r2, [pc, #116]	; (8005cb4 <HAL_ETH_SetMDIOClockRange+0x98>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d908      	bls.n	8005c54 <HAL_ETH_SetMDIOClockRange+0x38>
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	4a1c      	ldr	r2, [pc, #112]	; (8005cb8 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d804      	bhi.n	8005c54 <HAL_ETH_SetMDIOClockRange+0x38>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	f043 0308 	orr.w	r3, r3, #8
 8005c50:	60fb      	str	r3, [r7, #12]
 8005c52:	e027      	b.n	8005ca4 <HAL_ETH_SetMDIOClockRange+0x88>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	4a18      	ldr	r2, [pc, #96]	; (8005cb8 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d908      	bls.n	8005c6e <HAL_ETH_SetMDIOClockRange+0x52>
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	4a17      	ldr	r2, [pc, #92]	; (8005cbc <HAL_ETH_SetMDIOClockRange+0xa0>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d204      	bcs.n	8005c6e <HAL_ETH_SetMDIOClockRange+0x52>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f043 030c 	orr.w	r3, r3, #12
 8005c6a:	60fb      	str	r3, [r7, #12]
 8005c6c:	e01a      	b.n	8005ca4 <HAL_ETH_SetMDIOClockRange+0x88>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	4a12      	ldr	r2, [pc, #72]	; (8005cbc <HAL_ETH_SetMDIOClockRange+0xa0>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d303      	bcc.n	8005c7e <HAL_ETH_SetMDIOClockRange+0x62>
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	4a11      	ldr	r2, [pc, #68]	; (8005cc0 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d911      	bls.n	8005ca2 <HAL_ETH_SetMDIOClockRange+0x86>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	4a0f      	ldr	r2, [pc, #60]	; (8005cc0 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d908      	bls.n	8005c98 <HAL_ETH_SetMDIOClockRange+0x7c>
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	4a0e      	ldr	r2, [pc, #56]	; (8005cc4 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d804      	bhi.n	8005c98 <HAL_ETH_SetMDIOClockRange+0x7c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	f043 0304 	orr.w	r3, r3, #4
 8005c94:	60fb      	str	r3, [r7, #12]
 8005c96:	e005      	b.n	8005ca4 <HAL_ETH_SetMDIOClockRange+0x88>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000))*/
  {
    /* CSR Clock Range between 150-183 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f043 0310 	orr.w	r3, r3, #16
 8005c9e:	60fb      	str	r3, [r7, #12]
 8005ca0:	e000      	b.n	8005ca4 <HAL_ETH_SetMDIOClockRange+0x88>
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8005ca2:	bf00      	nop
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	68fa      	ldr	r2, [r7, #12]
 8005caa:	611a      	str	r2, [r3, #16]
}
 8005cac:	bf00      	nop
 8005cae:	3710      	adds	r7, #16
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	bd80      	pop	{r7, pc}
 8005cb4:	01312cff 	.word	0x01312cff
 8005cb8:	02160ebf 	.word	0x02160ebf
 8005cbc:	03938700 	.word	0x03938700
 8005cc0:	05f5e0ff 	.word	0x05f5e0ff
 8005cc4:	08f0d17f 	.word	0x08f0d17f

08005cc8 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b084      	sub	sp, #16
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cdc:	699b      	ldr	r3, [r3, #24]
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	6812      	ldr	r2, [r2, #0]
 8005ce2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005ce6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005cea:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cf4:	699b      	ldr	r3, [r3, #24]
 8005cf6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005cf8:	2001      	movs	r0, #1
 8005cfa:	f7fd fd7b 	bl	80037f4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681a      	ldr	r2, [r3, #0]
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005d08:	6193      	str	r3, [r2, #24]
}
 8005d0a:	bf00      	nop
 8005d0c:	3710      	adds	r7, #16
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
	...

08005d14 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b084      	sub	sp, #16
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
 8005d1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8005d26:	68fa      	ldr	r2, [r7, #12]
 8005d28:	4b51      	ldr	r3, [pc, #324]	; (8005e70 <ETH_SetMACConfig+0x15c>)
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	7c1b      	ldrb	r3, [r3, #16]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d102      	bne.n	8005d3c <ETH_SetMACConfig+0x28>
 8005d36:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005d3a:	e000      	b.n	8005d3e <ETH_SetMACConfig+0x2a>
 8005d3c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	7c5b      	ldrb	r3, [r3, #17]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d102      	bne.n	8005d4c <ETH_SetMACConfig+0x38>
 8005d46:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005d4a:	e000      	b.n	8005d4e <ETH_SetMACConfig+0x3a>
 8005d4c:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8005d4e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8005d54:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	7fdb      	ldrb	r3, [r3, #31]
 8005d5a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8005d5c:	431a      	orrs	r2, r3
                        macconf->Speed |
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8005d62:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8005d64:	683a      	ldr	r2, [r7, #0]
 8005d66:	7f92      	ldrb	r2, [r2, #30]
 8005d68:	2a00      	cmp	r2, #0
 8005d6a:	d102      	bne.n	8005d72 <ETH_SetMACConfig+0x5e>
 8005d6c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005d70:	e000      	b.n	8005d74 <ETH_SetMACConfig+0x60>
 8005d72:	2200      	movs	r2, #0
                        macconf->Speed |
 8005d74:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	7f1b      	ldrb	r3, [r3, #28]
 8005d7a:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8005d7c:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8005d82:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	791b      	ldrb	r3, [r3, #4]
 8005d88:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8005d8a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8005d8c:	683a      	ldr	r2, [r7, #0]
 8005d8e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005d92:	2a00      	cmp	r2, #0
 8005d94:	d102      	bne.n	8005d9c <ETH_SetMACConfig+0x88>
 8005d96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d9a:	e000      	b.n	8005d9e <ETH_SetMACConfig+0x8a>
 8005d9c:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8005d9e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	7bdb      	ldrb	r3, [r3, #15]
 8005da4:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8005da6:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005dac:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005db4:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8005db6:	4313      	orrs	r3, r2
 8005db8:	68fa      	ldr	r2, [r7, #12]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	68fa      	ldr	r2, [r7, #12]
 8005dc4:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005dce:	2001      	movs	r0, #1
 8005dd0:	f7fd fd10 	bl	80037f4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	68fa      	ldr	r2, [r7, #12]
 8005dda:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	699b      	ldr	r3, [r3, #24]
 8005de2:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005de4:	68fa      	ldr	r2, [r7, #12]
 8005de6:	f64f 7341 	movw	r3, #65345	; 0xff41
 8005dea:	4013      	ands	r3, r2
 8005dec:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005df2:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8005df4:	683a      	ldr	r2, [r7, #0]
 8005df6:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8005dfa:	2a00      	cmp	r2, #0
 8005dfc:	d101      	bne.n	8005e02 <ETH_SetMACConfig+0xee>
 8005dfe:	2280      	movs	r2, #128	; 0x80
 8005e00:	e000      	b.n	8005e04 <ETH_SetMACConfig+0xf0>
 8005e02:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005e04:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8005e0a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8005e0c:	683a      	ldr	r2, [r7, #0]
 8005e0e:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8005e12:	2a01      	cmp	r2, #1
 8005e14:	d101      	bne.n	8005e1a <ETH_SetMACConfig+0x106>
 8005e16:	2208      	movs	r2, #8
 8005e18:	e000      	b.n	8005e1c <ETH_SetMACConfig+0x108>
 8005e1a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8005e1c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8005e1e:	683a      	ldr	r2, [r7, #0]
 8005e20:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8005e24:	2a01      	cmp	r2, #1
 8005e26:	d101      	bne.n	8005e2c <ETH_SetMACConfig+0x118>
 8005e28:	2204      	movs	r2, #4
 8005e2a:	e000      	b.n	8005e2e <ETH_SetMACConfig+0x11a>
 8005e2c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8005e2e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8005e30:	683a      	ldr	r2, [r7, #0]
 8005e32:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8005e36:	2a01      	cmp	r2, #1
 8005e38:	d101      	bne.n	8005e3e <ETH_SetMACConfig+0x12a>
 8005e3a:	2202      	movs	r2, #2
 8005e3c:	e000      	b.n	8005e40 <ETH_SetMACConfig+0x12c>
 8005e3e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005e40:	4313      	orrs	r3, r2
 8005e42:	68fa      	ldr	r2, [r7, #12]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	68fa      	ldr	r2, [r7, #12]
 8005e4e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	699b      	ldr	r3, [r3, #24]
 8005e56:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005e58:	2001      	movs	r0, #1
 8005e5a:	f7fd fccb 	bl	80037f4 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68fa      	ldr	r2, [r7, #12]
 8005e64:	619a      	str	r2, [r3, #24]
}
 8005e66:	bf00      	nop
 8005e68:	3710      	adds	r7, #16
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
 8005e6e:	bf00      	nop
 8005e70:	ff20810f 	.word	0xff20810f

08005e74 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b084      	sub	sp, #16
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
 8005e7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e86:	699b      	ldr	r3, [r3, #24]
 8005e88:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8005e8a:	68fa      	ldr	r2, [r7, #12]
 8005e8c:	4b3d      	ldr	r3, [pc, #244]	; (8005f84 <ETH_SetDMAConfig+0x110>)
 8005e8e:	4013      	ands	r3, r2
 8005e90:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	7b1b      	ldrb	r3, [r3, #12]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d102      	bne.n	8005ea0 <ETH_SetDMAConfig+0x2c>
 8005e9a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8005e9e:	e000      	b.n	8005ea2 <ETH_SetDMAConfig+0x2e>
 8005ea0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	7b5b      	ldrb	r3, [r3, #13]
 8005ea6:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005ea8:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8005eaa:	683a      	ldr	r2, [r7, #0]
 8005eac:	7f52      	ldrb	r2, [r2, #29]
 8005eae:	2a00      	cmp	r2, #0
 8005eb0:	d102      	bne.n	8005eb8 <ETH_SetDMAConfig+0x44>
 8005eb2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005eb6:	e000      	b.n	8005eba <ETH_SetDMAConfig+0x46>
 8005eb8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8005eba:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	7b9b      	ldrb	r3, [r3, #14]
 8005ec0:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8005ec2:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8005ec8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	7f1b      	ldrb	r3, [r3, #28]
 8005ece:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8005ed0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	7f9b      	ldrb	r3, [r3, #30]
 8005ed6:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8005ed8:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8005ede:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005ee6:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	68fa      	ldr	r2, [r7, #12]
 8005eec:	4313      	orrs	r3, r2
 8005eee:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ef8:	461a      	mov	r2, r3
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f06:	699b      	ldr	r3, [r3, #24]
 8005f08:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005f0a:	2001      	movs	r0, #1
 8005f0c:	f7fd fc72 	bl	80037f4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f18:	461a      	mov	r2, r3
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	791b      	ldrb	r3, [r3, #4]
 8005f22:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8005f28:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8005f2e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8005f34:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005f3c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8005f3e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f44:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8005f46:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8005f4c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8005f4e:	687a      	ldr	r2, [r7, #4]
 8005f50:	6812      	ldr	r2, [r2, #0]
 8005f52:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005f56:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005f5a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005f68:	2001      	movs	r0, #1
 8005f6a:	f7fd fc43 	bl	80037f4 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f76:	461a      	mov	r2, r3
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	6013      	str	r3, [r2, #0]
}
 8005f7c:	bf00      	nop
 8005f7e:	3710      	adds	r7, #16
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}
 8005f84:	f8de3f23 	.word	0xf8de3f23

08005f88 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b0a6      	sub	sp, #152	; 0x98
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8005f90:	2301      	movs	r3, #1
 8005f92:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8005f96:	2301      	movs	r3, #1
 8005f98:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8005fac:	2300      	movs	r3, #0
 8005fae:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8005fea:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005fee:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8005ff0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005ff4:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8005ffc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8006000:	4619      	mov	r1, r3
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f7ff fe86 	bl	8005d14 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8006008:	2301      	movs	r3, #1
 800600a:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800600c:	2301      	movs	r3, #1
 800600e:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8006010:	2301      	movs	r3, #1
 8006012:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8006016:	2301      	movs	r3, #1
 8006018:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800601a:	2300      	movs	r3, #0
 800601c:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800601e:	2300      	movs	r3, #0
 8006020:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8006024:	2300      	movs	r3, #0
 8006026:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800602a:	2300      	movs	r3, #0
 800602c:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800602e:	2301      	movs	r3, #1
 8006030:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8006034:	2301      	movs	r3, #1
 8006036:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8006038:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800603c:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800603e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006042:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8006044:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006048:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800604a:	2301      	movs	r3, #1
 800604c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8006050:	2300      	movs	r3, #0
 8006052:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8006054:	2300      	movs	r3, #0
 8006056:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8006058:	f107 0308 	add.w	r3, r7, #8
 800605c:	4619      	mov	r1, r3
 800605e:	6878      	ldr	r0, [r7, #4]
 8006060:	f7ff ff08 	bl	8005e74 <ETH_SetDMAConfig>
}
 8006064:	bf00      	nop
 8006066:	3798      	adds	r7, #152	; 0x98
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}

0800606c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800606c:	b480      	push	{r7}
 800606e:	b087      	sub	sp, #28
 8006070:	af00      	add	r7, sp, #0
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	60b9      	str	r1, [r7, #8]
 8006076:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	3305      	adds	r3, #5
 800607c:	781b      	ldrb	r3, [r3, #0]
 800607e:	021b      	lsls	r3, r3, #8
 8006080:	687a      	ldr	r2, [r7, #4]
 8006082:	3204      	adds	r2, #4
 8006084:	7812      	ldrb	r2, [r2, #0]
 8006086:	4313      	orrs	r3, r2
 8006088:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800608a:	68ba      	ldr	r2, [r7, #8]
 800608c:	4b11      	ldr	r3, [pc, #68]	; (80060d4 <ETH_MACAddressConfig+0x68>)
 800608e:	4413      	add	r3, r2
 8006090:	461a      	mov	r2, r3
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	3303      	adds	r3, #3
 800609a:	781b      	ldrb	r3, [r3, #0]
 800609c:	061a      	lsls	r2, r3, #24
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	3302      	adds	r3, #2
 80060a2:	781b      	ldrb	r3, [r3, #0]
 80060a4:	041b      	lsls	r3, r3, #16
 80060a6:	431a      	orrs	r2, r3
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	3301      	adds	r3, #1
 80060ac:	781b      	ldrb	r3, [r3, #0]
 80060ae:	021b      	lsls	r3, r3, #8
 80060b0:	4313      	orrs	r3, r2
 80060b2:	687a      	ldr	r2, [r7, #4]
 80060b4:	7812      	ldrb	r2, [r2, #0]
 80060b6:	4313      	orrs	r3, r2
 80060b8:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80060ba:	68ba      	ldr	r2, [r7, #8]
 80060bc:	4b06      	ldr	r3, [pc, #24]	; (80060d8 <ETH_MACAddressConfig+0x6c>)
 80060be:	4413      	add	r3, r2
 80060c0:	461a      	mov	r2, r3
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	6013      	str	r3, [r2, #0]
}
 80060c6:	bf00      	nop
 80060c8:	371c      	adds	r7, #28
 80060ca:	46bd      	mov	sp, r7
 80060cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d0:	4770      	bx	lr
 80060d2:	bf00      	nop
 80060d4:	40028040 	.word	0x40028040
 80060d8:	40028044 	.word	0x40028044

080060dc <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80060dc:	b480      	push	{r7}
 80060de:	b085      	sub	sp, #20
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80060e4:	2300      	movs	r3, #0
 80060e6:	60fb      	str	r3, [r7, #12]
 80060e8:	e03e      	b.n	8006168 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	68d9      	ldr	r1, [r3, #12]
 80060ee:	68fa      	ldr	r2, [r7, #12]
 80060f0:	4613      	mov	r3, r2
 80060f2:	009b      	lsls	r3, r3, #2
 80060f4:	4413      	add	r3, r2
 80060f6:	00db      	lsls	r3, r3, #3
 80060f8:	440b      	add	r3, r1
 80060fa:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	2200      	movs	r2, #0
 8006100:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	2200      	movs	r2, #0
 8006106:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	2200      	movs	r2, #0
 800610c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	2200      	movs	r2, #0
 8006112:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8006114:	68b9      	ldr	r1, [r7, #8]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	68fa      	ldr	r2, [r7, #12]
 800611a:	3206      	adds	r2, #6
 800611c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2b02      	cmp	r3, #2
 8006130:	d80c      	bhi.n	800614c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	68d9      	ldr	r1, [r3, #12]
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	1c5a      	adds	r2, r3, #1
 800613a:	4613      	mov	r3, r2
 800613c:	009b      	lsls	r3, r3, #2
 800613e:	4413      	add	r3, r2
 8006140:	00db      	lsls	r3, r3, #3
 8006142:	440b      	add	r3, r1
 8006144:	461a      	mov	r2, r3
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	60da      	str	r2, [r3, #12]
 800614a:	e004      	b.n	8006156 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	68db      	ldr	r3, [r3, #12]
 8006150:	461a      	mov	r2, r3
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	3301      	adds	r3, #1
 8006166:	60fb      	str	r3, [r7, #12]
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2b03      	cmp	r3, #3
 800616c:	d9bd      	bls.n	80060ea <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	68da      	ldr	r2, [r3, #12]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006180:	611a      	str	r2, [r3, #16]
}
 8006182:	bf00      	nop
 8006184:	3714      	adds	r7, #20
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr

0800618e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800618e:	b480      	push	{r7}
 8006190:	b085      	sub	sp, #20
 8006192:	af00      	add	r7, sp, #0
 8006194:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8006196:	2300      	movs	r3, #0
 8006198:	60fb      	str	r3, [r7, #12]
 800619a:	e046      	b.n	800622a <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6919      	ldr	r1, [r3, #16]
 80061a0:	68fa      	ldr	r2, [r7, #12]
 80061a2:	4613      	mov	r3, r2
 80061a4:	009b      	lsls	r3, r3, #2
 80061a6:	4413      	add	r3, r2
 80061a8:	00db      	lsls	r3, r3, #3
 80061aa:	440b      	add	r3, r1
 80061ac:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	2200      	movs	r2, #0
 80061b2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	2200      	movs	r2, #0
 80061b8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	2200      	movs	r2, #0
 80061be:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	2200      	movs	r2, #0
 80061c4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	2200      	movs	r2, #0
 80061ca:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	2200      	movs	r2, #0
 80061d0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80061d8:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 80061e0:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80061ee:	68b9      	ldr	r1, [r7, #8]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	68fa      	ldr	r2, [r7, #12]
 80061f4:	3212      	adds	r2, #18
 80061f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2b02      	cmp	r3, #2
 80061fe:	d80c      	bhi.n	800621a <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6919      	ldr	r1, [r3, #16]
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	1c5a      	adds	r2, r3, #1
 8006208:	4613      	mov	r3, r2
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	4413      	add	r3, r2
 800620e:	00db      	lsls	r3, r3, #3
 8006210:	440b      	add	r3, r1
 8006212:	461a      	mov	r2, r3
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	60da      	str	r2, [r3, #12]
 8006218:	e004      	b.n	8006224 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	691b      	ldr	r3, [r3, #16]
 800621e:	461a      	mov	r2, r3
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	3301      	adds	r3, #1
 8006228:	60fb      	str	r3, [r7, #12]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2b03      	cmp	r3, #3
 800622e:	d9b5      	bls.n	800619c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2200      	movs	r2, #0
 8006234:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2200      	movs	r2, #0
 800623a:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2200      	movs	r2, #0
 8006240:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2200      	movs	r2, #0
 8006246:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2200      	movs	r2, #0
 800624c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	691a      	ldr	r2, [r3, #16]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800625a:	60da      	str	r2, [r3, #12]
}
 800625c:	bf00      	nop
 800625e:	3714      	adds	r7, #20
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr

08006268 <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 8006268:	b480      	push	{r7}
 800626a:	b08d      	sub	sp, #52	; 0x34
 800626c:	af00      	add	r7, sp, #0
 800626e:	60f8      	str	r0, [r7, #12]
 8006270:	60b9      	str	r1, [r7, #8]
 8006272:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	3318      	adds	r3, #24
 8006278:	617b      	str	r3, [r7, #20]
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	691b      	ldr	r3, [r3, #16]
 800627e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	691b      	ldr	r3, [r3, #16]
 8006284:	613b      	str	r3, [r7, #16]
  uint32_t idx;
  uint32_t descnbr = 0;
 8006286:	2300      	movs	r3, #0
 8006288:	627b      	str	r3, [r7, #36]	; 0x24
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800628e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006292:	623b      	str	r3, [r7, #32]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	61fb      	str	r3, [r7, #28]
  uint32_t           bd_count = 0;
 800629a:	2300      	movs	r3, #0
 800629c:	61bb      	str	r3, [r7, #24]

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 800629e:	6a3b      	ldr	r3, [r7, #32]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80062a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80062aa:	d007      	beq.n	80062bc <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80062ac:	697a      	ldr	r2, [r7, #20]
 80062ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062b0:	3304      	adds	r3, #4
 80062b2:	009b      	lsls	r3, r3, #2
 80062b4:	4413      	add	r3, r2
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d001      	beq.n	80062c0 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 80062bc:	2302      	movs	r3, #2
 80062be:	e103      	b.n	80064c8 <ETH_Prepare_Tx_Descriptors+0x260>
  }


  descnbr += 1U;
 80062c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c2:	3301      	adds	r3, #1
 80062c4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 80062c6:	69fb      	ldr	r3, [r7, #28]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	461a      	mov	r2, r3
 80062cc:	6a3b      	ldr	r3, [r7, #32]
 80062ce:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 80062d0:	6a3b      	ldr	r3, [r7, #32]
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	f423 53ff 	bic.w	r3, r3, #8160	; 0x1fe0
 80062d8:	f023 031f 	bic.w	r3, r3, #31
 80062dc:	69fa      	ldr	r2, [r7, #28]
 80062de:	6852      	ldr	r2, [r2, #4]
 80062e0:	431a      	orrs	r2, r3
 80062e2:	6a3b      	ldr	r3, [r7, #32]
 80062e4:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f003 0301 	and.w	r3, r3, #1
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d008      	beq.n	8006304 <ETH_Prepare_Tx_Descriptors+0x9c>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 80062f2:	6a3b      	ldr	r3, [r7, #32]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	695b      	ldr	r3, [r3, #20]
 80062fe:	431a      	orrs	r2, r3
 8006300:	6a3b      	ldr	r3, [r7, #32]
 8006302:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f003 0320 	and.w	r3, r3, #32
 800630c:	2b00      	cmp	r3, #0
 800630e:	d008      	beq.n	8006322 <ETH_Prepare_Tx_Descriptors+0xba>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8006310:	6a3b      	ldr	r3, [r7, #32]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	691b      	ldr	r3, [r3, #16]
 800631c:	431a      	orrs	r2, r3
 800631e:	6a3b      	ldr	r3, [r7, #32]
 8006320:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f003 0304 	and.w	r3, r3, #4
 800632a:	2b00      	cmp	r3, #0
 800632c:	d005      	beq.n	800633a <ETH_Prepare_Tx_Descriptors+0xd2>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 800632e:	6a3b      	ldr	r3, [r7, #32]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006336:	6a3b      	ldr	r3, [r7, #32]
 8006338:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 800633a:	6a3b      	ldr	r3, [r7, #32]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006342:	6a3b      	ldr	r3, [r7, #32]
 8006344:	601a      	str	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
 8006346:	f3bf 8f5f 	dmb	sy
}
 800634a:	bf00      	nop

  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 800634c:	6a3b      	ldr	r3, [r7, #32]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006354:	6a3b      	ldr	r3, [r7, #32]
 8006356:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8006358:	e084      	b.n	8006464 <ETH_Prepare_Tx_Descriptors+0x1fc>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 800635a:	6a3b      	ldr	r3, [r7, #32]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006362:	6a3b      	ldr	r3, [r7, #32]
 8006364:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d006      	beq.n	800637a <ETH_Prepare_Tx_Descriptors+0x112>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800636c:	6a3b      	ldr	r3, [r7, #32]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006374:	6a3b      	ldr	r3, [r7, #32]
 8006376:	601a      	str	r2, [r3, #0]
 8006378:	e005      	b.n	8006386 <ETH_Prepare_Tx_Descriptors+0x11e>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800637a:	6a3b      	ldr	r3, [r7, #32]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8006382:	6a3b      	ldr	r3, [r7, #32]
 8006384:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8006386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006388:	3301      	adds	r3, #1
 800638a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800638c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800638e:	2b03      	cmp	r3, #3
 8006390:	d902      	bls.n	8006398 <ETH_Prepare_Tx_Descriptors+0x130>
 8006392:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006394:	3b04      	subs	r3, #4
 8006396:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800639c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063a0:	623b      	str	r3, [r7, #32]

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 80063a2:	6a3b      	ldr	r3, [r7, #32]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80063aa:	6a3b      	ldr	r3, [r7, #32]
 80063ac:	601a      	str	r2, [r3, #0]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 80063ae:	6a3b      	ldr	r3, [r7, #32]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80063b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80063ba:	d007      	beq.n	80063cc <ETH_Prepare_Tx_Descriptors+0x164>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80063bc:	697a      	ldr	r2, [r7, #20]
 80063be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063c0:	3304      	adds	r3, #4
 80063c2:	009b      	lsls	r3, r3, #2
 80063c4:	4413      	add	r3, r2
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d029      	beq.n	8006420 <ETH_Prepare_Tx_Descriptors+0x1b8>
    {
      descidx = firstdescidx;
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	62fb      	str	r3, [r7, #44]	; 0x2c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80063d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063d8:	623b      	str	r3, [r7, #32]

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 80063da:	2300      	movs	r3, #0
 80063dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80063de:	e019      	b.n	8006414 <ETH_Prepare_Tx_Descriptors+0x1ac>
  __ASM volatile ("dmb 0xF":::"memory");
 80063e0:	f3bf 8f5f 	dmb	sy
}
 80063e4:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80063e6:	6a3b      	ldr	r3, [r7, #32]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80063ee:	6a3b      	ldr	r3, [r7, #32]
 80063f0:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 80063f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063f4:	3301      	adds	r3, #1
 80063f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80063f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063fa:	2b03      	cmp	r3, #3
 80063fc:	d902      	bls.n	8006404 <ETH_Prepare_Tx_Descriptors+0x19c>
 80063fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006400:	3b04      	subs	r3, #4
 8006402:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800640c:	623b      	str	r3, [r7, #32]
      for (idx = 0; idx < descnbr; idx ++)
 800640e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006410:	3301      	adds	r3, #1
 8006412:	62bb      	str	r3, [r7, #40]	; 0x28
 8006414:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006418:	429a      	cmp	r2, r3
 800641a:	d3e1      	bcc.n	80063e0 <ETH_Prepare_Tx_Descriptors+0x178>
      }

      return HAL_ETH_ERROR_BUSY;
 800641c:	2302      	movs	r3, #2
 800641e:	e053      	b.n	80064c8 <ETH_Prepare_Tx_Descriptors+0x260>
    }

    descnbr += 1U;
 8006420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006422:	3301      	adds	r3, #1
 8006424:	627b      	str	r3, [r7, #36]	; 0x24

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8006426:	69fb      	ldr	r3, [r7, #28]
 8006428:	689b      	ldr	r3, [r3, #8]
 800642a:	61fb      	str	r3, [r7, #28]

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 800642c:	69fb      	ldr	r3, [r7, #28]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	461a      	mov	r2, r3
 8006432:	6a3b      	ldr	r3, [r7, #32]
 8006434:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8006436:	6a3b      	ldr	r3, [r7, #32]
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	f423 53ff 	bic.w	r3, r3, #8160	; 0x1fe0
 800643e:	f023 031f 	bic.w	r3, r3, #31
 8006442:	69fa      	ldr	r2, [r7, #28]
 8006444:	6852      	ldr	r2, [r2, #4]
 8006446:	431a      	orrs	r2, r3
 8006448:	6a3b      	ldr	r3, [r7, #32]
 800644a:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 800644c:	69bb      	ldr	r3, [r7, #24]
 800644e:	3301      	adds	r3, #1
 8006450:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("dmb 0xF":::"memory");
 8006452:	f3bf 8f5f 	dmb	sy
}
 8006456:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8006458:	6a3b      	ldr	r3, [r7, #32]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006460:	6a3b      	ldr	r3, [r7, #32]
 8006462:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	689b      	ldr	r3, [r3, #8]
 8006468:	2b00      	cmp	r3, #0
 800646a:	f47f af76 	bne.w	800635a <ETH_Prepare_Tx_Descriptors+0xf2>
  }

  if (ItMode != ((uint32_t)RESET))
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d006      	beq.n	8006482 <ETH_Prepare_Tx_Descriptors+0x21a>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8006474:	6a3b      	ldr	r3, [r7, #32]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800647c:	6a3b      	ldr	r3, [r7, #32]
 800647e:	601a      	str	r2, [r3, #0]
 8006480:	e005      	b.n	800648e <ETH_Prepare_Tx_Descriptors+0x226>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8006482:	6a3b      	ldr	r3, [r7, #32]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800648a:	6a3b      	ldr	r3, [r7, #32]
 800648c:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 800648e:	6a3b      	ldr	r3, [r7, #32]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006496:	6a3b      	ldr	r3, [r7, #32]
 8006498:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800649e:	6979      	ldr	r1, [r7, #20]
 80064a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064a2:	3304      	adds	r3, #4
 80064a4:	009b      	lsls	r3, r3, #2
 80064a6:	440b      	add	r3, r1
 80064a8:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80064ae:	611a      	str	r2, [r3, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80064b0:	b672      	cpsid	i
}
 80064b2:	bf00      	nop

  /* disable the interrupt */
  __disable_irq();

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80064b8:	69bb      	ldr	r3, [r7, #24]
 80064ba:	4413      	add	r3, r2
 80064bc:	1c5a      	adds	r2, r3, #1
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	629a      	str	r2, [r3, #40]	; 0x28
  __ASM volatile ("cpsie i" : : : "memory");
 80064c2:	b662      	cpsie	i
}
 80064c4:	bf00      	nop
  /* Enable interrupts back */
  __enable_irq();


  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 80064c6:	2300      	movs	r3, #0
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	3734      	adds	r7, #52	; 0x34
 80064cc:	46bd      	mov	sp, r7
 80064ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d2:	4770      	bx	lr

080064d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b089      	sub	sp, #36	; 0x24
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 80064dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80064de:	2300      	movs	r3, #0
 80064e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80064e2:	2300      	movs	r3, #0
 80064e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80064e6:	2300      	movs	r3, #0
 80064e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80064ea:	2300      	movs	r3, #0
 80064ec:	61fb      	str	r3, [r7, #28]
 80064ee:	e16b      	b.n	80067c8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80064f0:	2201      	movs	r2, #1
 80064f2:	69fb      	ldr	r3, [r7, #28]
 80064f4:	fa02 f303 	lsl.w	r3, r2, r3
 80064f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	697a      	ldr	r2, [r7, #20]
 8006500:	4013      	ands	r3, r2
 8006502:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006504:	693a      	ldr	r2, [r7, #16]
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	429a      	cmp	r2, r3
 800650a:	f040 815a 	bne.w	80067c2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	f003 0303 	and.w	r3, r3, #3
 8006516:	2b01      	cmp	r3, #1
 8006518:	d005      	beq.n	8006526 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006522:	2b02      	cmp	r3, #2
 8006524:	d130      	bne.n	8006588 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800652c:	69fb      	ldr	r3, [r7, #28]
 800652e:	005b      	lsls	r3, r3, #1
 8006530:	2203      	movs	r2, #3
 8006532:	fa02 f303 	lsl.w	r3, r2, r3
 8006536:	43db      	mvns	r3, r3
 8006538:	69ba      	ldr	r2, [r7, #24]
 800653a:	4013      	ands	r3, r2
 800653c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	68da      	ldr	r2, [r3, #12]
 8006542:	69fb      	ldr	r3, [r7, #28]
 8006544:	005b      	lsls	r3, r3, #1
 8006546:	fa02 f303 	lsl.w	r3, r2, r3
 800654a:	69ba      	ldr	r2, [r7, #24]
 800654c:	4313      	orrs	r3, r2
 800654e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	69ba      	ldr	r2, [r7, #24]
 8006554:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800655c:	2201      	movs	r2, #1
 800655e:	69fb      	ldr	r3, [r7, #28]
 8006560:	fa02 f303 	lsl.w	r3, r2, r3
 8006564:	43db      	mvns	r3, r3
 8006566:	69ba      	ldr	r2, [r7, #24]
 8006568:	4013      	ands	r3, r2
 800656a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	091b      	lsrs	r3, r3, #4
 8006572:	f003 0201 	and.w	r2, r3, #1
 8006576:	69fb      	ldr	r3, [r7, #28]
 8006578:	fa02 f303 	lsl.w	r3, r2, r3
 800657c:	69ba      	ldr	r2, [r7, #24]
 800657e:	4313      	orrs	r3, r2
 8006580:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	69ba      	ldr	r2, [r7, #24]
 8006586:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	f003 0303 	and.w	r3, r3, #3
 8006590:	2b03      	cmp	r3, #3
 8006592:	d017      	beq.n	80065c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	68db      	ldr	r3, [r3, #12]
 8006598:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800659a:	69fb      	ldr	r3, [r7, #28]
 800659c:	005b      	lsls	r3, r3, #1
 800659e:	2203      	movs	r2, #3
 80065a0:	fa02 f303 	lsl.w	r3, r2, r3
 80065a4:	43db      	mvns	r3, r3
 80065a6:	69ba      	ldr	r2, [r7, #24]
 80065a8:	4013      	ands	r3, r2
 80065aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	689a      	ldr	r2, [r3, #8]
 80065b0:	69fb      	ldr	r3, [r7, #28]
 80065b2:	005b      	lsls	r3, r3, #1
 80065b4:	fa02 f303 	lsl.w	r3, r2, r3
 80065b8:	69ba      	ldr	r2, [r7, #24]
 80065ba:	4313      	orrs	r3, r2
 80065bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	69ba      	ldr	r2, [r7, #24]
 80065c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	f003 0303 	and.w	r3, r3, #3
 80065cc:	2b02      	cmp	r3, #2
 80065ce:	d123      	bne.n	8006618 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80065d0:	69fb      	ldr	r3, [r7, #28]
 80065d2:	08da      	lsrs	r2, r3, #3
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	3208      	adds	r2, #8
 80065d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80065de:	69fb      	ldr	r3, [r7, #28]
 80065e0:	f003 0307 	and.w	r3, r3, #7
 80065e4:	009b      	lsls	r3, r3, #2
 80065e6:	220f      	movs	r2, #15
 80065e8:	fa02 f303 	lsl.w	r3, r2, r3
 80065ec:	43db      	mvns	r3, r3
 80065ee:	69ba      	ldr	r2, [r7, #24]
 80065f0:	4013      	ands	r3, r2
 80065f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	691a      	ldr	r2, [r3, #16]
 80065f8:	69fb      	ldr	r3, [r7, #28]
 80065fa:	f003 0307 	and.w	r3, r3, #7
 80065fe:	009b      	lsls	r3, r3, #2
 8006600:	fa02 f303 	lsl.w	r3, r2, r3
 8006604:	69ba      	ldr	r2, [r7, #24]
 8006606:	4313      	orrs	r3, r2
 8006608:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800660a:	69fb      	ldr	r3, [r7, #28]
 800660c:	08da      	lsrs	r2, r3, #3
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	3208      	adds	r2, #8
 8006612:	69b9      	ldr	r1, [r7, #24]
 8006614:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800661e:	69fb      	ldr	r3, [r7, #28]
 8006620:	005b      	lsls	r3, r3, #1
 8006622:	2203      	movs	r2, #3
 8006624:	fa02 f303 	lsl.w	r3, r2, r3
 8006628:	43db      	mvns	r3, r3
 800662a:	69ba      	ldr	r2, [r7, #24]
 800662c:	4013      	ands	r3, r2
 800662e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	f003 0203 	and.w	r2, r3, #3
 8006638:	69fb      	ldr	r3, [r7, #28]
 800663a:	005b      	lsls	r3, r3, #1
 800663c:	fa02 f303 	lsl.w	r3, r2, r3
 8006640:	69ba      	ldr	r2, [r7, #24]
 8006642:	4313      	orrs	r3, r2
 8006644:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	69ba      	ldr	r2, [r7, #24]
 800664a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	685b      	ldr	r3, [r3, #4]
 8006650:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006654:	2b00      	cmp	r3, #0
 8006656:	f000 80b4 	beq.w	80067c2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800665a:	2300      	movs	r3, #0
 800665c:	60fb      	str	r3, [r7, #12]
 800665e:	4b60      	ldr	r3, [pc, #384]	; (80067e0 <HAL_GPIO_Init+0x30c>)
 8006660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006662:	4a5f      	ldr	r2, [pc, #380]	; (80067e0 <HAL_GPIO_Init+0x30c>)
 8006664:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006668:	6453      	str	r3, [r2, #68]	; 0x44
 800666a:	4b5d      	ldr	r3, [pc, #372]	; (80067e0 <HAL_GPIO_Init+0x30c>)
 800666c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800666e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006672:	60fb      	str	r3, [r7, #12]
 8006674:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006676:	4a5b      	ldr	r2, [pc, #364]	; (80067e4 <HAL_GPIO_Init+0x310>)
 8006678:	69fb      	ldr	r3, [r7, #28]
 800667a:	089b      	lsrs	r3, r3, #2
 800667c:	3302      	adds	r3, #2
 800667e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006682:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006684:	69fb      	ldr	r3, [r7, #28]
 8006686:	f003 0303 	and.w	r3, r3, #3
 800668a:	009b      	lsls	r3, r3, #2
 800668c:	220f      	movs	r2, #15
 800668e:	fa02 f303 	lsl.w	r3, r2, r3
 8006692:	43db      	mvns	r3, r3
 8006694:	69ba      	ldr	r2, [r7, #24]
 8006696:	4013      	ands	r3, r2
 8006698:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	4a52      	ldr	r2, [pc, #328]	; (80067e8 <HAL_GPIO_Init+0x314>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d02b      	beq.n	80066fa <HAL_GPIO_Init+0x226>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	4a51      	ldr	r2, [pc, #324]	; (80067ec <HAL_GPIO_Init+0x318>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d025      	beq.n	80066f6 <HAL_GPIO_Init+0x222>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	4a50      	ldr	r2, [pc, #320]	; (80067f0 <HAL_GPIO_Init+0x31c>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d01f      	beq.n	80066f2 <HAL_GPIO_Init+0x21e>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	4a4f      	ldr	r2, [pc, #316]	; (80067f4 <HAL_GPIO_Init+0x320>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d019      	beq.n	80066ee <HAL_GPIO_Init+0x21a>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	4a4e      	ldr	r2, [pc, #312]	; (80067f8 <HAL_GPIO_Init+0x324>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d013      	beq.n	80066ea <HAL_GPIO_Init+0x216>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	4a4d      	ldr	r2, [pc, #308]	; (80067fc <HAL_GPIO_Init+0x328>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d00d      	beq.n	80066e6 <HAL_GPIO_Init+0x212>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	4a4c      	ldr	r2, [pc, #304]	; (8006800 <HAL_GPIO_Init+0x32c>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d007      	beq.n	80066e2 <HAL_GPIO_Init+0x20e>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	4a4b      	ldr	r2, [pc, #300]	; (8006804 <HAL_GPIO_Init+0x330>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d101      	bne.n	80066de <HAL_GPIO_Init+0x20a>
 80066da:	2307      	movs	r3, #7
 80066dc:	e00e      	b.n	80066fc <HAL_GPIO_Init+0x228>
 80066de:	2308      	movs	r3, #8
 80066e0:	e00c      	b.n	80066fc <HAL_GPIO_Init+0x228>
 80066e2:	2306      	movs	r3, #6
 80066e4:	e00a      	b.n	80066fc <HAL_GPIO_Init+0x228>
 80066e6:	2305      	movs	r3, #5
 80066e8:	e008      	b.n	80066fc <HAL_GPIO_Init+0x228>
 80066ea:	2304      	movs	r3, #4
 80066ec:	e006      	b.n	80066fc <HAL_GPIO_Init+0x228>
 80066ee:	2303      	movs	r3, #3
 80066f0:	e004      	b.n	80066fc <HAL_GPIO_Init+0x228>
 80066f2:	2302      	movs	r3, #2
 80066f4:	e002      	b.n	80066fc <HAL_GPIO_Init+0x228>
 80066f6:	2301      	movs	r3, #1
 80066f8:	e000      	b.n	80066fc <HAL_GPIO_Init+0x228>
 80066fa:	2300      	movs	r3, #0
 80066fc:	69fa      	ldr	r2, [r7, #28]
 80066fe:	f002 0203 	and.w	r2, r2, #3
 8006702:	0092      	lsls	r2, r2, #2
 8006704:	4093      	lsls	r3, r2
 8006706:	69ba      	ldr	r2, [r7, #24]
 8006708:	4313      	orrs	r3, r2
 800670a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800670c:	4935      	ldr	r1, [pc, #212]	; (80067e4 <HAL_GPIO_Init+0x310>)
 800670e:	69fb      	ldr	r3, [r7, #28]
 8006710:	089b      	lsrs	r3, r3, #2
 8006712:	3302      	adds	r3, #2
 8006714:	69ba      	ldr	r2, [r7, #24]
 8006716:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800671a:	4b3b      	ldr	r3, [pc, #236]	; (8006808 <HAL_GPIO_Init+0x334>)
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	43db      	mvns	r3, r3
 8006724:	69ba      	ldr	r2, [r7, #24]
 8006726:	4013      	ands	r3, r2
 8006728:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006732:	2b00      	cmp	r3, #0
 8006734:	d003      	beq.n	800673e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006736:	69ba      	ldr	r2, [r7, #24]
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	4313      	orrs	r3, r2
 800673c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800673e:	4a32      	ldr	r2, [pc, #200]	; (8006808 <HAL_GPIO_Init+0x334>)
 8006740:	69bb      	ldr	r3, [r7, #24]
 8006742:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006744:	4b30      	ldr	r3, [pc, #192]	; (8006808 <HAL_GPIO_Init+0x334>)
 8006746:	68db      	ldr	r3, [r3, #12]
 8006748:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	43db      	mvns	r3, r3
 800674e:	69ba      	ldr	r2, [r7, #24]
 8006750:	4013      	ands	r3, r2
 8006752:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800675c:	2b00      	cmp	r3, #0
 800675e:	d003      	beq.n	8006768 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006760:	69ba      	ldr	r2, [r7, #24]
 8006762:	693b      	ldr	r3, [r7, #16]
 8006764:	4313      	orrs	r3, r2
 8006766:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006768:	4a27      	ldr	r2, [pc, #156]	; (8006808 <HAL_GPIO_Init+0x334>)
 800676a:	69bb      	ldr	r3, [r7, #24]
 800676c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800676e:	4b26      	ldr	r3, [pc, #152]	; (8006808 <HAL_GPIO_Init+0x334>)
 8006770:	685b      	ldr	r3, [r3, #4]
 8006772:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	43db      	mvns	r3, r3
 8006778:	69ba      	ldr	r2, [r7, #24]
 800677a:	4013      	ands	r3, r2
 800677c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006786:	2b00      	cmp	r3, #0
 8006788:	d003      	beq.n	8006792 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800678a:	69ba      	ldr	r2, [r7, #24]
 800678c:	693b      	ldr	r3, [r7, #16]
 800678e:	4313      	orrs	r3, r2
 8006790:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006792:	4a1d      	ldr	r2, [pc, #116]	; (8006808 <HAL_GPIO_Init+0x334>)
 8006794:	69bb      	ldr	r3, [r7, #24]
 8006796:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006798:	4b1b      	ldr	r3, [pc, #108]	; (8006808 <HAL_GPIO_Init+0x334>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800679e:	693b      	ldr	r3, [r7, #16]
 80067a0:	43db      	mvns	r3, r3
 80067a2:	69ba      	ldr	r2, [r7, #24]
 80067a4:	4013      	ands	r3, r2
 80067a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d003      	beq.n	80067bc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80067b4:	69ba      	ldr	r2, [r7, #24]
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	4313      	orrs	r3, r2
 80067ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80067bc:	4a12      	ldr	r2, [pc, #72]	; (8006808 <HAL_GPIO_Init+0x334>)
 80067be:	69bb      	ldr	r3, [r7, #24]
 80067c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80067c2:	69fb      	ldr	r3, [r7, #28]
 80067c4:	3301      	adds	r3, #1
 80067c6:	61fb      	str	r3, [r7, #28]
 80067c8:	69fb      	ldr	r3, [r7, #28]
 80067ca:	2b0f      	cmp	r3, #15
 80067cc:	f67f ae90 	bls.w	80064f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80067d0:	bf00      	nop
 80067d2:	bf00      	nop
 80067d4:	3724      	adds	r7, #36	; 0x24
 80067d6:	46bd      	mov	sp, r7
 80067d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067dc:	4770      	bx	lr
 80067de:	bf00      	nop
 80067e0:	40023800 	.word	0x40023800
 80067e4:	40013800 	.word	0x40013800
 80067e8:	40020000 	.word	0x40020000
 80067ec:	40020400 	.word	0x40020400
 80067f0:	40020800 	.word	0x40020800
 80067f4:	40020c00 	.word	0x40020c00
 80067f8:	40021000 	.word	0x40021000
 80067fc:	40021400 	.word	0x40021400
 8006800:	40021800 	.word	0x40021800
 8006804:	40021c00 	.word	0x40021c00
 8006808:	40013c00 	.word	0x40013c00

0800680c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800680c:	b480      	push	{r7}
 800680e:	b085      	sub	sp, #20
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
 8006814:	460b      	mov	r3, r1
 8006816:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	691a      	ldr	r2, [r3, #16]
 800681c:	887b      	ldrh	r3, [r7, #2]
 800681e:	4013      	ands	r3, r2
 8006820:	2b00      	cmp	r3, #0
 8006822:	d002      	beq.n	800682a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006824:	2301      	movs	r3, #1
 8006826:	73fb      	strb	r3, [r7, #15]
 8006828:	e001      	b.n	800682e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800682a:	2300      	movs	r3, #0
 800682c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800682e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006830:	4618      	mov	r0, r3
 8006832:	3714      	adds	r7, #20
 8006834:	46bd      	mov	sp, r7
 8006836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683a:	4770      	bx	lr

0800683c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800683c:	b480      	push	{r7}
 800683e:	b083      	sub	sp, #12
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	460b      	mov	r3, r1
 8006846:	807b      	strh	r3, [r7, #2]
 8006848:	4613      	mov	r3, r2
 800684a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800684c:	787b      	ldrb	r3, [r7, #1]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d003      	beq.n	800685a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006852:	887a      	ldrh	r2, [r7, #2]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006858:	e003      	b.n	8006862 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800685a:	887b      	ldrh	r3, [r7, #2]
 800685c:	041a      	lsls	r2, r3, #16
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	619a      	str	r2, [r3, #24]
}
 8006862:	bf00      	nop
 8006864:	370c      	adds	r7, #12
 8006866:	46bd      	mov	sp, r7
 8006868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686c:	4770      	bx	lr
	...

08006870 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b082      	sub	sp, #8
 8006874:	af00      	add	r7, sp, #0
 8006876:	4603      	mov	r3, r0
 8006878:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800687a:	4b08      	ldr	r3, [pc, #32]	; (800689c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800687c:	695a      	ldr	r2, [r3, #20]
 800687e:	88fb      	ldrh	r3, [r7, #6]
 8006880:	4013      	ands	r3, r2
 8006882:	2b00      	cmp	r3, #0
 8006884:	d006      	beq.n	8006894 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006886:	4a05      	ldr	r2, [pc, #20]	; (800689c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006888:	88fb      	ldrh	r3, [r7, #6]
 800688a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800688c:	88fb      	ldrh	r3, [r7, #6]
 800688e:	4618      	mov	r0, r3
 8006890:	f7fb f808 	bl	80018a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8006894:	bf00      	nop
 8006896:	3708      	adds	r7, #8
 8006898:	46bd      	mov	sp, r7
 800689a:	bd80      	pop	{r7, pc}
 800689c:	40013c00 	.word	0x40013c00

080068a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b084      	sub	sp, #16
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d101      	bne.n	80068b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80068ae:	2301      	movs	r3, #1
 80068b0:	e12b      	b.n	8006b0a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068b8:	b2db      	uxtb	r3, r3
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d106      	bne.n	80068cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f7fc f8ae 	bl	8002a28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2224      	movs	r2, #36	; 0x24
 80068d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f022 0201 	bic.w	r2, r2, #1
 80068e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80068f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	681a      	ldr	r2, [r3, #0]
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006902:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006904:	f000 fd80 	bl	8007408 <HAL_RCC_GetPCLK1Freq>
 8006908:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	4a81      	ldr	r2, [pc, #516]	; (8006b14 <HAL_I2C_Init+0x274>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d807      	bhi.n	8006924 <HAL_I2C_Init+0x84>
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	4a80      	ldr	r2, [pc, #512]	; (8006b18 <HAL_I2C_Init+0x278>)
 8006918:	4293      	cmp	r3, r2
 800691a:	bf94      	ite	ls
 800691c:	2301      	movls	r3, #1
 800691e:	2300      	movhi	r3, #0
 8006920:	b2db      	uxtb	r3, r3
 8006922:	e006      	b.n	8006932 <HAL_I2C_Init+0x92>
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	4a7d      	ldr	r2, [pc, #500]	; (8006b1c <HAL_I2C_Init+0x27c>)
 8006928:	4293      	cmp	r3, r2
 800692a:	bf94      	ite	ls
 800692c:	2301      	movls	r3, #1
 800692e:	2300      	movhi	r3, #0
 8006930:	b2db      	uxtb	r3, r3
 8006932:	2b00      	cmp	r3, #0
 8006934:	d001      	beq.n	800693a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006936:	2301      	movs	r3, #1
 8006938:	e0e7      	b.n	8006b0a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	4a78      	ldr	r2, [pc, #480]	; (8006b20 <HAL_I2C_Init+0x280>)
 800693e:	fba2 2303 	umull	r2, r3, r2, r3
 8006942:	0c9b      	lsrs	r3, r3, #18
 8006944:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	68ba      	ldr	r2, [r7, #8]
 8006956:	430a      	orrs	r2, r1
 8006958:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	6a1b      	ldr	r3, [r3, #32]
 8006960:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	685b      	ldr	r3, [r3, #4]
 8006968:	4a6a      	ldr	r2, [pc, #424]	; (8006b14 <HAL_I2C_Init+0x274>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d802      	bhi.n	8006974 <HAL_I2C_Init+0xd4>
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	3301      	adds	r3, #1
 8006972:	e009      	b.n	8006988 <HAL_I2C_Init+0xe8>
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800697a:	fb02 f303 	mul.w	r3, r2, r3
 800697e:	4a69      	ldr	r2, [pc, #420]	; (8006b24 <HAL_I2C_Init+0x284>)
 8006980:	fba2 2303 	umull	r2, r3, r2, r3
 8006984:	099b      	lsrs	r3, r3, #6
 8006986:	3301      	adds	r3, #1
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	6812      	ldr	r2, [r2, #0]
 800698c:	430b      	orrs	r3, r1
 800698e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	69db      	ldr	r3, [r3, #28]
 8006996:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800699a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	495c      	ldr	r1, [pc, #368]	; (8006b14 <HAL_I2C_Init+0x274>)
 80069a4:	428b      	cmp	r3, r1
 80069a6:	d819      	bhi.n	80069dc <HAL_I2C_Init+0x13c>
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	1e59      	subs	r1, r3, #1
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	685b      	ldr	r3, [r3, #4]
 80069b0:	005b      	lsls	r3, r3, #1
 80069b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80069b6:	1c59      	adds	r1, r3, #1
 80069b8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80069bc:	400b      	ands	r3, r1
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d00a      	beq.n	80069d8 <HAL_I2C_Init+0x138>
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	1e59      	subs	r1, r3, #1
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	005b      	lsls	r3, r3, #1
 80069cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80069d0:	3301      	adds	r3, #1
 80069d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069d6:	e051      	b.n	8006a7c <HAL_I2C_Init+0x1dc>
 80069d8:	2304      	movs	r3, #4
 80069da:	e04f      	b.n	8006a7c <HAL_I2C_Init+0x1dc>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d111      	bne.n	8006a08 <HAL_I2C_Init+0x168>
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	1e58      	subs	r0, r3, #1
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6859      	ldr	r1, [r3, #4]
 80069ec:	460b      	mov	r3, r1
 80069ee:	005b      	lsls	r3, r3, #1
 80069f0:	440b      	add	r3, r1
 80069f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80069f6:	3301      	adds	r3, #1
 80069f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	bf0c      	ite	eq
 8006a00:	2301      	moveq	r3, #1
 8006a02:	2300      	movne	r3, #0
 8006a04:	b2db      	uxtb	r3, r3
 8006a06:	e012      	b.n	8006a2e <HAL_I2C_Init+0x18e>
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	1e58      	subs	r0, r3, #1
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6859      	ldr	r1, [r3, #4]
 8006a10:	460b      	mov	r3, r1
 8006a12:	009b      	lsls	r3, r3, #2
 8006a14:	440b      	add	r3, r1
 8006a16:	0099      	lsls	r1, r3, #2
 8006a18:	440b      	add	r3, r1
 8006a1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a1e:	3301      	adds	r3, #1
 8006a20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	bf0c      	ite	eq
 8006a28:	2301      	moveq	r3, #1
 8006a2a:	2300      	movne	r3, #0
 8006a2c:	b2db      	uxtb	r3, r3
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d001      	beq.n	8006a36 <HAL_I2C_Init+0x196>
 8006a32:	2301      	movs	r3, #1
 8006a34:	e022      	b.n	8006a7c <HAL_I2C_Init+0x1dc>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	689b      	ldr	r3, [r3, #8]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d10e      	bne.n	8006a5c <HAL_I2C_Init+0x1bc>
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	1e58      	subs	r0, r3, #1
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6859      	ldr	r1, [r3, #4]
 8006a46:	460b      	mov	r3, r1
 8006a48:	005b      	lsls	r3, r3, #1
 8006a4a:	440b      	add	r3, r1
 8006a4c:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a50:	3301      	adds	r3, #1
 8006a52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a5a:	e00f      	b.n	8006a7c <HAL_I2C_Init+0x1dc>
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	1e58      	subs	r0, r3, #1
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6859      	ldr	r1, [r3, #4]
 8006a64:	460b      	mov	r3, r1
 8006a66:	009b      	lsls	r3, r3, #2
 8006a68:	440b      	add	r3, r1
 8006a6a:	0099      	lsls	r1, r3, #2
 8006a6c:	440b      	add	r3, r1
 8006a6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a72:	3301      	adds	r3, #1
 8006a74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a78:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006a7c:	6879      	ldr	r1, [r7, #4]
 8006a7e:	6809      	ldr	r1, [r1, #0]
 8006a80:	4313      	orrs	r3, r2
 8006a82:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	69da      	ldr	r2, [r3, #28]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6a1b      	ldr	r3, [r3, #32]
 8006a96:	431a      	orrs	r2, r3
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	430a      	orrs	r2, r1
 8006a9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	689b      	ldr	r3, [r3, #8]
 8006aa6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006aaa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006aae:	687a      	ldr	r2, [r7, #4]
 8006ab0:	6911      	ldr	r1, [r2, #16]
 8006ab2:	687a      	ldr	r2, [r7, #4]
 8006ab4:	68d2      	ldr	r2, [r2, #12]
 8006ab6:	4311      	orrs	r1, r2
 8006ab8:	687a      	ldr	r2, [r7, #4]
 8006aba:	6812      	ldr	r2, [r2, #0]
 8006abc:	430b      	orrs	r3, r1
 8006abe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	68db      	ldr	r3, [r3, #12]
 8006ac6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	695a      	ldr	r2, [r3, #20]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	699b      	ldr	r3, [r3, #24]
 8006ad2:	431a      	orrs	r2, r3
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	430a      	orrs	r2, r1
 8006ada:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	681a      	ldr	r2, [r3, #0]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f042 0201 	orr.w	r2, r2, #1
 8006aea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2220      	movs	r2, #32
 8006af6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2200      	movs	r2, #0
 8006afe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2200      	movs	r2, #0
 8006b04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006b08:	2300      	movs	r3, #0
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3710      	adds	r7, #16
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}
 8006b12:	bf00      	nop
 8006b14:	000186a0 	.word	0x000186a0
 8006b18:	001e847f 	.word	0x001e847f
 8006b1c:	003d08ff 	.word	0x003d08ff
 8006b20:	431bde83 	.word	0x431bde83
 8006b24:	10624dd3 	.word	0x10624dd3

08006b28 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b086      	sub	sp, #24
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d101      	bne.n	8006b3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	e267      	b.n	800700a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f003 0301 	and.w	r3, r3, #1
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d075      	beq.n	8006c32 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006b46:	4b88      	ldr	r3, [pc, #544]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006b48:	689b      	ldr	r3, [r3, #8]
 8006b4a:	f003 030c 	and.w	r3, r3, #12
 8006b4e:	2b04      	cmp	r3, #4
 8006b50:	d00c      	beq.n	8006b6c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006b52:	4b85      	ldr	r3, [pc, #532]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006b54:	689b      	ldr	r3, [r3, #8]
 8006b56:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006b5a:	2b08      	cmp	r3, #8
 8006b5c:	d112      	bne.n	8006b84 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006b5e:	4b82      	ldr	r3, [pc, #520]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006b60:	685b      	ldr	r3, [r3, #4]
 8006b62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b66:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006b6a:	d10b      	bne.n	8006b84 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b6c:	4b7e      	ldr	r3, [pc, #504]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d05b      	beq.n	8006c30 <HAL_RCC_OscConfig+0x108>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d157      	bne.n	8006c30 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006b80:	2301      	movs	r3, #1
 8006b82:	e242      	b.n	800700a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b8c:	d106      	bne.n	8006b9c <HAL_RCC_OscConfig+0x74>
 8006b8e:	4b76      	ldr	r3, [pc, #472]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a75      	ldr	r2, [pc, #468]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006b94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b98:	6013      	str	r3, [r2, #0]
 8006b9a:	e01d      	b.n	8006bd8 <HAL_RCC_OscConfig+0xb0>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006ba4:	d10c      	bne.n	8006bc0 <HAL_RCC_OscConfig+0x98>
 8006ba6:	4b70      	ldr	r3, [pc, #448]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a6f      	ldr	r2, [pc, #444]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006bac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006bb0:	6013      	str	r3, [r2, #0]
 8006bb2:	4b6d      	ldr	r3, [pc, #436]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4a6c      	ldr	r2, [pc, #432]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006bb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006bbc:	6013      	str	r3, [r2, #0]
 8006bbe:	e00b      	b.n	8006bd8 <HAL_RCC_OscConfig+0xb0>
 8006bc0:	4b69      	ldr	r3, [pc, #420]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a68      	ldr	r2, [pc, #416]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006bc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006bca:	6013      	str	r3, [r2, #0]
 8006bcc:	4b66      	ldr	r3, [pc, #408]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a65      	ldr	r2, [pc, #404]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006bd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006bd6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d013      	beq.n	8006c08 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006be0:	f7fc fdfc 	bl	80037dc <HAL_GetTick>
 8006be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006be6:	e008      	b.n	8006bfa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006be8:	f7fc fdf8 	bl	80037dc <HAL_GetTick>
 8006bec:	4602      	mov	r2, r0
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	1ad3      	subs	r3, r2, r3
 8006bf2:	2b64      	cmp	r3, #100	; 0x64
 8006bf4:	d901      	bls.n	8006bfa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006bf6:	2303      	movs	r3, #3
 8006bf8:	e207      	b.n	800700a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006bfa:	4b5b      	ldr	r3, [pc, #364]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d0f0      	beq.n	8006be8 <HAL_RCC_OscConfig+0xc0>
 8006c06:	e014      	b.n	8006c32 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c08:	f7fc fde8 	bl	80037dc <HAL_GetTick>
 8006c0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006c0e:	e008      	b.n	8006c22 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006c10:	f7fc fde4 	bl	80037dc <HAL_GetTick>
 8006c14:	4602      	mov	r2, r0
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	1ad3      	subs	r3, r2, r3
 8006c1a:	2b64      	cmp	r3, #100	; 0x64
 8006c1c:	d901      	bls.n	8006c22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006c1e:	2303      	movs	r3, #3
 8006c20:	e1f3      	b.n	800700a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006c22:	4b51      	ldr	r3, [pc, #324]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d1f0      	bne.n	8006c10 <HAL_RCC_OscConfig+0xe8>
 8006c2e:	e000      	b.n	8006c32 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f003 0302 	and.w	r3, r3, #2
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d063      	beq.n	8006d06 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006c3e:	4b4a      	ldr	r3, [pc, #296]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006c40:	689b      	ldr	r3, [r3, #8]
 8006c42:	f003 030c 	and.w	r3, r3, #12
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d00b      	beq.n	8006c62 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006c4a:	4b47      	ldr	r3, [pc, #284]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006c52:	2b08      	cmp	r3, #8
 8006c54:	d11c      	bne.n	8006c90 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006c56:	4b44      	ldr	r3, [pc, #272]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d116      	bne.n	8006c90 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c62:	4b41      	ldr	r3, [pc, #260]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f003 0302 	and.w	r3, r3, #2
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d005      	beq.n	8006c7a <HAL_RCC_OscConfig+0x152>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	68db      	ldr	r3, [r3, #12]
 8006c72:	2b01      	cmp	r3, #1
 8006c74:	d001      	beq.n	8006c7a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006c76:	2301      	movs	r3, #1
 8006c78:	e1c7      	b.n	800700a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c7a:	4b3b      	ldr	r3, [pc, #236]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	691b      	ldr	r3, [r3, #16]
 8006c86:	00db      	lsls	r3, r3, #3
 8006c88:	4937      	ldr	r1, [pc, #220]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c8e:	e03a      	b.n	8006d06 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d020      	beq.n	8006cda <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006c98:	4b34      	ldr	r3, [pc, #208]	; (8006d6c <HAL_RCC_OscConfig+0x244>)
 8006c9a:	2201      	movs	r2, #1
 8006c9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c9e:	f7fc fd9d 	bl	80037dc <HAL_GetTick>
 8006ca2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ca4:	e008      	b.n	8006cb8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ca6:	f7fc fd99 	bl	80037dc <HAL_GetTick>
 8006caa:	4602      	mov	r2, r0
 8006cac:	693b      	ldr	r3, [r7, #16]
 8006cae:	1ad3      	subs	r3, r2, r3
 8006cb0:	2b02      	cmp	r3, #2
 8006cb2:	d901      	bls.n	8006cb8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006cb4:	2303      	movs	r3, #3
 8006cb6:	e1a8      	b.n	800700a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cb8:	4b2b      	ldr	r3, [pc, #172]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f003 0302 	and.w	r3, r3, #2
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d0f0      	beq.n	8006ca6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006cc4:	4b28      	ldr	r3, [pc, #160]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	691b      	ldr	r3, [r3, #16]
 8006cd0:	00db      	lsls	r3, r3, #3
 8006cd2:	4925      	ldr	r1, [pc, #148]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	600b      	str	r3, [r1, #0]
 8006cd8:	e015      	b.n	8006d06 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006cda:	4b24      	ldr	r3, [pc, #144]	; (8006d6c <HAL_RCC_OscConfig+0x244>)
 8006cdc:	2200      	movs	r2, #0
 8006cde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ce0:	f7fc fd7c 	bl	80037dc <HAL_GetTick>
 8006ce4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006ce6:	e008      	b.n	8006cfa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ce8:	f7fc fd78 	bl	80037dc <HAL_GetTick>
 8006cec:	4602      	mov	r2, r0
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	1ad3      	subs	r3, r2, r3
 8006cf2:	2b02      	cmp	r3, #2
 8006cf4:	d901      	bls.n	8006cfa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006cf6:	2303      	movs	r3, #3
 8006cf8:	e187      	b.n	800700a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006cfa:	4b1b      	ldr	r3, [pc, #108]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f003 0302 	and.w	r3, r3, #2
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d1f0      	bne.n	8006ce8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f003 0308 	and.w	r3, r3, #8
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d036      	beq.n	8006d80 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	695b      	ldr	r3, [r3, #20]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d016      	beq.n	8006d48 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006d1a:	4b15      	ldr	r3, [pc, #84]	; (8006d70 <HAL_RCC_OscConfig+0x248>)
 8006d1c:	2201      	movs	r2, #1
 8006d1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d20:	f7fc fd5c 	bl	80037dc <HAL_GetTick>
 8006d24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006d26:	e008      	b.n	8006d3a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006d28:	f7fc fd58 	bl	80037dc <HAL_GetTick>
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	693b      	ldr	r3, [r7, #16]
 8006d30:	1ad3      	subs	r3, r2, r3
 8006d32:	2b02      	cmp	r3, #2
 8006d34:	d901      	bls.n	8006d3a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006d36:	2303      	movs	r3, #3
 8006d38:	e167      	b.n	800700a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006d3a:	4b0b      	ldr	r3, [pc, #44]	; (8006d68 <HAL_RCC_OscConfig+0x240>)
 8006d3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d3e:	f003 0302 	and.w	r3, r3, #2
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d0f0      	beq.n	8006d28 <HAL_RCC_OscConfig+0x200>
 8006d46:	e01b      	b.n	8006d80 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006d48:	4b09      	ldr	r3, [pc, #36]	; (8006d70 <HAL_RCC_OscConfig+0x248>)
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d4e:	f7fc fd45 	bl	80037dc <HAL_GetTick>
 8006d52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d54:	e00e      	b.n	8006d74 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006d56:	f7fc fd41 	bl	80037dc <HAL_GetTick>
 8006d5a:	4602      	mov	r2, r0
 8006d5c:	693b      	ldr	r3, [r7, #16]
 8006d5e:	1ad3      	subs	r3, r2, r3
 8006d60:	2b02      	cmp	r3, #2
 8006d62:	d907      	bls.n	8006d74 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006d64:	2303      	movs	r3, #3
 8006d66:	e150      	b.n	800700a <HAL_RCC_OscConfig+0x4e2>
 8006d68:	40023800 	.word	0x40023800
 8006d6c:	42470000 	.word	0x42470000
 8006d70:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d74:	4b88      	ldr	r3, [pc, #544]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006d76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d78:	f003 0302 	and.w	r3, r3, #2
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d1ea      	bne.n	8006d56 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f003 0304 	and.w	r3, r3, #4
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	f000 8097 	beq.w	8006ebc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006d92:	4b81      	ldr	r3, [pc, #516]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d10f      	bne.n	8006dbe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d9e:	2300      	movs	r3, #0
 8006da0:	60bb      	str	r3, [r7, #8]
 8006da2:	4b7d      	ldr	r3, [pc, #500]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006da6:	4a7c      	ldr	r2, [pc, #496]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006da8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006dac:	6413      	str	r3, [r2, #64]	; 0x40
 8006dae:	4b7a      	ldr	r3, [pc, #488]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006db6:	60bb      	str	r3, [r7, #8]
 8006db8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006dbe:	4b77      	ldr	r3, [pc, #476]	; (8006f9c <HAL_RCC_OscConfig+0x474>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d118      	bne.n	8006dfc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006dca:	4b74      	ldr	r3, [pc, #464]	; (8006f9c <HAL_RCC_OscConfig+0x474>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a73      	ldr	r2, [pc, #460]	; (8006f9c <HAL_RCC_OscConfig+0x474>)
 8006dd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006dd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006dd6:	f7fc fd01 	bl	80037dc <HAL_GetTick>
 8006dda:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ddc:	e008      	b.n	8006df0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006dde:	f7fc fcfd 	bl	80037dc <HAL_GetTick>
 8006de2:	4602      	mov	r2, r0
 8006de4:	693b      	ldr	r3, [r7, #16]
 8006de6:	1ad3      	subs	r3, r2, r3
 8006de8:	2b02      	cmp	r3, #2
 8006dea:	d901      	bls.n	8006df0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006dec:	2303      	movs	r3, #3
 8006dee:	e10c      	b.n	800700a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006df0:	4b6a      	ldr	r3, [pc, #424]	; (8006f9c <HAL_RCC_OscConfig+0x474>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d0f0      	beq.n	8006dde <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	689b      	ldr	r3, [r3, #8]
 8006e00:	2b01      	cmp	r3, #1
 8006e02:	d106      	bne.n	8006e12 <HAL_RCC_OscConfig+0x2ea>
 8006e04:	4b64      	ldr	r3, [pc, #400]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006e06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e08:	4a63      	ldr	r2, [pc, #396]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006e0a:	f043 0301 	orr.w	r3, r3, #1
 8006e0e:	6713      	str	r3, [r2, #112]	; 0x70
 8006e10:	e01c      	b.n	8006e4c <HAL_RCC_OscConfig+0x324>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	2b05      	cmp	r3, #5
 8006e18:	d10c      	bne.n	8006e34 <HAL_RCC_OscConfig+0x30c>
 8006e1a:	4b5f      	ldr	r3, [pc, #380]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006e1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e1e:	4a5e      	ldr	r2, [pc, #376]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006e20:	f043 0304 	orr.w	r3, r3, #4
 8006e24:	6713      	str	r3, [r2, #112]	; 0x70
 8006e26:	4b5c      	ldr	r3, [pc, #368]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006e28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e2a:	4a5b      	ldr	r2, [pc, #364]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006e2c:	f043 0301 	orr.w	r3, r3, #1
 8006e30:	6713      	str	r3, [r2, #112]	; 0x70
 8006e32:	e00b      	b.n	8006e4c <HAL_RCC_OscConfig+0x324>
 8006e34:	4b58      	ldr	r3, [pc, #352]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006e36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e38:	4a57      	ldr	r2, [pc, #348]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006e3a:	f023 0301 	bic.w	r3, r3, #1
 8006e3e:	6713      	str	r3, [r2, #112]	; 0x70
 8006e40:	4b55      	ldr	r3, [pc, #340]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e44:	4a54      	ldr	r2, [pc, #336]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006e46:	f023 0304 	bic.w	r3, r3, #4
 8006e4a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	689b      	ldr	r3, [r3, #8]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d015      	beq.n	8006e80 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e54:	f7fc fcc2 	bl	80037dc <HAL_GetTick>
 8006e58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e5a:	e00a      	b.n	8006e72 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e5c:	f7fc fcbe 	bl	80037dc <HAL_GetTick>
 8006e60:	4602      	mov	r2, r0
 8006e62:	693b      	ldr	r3, [r7, #16]
 8006e64:	1ad3      	subs	r3, r2, r3
 8006e66:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d901      	bls.n	8006e72 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006e6e:	2303      	movs	r3, #3
 8006e70:	e0cb      	b.n	800700a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e72:	4b49      	ldr	r3, [pc, #292]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006e74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e76:	f003 0302 	and.w	r3, r3, #2
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d0ee      	beq.n	8006e5c <HAL_RCC_OscConfig+0x334>
 8006e7e:	e014      	b.n	8006eaa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e80:	f7fc fcac 	bl	80037dc <HAL_GetTick>
 8006e84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e86:	e00a      	b.n	8006e9e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e88:	f7fc fca8 	bl	80037dc <HAL_GetTick>
 8006e8c:	4602      	mov	r2, r0
 8006e8e:	693b      	ldr	r3, [r7, #16]
 8006e90:	1ad3      	subs	r3, r2, r3
 8006e92:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d901      	bls.n	8006e9e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006e9a:	2303      	movs	r3, #3
 8006e9c:	e0b5      	b.n	800700a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e9e:	4b3e      	ldr	r3, [pc, #248]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006ea0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ea2:	f003 0302 	and.w	r3, r3, #2
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d1ee      	bne.n	8006e88 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006eaa:	7dfb      	ldrb	r3, [r7, #23]
 8006eac:	2b01      	cmp	r3, #1
 8006eae:	d105      	bne.n	8006ebc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006eb0:	4b39      	ldr	r3, [pc, #228]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eb4:	4a38      	ldr	r2, [pc, #224]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006eb6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006eba:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	699b      	ldr	r3, [r3, #24]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	f000 80a1 	beq.w	8007008 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006ec6:	4b34      	ldr	r3, [pc, #208]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006ec8:	689b      	ldr	r3, [r3, #8]
 8006eca:	f003 030c 	and.w	r3, r3, #12
 8006ece:	2b08      	cmp	r3, #8
 8006ed0:	d05c      	beq.n	8006f8c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	699b      	ldr	r3, [r3, #24]
 8006ed6:	2b02      	cmp	r3, #2
 8006ed8:	d141      	bne.n	8006f5e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006eda:	4b31      	ldr	r3, [pc, #196]	; (8006fa0 <HAL_RCC_OscConfig+0x478>)
 8006edc:	2200      	movs	r2, #0
 8006ede:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ee0:	f7fc fc7c 	bl	80037dc <HAL_GetTick>
 8006ee4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ee6:	e008      	b.n	8006efa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ee8:	f7fc fc78 	bl	80037dc <HAL_GetTick>
 8006eec:	4602      	mov	r2, r0
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	1ad3      	subs	r3, r2, r3
 8006ef2:	2b02      	cmp	r3, #2
 8006ef4:	d901      	bls.n	8006efa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006ef6:	2303      	movs	r3, #3
 8006ef8:	e087      	b.n	800700a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006efa:	4b27      	ldr	r3, [pc, #156]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d1f0      	bne.n	8006ee8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	69da      	ldr	r2, [r3, #28]
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6a1b      	ldr	r3, [r3, #32]
 8006f0e:	431a      	orrs	r2, r3
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f14:	019b      	lsls	r3, r3, #6
 8006f16:	431a      	orrs	r2, r3
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f1c:	085b      	lsrs	r3, r3, #1
 8006f1e:	3b01      	subs	r3, #1
 8006f20:	041b      	lsls	r3, r3, #16
 8006f22:	431a      	orrs	r2, r3
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f28:	061b      	lsls	r3, r3, #24
 8006f2a:	491b      	ldr	r1, [pc, #108]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006f30:	4b1b      	ldr	r3, [pc, #108]	; (8006fa0 <HAL_RCC_OscConfig+0x478>)
 8006f32:	2201      	movs	r2, #1
 8006f34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f36:	f7fc fc51 	bl	80037dc <HAL_GetTick>
 8006f3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f3c:	e008      	b.n	8006f50 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006f3e:	f7fc fc4d 	bl	80037dc <HAL_GetTick>
 8006f42:	4602      	mov	r2, r0
 8006f44:	693b      	ldr	r3, [r7, #16]
 8006f46:	1ad3      	subs	r3, r2, r3
 8006f48:	2b02      	cmp	r3, #2
 8006f4a:	d901      	bls.n	8006f50 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006f4c:	2303      	movs	r3, #3
 8006f4e:	e05c      	b.n	800700a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f50:	4b11      	ldr	r3, [pc, #68]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d0f0      	beq.n	8006f3e <HAL_RCC_OscConfig+0x416>
 8006f5c:	e054      	b.n	8007008 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f5e:	4b10      	ldr	r3, [pc, #64]	; (8006fa0 <HAL_RCC_OscConfig+0x478>)
 8006f60:	2200      	movs	r2, #0
 8006f62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f64:	f7fc fc3a 	bl	80037dc <HAL_GetTick>
 8006f68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f6a:	e008      	b.n	8006f7e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006f6c:	f7fc fc36 	bl	80037dc <HAL_GetTick>
 8006f70:	4602      	mov	r2, r0
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	1ad3      	subs	r3, r2, r3
 8006f76:	2b02      	cmp	r3, #2
 8006f78:	d901      	bls.n	8006f7e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006f7a:	2303      	movs	r3, #3
 8006f7c:	e045      	b.n	800700a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f7e:	4b06      	ldr	r3, [pc, #24]	; (8006f98 <HAL_RCC_OscConfig+0x470>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d1f0      	bne.n	8006f6c <HAL_RCC_OscConfig+0x444>
 8006f8a:	e03d      	b.n	8007008 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	699b      	ldr	r3, [r3, #24]
 8006f90:	2b01      	cmp	r3, #1
 8006f92:	d107      	bne.n	8006fa4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006f94:	2301      	movs	r3, #1
 8006f96:	e038      	b.n	800700a <HAL_RCC_OscConfig+0x4e2>
 8006f98:	40023800 	.word	0x40023800
 8006f9c:	40007000 	.word	0x40007000
 8006fa0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006fa4:	4b1b      	ldr	r3, [pc, #108]	; (8007014 <HAL_RCC_OscConfig+0x4ec>)
 8006fa6:	685b      	ldr	r3, [r3, #4]
 8006fa8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	699b      	ldr	r3, [r3, #24]
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	d028      	beq.n	8007004 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006fbc:	429a      	cmp	r2, r3
 8006fbe:	d121      	bne.n	8007004 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fca:	429a      	cmp	r2, r3
 8006fcc:	d11a      	bne.n	8007004 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006fce:	68fa      	ldr	r2, [r7, #12]
 8006fd0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006fd4:	4013      	ands	r3, r2
 8006fd6:	687a      	ldr	r2, [r7, #4]
 8006fd8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006fda:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d111      	bne.n	8007004 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fea:	085b      	lsrs	r3, r3, #1
 8006fec:	3b01      	subs	r3, #1
 8006fee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	d107      	bne.n	8007004 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ffe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007000:	429a      	cmp	r2, r3
 8007002:	d001      	beq.n	8007008 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007004:	2301      	movs	r3, #1
 8007006:	e000      	b.n	800700a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007008:	2300      	movs	r3, #0
}
 800700a:	4618      	mov	r0, r3
 800700c:	3718      	adds	r7, #24
 800700e:	46bd      	mov	sp, r7
 8007010:	bd80      	pop	{r7, pc}
 8007012:	bf00      	nop
 8007014:	40023800 	.word	0x40023800

08007018 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b084      	sub	sp, #16
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
 8007020:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d101      	bne.n	800702c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007028:	2301      	movs	r3, #1
 800702a:	e0cc      	b.n	80071c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800702c:	4b68      	ldr	r3, [pc, #416]	; (80071d0 <HAL_RCC_ClockConfig+0x1b8>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f003 0307 	and.w	r3, r3, #7
 8007034:	683a      	ldr	r2, [r7, #0]
 8007036:	429a      	cmp	r2, r3
 8007038:	d90c      	bls.n	8007054 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800703a:	4b65      	ldr	r3, [pc, #404]	; (80071d0 <HAL_RCC_ClockConfig+0x1b8>)
 800703c:	683a      	ldr	r2, [r7, #0]
 800703e:	b2d2      	uxtb	r2, r2
 8007040:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007042:	4b63      	ldr	r3, [pc, #396]	; (80071d0 <HAL_RCC_ClockConfig+0x1b8>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f003 0307 	and.w	r3, r3, #7
 800704a:	683a      	ldr	r2, [r7, #0]
 800704c:	429a      	cmp	r2, r3
 800704e:	d001      	beq.n	8007054 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007050:	2301      	movs	r3, #1
 8007052:	e0b8      	b.n	80071c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f003 0302 	and.w	r3, r3, #2
 800705c:	2b00      	cmp	r3, #0
 800705e:	d020      	beq.n	80070a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f003 0304 	and.w	r3, r3, #4
 8007068:	2b00      	cmp	r3, #0
 800706a:	d005      	beq.n	8007078 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800706c:	4b59      	ldr	r3, [pc, #356]	; (80071d4 <HAL_RCC_ClockConfig+0x1bc>)
 800706e:	689b      	ldr	r3, [r3, #8]
 8007070:	4a58      	ldr	r2, [pc, #352]	; (80071d4 <HAL_RCC_ClockConfig+0x1bc>)
 8007072:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007076:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f003 0308 	and.w	r3, r3, #8
 8007080:	2b00      	cmp	r3, #0
 8007082:	d005      	beq.n	8007090 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007084:	4b53      	ldr	r3, [pc, #332]	; (80071d4 <HAL_RCC_ClockConfig+0x1bc>)
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	4a52      	ldr	r2, [pc, #328]	; (80071d4 <HAL_RCC_ClockConfig+0x1bc>)
 800708a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800708e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007090:	4b50      	ldr	r3, [pc, #320]	; (80071d4 <HAL_RCC_ClockConfig+0x1bc>)
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	689b      	ldr	r3, [r3, #8]
 800709c:	494d      	ldr	r1, [pc, #308]	; (80071d4 <HAL_RCC_ClockConfig+0x1bc>)
 800709e:	4313      	orrs	r3, r2
 80070a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f003 0301 	and.w	r3, r3, #1
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d044      	beq.n	8007138 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	2b01      	cmp	r3, #1
 80070b4:	d107      	bne.n	80070c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80070b6:	4b47      	ldr	r3, [pc, #284]	; (80071d4 <HAL_RCC_ClockConfig+0x1bc>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d119      	bne.n	80070f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e07f      	b.n	80071c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	2b02      	cmp	r3, #2
 80070cc:	d003      	beq.n	80070d6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80070d2:	2b03      	cmp	r3, #3
 80070d4:	d107      	bne.n	80070e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80070d6:	4b3f      	ldr	r3, [pc, #252]	; (80071d4 <HAL_RCC_ClockConfig+0x1bc>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d109      	bne.n	80070f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070e2:	2301      	movs	r3, #1
 80070e4:	e06f      	b.n	80071c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070e6:	4b3b      	ldr	r3, [pc, #236]	; (80071d4 <HAL_RCC_ClockConfig+0x1bc>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f003 0302 	and.w	r3, r3, #2
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d101      	bne.n	80070f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070f2:	2301      	movs	r3, #1
 80070f4:	e067      	b.n	80071c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80070f6:	4b37      	ldr	r3, [pc, #220]	; (80071d4 <HAL_RCC_ClockConfig+0x1bc>)
 80070f8:	689b      	ldr	r3, [r3, #8]
 80070fa:	f023 0203 	bic.w	r2, r3, #3
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	4934      	ldr	r1, [pc, #208]	; (80071d4 <HAL_RCC_ClockConfig+0x1bc>)
 8007104:	4313      	orrs	r3, r2
 8007106:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007108:	f7fc fb68 	bl	80037dc <HAL_GetTick>
 800710c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800710e:	e00a      	b.n	8007126 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007110:	f7fc fb64 	bl	80037dc <HAL_GetTick>
 8007114:	4602      	mov	r2, r0
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	1ad3      	subs	r3, r2, r3
 800711a:	f241 3288 	movw	r2, #5000	; 0x1388
 800711e:	4293      	cmp	r3, r2
 8007120:	d901      	bls.n	8007126 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007122:	2303      	movs	r3, #3
 8007124:	e04f      	b.n	80071c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007126:	4b2b      	ldr	r3, [pc, #172]	; (80071d4 <HAL_RCC_ClockConfig+0x1bc>)
 8007128:	689b      	ldr	r3, [r3, #8]
 800712a:	f003 020c 	and.w	r2, r3, #12
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	685b      	ldr	r3, [r3, #4]
 8007132:	009b      	lsls	r3, r3, #2
 8007134:	429a      	cmp	r2, r3
 8007136:	d1eb      	bne.n	8007110 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007138:	4b25      	ldr	r3, [pc, #148]	; (80071d0 <HAL_RCC_ClockConfig+0x1b8>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f003 0307 	and.w	r3, r3, #7
 8007140:	683a      	ldr	r2, [r7, #0]
 8007142:	429a      	cmp	r2, r3
 8007144:	d20c      	bcs.n	8007160 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007146:	4b22      	ldr	r3, [pc, #136]	; (80071d0 <HAL_RCC_ClockConfig+0x1b8>)
 8007148:	683a      	ldr	r2, [r7, #0]
 800714a:	b2d2      	uxtb	r2, r2
 800714c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800714e:	4b20      	ldr	r3, [pc, #128]	; (80071d0 <HAL_RCC_ClockConfig+0x1b8>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f003 0307 	and.w	r3, r3, #7
 8007156:	683a      	ldr	r2, [r7, #0]
 8007158:	429a      	cmp	r2, r3
 800715a:	d001      	beq.n	8007160 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800715c:	2301      	movs	r3, #1
 800715e:	e032      	b.n	80071c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f003 0304 	and.w	r3, r3, #4
 8007168:	2b00      	cmp	r3, #0
 800716a:	d008      	beq.n	800717e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800716c:	4b19      	ldr	r3, [pc, #100]	; (80071d4 <HAL_RCC_ClockConfig+0x1bc>)
 800716e:	689b      	ldr	r3, [r3, #8]
 8007170:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	68db      	ldr	r3, [r3, #12]
 8007178:	4916      	ldr	r1, [pc, #88]	; (80071d4 <HAL_RCC_ClockConfig+0x1bc>)
 800717a:	4313      	orrs	r3, r2
 800717c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f003 0308 	and.w	r3, r3, #8
 8007186:	2b00      	cmp	r3, #0
 8007188:	d009      	beq.n	800719e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800718a:	4b12      	ldr	r3, [pc, #72]	; (80071d4 <HAL_RCC_ClockConfig+0x1bc>)
 800718c:	689b      	ldr	r3, [r3, #8]
 800718e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	691b      	ldr	r3, [r3, #16]
 8007196:	00db      	lsls	r3, r3, #3
 8007198:	490e      	ldr	r1, [pc, #56]	; (80071d4 <HAL_RCC_ClockConfig+0x1bc>)
 800719a:	4313      	orrs	r3, r2
 800719c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800719e:	f000 f821 	bl	80071e4 <HAL_RCC_GetSysClockFreq>
 80071a2:	4602      	mov	r2, r0
 80071a4:	4b0b      	ldr	r3, [pc, #44]	; (80071d4 <HAL_RCC_ClockConfig+0x1bc>)
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	091b      	lsrs	r3, r3, #4
 80071aa:	f003 030f 	and.w	r3, r3, #15
 80071ae:	490a      	ldr	r1, [pc, #40]	; (80071d8 <HAL_RCC_ClockConfig+0x1c0>)
 80071b0:	5ccb      	ldrb	r3, [r1, r3]
 80071b2:	fa22 f303 	lsr.w	r3, r2, r3
 80071b6:	4a09      	ldr	r2, [pc, #36]	; (80071dc <HAL_RCC_ClockConfig+0x1c4>)
 80071b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80071ba:	4b09      	ldr	r3, [pc, #36]	; (80071e0 <HAL_RCC_ClockConfig+0x1c8>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4618      	mov	r0, r3
 80071c0:	f7fc fac8 	bl	8003754 <HAL_InitTick>

  return HAL_OK;
 80071c4:	2300      	movs	r3, #0
}
 80071c6:	4618      	mov	r0, r3
 80071c8:	3710      	adds	r7, #16
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}
 80071ce:	bf00      	nop
 80071d0:	40023c00 	.word	0x40023c00
 80071d4:	40023800 	.word	0x40023800
 80071d8:	0801c158 	.word	0x0801c158
 80071dc:	20000000 	.word	0x20000000
 80071e0:	20000004 	.word	0x20000004

080071e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80071e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071e8:	b094      	sub	sp, #80	; 0x50
 80071ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80071ec:	2300      	movs	r3, #0
 80071ee:	647b      	str	r3, [r7, #68]	; 0x44
 80071f0:	2300      	movs	r3, #0
 80071f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80071f4:	2300      	movs	r3, #0
 80071f6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80071f8:	2300      	movs	r3, #0
 80071fa:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80071fc:	4b79      	ldr	r3, [pc, #484]	; (80073e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80071fe:	689b      	ldr	r3, [r3, #8]
 8007200:	f003 030c 	and.w	r3, r3, #12
 8007204:	2b08      	cmp	r3, #8
 8007206:	d00d      	beq.n	8007224 <HAL_RCC_GetSysClockFreq+0x40>
 8007208:	2b08      	cmp	r3, #8
 800720a:	f200 80e1 	bhi.w	80073d0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800720e:	2b00      	cmp	r3, #0
 8007210:	d002      	beq.n	8007218 <HAL_RCC_GetSysClockFreq+0x34>
 8007212:	2b04      	cmp	r3, #4
 8007214:	d003      	beq.n	800721e <HAL_RCC_GetSysClockFreq+0x3a>
 8007216:	e0db      	b.n	80073d0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007218:	4b73      	ldr	r3, [pc, #460]	; (80073e8 <HAL_RCC_GetSysClockFreq+0x204>)
 800721a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800721c:	e0db      	b.n	80073d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800721e:	4b73      	ldr	r3, [pc, #460]	; (80073ec <HAL_RCC_GetSysClockFreq+0x208>)
 8007220:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007222:	e0d8      	b.n	80073d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007224:	4b6f      	ldr	r3, [pc, #444]	; (80073e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800722c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800722e:	4b6d      	ldr	r3, [pc, #436]	; (80073e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007236:	2b00      	cmp	r3, #0
 8007238:	d063      	beq.n	8007302 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800723a:	4b6a      	ldr	r3, [pc, #424]	; (80073e4 <HAL_RCC_GetSysClockFreq+0x200>)
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	099b      	lsrs	r3, r3, #6
 8007240:	2200      	movs	r2, #0
 8007242:	63bb      	str	r3, [r7, #56]	; 0x38
 8007244:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007248:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800724c:	633b      	str	r3, [r7, #48]	; 0x30
 800724e:	2300      	movs	r3, #0
 8007250:	637b      	str	r3, [r7, #52]	; 0x34
 8007252:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007256:	4622      	mov	r2, r4
 8007258:	462b      	mov	r3, r5
 800725a:	f04f 0000 	mov.w	r0, #0
 800725e:	f04f 0100 	mov.w	r1, #0
 8007262:	0159      	lsls	r1, r3, #5
 8007264:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007268:	0150      	lsls	r0, r2, #5
 800726a:	4602      	mov	r2, r0
 800726c:	460b      	mov	r3, r1
 800726e:	4621      	mov	r1, r4
 8007270:	1a51      	subs	r1, r2, r1
 8007272:	6139      	str	r1, [r7, #16]
 8007274:	4629      	mov	r1, r5
 8007276:	eb63 0301 	sbc.w	r3, r3, r1
 800727a:	617b      	str	r3, [r7, #20]
 800727c:	f04f 0200 	mov.w	r2, #0
 8007280:	f04f 0300 	mov.w	r3, #0
 8007284:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007288:	4659      	mov	r1, fp
 800728a:	018b      	lsls	r3, r1, #6
 800728c:	4651      	mov	r1, sl
 800728e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007292:	4651      	mov	r1, sl
 8007294:	018a      	lsls	r2, r1, #6
 8007296:	4651      	mov	r1, sl
 8007298:	ebb2 0801 	subs.w	r8, r2, r1
 800729c:	4659      	mov	r1, fp
 800729e:	eb63 0901 	sbc.w	r9, r3, r1
 80072a2:	f04f 0200 	mov.w	r2, #0
 80072a6:	f04f 0300 	mov.w	r3, #0
 80072aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80072ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80072b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80072b6:	4690      	mov	r8, r2
 80072b8:	4699      	mov	r9, r3
 80072ba:	4623      	mov	r3, r4
 80072bc:	eb18 0303 	adds.w	r3, r8, r3
 80072c0:	60bb      	str	r3, [r7, #8]
 80072c2:	462b      	mov	r3, r5
 80072c4:	eb49 0303 	adc.w	r3, r9, r3
 80072c8:	60fb      	str	r3, [r7, #12]
 80072ca:	f04f 0200 	mov.w	r2, #0
 80072ce:	f04f 0300 	mov.w	r3, #0
 80072d2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80072d6:	4629      	mov	r1, r5
 80072d8:	024b      	lsls	r3, r1, #9
 80072da:	4621      	mov	r1, r4
 80072dc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80072e0:	4621      	mov	r1, r4
 80072e2:	024a      	lsls	r2, r1, #9
 80072e4:	4610      	mov	r0, r2
 80072e6:	4619      	mov	r1, r3
 80072e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80072ea:	2200      	movs	r2, #0
 80072ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80072ee:	62fa      	str	r2, [r7, #44]	; 0x2c
 80072f0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80072f4:	f7f9 fc58 	bl	8000ba8 <__aeabi_uldivmod>
 80072f8:	4602      	mov	r2, r0
 80072fa:	460b      	mov	r3, r1
 80072fc:	4613      	mov	r3, r2
 80072fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007300:	e058      	b.n	80073b4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007302:	4b38      	ldr	r3, [pc, #224]	; (80073e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	099b      	lsrs	r3, r3, #6
 8007308:	2200      	movs	r2, #0
 800730a:	4618      	mov	r0, r3
 800730c:	4611      	mov	r1, r2
 800730e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007312:	623b      	str	r3, [r7, #32]
 8007314:	2300      	movs	r3, #0
 8007316:	627b      	str	r3, [r7, #36]	; 0x24
 8007318:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800731c:	4642      	mov	r2, r8
 800731e:	464b      	mov	r3, r9
 8007320:	f04f 0000 	mov.w	r0, #0
 8007324:	f04f 0100 	mov.w	r1, #0
 8007328:	0159      	lsls	r1, r3, #5
 800732a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800732e:	0150      	lsls	r0, r2, #5
 8007330:	4602      	mov	r2, r0
 8007332:	460b      	mov	r3, r1
 8007334:	4641      	mov	r1, r8
 8007336:	ebb2 0a01 	subs.w	sl, r2, r1
 800733a:	4649      	mov	r1, r9
 800733c:	eb63 0b01 	sbc.w	fp, r3, r1
 8007340:	f04f 0200 	mov.w	r2, #0
 8007344:	f04f 0300 	mov.w	r3, #0
 8007348:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800734c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007350:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007354:	ebb2 040a 	subs.w	r4, r2, sl
 8007358:	eb63 050b 	sbc.w	r5, r3, fp
 800735c:	f04f 0200 	mov.w	r2, #0
 8007360:	f04f 0300 	mov.w	r3, #0
 8007364:	00eb      	lsls	r3, r5, #3
 8007366:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800736a:	00e2      	lsls	r2, r4, #3
 800736c:	4614      	mov	r4, r2
 800736e:	461d      	mov	r5, r3
 8007370:	4643      	mov	r3, r8
 8007372:	18e3      	adds	r3, r4, r3
 8007374:	603b      	str	r3, [r7, #0]
 8007376:	464b      	mov	r3, r9
 8007378:	eb45 0303 	adc.w	r3, r5, r3
 800737c:	607b      	str	r3, [r7, #4]
 800737e:	f04f 0200 	mov.w	r2, #0
 8007382:	f04f 0300 	mov.w	r3, #0
 8007386:	e9d7 4500 	ldrd	r4, r5, [r7]
 800738a:	4629      	mov	r1, r5
 800738c:	028b      	lsls	r3, r1, #10
 800738e:	4621      	mov	r1, r4
 8007390:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007394:	4621      	mov	r1, r4
 8007396:	028a      	lsls	r2, r1, #10
 8007398:	4610      	mov	r0, r2
 800739a:	4619      	mov	r1, r3
 800739c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800739e:	2200      	movs	r2, #0
 80073a0:	61bb      	str	r3, [r7, #24]
 80073a2:	61fa      	str	r2, [r7, #28]
 80073a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80073a8:	f7f9 fbfe 	bl	8000ba8 <__aeabi_uldivmod>
 80073ac:	4602      	mov	r2, r0
 80073ae:	460b      	mov	r3, r1
 80073b0:	4613      	mov	r3, r2
 80073b2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80073b4:	4b0b      	ldr	r3, [pc, #44]	; (80073e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	0c1b      	lsrs	r3, r3, #16
 80073ba:	f003 0303 	and.w	r3, r3, #3
 80073be:	3301      	adds	r3, #1
 80073c0:	005b      	lsls	r3, r3, #1
 80073c2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80073c4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80073c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80073cc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80073ce:	e002      	b.n	80073d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80073d0:	4b05      	ldr	r3, [pc, #20]	; (80073e8 <HAL_RCC_GetSysClockFreq+0x204>)
 80073d2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80073d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80073d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80073d8:	4618      	mov	r0, r3
 80073da:	3750      	adds	r7, #80	; 0x50
 80073dc:	46bd      	mov	sp, r7
 80073de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80073e2:	bf00      	nop
 80073e4:	40023800 	.word	0x40023800
 80073e8:	00f42400 	.word	0x00f42400
 80073ec:	007a1200 	.word	0x007a1200

080073f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80073f0:	b480      	push	{r7}
 80073f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80073f4:	4b03      	ldr	r3, [pc, #12]	; (8007404 <HAL_RCC_GetHCLKFreq+0x14>)
 80073f6:	681b      	ldr	r3, [r3, #0]
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	46bd      	mov	sp, r7
 80073fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007400:	4770      	bx	lr
 8007402:	bf00      	nop
 8007404:	20000000 	.word	0x20000000

08007408 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800740c:	f7ff fff0 	bl	80073f0 <HAL_RCC_GetHCLKFreq>
 8007410:	4602      	mov	r2, r0
 8007412:	4b05      	ldr	r3, [pc, #20]	; (8007428 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007414:	689b      	ldr	r3, [r3, #8]
 8007416:	0a9b      	lsrs	r3, r3, #10
 8007418:	f003 0307 	and.w	r3, r3, #7
 800741c:	4903      	ldr	r1, [pc, #12]	; (800742c <HAL_RCC_GetPCLK1Freq+0x24>)
 800741e:	5ccb      	ldrb	r3, [r1, r3]
 8007420:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007424:	4618      	mov	r0, r3
 8007426:	bd80      	pop	{r7, pc}
 8007428:	40023800 	.word	0x40023800
 800742c:	0801c168 	.word	0x0801c168

08007430 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007430:	b580      	push	{r7, lr}
 8007432:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007434:	f7ff ffdc 	bl	80073f0 <HAL_RCC_GetHCLKFreq>
 8007438:	4602      	mov	r2, r0
 800743a:	4b05      	ldr	r3, [pc, #20]	; (8007450 <HAL_RCC_GetPCLK2Freq+0x20>)
 800743c:	689b      	ldr	r3, [r3, #8]
 800743e:	0b5b      	lsrs	r3, r3, #13
 8007440:	f003 0307 	and.w	r3, r3, #7
 8007444:	4903      	ldr	r1, [pc, #12]	; (8007454 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007446:	5ccb      	ldrb	r3, [r1, r3]
 8007448:	fa22 f303 	lsr.w	r3, r2, r3
}
 800744c:	4618      	mov	r0, r3
 800744e:	bd80      	pop	{r7, pc}
 8007450:	40023800 	.word	0x40023800
 8007454:	0801c168 	.word	0x0801c168

08007458 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b082      	sub	sp, #8
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d101      	bne.n	800746a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8007466:	2301      	movs	r3, #1
 8007468:	e022      	b.n	80074b0 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007470:	b2db      	uxtb	r3, r3
 8007472:	2b00      	cmp	r3, #0
 8007474:	d105      	bne.n	8007482 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2200      	movs	r2, #0
 800747a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f7fb fb1b 	bl	8002ab8 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2203      	movs	r2, #3
 8007486:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f000 f814 	bl	80074b8 <HAL_SD_InitCard>
 8007490:	4603      	mov	r3, r0
 8007492:	2b00      	cmp	r3, #0
 8007494:	d001      	beq.n	800749a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8007496:	2301      	movs	r3, #1
 8007498:	e00a      	b.n	80074b0 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2200      	movs	r2, #0
 800749e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2200      	movs	r2, #0
 80074a4:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2201      	movs	r2, #1
 80074aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80074ae:	2300      	movs	r3, #0
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	3708      	adds	r7, #8
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80074b8:	b5b0      	push	{r4, r5, r7, lr}
 80074ba:	b08e      	sub	sp, #56	; 0x38
 80074bc:	af04      	add	r7, sp, #16
 80074be:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80074c0:	2300      	movs	r3, #0
 80074c2:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80074c4:	2300      	movs	r3, #0
 80074c6:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80074c8:	2300      	movs	r3, #0
 80074ca:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80074cc:	2300      	movs	r3, #0
 80074ce:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80074d0:	2300      	movs	r3, #0
 80074d2:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80074d4:	2376      	movs	r3, #118	; 0x76
 80074d6:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681d      	ldr	r5, [r3, #0]
 80074dc:	466c      	mov	r4, sp
 80074de:	f107 0314 	add.w	r3, r7, #20
 80074e2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80074e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80074ea:	f107 0308 	add.w	r3, r7, #8
 80074ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80074f0:	4628      	mov	r0, r5
 80074f2:	f003 fd9f 	bl	800b034 <SDIO_Init>
 80074f6:	4603      	mov	r3, r0
 80074f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80074fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007500:	2b00      	cmp	r3, #0
 8007502:	d001      	beq.n	8007508 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8007504:	2301      	movs	r3, #1
 8007506:	e04f      	b.n	80075a8 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8007508:	4b29      	ldr	r3, [pc, #164]	; (80075b0 <HAL_SD_InitCard+0xf8>)
 800750a:	2200      	movs	r2, #0
 800750c:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	4618      	mov	r0, r3
 8007514:	f003 fdd7 	bl	800b0c6 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8007518:	4b25      	ldr	r3, [pc, #148]	; (80075b0 <HAL_SD_InitCard+0xf8>)
 800751a:	2201      	movs	r2, #1
 800751c:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800751e:	2002      	movs	r0, #2
 8007520:	f7fc f968 	bl	80037f4 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007524:	6878      	ldr	r0, [r7, #4]
 8007526:	f001 f805 	bl	8008534 <SD_PowerON>
 800752a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800752c:	6a3b      	ldr	r3, [r7, #32]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d00b      	beq.n	800754a <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2201      	movs	r2, #1
 8007536:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800753e:	6a3b      	ldr	r3, [r7, #32]
 8007540:	431a      	orrs	r2, r3
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007546:	2301      	movs	r3, #1
 8007548:	e02e      	b.n	80075a8 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800754a:	6878      	ldr	r0, [r7, #4]
 800754c:	f000 ff24 	bl	8008398 <SD_InitCard>
 8007550:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007552:	6a3b      	ldr	r3, [r7, #32]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d00b      	beq.n	8007570 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2201      	movs	r2, #1
 800755c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007564:	6a3b      	ldr	r3, [r7, #32]
 8007566:	431a      	orrs	r2, r3
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800756c:	2301      	movs	r3, #1
 800756e:	e01b      	b.n	80075a8 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007578:	4618      	mov	r0, r3
 800757a:	f003 fe36 	bl	800b1ea <SDMMC_CmdBlockLength>
 800757e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007580:	6a3b      	ldr	r3, [r7, #32]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d00f      	beq.n	80075a6 <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	4a0a      	ldr	r2, [pc, #40]	; (80075b4 <HAL_SD_InitCard+0xfc>)
 800758c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007592:	6a3b      	ldr	r3, [r7, #32]
 8007594:	431a      	orrs	r2, r3
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2201      	movs	r2, #1
 800759e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80075a2:	2301      	movs	r3, #1
 80075a4:	e000      	b.n	80075a8 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 80075a6:	2300      	movs	r3, #0
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3728      	adds	r7, #40	; 0x28
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bdb0      	pop	{r4, r5, r7, pc}
 80075b0:	422580a0 	.word	0x422580a0
 80075b4:	004005ff 	.word	0x004005ff

080075b8 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b08c      	sub	sp, #48	; 0x30
 80075bc:	af00      	add	r7, sp, #0
 80075be:	60f8      	str	r0, [r7, #12]
 80075c0:	60b9      	str	r1, [r7, #8]
 80075c2:	607a      	str	r2, [r7, #4]
 80075c4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d107      	bne.n	80075e0 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075d4:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80075dc:	2301      	movs	r3, #1
 80075de:	e0c0      	b.n	8007762 <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	2b01      	cmp	r3, #1
 80075ea:	f040 80b9 	bne.w	8007760 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2200      	movs	r2, #0
 80075f2:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80075f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	441a      	add	r2, r3
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075fe:	429a      	cmp	r2, r3
 8007600:	d907      	bls.n	8007612 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007606:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800760e:	2301      	movs	r3, #1
 8007610:	e0a7      	b.n	8007762 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2203      	movs	r2, #3
 8007616:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	2200      	movs	r2, #0
 8007620:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007628:	68fa      	ldr	r2, [r7, #12]
 800762a:	6812      	ldr	r2, [r2, #0]
 800762c:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8007630:	f043 0302 	orr.w	r3, r3, #2
 8007634:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800763a:	4a4c      	ldr	r2, [pc, #304]	; (800776c <HAL_SD_ReadBlocks_DMA+0x1b4>)
 800763c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007642:	4a4b      	ldr	r2, [pc, #300]	; (8007770 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8007644:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800764a:	2200      	movs	r2, #0
 800764c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007652:	2200      	movs	r2, #0
 8007654:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007666:	689a      	ldr	r2, [r3, #8]
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	430a      	orrs	r2, r1
 8007670:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	3380      	adds	r3, #128	; 0x80
 800767c:	4619      	mov	r1, r3
 800767e:	68ba      	ldr	r2, [r7, #8]
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	025b      	lsls	r3, r3, #9
 8007684:	089b      	lsrs	r3, r3, #2
 8007686:	f7fd fb93 	bl	8004db0 <HAL_DMA_Start_IT>
 800768a:	4603      	mov	r3, r0
 800768c:	2b00      	cmp	r3, #0
 800768e:	d017      	beq.n	80076c0 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800769e:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a33      	ldr	r2, [pc, #204]	; (8007774 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 80076a6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076ac:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	2201      	movs	r2, #1
 80076b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80076bc:	2301      	movs	r3, #1
 80076be:	e050      	b.n	8007762 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 80076c0:	4b2d      	ldr	r3, [pc, #180]	; (8007778 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 80076c2:	2201      	movs	r2, #1
 80076c4:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076ca:	2b01      	cmp	r3, #1
 80076cc:	d002      	beq.n	80076d4 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 80076ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076d0:	025b      	lsls	r3, r3, #9
 80076d2:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80076d4:	f04f 33ff 	mov.w	r3, #4294967295
 80076d8:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	025b      	lsls	r3, r3, #9
 80076de:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80076e0:	2390      	movs	r3, #144	; 0x90
 80076e2:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80076e4:	2302      	movs	r3, #2
 80076e6:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80076e8:	2300      	movs	r3, #0
 80076ea:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80076ec:	2301      	movs	r3, #1
 80076ee:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f107 0210 	add.w	r2, r7, #16
 80076f8:	4611      	mov	r1, r2
 80076fa:	4618      	mov	r0, r3
 80076fc:	f003 fd49 	bl	800b192 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	2b01      	cmp	r3, #1
 8007704:	d90a      	bls.n	800771c <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2282      	movs	r2, #130	; 0x82
 800770a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007712:	4618      	mov	r0, r3
 8007714:	f003 fdad 	bl	800b272 <SDMMC_CmdReadMultiBlock>
 8007718:	62f8      	str	r0, [r7, #44]	; 0x2c
 800771a:	e009      	b.n	8007730 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	2281      	movs	r2, #129	; 0x81
 8007720:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007728:	4618      	mov	r0, r3
 800772a:	f003 fd80 	bl	800b22e <SDMMC_CmdReadSingleBlock>
 800772e:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8007730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007732:	2b00      	cmp	r3, #0
 8007734:	d012      	beq.n	800775c <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	4a0e      	ldr	r2, [pc, #56]	; (8007774 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800773c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007744:	431a      	orrs	r2, r3
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	2201      	movs	r2, #1
 800774e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	2200      	movs	r2, #0
 8007756:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8007758:	2301      	movs	r3, #1
 800775a:	e002      	b.n	8007762 <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 800775c:	2300      	movs	r3, #0
 800775e:	e000      	b.n	8007762 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8007760:	2302      	movs	r3, #2
  }
}
 8007762:	4618      	mov	r0, r3
 8007764:	3730      	adds	r7, #48	; 0x30
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}
 800776a:	bf00      	nop
 800776c:	080081a7 	.word	0x080081a7
 8007770:	08008219 	.word	0x08008219
 8007774:	004005ff 	.word	0x004005ff
 8007778:	4225858c 	.word	0x4225858c

0800777c <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b08c      	sub	sp, #48	; 0x30
 8007780:	af00      	add	r7, sp, #0
 8007782:	60f8      	str	r0, [r7, #12]
 8007784:	60b9      	str	r1, [r7, #8]
 8007786:	607a      	str	r2, [r7, #4]
 8007788:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d107      	bne.n	80077a4 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007798:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80077a0:	2301      	movs	r3, #1
 80077a2:	e0c5      	b.n	8007930 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80077aa:	b2db      	uxtb	r3, r3
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	f040 80be 	bne.w	800792e <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2200      	movs	r2, #0
 80077b6:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80077b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	441a      	add	r2, r3
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077c2:	429a      	cmp	r2, r3
 80077c4:	d907      	bls.n	80077d6 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077ca:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80077d2:	2301      	movs	r3, #1
 80077d4:	e0ac      	b.n	8007930 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	2203      	movs	r2, #3
 80077da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	2200      	movs	r2, #0
 80077e4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077ec:	68fa      	ldr	r2, [r7, #12]
 80077ee:	6812      	ldr	r2, [r2, #0]
 80077f0:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 80077f4:	f043 0302 	orr.w	r3, r3, #2
 80077f8:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077fe:	4a4e      	ldr	r2, [pc, #312]	; (8007938 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8007800:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007806:	4a4d      	ldr	r2, [pc, #308]	; (800793c <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8007808:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800780e:	2200      	movs	r2, #0
 8007810:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007816:	2b01      	cmp	r3, #1
 8007818:	d002      	beq.n	8007820 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 800781a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800781c:	025b      	lsls	r3, r3, #9
 800781e:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	2b01      	cmp	r3, #1
 8007824:	d90a      	bls.n	800783c <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	22a0      	movs	r2, #160	; 0xa0
 800782a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007832:	4618      	mov	r0, r3
 8007834:	f003 fd61 	bl	800b2fa <SDMMC_CmdWriteMultiBlock>
 8007838:	62f8      	str	r0, [r7, #44]	; 0x2c
 800783a:	e009      	b.n	8007850 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	2290      	movs	r2, #144	; 0x90
 8007840:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007848:	4618      	mov	r0, r3
 800784a:	f003 fd34 	bl	800b2b6 <SDMMC_CmdWriteSingleBlock>
 800784e:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007852:	2b00      	cmp	r3, #0
 8007854:	d012      	beq.n	800787c <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4a39      	ldr	r2, [pc, #228]	; (8007940 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800785c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007864:	431a      	orrs	r2, r3
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2201      	movs	r2, #1
 800786e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	2200      	movs	r2, #0
 8007876:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007878:	2301      	movs	r3, #1
 800787a:	e059      	b.n	8007930 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800787c:	4b31      	ldr	r3, [pc, #196]	; (8007944 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800787e:	2201      	movs	r2, #1
 8007880:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007886:	2240      	movs	r2, #64	; 0x40
 8007888:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800789a:	689a      	ldr	r2, [r3, #8]
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	430a      	orrs	r2, r1
 80078a4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80078aa:	68b9      	ldr	r1, [r7, #8]
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	3380      	adds	r3, #128	; 0x80
 80078b2:	461a      	mov	r2, r3
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	025b      	lsls	r3, r3, #9
 80078b8:	089b      	lsrs	r3, r3, #2
 80078ba:	f7fd fa79 	bl	8004db0 <HAL_DMA_Start_IT>
 80078be:	4603      	mov	r3, r0
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d01c      	beq.n	80078fe <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078ca:	68fa      	ldr	r2, [r7, #12]
 80078cc:	6812      	ldr	r2, [r2, #0]
 80078ce:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 80078d2:	f023 0302 	bic.w	r3, r3, #2
 80078d6:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4a18      	ldr	r2, [pc, #96]	; (8007940 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 80078de:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078e4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	2201      	movs	r2, #1
 80078f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	2200      	movs	r2, #0
 80078f8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80078fa:	2301      	movs	r3, #1
 80078fc:	e018      	b.n	8007930 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80078fe:	f04f 33ff 	mov.w	r3, #4294967295
 8007902:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	025b      	lsls	r3, r3, #9
 8007908:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800790a:	2390      	movs	r3, #144	; 0x90
 800790c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800790e:	2300      	movs	r3, #0
 8007910:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007912:	2300      	movs	r3, #0
 8007914:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8007916:	2301      	movs	r3, #1
 8007918:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f107 0210 	add.w	r2, r7, #16
 8007922:	4611      	mov	r1, r2
 8007924:	4618      	mov	r0, r3
 8007926:	f003 fc34 	bl	800b192 <SDIO_ConfigData>

      return HAL_OK;
 800792a:	2300      	movs	r3, #0
 800792c:	e000      	b.n	8007930 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 800792e:	2302      	movs	r3, #2
  }
}
 8007930:	4618      	mov	r0, r3
 8007932:	3730      	adds	r7, #48	; 0x30
 8007934:	46bd      	mov	sp, r7
 8007936:	bd80      	pop	{r7, pc}
 8007938:	0800817d 	.word	0x0800817d
 800793c:	08008219 	.word	0x08008219
 8007940:	004005ff 	.word	0x004005ff
 8007944:	4225858c 	.word	0x4225858c

08007948 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b084      	sub	sp, #16
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007954:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800795c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007960:	2b00      	cmp	r3, #0
 8007962:	d008      	beq.n	8007976 <HAL_SD_IRQHandler+0x2e>
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f003 0308 	and.w	r3, r3, #8
 800796a:	2b00      	cmp	r3, #0
 800796c:	d003      	beq.n	8007976 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f000 ffff 	bl	8008972 <SD_Read_IT>
 8007974:	e165      	b.n	8007c42 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800797c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007980:	2b00      	cmp	r3, #0
 8007982:	f000 808f 	beq.w	8007aa4 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800798e:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007996:	687a      	ldr	r2, [r7, #4]
 8007998:	6812      	ldr	r2, [r2, #0]
 800799a:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 800799e:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 80079a2:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f022 0201 	bic.w	r2, r2, #1
 80079b2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	f003 0308 	and.w	r3, r3, #8
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d039      	beq.n	8007a32 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	f003 0302 	and.w	r3, r3, #2
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d104      	bne.n	80079d2 <HAL_SD_IRQHandler+0x8a>
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	f003 0320 	and.w	r3, r3, #32
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d011      	beq.n	80079f6 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	4618      	mov	r0, r3
 80079d8:	f003 fcb2 	bl	800b340 <SDMMC_CmdStopTransfer>
 80079dc:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d008      	beq.n	80079f6 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	431a      	orrs	r2, r3
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80079f0:	6878      	ldr	r0, [r7, #4]
 80079f2:	f000 f92f 	bl	8007c54 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f240 523a 	movw	r2, #1338	; 0x53a
 80079fe:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2201      	movs	r2, #1
 8007a04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	f003 0301 	and.w	r3, r3, #1
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d104      	bne.n	8007a22 <HAL_SD_IRQHandler+0xda>
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f003 0302 	and.w	r3, r3, #2
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d003      	beq.n	8007a2a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8007a22:	6878      	ldr	r0, [r7, #4]
 8007a24:	f004 f918 	bl	800bc58 <HAL_SD_RxCpltCallback>
 8007a28:	e10b      	b.n	8007c42 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f004 f90a 	bl	800bc44 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007a30:	e107      	b.n	8007c42 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	f000 8102 	beq.w	8007c42 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	f003 0320 	and.w	r3, r3, #32
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d011      	beq.n	8007a6c <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	f003 fc77 	bl	800b340 <SDMMC_CmdStopTransfer>
 8007a52:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d008      	beq.n	8007a6c <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a5e:	68bb      	ldr	r3, [r7, #8]
 8007a60:	431a      	orrs	r2, r3
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	f000 f8f4 	bl	8007c54 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f003 0301 	and.w	r3, r3, #1
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	f040 80e5 	bne.w	8007c42 <HAL_SD_IRQHandler+0x2fa>
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	f003 0302 	and.w	r3, r3, #2
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	f040 80df 	bne.w	8007c42 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f022 0208 	bic.w	r2, r2, #8
 8007a92:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2201      	movs	r2, #1
 8007a98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8007a9c:	6878      	ldr	r0, [r7, #4]
 8007a9e:	f004 f8d1 	bl	800bc44 <HAL_SD_TxCpltCallback>
}
 8007aa2:	e0ce      	b.n	8007c42 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007aaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d008      	beq.n	8007ac4 <HAL_SD_IRQHandler+0x17c>
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	f003 0308 	and.w	r3, r3, #8
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d003      	beq.n	8007ac4 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 ffa9 	bl	8008a14 <SD_Write_IT>
 8007ac2:	e0be      	b.n	8007c42 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007aca:	f240 233a 	movw	r3, #570	; 0x23a
 8007ace:	4013      	ands	r3, r2
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	f000 80b6 	beq.w	8007c42 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007adc:	f003 0302 	and.w	r3, r3, #2
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d005      	beq.n	8007af0 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ae8:	f043 0202 	orr.w	r2, r3, #2
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007af6:	f003 0308 	and.w	r3, r3, #8
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d005      	beq.n	8007b0a <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b02:	f043 0208 	orr.w	r2, r3, #8
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b10:	f003 0320 	and.w	r3, r3, #32
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d005      	beq.n	8007b24 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b1c:	f043 0220 	orr.w	r2, r3, #32
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b2a:	f003 0310 	and.w	r3, r3, #16
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d005      	beq.n	8007b3e <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b36:	f043 0210 	orr.w	r2, r3, #16
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b44:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d005      	beq.n	8007b58 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b50:	f043 0208 	orr.w	r2, r3, #8
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f240 723a 	movw	r2, #1850	; 0x73a
 8007b60:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b68:	687a      	ldr	r2, [r7, #4]
 8007b6a:	6812      	ldr	r2, [r2, #0]
 8007b6c:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8007b70:	f023 0302 	bic.w	r3, r3, #2
 8007b74:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f003 fbe0 	bl	800b340 <SDMMC_CmdStopTransfer>
 8007b80:	4602      	mov	r2, r0
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b86:	431a      	orrs	r2, r3
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f003 0308 	and.w	r3, r3, #8
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d00a      	beq.n	8007bac <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2201      	movs	r2, #1
 8007b9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	f000 f855 	bl	8007c54 <HAL_SD_ErrorCallback>
}
 8007baa:	e04a      	b.n	8007c42 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d045      	beq.n	8007c42 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	f003 0310 	and.w	r3, r3, #16
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d104      	bne.n	8007bca <HAL_SD_IRQHandler+0x282>
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	f003 0320 	and.w	r3, r3, #32
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d011      	beq.n	8007bee <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bce:	4a1f      	ldr	r2, [pc, #124]	; (8007c4c <HAL_SD_IRQHandler+0x304>)
 8007bd0:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	f7fd f9b2 	bl	8004f40 <HAL_DMA_Abort_IT>
 8007bdc:	4603      	mov	r3, r0
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d02f      	beq.n	8007c42 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007be6:	4618      	mov	r0, r3
 8007be8:	f000 fb68 	bl	80082bc <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007bec:	e029      	b.n	8007c42 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	f003 0301 	and.w	r3, r3, #1
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d104      	bne.n	8007c02 <HAL_SD_IRQHandler+0x2ba>
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	f003 0302 	and.w	r3, r3, #2
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d011      	beq.n	8007c26 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c06:	4a12      	ldr	r2, [pc, #72]	; (8007c50 <HAL_SD_IRQHandler+0x308>)
 8007c08:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c0e:	4618      	mov	r0, r3
 8007c10:	f7fd f996 	bl	8004f40 <HAL_DMA_Abort_IT>
 8007c14:	4603      	mov	r3, r0
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d013      	beq.n	8007c42 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c1e:	4618      	mov	r0, r3
 8007c20:	f000 fb83 	bl	800832a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007c24:	e00d      	b.n	8007c42 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2201      	movs	r2, #1
 8007c30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2200      	movs	r2, #0
 8007c38:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8007c3a:	6878      	ldr	r0, [r7, #4]
 8007c3c:	f003 fff8 	bl	800bc30 <HAL_SD_AbortCallback>
}
 8007c40:	e7ff      	b.n	8007c42 <HAL_SD_IRQHandler+0x2fa>
 8007c42:	bf00      	nop
 8007c44:	3710      	adds	r7, #16
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}
 8007c4a:	bf00      	nop
 8007c4c:	080082bd 	.word	0x080082bd
 8007c50:	0800832b 	.word	0x0800832b

08007c54 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b083      	sub	sp, #12
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8007c5c:	bf00      	nop
 8007c5e:	370c      	adds	r7, #12
 8007c60:	46bd      	mov	sp, r7
 8007c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c66:	4770      	bx	lr

08007c68 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b083      	sub	sp, #12
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
 8007c70:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c76:	0f9b      	lsrs	r3, r3, #30
 8007c78:	b2da      	uxtb	r2, r3
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c82:	0e9b      	lsrs	r3, r3, #26
 8007c84:	b2db      	uxtb	r3, r3
 8007c86:	f003 030f 	and.w	r3, r3, #15
 8007c8a:	b2da      	uxtb	r2, r3
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c94:	0e1b      	lsrs	r3, r3, #24
 8007c96:	b2db      	uxtb	r3, r3
 8007c98:	f003 0303 	and.w	r3, r3, #3
 8007c9c:	b2da      	uxtb	r2, r3
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007ca6:	0c1b      	lsrs	r3, r3, #16
 8007ca8:	b2da      	uxtb	r2, r3
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007cb2:	0a1b      	lsrs	r3, r3, #8
 8007cb4:	b2da      	uxtb	r2, r3
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007cbe:	b2da      	uxtb	r2, r3
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007cc8:	0d1b      	lsrs	r3, r3, #20
 8007cca:	b29a      	uxth	r2, r3
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007cd4:	0c1b      	lsrs	r3, r3, #16
 8007cd6:	b2db      	uxtb	r3, r3
 8007cd8:	f003 030f 	and.w	r3, r3, #15
 8007cdc:	b2da      	uxtb	r2, r3
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007ce6:	0bdb      	lsrs	r3, r3, #15
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	f003 0301 	and.w	r3, r3, #1
 8007cee:	b2da      	uxtb	r2, r3
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007cf8:	0b9b      	lsrs	r3, r3, #14
 8007cfa:	b2db      	uxtb	r3, r3
 8007cfc:	f003 0301 	and.w	r3, r3, #1
 8007d00:	b2da      	uxtb	r2, r3
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d0a:	0b5b      	lsrs	r3, r3, #13
 8007d0c:	b2db      	uxtb	r3, r3
 8007d0e:	f003 0301 	and.w	r3, r3, #1
 8007d12:	b2da      	uxtb	r2, r3
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d1c:	0b1b      	lsrs	r3, r3, #12
 8007d1e:	b2db      	uxtb	r3, r3
 8007d20:	f003 0301 	and.w	r3, r3, #1
 8007d24:	b2da      	uxtb	r2, r3
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d163      	bne.n	8007e00 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d3c:	009a      	lsls	r2, r3, #2
 8007d3e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007d42:	4013      	ands	r3, r2
 8007d44:	687a      	ldr	r2, [r7, #4]
 8007d46:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8007d48:	0f92      	lsrs	r2, r2, #30
 8007d4a:	431a      	orrs	r2, r3
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d54:	0edb      	lsrs	r3, r3, #27
 8007d56:	b2db      	uxtb	r3, r3
 8007d58:	f003 0307 	and.w	r3, r3, #7
 8007d5c:	b2da      	uxtb	r2, r3
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d66:	0e1b      	lsrs	r3, r3, #24
 8007d68:	b2db      	uxtb	r3, r3
 8007d6a:	f003 0307 	and.w	r3, r3, #7
 8007d6e:	b2da      	uxtb	r2, r3
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d78:	0d5b      	lsrs	r3, r3, #21
 8007d7a:	b2db      	uxtb	r3, r3
 8007d7c:	f003 0307 	and.w	r3, r3, #7
 8007d80:	b2da      	uxtb	r2, r3
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d8a:	0c9b      	lsrs	r3, r3, #18
 8007d8c:	b2db      	uxtb	r3, r3
 8007d8e:	f003 0307 	and.w	r3, r3, #7
 8007d92:	b2da      	uxtb	r2, r3
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d9c:	0bdb      	lsrs	r3, r3, #15
 8007d9e:	b2db      	uxtb	r3, r3
 8007da0:	f003 0307 	and.w	r3, r3, #7
 8007da4:	b2da      	uxtb	r2, r3
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	691b      	ldr	r3, [r3, #16]
 8007dae:	1c5a      	adds	r2, r3, #1
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	7e1b      	ldrb	r3, [r3, #24]
 8007db8:	b2db      	uxtb	r3, r3
 8007dba:	f003 0307 	and.w	r3, r3, #7
 8007dbe:	3302      	adds	r3, #2
 8007dc0:	2201      	movs	r2, #1
 8007dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8007dc6:	687a      	ldr	r2, [r7, #4]
 8007dc8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8007dca:	fb03 f202 	mul.w	r2, r3, r2
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	7a1b      	ldrb	r3, [r3, #8]
 8007dd6:	b2db      	uxtb	r3, r3
 8007dd8:	f003 030f 	and.w	r3, r3, #15
 8007ddc:	2201      	movs	r2, #1
 8007dde:	409a      	lsls	r2, r3
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007de8:	687a      	ldr	r2, [r7, #4]
 8007dea:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8007dec:	0a52      	lsrs	r2, r2, #9
 8007dee:	fb03 f202 	mul.w	r2, r3, r2
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007dfc:	661a      	str	r2, [r3, #96]	; 0x60
 8007dfe:	e031      	b.n	8007e64 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d11d      	bne.n	8007e44 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007e0c:	041b      	lsls	r3, r3, #16
 8007e0e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e16:	0c1b      	lsrs	r3, r3, #16
 8007e18:	431a      	orrs	r2, r3
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	691b      	ldr	r3, [r3, #16]
 8007e22:	3301      	adds	r3, #1
 8007e24:	029a      	lsls	r2, r3, #10
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007e38:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	661a      	str	r2, [r3, #96]	; 0x60
 8007e42:	e00f      	b.n	8007e64 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	4a58      	ldr	r2, [pc, #352]	; (8007fac <HAL_SD_GetCardCSD+0x344>)
 8007e4a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e50:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007e60:	2301      	movs	r3, #1
 8007e62:	e09d      	b.n	8007fa0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e68:	0b9b      	lsrs	r3, r3, #14
 8007e6a:	b2db      	uxtb	r3, r3
 8007e6c:	f003 0301 	and.w	r3, r3, #1
 8007e70:	b2da      	uxtb	r2, r3
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e7a:	09db      	lsrs	r3, r3, #7
 8007e7c:	b2db      	uxtb	r3, r3
 8007e7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e82:	b2da      	uxtb	r2, r3
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e8c:	b2db      	uxtb	r3, r3
 8007e8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e92:	b2da      	uxtb	r2, r3
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e9c:	0fdb      	lsrs	r3, r3, #31
 8007e9e:	b2da      	uxtb	r2, r3
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ea8:	0f5b      	lsrs	r3, r3, #29
 8007eaa:	b2db      	uxtb	r3, r3
 8007eac:	f003 0303 	and.w	r3, r3, #3
 8007eb0:	b2da      	uxtb	r2, r3
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007eba:	0e9b      	lsrs	r3, r3, #26
 8007ebc:	b2db      	uxtb	r3, r3
 8007ebe:	f003 0307 	and.w	r3, r3, #7
 8007ec2:	b2da      	uxtb	r2, r3
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ecc:	0d9b      	lsrs	r3, r3, #22
 8007ece:	b2db      	uxtb	r3, r3
 8007ed0:	f003 030f 	and.w	r3, r3, #15
 8007ed4:	b2da      	uxtb	r2, r3
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ede:	0d5b      	lsrs	r3, r3, #21
 8007ee0:	b2db      	uxtb	r3, r3
 8007ee2:	f003 0301 	and.w	r3, r3, #1
 8007ee6:	b2da      	uxtb	r2, r3
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007efa:	0c1b      	lsrs	r3, r3, #16
 8007efc:	b2db      	uxtb	r3, r3
 8007efe:	f003 0301 	and.w	r3, r3, #1
 8007f02:	b2da      	uxtb	r2, r3
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f0e:	0bdb      	lsrs	r3, r3, #15
 8007f10:	b2db      	uxtb	r3, r3
 8007f12:	f003 0301 	and.w	r3, r3, #1
 8007f16:	b2da      	uxtb	r2, r3
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f22:	0b9b      	lsrs	r3, r3, #14
 8007f24:	b2db      	uxtb	r3, r3
 8007f26:	f003 0301 	and.w	r3, r3, #1
 8007f2a:	b2da      	uxtb	r2, r3
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f36:	0b5b      	lsrs	r3, r3, #13
 8007f38:	b2db      	uxtb	r3, r3
 8007f3a:	f003 0301 	and.w	r3, r3, #1
 8007f3e:	b2da      	uxtb	r2, r3
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f4a:	0b1b      	lsrs	r3, r3, #12
 8007f4c:	b2db      	uxtb	r3, r3
 8007f4e:	f003 0301 	and.w	r3, r3, #1
 8007f52:	b2da      	uxtb	r2, r3
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f5e:	0a9b      	lsrs	r3, r3, #10
 8007f60:	b2db      	uxtb	r3, r3
 8007f62:	f003 0303 	and.w	r3, r3, #3
 8007f66:	b2da      	uxtb	r2, r3
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f72:	0a1b      	lsrs	r3, r3, #8
 8007f74:	b2db      	uxtb	r3, r3
 8007f76:	f003 0303 	and.w	r3, r3, #3
 8007f7a:	b2da      	uxtb	r2, r3
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f86:	085b      	lsrs	r3, r3, #1
 8007f88:	b2db      	uxtb	r3, r3
 8007f8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f8e:	b2da      	uxtb	r2, r3
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8007f96:	683b      	ldr	r3, [r7, #0]
 8007f98:	2201      	movs	r2, #1
 8007f9a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8007f9e:	2300      	movs	r3, #0
}
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	370c      	adds	r7, #12
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007faa:	4770      	bx	lr
 8007fac:	004005ff 	.word	0x004005ff

08007fb0 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b083      	sub	sp, #12
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
 8007fb8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8007ffa:	2300      	movs	r3, #0
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	370c      	adds	r7, #12
 8008000:	46bd      	mov	sp, r7
 8008002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008006:	4770      	bx	lr

08008008 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8008008:	b5b0      	push	{r4, r5, r7, lr}
 800800a:	b08e      	sub	sp, #56	; 0x38
 800800c:	af04      	add	r7, sp, #16
 800800e:	6078      	str	r0, [r7, #4]
 8008010:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8008012:	2300      	movs	r3, #0
 8008014:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2203      	movs	r2, #3
 800801c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008024:	2b03      	cmp	r3, #3
 8008026:	d02e      	beq.n	8008086 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800802e:	d106      	bne.n	800803e <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008034:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	639a      	str	r2, [r3, #56]	; 0x38
 800803c:	e029      	b.n	8008092 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008044:	d10a      	bne.n	800805c <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	f000 fb2a 	bl	80086a0 <SD_WideBus_Enable>
 800804c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008052:	6a3b      	ldr	r3, [r7, #32]
 8008054:	431a      	orrs	r2, r3
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	639a      	str	r2, [r3, #56]	; 0x38
 800805a:	e01a      	b.n	8008092 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d10a      	bne.n	8008078 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f000 fb67 	bl	8008736 <SD_WideBus_Disable>
 8008068:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800806e:	6a3b      	ldr	r3, [r7, #32]
 8008070:	431a      	orrs	r2, r3
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	639a      	str	r2, [r3, #56]	; 0x38
 8008076:	e00c      	b.n	8008092 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800807c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	639a      	str	r2, [r3, #56]	; 0x38
 8008084:	e005      	b.n	8008092 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800808a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008096:	2b00      	cmp	r3, #0
 8008098:	d00b      	beq.n	80080b2 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	4a26      	ldr	r2, [pc, #152]	; (8008138 <HAL_SD_ConfigWideBusOperation+0x130>)
 80080a0:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2201      	movs	r2, #1
 80080a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 80080aa:	2301      	movs	r3, #1
 80080ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80080b0:	e01f      	b.n	80080f2 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	685b      	ldr	r3, [r3, #4]
 80080b6:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	689b      	ldr	r3, [r3, #8]
 80080bc:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	68db      	ldr	r3, [r3, #12]
 80080c2:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	695b      	ldr	r3, [r3, #20]
 80080cc:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	699b      	ldr	r3, [r3, #24]
 80080d2:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681d      	ldr	r5, [r3, #0]
 80080d8:	466c      	mov	r4, sp
 80080da:	f107 0314 	add.w	r3, r7, #20
 80080de:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80080e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80080e6:	f107 0308 	add.w	r3, r7, #8
 80080ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80080ec:	4628      	mov	r0, r5
 80080ee:	f002 ffa1 	bl	800b034 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80080fa:	4618      	mov	r0, r3
 80080fc:	f003 f875 	bl	800b1ea <SDMMC_CmdBlockLength>
 8008100:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008102:	6a3b      	ldr	r3, [r7, #32]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d00c      	beq.n	8008122 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4a0a      	ldr	r2, [pc, #40]	; (8008138 <HAL_SD_ConfigWideBusOperation+0x130>)
 800810e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008114:	6a3b      	ldr	r3, [r7, #32]
 8008116:	431a      	orrs	r2, r3
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800811c:	2301      	movs	r3, #1
 800811e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2201      	movs	r2, #1
 8008126:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 800812a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800812e:	4618      	mov	r0, r3
 8008130:	3728      	adds	r7, #40	; 0x28
 8008132:	46bd      	mov	sp, r7
 8008134:	bdb0      	pop	{r4, r5, r7, pc}
 8008136:	bf00      	nop
 8008138:	004005ff 	.word	0x004005ff

0800813c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b086      	sub	sp, #24
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8008144:	2300      	movs	r3, #0
 8008146:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8008148:	f107 030c 	add.w	r3, r7, #12
 800814c:	4619      	mov	r1, r3
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	f000 fa7e 	bl	8008650 <SD_SendStatus>
 8008154:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d005      	beq.n	8008168 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008160:	697b      	ldr	r3, [r7, #20]
 8008162:	431a      	orrs	r2, r3
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	0a5b      	lsrs	r3, r3, #9
 800816c:	f003 030f 	and.w	r3, r3, #15
 8008170:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8008172:	693b      	ldr	r3, [r7, #16]
}
 8008174:	4618      	mov	r0, r3
 8008176:	3718      	adds	r7, #24
 8008178:	46bd      	mov	sp, r7
 800817a:	bd80      	pop	{r7, pc}

0800817c <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800817c:	b480      	push	{r7}
 800817e:	b085      	sub	sp, #20
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008188:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008198:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800819a:	bf00      	nop
 800819c:	3714      	adds	r7, #20
 800819e:	46bd      	mov	sp, r7
 80081a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a4:	4770      	bx	lr

080081a6 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80081a6:	b580      	push	{r7, lr}
 80081a8:	b084      	sub	sp, #16
 80081aa:	af00      	add	r7, sp, #0
 80081ac:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081b2:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081b8:	2b82      	cmp	r3, #130	; 0x82
 80081ba:	d111      	bne.n	80081e0 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	4618      	mov	r0, r3
 80081c2:	f003 f8bd 	bl	800b340 <SDMMC_CmdStopTransfer>
 80081c6:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d008      	beq.n	80081e0 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	431a      	orrs	r2, r3
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80081da:	68f8      	ldr	r0, [r7, #12]
 80081dc:	f7ff fd3a 	bl	8007c54 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f022 0208 	bic.w	r2, r2, #8
 80081ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f240 523a 	movw	r2, #1338	; 0x53a
 80081f8:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	2201      	movs	r2, #1
 80081fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	2200      	movs	r2, #0
 8008206:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8008208:	68f8      	ldr	r0, [r7, #12]
 800820a:	f003 fd25 	bl	800bc58 <HAL_SD_RxCpltCallback>
#endif
}
 800820e:	bf00      	nop
 8008210:	3710      	adds	r7, #16
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}
	...

08008218 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b086      	sub	sp, #24
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008224:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f7fd f836 	bl	8005298 <HAL_DMA_GetError>
 800822c:	4603      	mov	r3, r0
 800822e:	2b02      	cmp	r3, #2
 8008230:	d03e      	beq.n	80082b0 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008236:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008238:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800823a:	697b      	ldr	r3, [r7, #20]
 800823c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800823e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008240:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8008242:	693b      	ldr	r3, [r7, #16]
 8008244:	2b01      	cmp	r3, #1
 8008246:	d002      	beq.n	800824e <SD_DMAError+0x36>
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	2b01      	cmp	r3, #1
 800824c:	d12d      	bne.n	80082aa <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4a19      	ldr	r2, [pc, #100]	; (80082b8 <SD_DMAError+0xa0>)
 8008254:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8008256:	697b      	ldr	r3, [r7, #20]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8008264:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8008266:	697b      	ldr	r3, [r7, #20]
 8008268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800826a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800826e:	697b      	ldr	r3, [r7, #20]
 8008270:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8008272:	6978      	ldr	r0, [r7, #20]
 8008274:	f7ff ff62 	bl	800813c <HAL_SD_GetCardState>
 8008278:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	2b06      	cmp	r3, #6
 800827e:	d002      	beq.n	8008286 <SD_DMAError+0x6e>
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	2b05      	cmp	r3, #5
 8008284:	d10a      	bne.n	800829c <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4618      	mov	r0, r3
 800828c:	f003 f858 	bl	800b340 <SDMMC_CmdStopTransfer>
 8008290:	4602      	mov	r2, r0
 8008292:	697b      	ldr	r3, [r7, #20]
 8008294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008296:	431a      	orrs	r2, r3
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	2201      	movs	r2, #1
 80082a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80082a4:	697b      	ldr	r3, [r7, #20]
 80082a6:	2200      	movs	r2, #0
 80082a8:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80082aa:	6978      	ldr	r0, [r7, #20]
 80082ac:	f7ff fcd2 	bl	8007c54 <HAL_SD_ErrorCallback>
#endif
  }
}
 80082b0:	bf00      	nop
 80082b2:	3718      	adds	r7, #24
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}
 80082b8:	004005ff 	.word	0x004005ff

080082bc <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b084      	sub	sp, #16
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082c8:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f240 523a 	movw	r2, #1338	; 0x53a
 80082d2:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80082d4:	68f8      	ldr	r0, [r7, #12]
 80082d6:	f7ff ff31 	bl	800813c <HAL_SD_GetCardState>
 80082da:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	2201      	movs	r2, #1
 80082e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	2200      	movs	r2, #0
 80082e8:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	2b06      	cmp	r3, #6
 80082ee:	d002      	beq.n	80082f6 <SD_DMATxAbort+0x3a>
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	2b05      	cmp	r3, #5
 80082f4:	d10a      	bne.n	800830c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	4618      	mov	r0, r3
 80082fc:	f003 f820 	bl	800b340 <SDMMC_CmdStopTransfer>
 8008300:	4602      	mov	r2, r0
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008306:	431a      	orrs	r2, r3
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008310:	2b00      	cmp	r3, #0
 8008312:	d103      	bne.n	800831c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008314:	68f8      	ldr	r0, [r7, #12]
 8008316:	f003 fc8b 	bl	800bc30 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800831a:	e002      	b.n	8008322 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800831c:	68f8      	ldr	r0, [r7, #12]
 800831e:	f7ff fc99 	bl	8007c54 <HAL_SD_ErrorCallback>
}
 8008322:	bf00      	nop
 8008324:	3710      	adds	r7, #16
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}

0800832a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800832a:	b580      	push	{r7, lr}
 800832c:	b084      	sub	sp, #16
 800832e:	af00      	add	r7, sp, #0
 8008330:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008336:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f240 523a 	movw	r2, #1338	; 0x53a
 8008340:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8008342:	68f8      	ldr	r0, [r7, #12]
 8008344:	f7ff fefa 	bl	800813c <HAL_SD_GetCardState>
 8008348:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	2201      	movs	r2, #1
 800834e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2200      	movs	r2, #0
 8008356:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	2b06      	cmp	r3, #6
 800835c:	d002      	beq.n	8008364 <SD_DMARxAbort+0x3a>
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	2b05      	cmp	r3, #5
 8008362:	d10a      	bne.n	800837a <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	4618      	mov	r0, r3
 800836a:	f002 ffe9 	bl	800b340 <SDMMC_CmdStopTransfer>
 800836e:	4602      	mov	r2, r0
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008374:	431a      	orrs	r2, r3
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800837e:	2b00      	cmp	r3, #0
 8008380:	d103      	bne.n	800838a <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008382:	68f8      	ldr	r0, [r7, #12]
 8008384:	f003 fc54 	bl	800bc30 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8008388:	e002      	b.n	8008390 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800838a:	68f8      	ldr	r0, [r7, #12]
 800838c:	f7ff fc62 	bl	8007c54 <HAL_SD_ErrorCallback>
}
 8008390:	bf00      	nop
 8008392:	3710      	adds	r7, #16
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}

08008398 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008398:	b5b0      	push	{r4, r5, r7, lr}
 800839a:	b094      	sub	sp, #80	; 0x50
 800839c:	af04      	add	r7, sp, #16
 800839e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80083a0:	2301      	movs	r3, #1
 80083a2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	4618      	mov	r0, r3
 80083aa:	f002 fe9a 	bl	800b0e2 <SDIO_GetPowerState>
 80083ae:	4603      	mov	r3, r0
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d102      	bne.n	80083ba <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80083b4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80083b8:	e0b8      	b.n	800852c <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083be:	2b03      	cmp	r3, #3
 80083c0:	d02f      	beq.n	8008422 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4618      	mov	r0, r3
 80083c8:	f003 f8c4 	bl	800b554 <SDMMC_CmdSendCID>
 80083cc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80083ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d001      	beq.n	80083d8 <SD_InitCard+0x40>
    {
      return errorstate;
 80083d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083d6:	e0a9      	b.n	800852c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	2100      	movs	r1, #0
 80083de:	4618      	mov	r0, r3
 80083e0:	f002 fec4 	bl	800b16c <SDIO_GetResponse>
 80083e4:	4602      	mov	r2, r0
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	2104      	movs	r1, #4
 80083f0:	4618      	mov	r0, r3
 80083f2:	f002 febb 	bl	800b16c <SDIO_GetResponse>
 80083f6:	4602      	mov	r2, r0
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	2108      	movs	r1, #8
 8008402:	4618      	mov	r0, r3
 8008404:	f002 feb2 	bl	800b16c <SDIO_GetResponse>
 8008408:	4602      	mov	r2, r0
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	210c      	movs	r1, #12
 8008414:	4618      	mov	r0, r3
 8008416:	f002 fea9 	bl	800b16c <SDIO_GetResponse>
 800841a:	4602      	mov	r2, r0
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008426:	2b03      	cmp	r3, #3
 8008428:	d00d      	beq.n	8008446 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f107 020e 	add.w	r2, r7, #14
 8008432:	4611      	mov	r1, r2
 8008434:	4618      	mov	r0, r3
 8008436:	f003 f8ca 	bl	800b5ce <SDMMC_CmdSetRelAdd>
 800843a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800843c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800843e:	2b00      	cmp	r3, #0
 8008440:	d001      	beq.n	8008446 <SD_InitCard+0xae>
    {
      return errorstate;
 8008442:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008444:	e072      	b.n	800852c <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800844a:	2b03      	cmp	r3, #3
 800844c:	d036      	beq.n	80084bc <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800844e:	89fb      	ldrh	r3, [r7, #14]
 8008450:	461a      	mov	r2, r3
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681a      	ldr	r2, [r3, #0]
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800845e:	041b      	lsls	r3, r3, #16
 8008460:	4619      	mov	r1, r3
 8008462:	4610      	mov	r0, r2
 8008464:	f003 f894 	bl	800b590 <SDMMC_CmdSendCSD>
 8008468:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800846a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800846c:	2b00      	cmp	r3, #0
 800846e:	d001      	beq.n	8008474 <SD_InitCard+0xdc>
    {
      return errorstate;
 8008470:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008472:	e05b      	b.n	800852c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	2100      	movs	r1, #0
 800847a:	4618      	mov	r0, r3
 800847c:	f002 fe76 	bl	800b16c <SDIO_GetResponse>
 8008480:	4602      	mov	r2, r0
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	2104      	movs	r1, #4
 800848c:	4618      	mov	r0, r3
 800848e:	f002 fe6d 	bl	800b16c <SDIO_GetResponse>
 8008492:	4602      	mov	r2, r0
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	2108      	movs	r1, #8
 800849e:	4618      	mov	r0, r3
 80084a0:	f002 fe64 	bl	800b16c <SDIO_GetResponse>
 80084a4:	4602      	mov	r2, r0
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	210c      	movs	r1, #12
 80084b0:	4618      	mov	r0, r3
 80084b2:	f002 fe5b 	bl	800b16c <SDIO_GetResponse>
 80084b6:	4602      	mov	r2, r0
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	2104      	movs	r1, #4
 80084c2:	4618      	mov	r0, r3
 80084c4:	f002 fe52 	bl	800b16c <SDIO_GetResponse>
 80084c8:	4603      	mov	r3, r0
 80084ca:	0d1a      	lsrs	r2, r3, #20
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80084d0:	f107 0310 	add.w	r3, r7, #16
 80084d4:	4619      	mov	r1, r3
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f7ff fbc6 	bl	8007c68 <HAL_SD_GetCardCSD>
 80084dc:	4603      	mov	r3, r0
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d002      	beq.n	80084e8 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80084e2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80084e6:	e021      	b.n	800852c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6819      	ldr	r1, [r3, #0]
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084f0:	041b      	lsls	r3, r3, #16
 80084f2:	2200      	movs	r2, #0
 80084f4:	461c      	mov	r4, r3
 80084f6:	4615      	mov	r5, r2
 80084f8:	4622      	mov	r2, r4
 80084fa:	462b      	mov	r3, r5
 80084fc:	4608      	mov	r0, r1
 80084fe:	f002 ff41 	bl	800b384 <SDMMC_CmdSelDesel>
 8008502:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008504:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008506:	2b00      	cmp	r3, #0
 8008508:	d001      	beq.n	800850e <SD_InitCard+0x176>
  {
    return errorstate;
 800850a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800850c:	e00e      	b.n	800852c <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681d      	ldr	r5, [r3, #0]
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	466c      	mov	r4, sp
 8008516:	f103 0210 	add.w	r2, r3, #16
 800851a:	ca07      	ldmia	r2, {r0, r1, r2}
 800851c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008520:	3304      	adds	r3, #4
 8008522:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008524:	4628      	mov	r0, r5
 8008526:	f002 fd85 	bl	800b034 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800852a:	2300      	movs	r3, #0
}
 800852c:	4618      	mov	r0, r3
 800852e:	3740      	adds	r7, #64	; 0x40
 8008530:	46bd      	mov	sp, r7
 8008532:	bdb0      	pop	{r4, r5, r7, pc}

08008534 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b086      	sub	sp, #24
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800853c:	2300      	movs	r3, #0
 800853e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008540:	2300      	movs	r3, #0
 8008542:	617b      	str	r3, [r7, #20]
 8008544:	2300      	movs	r3, #0
 8008546:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	4618      	mov	r0, r3
 800854e:	f002 ff3c 	bl	800b3ca <SDMMC_CmdGoIdleState>
 8008552:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d001      	beq.n	800855e <SD_PowerON+0x2a>
  {
    return errorstate;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	e072      	b.n	8008644 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	4618      	mov	r0, r3
 8008564:	f002 ff4f 	bl	800b406 <SDMMC_CmdOperCond>
 8008568:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d00d      	beq.n	800858c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2200      	movs	r2, #0
 8008574:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	4618      	mov	r0, r3
 800857c:	f002 ff25 	bl	800b3ca <SDMMC_CmdGoIdleState>
 8008580:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d004      	beq.n	8008592 <SD_PowerON+0x5e>
    {
      return errorstate;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	e05b      	b.n	8008644 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2201      	movs	r2, #1
 8008590:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008596:	2b01      	cmp	r3, #1
 8008598:	d137      	bne.n	800860a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	2100      	movs	r1, #0
 80085a0:	4618      	mov	r0, r3
 80085a2:	f002 ff4f 	bl	800b444 <SDMMC_CmdAppCommand>
 80085a6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d02d      	beq.n	800860a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80085ae:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80085b2:	e047      	b.n	8008644 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	2100      	movs	r1, #0
 80085ba:	4618      	mov	r0, r3
 80085bc:	f002 ff42 	bl	800b444 <SDMMC_CmdAppCommand>
 80085c0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d001      	beq.n	80085cc <SD_PowerON+0x98>
    {
      return errorstate;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	e03b      	b.n	8008644 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	491e      	ldr	r1, [pc, #120]	; (800864c <SD_PowerON+0x118>)
 80085d2:	4618      	mov	r0, r3
 80085d4:	f002 ff58 	bl	800b488 <SDMMC_CmdAppOperCommand>
 80085d8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d002      	beq.n	80085e6 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80085e0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80085e4:	e02e      	b.n	8008644 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	2100      	movs	r1, #0
 80085ec:	4618      	mov	r0, r3
 80085ee:	f002 fdbd 	bl	800b16c <SDIO_GetResponse>
 80085f2:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80085f4:	697b      	ldr	r3, [r7, #20]
 80085f6:	0fdb      	lsrs	r3, r3, #31
 80085f8:	2b01      	cmp	r3, #1
 80085fa:	d101      	bne.n	8008600 <SD_PowerON+0xcc>
 80085fc:	2301      	movs	r3, #1
 80085fe:	e000      	b.n	8008602 <SD_PowerON+0xce>
 8008600:	2300      	movs	r3, #0
 8008602:	613b      	str	r3, [r7, #16]

    count++;
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	3301      	adds	r3, #1
 8008608:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008610:	4293      	cmp	r3, r2
 8008612:	d802      	bhi.n	800861a <SD_PowerON+0xe6>
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d0cc      	beq.n	80085b4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008620:	4293      	cmp	r3, r2
 8008622:	d902      	bls.n	800862a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008624:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008628:	e00c      	b.n	8008644 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800862a:	697b      	ldr	r3, [r7, #20]
 800862c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008630:	2b00      	cmp	r3, #0
 8008632:	d003      	beq.n	800863c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2201      	movs	r2, #1
 8008638:	645a      	str	r2, [r3, #68]	; 0x44
 800863a:	e002      	b.n	8008642 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2200      	movs	r2, #0
 8008640:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8008642:	2300      	movs	r3, #0
}
 8008644:	4618      	mov	r0, r3
 8008646:	3718      	adds	r7, #24
 8008648:	46bd      	mov	sp, r7
 800864a:	bd80      	pop	{r7, pc}
 800864c:	c1100000 	.word	0xc1100000

08008650 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b084      	sub	sp, #16
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
 8008658:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d102      	bne.n	8008666 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008660:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008664:	e018      	b.n	8008698 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681a      	ldr	r2, [r3, #0]
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800866e:	041b      	lsls	r3, r3, #16
 8008670:	4619      	mov	r1, r3
 8008672:	4610      	mov	r0, r2
 8008674:	f002 ffcc 	bl	800b610 <SDMMC_CmdSendStatus>
 8008678:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d001      	beq.n	8008684 <SD_SendStatus+0x34>
  {
    return errorstate;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	e009      	b.n	8008698 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	2100      	movs	r1, #0
 800868a:	4618      	mov	r0, r3
 800868c:	f002 fd6e 	bl	800b16c <SDIO_GetResponse>
 8008690:	4602      	mov	r2, r0
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8008696:	2300      	movs	r3, #0
}
 8008698:	4618      	mov	r0, r3
 800869a:	3710      	adds	r7, #16
 800869c:	46bd      	mov	sp, r7
 800869e:	bd80      	pop	{r7, pc}

080086a0 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b086      	sub	sp, #24
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80086a8:	2300      	movs	r3, #0
 80086aa:	60fb      	str	r3, [r7, #12]
 80086ac:	2300      	movs	r3, #0
 80086ae:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	2100      	movs	r1, #0
 80086b6:	4618      	mov	r0, r3
 80086b8:	f002 fd58 	bl	800b16c <SDIO_GetResponse>
 80086bc:	4603      	mov	r3, r0
 80086be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80086c6:	d102      	bne.n	80086ce <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80086c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80086cc:	e02f      	b.n	800872e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80086ce:	f107 030c 	add.w	r3, r7, #12
 80086d2:	4619      	mov	r1, r3
 80086d4:	6878      	ldr	r0, [r7, #4]
 80086d6:	f000 f879 	bl	80087cc <SD_FindSCR>
 80086da:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80086dc:	697b      	ldr	r3, [r7, #20]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d001      	beq.n	80086e6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	e023      	b.n	800872e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80086e6:	693b      	ldr	r3, [r7, #16]
 80086e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d01c      	beq.n	800872a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681a      	ldr	r2, [r3, #0]
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80086f8:	041b      	lsls	r3, r3, #16
 80086fa:	4619      	mov	r1, r3
 80086fc:	4610      	mov	r0, r2
 80086fe:	f002 fea1 	bl	800b444 <SDMMC_CmdAppCommand>
 8008702:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008704:	697b      	ldr	r3, [r7, #20]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d001      	beq.n	800870e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800870a:	697b      	ldr	r3, [r7, #20]
 800870c:	e00f      	b.n	800872e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	2102      	movs	r1, #2
 8008714:	4618      	mov	r0, r3
 8008716:	f002 feda 	bl	800b4ce <SDMMC_CmdBusWidth>
 800871a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800871c:	697b      	ldr	r3, [r7, #20]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d001      	beq.n	8008726 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8008722:	697b      	ldr	r3, [r7, #20]
 8008724:	e003      	b.n	800872e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008726:	2300      	movs	r3, #0
 8008728:	e001      	b.n	800872e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800872a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800872e:	4618      	mov	r0, r3
 8008730:	3718      	adds	r7, #24
 8008732:	46bd      	mov	sp, r7
 8008734:	bd80      	pop	{r7, pc}

08008736 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8008736:	b580      	push	{r7, lr}
 8008738:	b086      	sub	sp, #24
 800873a:	af00      	add	r7, sp, #0
 800873c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800873e:	2300      	movs	r3, #0
 8008740:	60fb      	str	r3, [r7, #12]
 8008742:	2300      	movs	r3, #0
 8008744:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	2100      	movs	r1, #0
 800874c:	4618      	mov	r0, r3
 800874e:	f002 fd0d 	bl	800b16c <SDIO_GetResponse>
 8008752:	4603      	mov	r3, r0
 8008754:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008758:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800875c:	d102      	bne.n	8008764 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800875e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008762:	e02f      	b.n	80087c4 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008764:	f107 030c 	add.w	r3, r7, #12
 8008768:	4619      	mov	r1, r3
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f000 f82e 	bl	80087cc <SD_FindSCR>
 8008770:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d001      	beq.n	800877c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	e023      	b.n	80087c4 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008782:	2b00      	cmp	r3, #0
 8008784:	d01c      	beq.n	80087c0 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681a      	ldr	r2, [r3, #0]
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800878e:	041b      	lsls	r3, r3, #16
 8008790:	4619      	mov	r1, r3
 8008792:	4610      	mov	r0, r2
 8008794:	f002 fe56 	bl	800b444 <SDMMC_CmdAppCommand>
 8008798:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800879a:	697b      	ldr	r3, [r7, #20]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d001      	beq.n	80087a4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80087a0:	697b      	ldr	r3, [r7, #20]
 80087a2:	e00f      	b.n	80087c4 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	2100      	movs	r1, #0
 80087aa:	4618      	mov	r0, r3
 80087ac:	f002 fe8f 	bl	800b4ce <SDMMC_CmdBusWidth>
 80087b0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d001      	beq.n	80087bc <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80087b8:	697b      	ldr	r3, [r7, #20]
 80087ba:	e003      	b.n	80087c4 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80087bc:	2300      	movs	r3, #0
 80087be:	e001      	b.n	80087c4 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80087c0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	3718      	adds	r7, #24
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bd80      	pop	{r7, pc}

080087cc <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80087cc:	b590      	push	{r4, r7, lr}
 80087ce:	b08f      	sub	sp, #60	; 0x3c
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
 80087d4:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80087d6:	f7fb f801 	bl	80037dc <HAL_GetTick>
 80087da:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80087dc:	2300      	movs	r3, #0
 80087de:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80087e0:	2300      	movs	r3, #0
 80087e2:	60bb      	str	r3, [r7, #8]
 80087e4:	2300      	movs	r3, #0
 80087e6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	2108      	movs	r1, #8
 80087f2:	4618      	mov	r0, r3
 80087f4:	f002 fcf9 	bl	800b1ea <SDMMC_CmdBlockLength>
 80087f8:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80087fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d001      	beq.n	8008804 <SD_FindSCR+0x38>
  {
    return errorstate;
 8008800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008802:	e0b2      	b.n	800896a <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681a      	ldr	r2, [r3, #0]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800880c:	041b      	lsls	r3, r3, #16
 800880e:	4619      	mov	r1, r3
 8008810:	4610      	mov	r0, r2
 8008812:	f002 fe17 	bl	800b444 <SDMMC_CmdAppCommand>
 8008816:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800881a:	2b00      	cmp	r3, #0
 800881c:	d001      	beq.n	8008822 <SD_FindSCR+0x56>
  {
    return errorstate;
 800881e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008820:	e0a3      	b.n	800896a <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008822:	f04f 33ff 	mov.w	r3, #4294967295
 8008826:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8008828:	2308      	movs	r3, #8
 800882a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800882c:	2330      	movs	r3, #48	; 0x30
 800882e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008830:	2302      	movs	r3, #2
 8008832:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008834:	2300      	movs	r3, #0
 8008836:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8008838:	2301      	movs	r3, #1
 800883a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f107 0210 	add.w	r2, r7, #16
 8008844:	4611      	mov	r1, r2
 8008846:	4618      	mov	r0, r3
 8008848:	f002 fca3 	bl	800b192 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4618      	mov	r0, r3
 8008852:	f002 fe5e 	bl	800b512 <SDMMC_CmdSendSCR>
 8008856:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800885a:	2b00      	cmp	r3, #0
 800885c:	d02a      	beq.n	80088b4 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800885e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008860:	e083      	b.n	800896a <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008868:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800886c:	2b00      	cmp	r3, #0
 800886e:	d00f      	beq.n	8008890 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	6819      	ldr	r1, [r3, #0]
 8008874:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008876:	009b      	lsls	r3, r3, #2
 8008878:	f107 0208 	add.w	r2, r7, #8
 800887c:	18d4      	adds	r4, r2, r3
 800887e:	4608      	mov	r0, r1
 8008880:	f002 fc03 	bl	800b08a <SDIO_ReadFIFO>
 8008884:	4603      	mov	r3, r0
 8008886:	6023      	str	r3, [r4, #0]
      index++;
 8008888:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800888a:	3301      	adds	r3, #1
 800888c:	637b      	str	r3, [r7, #52]	; 0x34
 800888e:	e006      	b.n	800889e <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008896:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800889a:	2b00      	cmp	r3, #0
 800889c:	d012      	beq.n	80088c4 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800889e:	f7fa ff9d 	bl	80037dc <HAL_GetTick>
 80088a2:	4602      	mov	r2, r0
 80088a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088a6:	1ad3      	subs	r3, r2, r3
 80088a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088ac:	d102      	bne.n	80088b4 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80088ae:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80088b2:	e05a      	b.n	800896a <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088ba:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d0cf      	beq.n	8008862 <SD_FindSCR+0x96>
 80088c2:	e000      	b.n	80088c6 <SD_FindSCR+0xfa>
      break;
 80088c4:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088cc:	f003 0308 	and.w	r3, r3, #8
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d005      	beq.n	80088e0 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	2208      	movs	r2, #8
 80088da:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80088dc:	2308      	movs	r3, #8
 80088de:	e044      	b.n	800896a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088e6:	f003 0302 	and.w	r3, r3, #2
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d005      	beq.n	80088fa <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	2202      	movs	r2, #2
 80088f4:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80088f6:	2302      	movs	r3, #2
 80088f8:	e037      	b.n	800896a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008900:	f003 0320 	and.w	r3, r3, #32
 8008904:	2b00      	cmp	r3, #0
 8008906:	d005      	beq.n	8008914 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	2220      	movs	r2, #32
 800890e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8008910:	2320      	movs	r3, #32
 8008912:	e02a      	b.n	800896a <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f240 523a 	movw	r2, #1338	; 0x53a
 800891c:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	061a      	lsls	r2, r3, #24
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	021b      	lsls	r3, r3, #8
 8008926:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800892a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	0a1b      	lsrs	r3, r3, #8
 8008930:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008934:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	0e1b      	lsrs	r3, r3, #24
 800893a:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800893c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800893e:	601a      	str	r2, [r3, #0]
    scr++;
 8008940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008942:	3304      	adds	r3, #4
 8008944:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008946:	68bb      	ldr	r3, [r7, #8]
 8008948:	061a      	lsls	r2, r3, #24
 800894a:	68bb      	ldr	r3, [r7, #8]
 800894c:	021b      	lsls	r3, r3, #8
 800894e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008952:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	0a1b      	lsrs	r3, r3, #8
 8008958:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800895c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	0e1b      	lsrs	r3, r3, #24
 8008962:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008966:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8008968:	2300      	movs	r3, #0
}
 800896a:	4618      	mov	r0, r3
 800896c:	373c      	adds	r7, #60	; 0x3c
 800896e:	46bd      	mov	sp, r7
 8008970:	bd90      	pop	{r4, r7, pc}

08008972 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008972:	b580      	push	{r7, lr}
 8008974:	b086      	sub	sp, #24
 8008976:	af00      	add	r7, sp, #0
 8008978:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800897e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008984:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d03f      	beq.n	8008a0c <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800898c:	2300      	movs	r3, #0
 800898e:	617b      	str	r3, [r7, #20]
 8008990:	e033      	b.n	80089fa <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	4618      	mov	r0, r3
 8008998:	f002 fb77 	bl	800b08a <SDIO_ReadFIFO>
 800899c:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	b2da      	uxtb	r2, r3
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	701a      	strb	r2, [r3, #0]
      tmp++;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	3301      	adds	r3, #1
 80089aa:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80089ac:	693b      	ldr	r3, [r7, #16]
 80089ae:	3b01      	subs	r3, #1
 80089b0:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	0a1b      	lsrs	r3, r3, #8
 80089b6:	b2da      	uxtb	r2, r3
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	701a      	strb	r2, [r3, #0]
      tmp++;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	3301      	adds	r3, #1
 80089c0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80089c2:	693b      	ldr	r3, [r7, #16]
 80089c4:	3b01      	subs	r3, #1
 80089c6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	0c1b      	lsrs	r3, r3, #16
 80089cc:	b2da      	uxtb	r2, r3
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	701a      	strb	r2, [r3, #0]
      tmp++;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	3301      	adds	r3, #1
 80089d6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80089d8:	693b      	ldr	r3, [r7, #16]
 80089da:	3b01      	subs	r3, #1
 80089dc:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	0e1b      	lsrs	r3, r3, #24
 80089e2:	b2da      	uxtb	r2, r3
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	701a      	strb	r2, [r3, #0]
      tmp++;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	3301      	adds	r3, #1
 80089ec:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	3b01      	subs	r3, #1
 80089f2:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	3301      	adds	r3, #1
 80089f8:	617b      	str	r3, [r7, #20]
 80089fa:	697b      	ldr	r3, [r7, #20]
 80089fc:	2b07      	cmp	r3, #7
 80089fe:	d9c8      	bls.n	8008992 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	68fa      	ldr	r2, [r7, #12]
 8008a04:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	693a      	ldr	r2, [r7, #16]
 8008a0a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8008a0c:	bf00      	nop
 8008a0e:	3718      	adds	r7, #24
 8008a10:	46bd      	mov	sp, r7
 8008a12:	bd80      	pop	{r7, pc}

08008a14 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b086      	sub	sp, #24
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6a1b      	ldr	r3, [r3, #32]
 8008a20:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a26:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008a28:	693b      	ldr	r3, [r7, #16]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d043      	beq.n	8008ab6 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8008a2e:	2300      	movs	r3, #0
 8008a30:	617b      	str	r3, [r7, #20]
 8008a32:	e037      	b.n	8008aa4 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	781b      	ldrb	r3, [r3, #0]
 8008a38:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	3301      	adds	r3, #1
 8008a3e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008a40:	693b      	ldr	r3, [r7, #16]
 8008a42:	3b01      	subs	r3, #1
 8008a44:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	781b      	ldrb	r3, [r3, #0]
 8008a4a:	021a      	lsls	r2, r3, #8
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	4313      	orrs	r3, r2
 8008a50:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	3301      	adds	r3, #1
 8008a56:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	3b01      	subs	r3, #1
 8008a5c:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	781b      	ldrb	r3, [r3, #0]
 8008a62:	041a      	lsls	r2, r3, #16
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	4313      	orrs	r3, r2
 8008a68:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	3301      	adds	r3, #1
 8008a6e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	3b01      	subs	r3, #1
 8008a74:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	781b      	ldrb	r3, [r3, #0]
 8008a7a:	061a      	lsls	r2, r3, #24
 8008a7c:	68bb      	ldr	r3, [r7, #8]
 8008a7e:	4313      	orrs	r3, r2
 8008a80:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	3301      	adds	r3, #1
 8008a86:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	3b01      	subs	r3, #1
 8008a8c:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f107 0208 	add.w	r2, r7, #8
 8008a96:	4611      	mov	r1, r2
 8008a98:	4618      	mov	r0, r3
 8008a9a:	f002 fb03 	bl	800b0a4 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8008a9e:	697b      	ldr	r3, [r7, #20]
 8008aa0:	3301      	adds	r3, #1
 8008aa2:	617b      	str	r3, [r7, #20]
 8008aa4:	697b      	ldr	r3, [r7, #20]
 8008aa6:	2b07      	cmp	r3, #7
 8008aa8:	d9c4      	bls.n	8008a34 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	68fa      	ldr	r2, [r7, #12]
 8008aae:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	693a      	ldr	r2, [r7, #16]
 8008ab4:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8008ab6:	bf00      	nop
 8008ab8:	3718      	adds	r7, #24
 8008aba:	46bd      	mov	sp, r7
 8008abc:	bd80      	pop	{r7, pc}

08008abe <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008abe:	b580      	push	{r7, lr}
 8008ac0:	b082      	sub	sp, #8
 8008ac2:	af00      	add	r7, sp, #0
 8008ac4:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d101      	bne.n	8008ad0 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008acc:	2301      	movs	r3, #1
 8008ace:	e07b      	b.n	8008bc8 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d108      	bne.n	8008aea <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	685b      	ldr	r3, [r3, #4]
 8008adc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008ae0:	d009      	beq.n	8008af6 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	61da      	str	r2, [r3, #28]
 8008ae8:	e005      	b.n	8008af6 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2200      	movs	r2, #0
 8008aee:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2200      	movs	r2, #0
 8008af4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2200      	movs	r2, #0
 8008afa:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008b02:	b2db      	uxtb	r3, r3
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d106      	bne.n	8008b16 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f7fa f8c1 	bl	8002c98 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2202      	movs	r2, #2
 8008b1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	681a      	ldr	r2, [r3, #0]
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b2c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	685b      	ldr	r3, [r3, #4]
 8008b32:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	689b      	ldr	r3, [r3, #8]
 8008b3a:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008b3e:	431a      	orrs	r2, r3
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	68db      	ldr	r3, [r3, #12]
 8008b44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008b48:	431a      	orrs	r2, r3
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	691b      	ldr	r3, [r3, #16]
 8008b4e:	f003 0302 	and.w	r3, r3, #2
 8008b52:	431a      	orrs	r2, r3
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	695b      	ldr	r3, [r3, #20]
 8008b58:	f003 0301 	and.w	r3, r3, #1
 8008b5c:	431a      	orrs	r2, r3
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	699b      	ldr	r3, [r3, #24]
 8008b62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008b66:	431a      	orrs	r2, r3
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	69db      	ldr	r3, [r3, #28]
 8008b6c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008b70:	431a      	orrs	r2, r3
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6a1b      	ldr	r3, [r3, #32]
 8008b76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b7a:	ea42 0103 	orr.w	r1, r2, r3
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b82:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	430a      	orrs	r2, r1
 8008b8c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	699b      	ldr	r3, [r3, #24]
 8008b92:	0c1b      	lsrs	r3, r3, #16
 8008b94:	f003 0104 	and.w	r1, r3, #4
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b9c:	f003 0210 	and.w	r2, r3, #16
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	430a      	orrs	r2, r1
 8008ba6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	69da      	ldr	r2, [r3, #28]
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008bb6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2201      	movs	r2, #1
 8008bc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008bc6:	2300      	movs	r3, #0
}
 8008bc8:	4618      	mov	r0, r3
 8008bca:	3708      	adds	r7, #8
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	bd80      	pop	{r7, pc}

08008bd0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b08c      	sub	sp, #48	; 0x30
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	60f8      	str	r0, [r7, #12]
 8008bd8:	60b9      	str	r1, [r7, #8]
 8008bda:	607a      	str	r2, [r7, #4]
 8008bdc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008bde:	2301      	movs	r3, #1
 8008be0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008be2:	2300      	movs	r3, #0
 8008be4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008bee:	2b01      	cmp	r3, #1
 8008bf0:	d101      	bne.n	8008bf6 <HAL_SPI_TransmitReceive+0x26>
 8008bf2:	2302      	movs	r3, #2
 8008bf4:	e18a      	b.n	8008f0c <HAL_SPI_TransmitReceive+0x33c>
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	2201      	movs	r2, #1
 8008bfa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008bfe:	f7fa fded 	bl	80037dc <HAL_GetTick>
 8008c02:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008c0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	685b      	ldr	r3, [r3, #4]
 8008c12:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008c14:	887b      	ldrh	r3, [r7, #2]
 8008c16:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008c18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008c1c:	2b01      	cmp	r3, #1
 8008c1e:	d00f      	beq.n	8008c40 <HAL_SPI_TransmitReceive+0x70>
 8008c20:	69fb      	ldr	r3, [r7, #28]
 8008c22:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008c26:	d107      	bne.n	8008c38 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	689b      	ldr	r3, [r3, #8]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d103      	bne.n	8008c38 <HAL_SPI_TransmitReceive+0x68>
 8008c30:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008c34:	2b04      	cmp	r3, #4
 8008c36:	d003      	beq.n	8008c40 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8008c38:	2302      	movs	r3, #2
 8008c3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008c3e:	e15b      	b.n	8008ef8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d005      	beq.n	8008c52 <HAL_SPI_TransmitReceive+0x82>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d002      	beq.n	8008c52 <HAL_SPI_TransmitReceive+0x82>
 8008c4c:	887b      	ldrh	r3, [r7, #2]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d103      	bne.n	8008c5a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008c52:	2301      	movs	r3, #1
 8008c54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008c58:	e14e      	b.n	8008ef8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008c60:	b2db      	uxtb	r3, r3
 8008c62:	2b04      	cmp	r3, #4
 8008c64:	d003      	beq.n	8008c6e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	2205      	movs	r2, #5
 8008c6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	2200      	movs	r2, #0
 8008c72:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	687a      	ldr	r2, [r7, #4]
 8008c78:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	887a      	ldrh	r2, [r7, #2]
 8008c7e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	887a      	ldrh	r2, [r7, #2]
 8008c84:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	68ba      	ldr	r2, [r7, #8]
 8008c8a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	887a      	ldrh	r2, [r7, #2]
 8008c90:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	887a      	ldrh	r2, [r7, #2]
 8008c96:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cae:	2b40      	cmp	r3, #64	; 0x40
 8008cb0:	d007      	beq.n	8008cc2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	681a      	ldr	r2, [r3, #0]
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008cc0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	68db      	ldr	r3, [r3, #12]
 8008cc6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008cca:	d178      	bne.n	8008dbe <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	685b      	ldr	r3, [r3, #4]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d002      	beq.n	8008cda <HAL_SPI_TransmitReceive+0x10a>
 8008cd4:	8b7b      	ldrh	r3, [r7, #26]
 8008cd6:	2b01      	cmp	r3, #1
 8008cd8:	d166      	bne.n	8008da8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cde:	881a      	ldrh	r2, [r3, #0]
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cea:	1c9a      	adds	r2, r3, #2
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008cf4:	b29b      	uxth	r3, r3
 8008cf6:	3b01      	subs	r3, #1
 8008cf8:	b29a      	uxth	r2, r3
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008cfe:	e053      	b.n	8008da8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	689b      	ldr	r3, [r3, #8]
 8008d06:	f003 0302 	and.w	r3, r3, #2
 8008d0a:	2b02      	cmp	r3, #2
 8008d0c:	d11b      	bne.n	8008d46 <HAL_SPI_TransmitReceive+0x176>
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008d12:	b29b      	uxth	r3, r3
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d016      	beq.n	8008d46 <HAL_SPI_TransmitReceive+0x176>
 8008d18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d1a:	2b01      	cmp	r3, #1
 8008d1c:	d113      	bne.n	8008d46 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d22:	881a      	ldrh	r2, [r3, #0]
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d2e:	1c9a      	adds	r2, r3, #2
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008d38:	b29b      	uxth	r3, r3
 8008d3a:	3b01      	subs	r3, #1
 8008d3c:	b29a      	uxth	r2, r3
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008d42:	2300      	movs	r3, #0
 8008d44:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	689b      	ldr	r3, [r3, #8]
 8008d4c:	f003 0301 	and.w	r3, r3, #1
 8008d50:	2b01      	cmp	r3, #1
 8008d52:	d119      	bne.n	8008d88 <HAL_SPI_TransmitReceive+0x1b8>
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d58:	b29b      	uxth	r3, r3
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d014      	beq.n	8008d88 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	68da      	ldr	r2, [r3, #12]
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d68:	b292      	uxth	r2, r2
 8008d6a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d70:	1c9a      	adds	r2, r3, #2
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d7a:	b29b      	uxth	r3, r3
 8008d7c:	3b01      	subs	r3, #1
 8008d7e:	b29a      	uxth	r2, r3
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008d84:	2301      	movs	r3, #1
 8008d86:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008d88:	f7fa fd28 	bl	80037dc <HAL_GetTick>
 8008d8c:	4602      	mov	r2, r0
 8008d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d90:	1ad3      	subs	r3, r2, r3
 8008d92:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008d94:	429a      	cmp	r2, r3
 8008d96:	d807      	bhi.n	8008da8 <HAL_SPI_TransmitReceive+0x1d8>
 8008d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d9e:	d003      	beq.n	8008da8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8008da0:	2303      	movs	r3, #3
 8008da2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008da6:	e0a7      	b.n	8008ef8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008dac:	b29b      	uxth	r3, r3
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d1a6      	bne.n	8008d00 <HAL_SPI_TransmitReceive+0x130>
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008db6:	b29b      	uxth	r3, r3
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d1a1      	bne.n	8008d00 <HAL_SPI_TransmitReceive+0x130>
 8008dbc:	e07c      	b.n	8008eb8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	685b      	ldr	r3, [r3, #4]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d002      	beq.n	8008dcc <HAL_SPI_TransmitReceive+0x1fc>
 8008dc6:	8b7b      	ldrh	r3, [r7, #26]
 8008dc8:	2b01      	cmp	r3, #1
 8008dca:	d16b      	bne.n	8008ea4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	330c      	adds	r3, #12
 8008dd6:	7812      	ldrb	r2, [r2, #0]
 8008dd8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dde:	1c5a      	adds	r2, r3, #1
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008de8:	b29b      	uxth	r3, r3
 8008dea:	3b01      	subs	r3, #1
 8008dec:	b29a      	uxth	r2, r3
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008df2:	e057      	b.n	8008ea4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	689b      	ldr	r3, [r3, #8]
 8008dfa:	f003 0302 	and.w	r3, r3, #2
 8008dfe:	2b02      	cmp	r3, #2
 8008e00:	d11c      	bne.n	8008e3c <HAL_SPI_TransmitReceive+0x26c>
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e06:	b29b      	uxth	r3, r3
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d017      	beq.n	8008e3c <HAL_SPI_TransmitReceive+0x26c>
 8008e0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e0e:	2b01      	cmp	r3, #1
 8008e10:	d114      	bne.n	8008e3c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	330c      	adds	r3, #12
 8008e1c:	7812      	ldrb	r2, [r2, #0]
 8008e1e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e24:	1c5a      	adds	r2, r3, #1
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e2e:	b29b      	uxth	r3, r3
 8008e30:	3b01      	subs	r3, #1
 8008e32:	b29a      	uxth	r2, r3
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008e38:	2300      	movs	r3, #0
 8008e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	689b      	ldr	r3, [r3, #8]
 8008e42:	f003 0301 	and.w	r3, r3, #1
 8008e46:	2b01      	cmp	r3, #1
 8008e48:	d119      	bne.n	8008e7e <HAL_SPI_TransmitReceive+0x2ae>
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e4e:	b29b      	uxth	r3, r3
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d014      	beq.n	8008e7e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	68da      	ldr	r2, [r3, #12]
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e5e:	b2d2      	uxtb	r2, r2
 8008e60:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e66:	1c5a      	adds	r2, r3, #1
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e70:	b29b      	uxth	r3, r3
 8008e72:	3b01      	subs	r3, #1
 8008e74:	b29a      	uxth	r2, r3
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008e7a:	2301      	movs	r3, #1
 8008e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008e7e:	f7fa fcad 	bl	80037dc <HAL_GetTick>
 8008e82:	4602      	mov	r2, r0
 8008e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e86:	1ad3      	subs	r3, r2, r3
 8008e88:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e8a:	429a      	cmp	r2, r3
 8008e8c:	d803      	bhi.n	8008e96 <HAL_SPI_TransmitReceive+0x2c6>
 8008e8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e94:	d102      	bne.n	8008e9c <HAL_SPI_TransmitReceive+0x2cc>
 8008e96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d103      	bne.n	8008ea4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8008e9c:	2303      	movs	r3, #3
 8008e9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008ea2:	e029      	b.n	8008ef8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ea8:	b29b      	uxth	r3, r3
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d1a2      	bne.n	8008df4 <HAL_SPI_TransmitReceive+0x224>
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008eb2:	b29b      	uxth	r3, r3
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d19d      	bne.n	8008df4 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008eb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008eba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008ebc:	68f8      	ldr	r0, [r7, #12]
 8008ebe:	f000 f8b1 	bl	8009024 <SPI_EndRxTxTransaction>
 8008ec2:	4603      	mov	r3, r0
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d006      	beq.n	8008ed6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8008ec8:	2301      	movs	r3, #1
 8008eca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	2220      	movs	r2, #32
 8008ed2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008ed4:	e010      	b.n	8008ef8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	689b      	ldr	r3, [r3, #8]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d10b      	bne.n	8008ef6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008ede:	2300      	movs	r3, #0
 8008ee0:	617b      	str	r3, [r7, #20]
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	68db      	ldr	r3, [r3, #12]
 8008ee8:	617b      	str	r3, [r7, #20]
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	689b      	ldr	r3, [r3, #8]
 8008ef0:	617b      	str	r3, [r7, #20]
 8008ef2:	697b      	ldr	r3, [r7, #20]
 8008ef4:	e000      	b.n	8008ef8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8008ef6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	2201      	movs	r2, #1
 8008efc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	2200      	movs	r2, #0
 8008f04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008f08:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	3730      	adds	r7, #48	; 0x30
 8008f10:	46bd      	mov	sp, r7
 8008f12:	bd80      	pop	{r7, pc}

08008f14 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b088      	sub	sp, #32
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	60f8      	str	r0, [r7, #12]
 8008f1c:	60b9      	str	r1, [r7, #8]
 8008f1e:	603b      	str	r3, [r7, #0]
 8008f20:	4613      	mov	r3, r2
 8008f22:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008f24:	f7fa fc5a 	bl	80037dc <HAL_GetTick>
 8008f28:	4602      	mov	r2, r0
 8008f2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f2c:	1a9b      	subs	r3, r3, r2
 8008f2e:	683a      	ldr	r2, [r7, #0]
 8008f30:	4413      	add	r3, r2
 8008f32:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008f34:	f7fa fc52 	bl	80037dc <HAL_GetTick>
 8008f38:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008f3a:	4b39      	ldr	r3, [pc, #228]	; (8009020 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	015b      	lsls	r3, r3, #5
 8008f40:	0d1b      	lsrs	r3, r3, #20
 8008f42:	69fa      	ldr	r2, [r7, #28]
 8008f44:	fb02 f303 	mul.w	r3, r2, r3
 8008f48:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008f4a:	e054      	b.n	8008ff6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008f4c:	683b      	ldr	r3, [r7, #0]
 8008f4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f52:	d050      	beq.n	8008ff6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008f54:	f7fa fc42 	bl	80037dc <HAL_GetTick>
 8008f58:	4602      	mov	r2, r0
 8008f5a:	69bb      	ldr	r3, [r7, #24]
 8008f5c:	1ad3      	subs	r3, r2, r3
 8008f5e:	69fa      	ldr	r2, [r7, #28]
 8008f60:	429a      	cmp	r2, r3
 8008f62:	d902      	bls.n	8008f6a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008f64:	69fb      	ldr	r3, [r7, #28]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d13d      	bne.n	8008fe6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	685a      	ldr	r2, [r3, #4]
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008f78:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	685b      	ldr	r3, [r3, #4]
 8008f7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008f82:	d111      	bne.n	8008fa8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	689b      	ldr	r3, [r3, #8]
 8008f88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f8c:	d004      	beq.n	8008f98 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	689b      	ldr	r3, [r3, #8]
 8008f92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f96:	d107      	bne.n	8008fa8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	681a      	ldr	r2, [r3, #0]
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008fa6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008fb0:	d10f      	bne.n	8008fd2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	681a      	ldr	r2, [r3, #0]
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008fc0:	601a      	str	r2, [r3, #0]
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	681a      	ldr	r2, [r3, #0]
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008fd0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	2201      	movs	r2, #1
 8008fd6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008fe2:	2303      	movs	r3, #3
 8008fe4:	e017      	b.n	8009016 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008fe6:	697b      	ldr	r3, [r7, #20]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d101      	bne.n	8008ff0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008fec:	2300      	movs	r3, #0
 8008fee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008ff0:	697b      	ldr	r3, [r7, #20]
 8008ff2:	3b01      	subs	r3, #1
 8008ff4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	689a      	ldr	r2, [r3, #8]
 8008ffc:	68bb      	ldr	r3, [r7, #8]
 8008ffe:	4013      	ands	r3, r2
 8009000:	68ba      	ldr	r2, [r7, #8]
 8009002:	429a      	cmp	r2, r3
 8009004:	bf0c      	ite	eq
 8009006:	2301      	moveq	r3, #1
 8009008:	2300      	movne	r3, #0
 800900a:	b2db      	uxtb	r3, r3
 800900c:	461a      	mov	r2, r3
 800900e:	79fb      	ldrb	r3, [r7, #7]
 8009010:	429a      	cmp	r2, r3
 8009012:	d19b      	bne.n	8008f4c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009014:	2300      	movs	r3, #0
}
 8009016:	4618      	mov	r0, r3
 8009018:	3720      	adds	r7, #32
 800901a:	46bd      	mov	sp, r7
 800901c:	bd80      	pop	{r7, pc}
 800901e:	bf00      	nop
 8009020:	20000000 	.word	0x20000000

08009024 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b088      	sub	sp, #32
 8009028:	af02      	add	r7, sp, #8
 800902a:	60f8      	str	r0, [r7, #12]
 800902c:	60b9      	str	r1, [r7, #8]
 800902e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009030:	4b1b      	ldr	r3, [pc, #108]	; (80090a0 <SPI_EndRxTxTransaction+0x7c>)
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	4a1b      	ldr	r2, [pc, #108]	; (80090a4 <SPI_EndRxTxTransaction+0x80>)
 8009036:	fba2 2303 	umull	r2, r3, r2, r3
 800903a:	0d5b      	lsrs	r3, r3, #21
 800903c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009040:	fb02 f303 	mul.w	r3, r2, r3
 8009044:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	685b      	ldr	r3, [r3, #4]
 800904a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800904e:	d112      	bne.n	8009076 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	9300      	str	r3, [sp, #0]
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	2200      	movs	r2, #0
 8009058:	2180      	movs	r1, #128	; 0x80
 800905a:	68f8      	ldr	r0, [r7, #12]
 800905c:	f7ff ff5a 	bl	8008f14 <SPI_WaitFlagStateUntilTimeout>
 8009060:	4603      	mov	r3, r0
 8009062:	2b00      	cmp	r3, #0
 8009064:	d016      	beq.n	8009094 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800906a:	f043 0220 	orr.w	r2, r3, #32
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009072:	2303      	movs	r3, #3
 8009074:	e00f      	b.n	8009096 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	2b00      	cmp	r3, #0
 800907a:	d00a      	beq.n	8009092 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800907c:	697b      	ldr	r3, [r7, #20]
 800907e:	3b01      	subs	r3, #1
 8009080:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	689b      	ldr	r3, [r3, #8]
 8009088:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800908c:	2b80      	cmp	r3, #128	; 0x80
 800908e:	d0f2      	beq.n	8009076 <SPI_EndRxTxTransaction+0x52>
 8009090:	e000      	b.n	8009094 <SPI_EndRxTxTransaction+0x70>
        break;
 8009092:	bf00      	nop
  }

  return HAL_OK;
 8009094:	2300      	movs	r3, #0
}
 8009096:	4618      	mov	r0, r3
 8009098:	3718      	adds	r7, #24
 800909a:	46bd      	mov	sp, r7
 800909c:	bd80      	pop	{r7, pc}
 800909e:	bf00      	nop
 80090a0:	20000000 	.word	0x20000000
 80090a4:	165e9f81 	.word	0x165e9f81

080090a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b082      	sub	sp, #8
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d101      	bne.n	80090ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80090b6:	2301      	movs	r3, #1
 80090b8:	e041      	b.n	800913e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80090c0:	b2db      	uxtb	r3, r3
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d106      	bne.n	80090d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	2200      	movs	r2, #0
 80090ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80090ce:	6878      	ldr	r0, [r7, #4]
 80090d0:	f7f9 fe2a 	bl	8002d28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2202      	movs	r2, #2
 80090d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681a      	ldr	r2, [r3, #0]
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	3304      	adds	r3, #4
 80090e4:	4619      	mov	r1, r3
 80090e6:	4610      	mov	r0, r2
 80090e8:	f000 fbb2 	bl	8009850 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	2201      	movs	r2, #1
 80090f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2201      	movs	r2, #1
 80090f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2201      	movs	r2, #1
 8009100:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2201      	movs	r2, #1
 8009108:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2201      	movs	r2, #1
 8009110:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2201      	movs	r2, #1
 8009118:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2201      	movs	r2, #1
 8009120:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2201      	movs	r2, #1
 8009128:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2201      	movs	r2, #1
 8009130:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2201      	movs	r2, #1
 8009138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800913c:	2300      	movs	r3, #0
}
 800913e:	4618      	mov	r0, r3
 8009140:	3708      	adds	r7, #8
 8009142:	46bd      	mov	sp, r7
 8009144:	bd80      	pop	{r7, pc}
	...

08009148 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009148:	b480      	push	{r7}
 800914a:	b085      	sub	sp, #20
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009156:	b2db      	uxtb	r3, r3
 8009158:	2b01      	cmp	r3, #1
 800915a:	d001      	beq.n	8009160 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800915c:	2301      	movs	r3, #1
 800915e:	e04e      	b.n	80091fe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2202      	movs	r2, #2
 8009164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	68da      	ldr	r2, [r3, #12]
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f042 0201 	orr.w	r2, r2, #1
 8009176:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	4a23      	ldr	r2, [pc, #140]	; (800920c <HAL_TIM_Base_Start_IT+0xc4>)
 800917e:	4293      	cmp	r3, r2
 8009180:	d022      	beq.n	80091c8 <HAL_TIM_Base_Start_IT+0x80>
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800918a:	d01d      	beq.n	80091c8 <HAL_TIM_Base_Start_IT+0x80>
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	4a1f      	ldr	r2, [pc, #124]	; (8009210 <HAL_TIM_Base_Start_IT+0xc8>)
 8009192:	4293      	cmp	r3, r2
 8009194:	d018      	beq.n	80091c8 <HAL_TIM_Base_Start_IT+0x80>
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	4a1e      	ldr	r2, [pc, #120]	; (8009214 <HAL_TIM_Base_Start_IT+0xcc>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d013      	beq.n	80091c8 <HAL_TIM_Base_Start_IT+0x80>
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	4a1c      	ldr	r2, [pc, #112]	; (8009218 <HAL_TIM_Base_Start_IT+0xd0>)
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d00e      	beq.n	80091c8 <HAL_TIM_Base_Start_IT+0x80>
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	4a1b      	ldr	r2, [pc, #108]	; (800921c <HAL_TIM_Base_Start_IT+0xd4>)
 80091b0:	4293      	cmp	r3, r2
 80091b2:	d009      	beq.n	80091c8 <HAL_TIM_Base_Start_IT+0x80>
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	4a19      	ldr	r2, [pc, #100]	; (8009220 <HAL_TIM_Base_Start_IT+0xd8>)
 80091ba:	4293      	cmp	r3, r2
 80091bc:	d004      	beq.n	80091c8 <HAL_TIM_Base_Start_IT+0x80>
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	4a18      	ldr	r2, [pc, #96]	; (8009224 <HAL_TIM_Base_Start_IT+0xdc>)
 80091c4:	4293      	cmp	r3, r2
 80091c6:	d111      	bne.n	80091ec <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	689b      	ldr	r3, [r3, #8]
 80091ce:	f003 0307 	and.w	r3, r3, #7
 80091d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	2b06      	cmp	r3, #6
 80091d8:	d010      	beq.n	80091fc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	681a      	ldr	r2, [r3, #0]
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f042 0201 	orr.w	r2, r2, #1
 80091e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091ea:	e007      	b.n	80091fc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	681a      	ldr	r2, [r3, #0]
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f042 0201 	orr.w	r2, r2, #1
 80091fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80091fc:	2300      	movs	r3, #0
}
 80091fe:	4618      	mov	r0, r3
 8009200:	3714      	adds	r7, #20
 8009202:	46bd      	mov	sp, r7
 8009204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009208:	4770      	bx	lr
 800920a:	bf00      	nop
 800920c:	40010000 	.word	0x40010000
 8009210:	40000400 	.word	0x40000400
 8009214:	40000800 	.word	0x40000800
 8009218:	40000c00 	.word	0x40000c00
 800921c:	40010400 	.word	0x40010400
 8009220:	40014000 	.word	0x40014000
 8009224:	40001800 	.word	0x40001800

08009228 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b082      	sub	sp, #8
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d101      	bne.n	800923a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009236:	2301      	movs	r3, #1
 8009238:	e041      	b.n	80092be <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009240:	b2db      	uxtb	r3, r3
 8009242:	2b00      	cmp	r3, #0
 8009244:	d106      	bne.n	8009254 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	2200      	movs	r2, #0
 800924a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f000 f839 	bl	80092c6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2202      	movs	r2, #2
 8009258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681a      	ldr	r2, [r3, #0]
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	3304      	adds	r3, #4
 8009264:	4619      	mov	r1, r3
 8009266:	4610      	mov	r0, r2
 8009268:	f000 faf2 	bl	8009850 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	2201      	movs	r2, #1
 8009270:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2201      	movs	r2, #1
 8009278:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2201      	movs	r2, #1
 8009280:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2201      	movs	r2, #1
 8009288:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2201      	movs	r2, #1
 8009290:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2201      	movs	r2, #1
 8009298:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2201      	movs	r2, #1
 80092a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2201      	movs	r2, #1
 80092a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2201      	movs	r2, #1
 80092b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2201      	movs	r2, #1
 80092b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80092bc:	2300      	movs	r3, #0
}
 80092be:	4618      	mov	r0, r3
 80092c0:	3708      	adds	r7, #8
 80092c2:	46bd      	mov	sp, r7
 80092c4:	bd80      	pop	{r7, pc}

080092c6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80092c6:	b480      	push	{r7}
 80092c8:	b083      	sub	sp, #12
 80092ca:	af00      	add	r7, sp, #0
 80092cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80092ce:	bf00      	nop
 80092d0:	370c      	adds	r7, #12
 80092d2:	46bd      	mov	sp, r7
 80092d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d8:	4770      	bx	lr

080092da <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80092da:	b580      	push	{r7, lr}
 80092dc:	b082      	sub	sp, #8
 80092de:	af00      	add	r7, sp, #0
 80092e0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	691b      	ldr	r3, [r3, #16]
 80092e8:	f003 0302 	and.w	r3, r3, #2
 80092ec:	2b02      	cmp	r3, #2
 80092ee:	d122      	bne.n	8009336 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	68db      	ldr	r3, [r3, #12]
 80092f6:	f003 0302 	and.w	r3, r3, #2
 80092fa:	2b02      	cmp	r3, #2
 80092fc:	d11b      	bne.n	8009336 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f06f 0202 	mvn.w	r2, #2
 8009306:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2201      	movs	r2, #1
 800930c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	699b      	ldr	r3, [r3, #24]
 8009314:	f003 0303 	and.w	r3, r3, #3
 8009318:	2b00      	cmp	r3, #0
 800931a:	d003      	beq.n	8009324 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800931c:	6878      	ldr	r0, [r7, #4]
 800931e:	f000 fa78 	bl	8009812 <HAL_TIM_IC_CaptureCallback>
 8009322:	e005      	b.n	8009330 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009324:	6878      	ldr	r0, [r7, #4]
 8009326:	f000 fa6a 	bl	80097fe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f000 fa7b 	bl	8009826 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2200      	movs	r2, #0
 8009334:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	691b      	ldr	r3, [r3, #16]
 800933c:	f003 0304 	and.w	r3, r3, #4
 8009340:	2b04      	cmp	r3, #4
 8009342:	d122      	bne.n	800938a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	68db      	ldr	r3, [r3, #12]
 800934a:	f003 0304 	and.w	r3, r3, #4
 800934e:	2b04      	cmp	r3, #4
 8009350:	d11b      	bne.n	800938a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	f06f 0204 	mvn.w	r2, #4
 800935a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2202      	movs	r2, #2
 8009360:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	699b      	ldr	r3, [r3, #24]
 8009368:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800936c:	2b00      	cmp	r3, #0
 800936e:	d003      	beq.n	8009378 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009370:	6878      	ldr	r0, [r7, #4]
 8009372:	f000 fa4e 	bl	8009812 <HAL_TIM_IC_CaptureCallback>
 8009376:	e005      	b.n	8009384 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009378:	6878      	ldr	r0, [r7, #4]
 800937a:	f000 fa40 	bl	80097fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800937e:	6878      	ldr	r0, [r7, #4]
 8009380:	f000 fa51 	bl	8009826 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2200      	movs	r2, #0
 8009388:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	691b      	ldr	r3, [r3, #16]
 8009390:	f003 0308 	and.w	r3, r3, #8
 8009394:	2b08      	cmp	r3, #8
 8009396:	d122      	bne.n	80093de <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	68db      	ldr	r3, [r3, #12]
 800939e:	f003 0308 	and.w	r3, r3, #8
 80093a2:	2b08      	cmp	r3, #8
 80093a4:	d11b      	bne.n	80093de <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	f06f 0208 	mvn.w	r2, #8
 80093ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2204      	movs	r2, #4
 80093b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	69db      	ldr	r3, [r3, #28]
 80093bc:	f003 0303 	and.w	r3, r3, #3
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d003      	beq.n	80093cc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	f000 fa24 	bl	8009812 <HAL_TIM_IC_CaptureCallback>
 80093ca:	e005      	b.n	80093d8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093cc:	6878      	ldr	r0, [r7, #4]
 80093ce:	f000 fa16 	bl	80097fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093d2:	6878      	ldr	r0, [r7, #4]
 80093d4:	f000 fa27 	bl	8009826 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2200      	movs	r2, #0
 80093dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	691b      	ldr	r3, [r3, #16]
 80093e4:	f003 0310 	and.w	r3, r3, #16
 80093e8:	2b10      	cmp	r3, #16
 80093ea:	d122      	bne.n	8009432 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	68db      	ldr	r3, [r3, #12]
 80093f2:	f003 0310 	and.w	r3, r3, #16
 80093f6:	2b10      	cmp	r3, #16
 80093f8:	d11b      	bne.n	8009432 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f06f 0210 	mvn.w	r2, #16
 8009402:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2208      	movs	r2, #8
 8009408:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	69db      	ldr	r3, [r3, #28]
 8009410:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009414:	2b00      	cmp	r3, #0
 8009416:	d003      	beq.n	8009420 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009418:	6878      	ldr	r0, [r7, #4]
 800941a:	f000 f9fa 	bl	8009812 <HAL_TIM_IC_CaptureCallback>
 800941e:	e005      	b.n	800942c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009420:	6878      	ldr	r0, [r7, #4]
 8009422:	f000 f9ec 	bl	80097fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	f000 f9fd 	bl	8009826 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2200      	movs	r2, #0
 8009430:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	691b      	ldr	r3, [r3, #16]
 8009438:	f003 0301 	and.w	r3, r3, #1
 800943c:	2b01      	cmp	r3, #1
 800943e:	d10e      	bne.n	800945e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	68db      	ldr	r3, [r3, #12]
 8009446:	f003 0301 	and.w	r3, r3, #1
 800944a:	2b01      	cmp	r3, #1
 800944c:	d107      	bne.n	800945e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f06f 0201 	mvn.w	r2, #1
 8009456:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009458:	6878      	ldr	r0, [r7, #4]
 800945a:	f7f8 fa19 	bl	8001890 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	691b      	ldr	r3, [r3, #16]
 8009464:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009468:	2b80      	cmp	r3, #128	; 0x80
 800946a:	d10e      	bne.n	800948a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	68db      	ldr	r3, [r3, #12]
 8009472:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009476:	2b80      	cmp	r3, #128	; 0x80
 8009478:	d107      	bne.n	800948a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009482:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009484:	6878      	ldr	r0, [r7, #4]
 8009486:	f000 fd53 	bl	8009f30 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	691b      	ldr	r3, [r3, #16]
 8009490:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009494:	2b40      	cmp	r3, #64	; 0x40
 8009496:	d10e      	bne.n	80094b6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	68db      	ldr	r3, [r3, #12]
 800949e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094a2:	2b40      	cmp	r3, #64	; 0x40
 80094a4:	d107      	bne.n	80094b6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80094ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80094b0:	6878      	ldr	r0, [r7, #4]
 80094b2:	f000 f9c2 	bl	800983a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	691b      	ldr	r3, [r3, #16]
 80094bc:	f003 0320 	and.w	r3, r3, #32
 80094c0:	2b20      	cmp	r3, #32
 80094c2:	d10e      	bne.n	80094e2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	68db      	ldr	r3, [r3, #12]
 80094ca:	f003 0320 	and.w	r3, r3, #32
 80094ce:	2b20      	cmp	r3, #32
 80094d0:	d107      	bne.n	80094e2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	f06f 0220 	mvn.w	r2, #32
 80094da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80094dc:	6878      	ldr	r0, [r7, #4]
 80094de:	f000 fd1d 	bl	8009f1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80094e2:	bf00      	nop
 80094e4:	3708      	adds	r7, #8
 80094e6:	46bd      	mov	sp, r7
 80094e8:	bd80      	pop	{r7, pc}
	...

080094ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b086      	sub	sp, #24
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	60f8      	str	r0, [r7, #12]
 80094f4:	60b9      	str	r1, [r7, #8]
 80094f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80094f8:	2300      	movs	r3, #0
 80094fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009502:	2b01      	cmp	r3, #1
 8009504:	d101      	bne.n	800950a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009506:	2302      	movs	r3, #2
 8009508:	e0ae      	b.n	8009668 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	2201      	movs	r2, #1
 800950e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2b0c      	cmp	r3, #12
 8009516:	f200 809f 	bhi.w	8009658 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800951a:	a201      	add	r2, pc, #4	; (adr r2, 8009520 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800951c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009520:	08009555 	.word	0x08009555
 8009524:	08009659 	.word	0x08009659
 8009528:	08009659 	.word	0x08009659
 800952c:	08009659 	.word	0x08009659
 8009530:	08009595 	.word	0x08009595
 8009534:	08009659 	.word	0x08009659
 8009538:	08009659 	.word	0x08009659
 800953c:	08009659 	.word	0x08009659
 8009540:	080095d7 	.word	0x080095d7
 8009544:	08009659 	.word	0x08009659
 8009548:	08009659 	.word	0x08009659
 800954c:	08009659 	.word	0x08009659
 8009550:	08009617 	.word	0x08009617
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	68b9      	ldr	r1, [r7, #8]
 800955a:	4618      	mov	r0, r3
 800955c:	f000 fa18 	bl	8009990 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	699a      	ldr	r2, [r3, #24]
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f042 0208 	orr.w	r2, r2, #8
 800956e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	699a      	ldr	r2, [r3, #24]
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	f022 0204 	bic.w	r2, r2, #4
 800957e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	6999      	ldr	r1, [r3, #24]
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	691a      	ldr	r2, [r3, #16]
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	430a      	orrs	r2, r1
 8009590:	619a      	str	r2, [r3, #24]
      break;
 8009592:	e064      	b.n	800965e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	68b9      	ldr	r1, [r7, #8]
 800959a:	4618      	mov	r0, r3
 800959c:	f000 fa68 	bl	8009a70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	699a      	ldr	r2, [r3, #24]
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80095ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	699a      	ldr	r2, [r3, #24]
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80095be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	6999      	ldr	r1, [r3, #24]
 80095c6:	68bb      	ldr	r3, [r7, #8]
 80095c8:	691b      	ldr	r3, [r3, #16]
 80095ca:	021a      	lsls	r2, r3, #8
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	430a      	orrs	r2, r1
 80095d2:	619a      	str	r2, [r3, #24]
      break;
 80095d4:	e043      	b.n	800965e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	68b9      	ldr	r1, [r7, #8]
 80095dc:	4618      	mov	r0, r3
 80095de:	f000 fabd 	bl	8009b5c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	69da      	ldr	r2, [r3, #28]
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f042 0208 	orr.w	r2, r2, #8
 80095f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	69da      	ldr	r2, [r3, #28]
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	f022 0204 	bic.w	r2, r2, #4
 8009600:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	69d9      	ldr	r1, [r3, #28]
 8009608:	68bb      	ldr	r3, [r7, #8]
 800960a:	691a      	ldr	r2, [r3, #16]
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	430a      	orrs	r2, r1
 8009612:	61da      	str	r2, [r3, #28]
      break;
 8009614:	e023      	b.n	800965e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	68b9      	ldr	r1, [r7, #8]
 800961c:	4618      	mov	r0, r3
 800961e:	f000 fb11 	bl	8009c44 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	69da      	ldr	r2, [r3, #28]
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009630:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	69da      	ldr	r2, [r3, #28]
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009640:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	69d9      	ldr	r1, [r3, #28]
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	691b      	ldr	r3, [r3, #16]
 800964c:	021a      	lsls	r2, r3, #8
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	430a      	orrs	r2, r1
 8009654:	61da      	str	r2, [r3, #28]
      break;
 8009656:	e002      	b.n	800965e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009658:	2301      	movs	r3, #1
 800965a:	75fb      	strb	r3, [r7, #23]
      break;
 800965c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	2200      	movs	r2, #0
 8009662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009666:	7dfb      	ldrb	r3, [r7, #23]
}
 8009668:	4618      	mov	r0, r3
 800966a:	3718      	adds	r7, #24
 800966c:	46bd      	mov	sp, r7
 800966e:	bd80      	pop	{r7, pc}

08009670 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b084      	sub	sp, #16
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
 8009678:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800967a:	2300      	movs	r3, #0
 800967c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009684:	2b01      	cmp	r3, #1
 8009686:	d101      	bne.n	800968c <HAL_TIM_ConfigClockSource+0x1c>
 8009688:	2302      	movs	r3, #2
 800968a:	e0b4      	b.n	80097f6 <HAL_TIM_ConfigClockSource+0x186>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2201      	movs	r2, #1
 8009690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2202      	movs	r2, #2
 8009698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	689b      	ldr	r3, [r3, #8]
 80096a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80096aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80096ac:	68bb      	ldr	r3, [r7, #8]
 80096ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80096b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	68ba      	ldr	r2, [r7, #8]
 80096ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80096c4:	d03e      	beq.n	8009744 <HAL_TIM_ConfigClockSource+0xd4>
 80096c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80096ca:	f200 8087 	bhi.w	80097dc <HAL_TIM_ConfigClockSource+0x16c>
 80096ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80096d2:	f000 8086 	beq.w	80097e2 <HAL_TIM_ConfigClockSource+0x172>
 80096d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80096da:	d87f      	bhi.n	80097dc <HAL_TIM_ConfigClockSource+0x16c>
 80096dc:	2b70      	cmp	r3, #112	; 0x70
 80096de:	d01a      	beq.n	8009716 <HAL_TIM_ConfigClockSource+0xa6>
 80096e0:	2b70      	cmp	r3, #112	; 0x70
 80096e2:	d87b      	bhi.n	80097dc <HAL_TIM_ConfigClockSource+0x16c>
 80096e4:	2b60      	cmp	r3, #96	; 0x60
 80096e6:	d050      	beq.n	800978a <HAL_TIM_ConfigClockSource+0x11a>
 80096e8:	2b60      	cmp	r3, #96	; 0x60
 80096ea:	d877      	bhi.n	80097dc <HAL_TIM_ConfigClockSource+0x16c>
 80096ec:	2b50      	cmp	r3, #80	; 0x50
 80096ee:	d03c      	beq.n	800976a <HAL_TIM_ConfigClockSource+0xfa>
 80096f0:	2b50      	cmp	r3, #80	; 0x50
 80096f2:	d873      	bhi.n	80097dc <HAL_TIM_ConfigClockSource+0x16c>
 80096f4:	2b40      	cmp	r3, #64	; 0x40
 80096f6:	d058      	beq.n	80097aa <HAL_TIM_ConfigClockSource+0x13a>
 80096f8:	2b40      	cmp	r3, #64	; 0x40
 80096fa:	d86f      	bhi.n	80097dc <HAL_TIM_ConfigClockSource+0x16c>
 80096fc:	2b30      	cmp	r3, #48	; 0x30
 80096fe:	d064      	beq.n	80097ca <HAL_TIM_ConfigClockSource+0x15a>
 8009700:	2b30      	cmp	r3, #48	; 0x30
 8009702:	d86b      	bhi.n	80097dc <HAL_TIM_ConfigClockSource+0x16c>
 8009704:	2b20      	cmp	r3, #32
 8009706:	d060      	beq.n	80097ca <HAL_TIM_ConfigClockSource+0x15a>
 8009708:	2b20      	cmp	r3, #32
 800970a:	d867      	bhi.n	80097dc <HAL_TIM_ConfigClockSource+0x16c>
 800970c:	2b00      	cmp	r3, #0
 800970e:	d05c      	beq.n	80097ca <HAL_TIM_ConfigClockSource+0x15a>
 8009710:	2b10      	cmp	r3, #16
 8009712:	d05a      	beq.n	80097ca <HAL_TIM_ConfigClockSource+0x15a>
 8009714:	e062      	b.n	80097dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	6818      	ldr	r0, [r3, #0]
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	6899      	ldr	r1, [r3, #8]
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	685a      	ldr	r2, [r3, #4]
 8009722:	683b      	ldr	r3, [r7, #0]
 8009724:	68db      	ldr	r3, [r3, #12]
 8009726:	f000 fb5d 	bl	8009de4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	689b      	ldr	r3, [r3, #8]
 8009730:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009738:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	68ba      	ldr	r2, [r7, #8]
 8009740:	609a      	str	r2, [r3, #8]
      break;
 8009742:	e04f      	b.n	80097e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	6818      	ldr	r0, [r3, #0]
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	6899      	ldr	r1, [r3, #8]
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	685a      	ldr	r2, [r3, #4]
 8009750:	683b      	ldr	r3, [r7, #0]
 8009752:	68db      	ldr	r3, [r3, #12]
 8009754:	f000 fb46 	bl	8009de4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	689a      	ldr	r2, [r3, #8]
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009766:	609a      	str	r2, [r3, #8]
      break;
 8009768:	e03c      	b.n	80097e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	6818      	ldr	r0, [r3, #0]
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	6859      	ldr	r1, [r3, #4]
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	68db      	ldr	r3, [r3, #12]
 8009776:	461a      	mov	r2, r3
 8009778:	f000 faba 	bl	8009cf0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	2150      	movs	r1, #80	; 0x50
 8009782:	4618      	mov	r0, r3
 8009784:	f000 fb13 	bl	8009dae <TIM_ITRx_SetConfig>
      break;
 8009788:	e02c      	b.n	80097e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	6818      	ldr	r0, [r3, #0]
 800978e:	683b      	ldr	r3, [r7, #0]
 8009790:	6859      	ldr	r1, [r3, #4]
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	68db      	ldr	r3, [r3, #12]
 8009796:	461a      	mov	r2, r3
 8009798:	f000 fad9 	bl	8009d4e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	2160      	movs	r1, #96	; 0x60
 80097a2:	4618      	mov	r0, r3
 80097a4:	f000 fb03 	bl	8009dae <TIM_ITRx_SetConfig>
      break;
 80097a8:	e01c      	b.n	80097e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	6818      	ldr	r0, [r3, #0]
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	6859      	ldr	r1, [r3, #4]
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	68db      	ldr	r3, [r3, #12]
 80097b6:	461a      	mov	r2, r3
 80097b8:	f000 fa9a 	bl	8009cf0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	2140      	movs	r1, #64	; 0x40
 80097c2:	4618      	mov	r0, r3
 80097c4:	f000 faf3 	bl	8009dae <TIM_ITRx_SetConfig>
      break;
 80097c8:	e00c      	b.n	80097e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681a      	ldr	r2, [r3, #0]
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	4619      	mov	r1, r3
 80097d4:	4610      	mov	r0, r2
 80097d6:	f000 faea 	bl	8009dae <TIM_ITRx_SetConfig>
      break;
 80097da:	e003      	b.n	80097e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80097dc:	2301      	movs	r3, #1
 80097de:	73fb      	strb	r3, [r7, #15]
      break;
 80097e0:	e000      	b.n	80097e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80097e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2201      	movs	r2, #1
 80097e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2200      	movs	r2, #0
 80097f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80097f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80097f6:	4618      	mov	r0, r3
 80097f8:	3710      	adds	r7, #16
 80097fa:	46bd      	mov	sp, r7
 80097fc:	bd80      	pop	{r7, pc}

080097fe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80097fe:	b480      	push	{r7}
 8009800:	b083      	sub	sp, #12
 8009802:	af00      	add	r7, sp, #0
 8009804:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009806:	bf00      	nop
 8009808:	370c      	adds	r7, #12
 800980a:	46bd      	mov	sp, r7
 800980c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009810:	4770      	bx	lr

08009812 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009812:	b480      	push	{r7}
 8009814:	b083      	sub	sp, #12
 8009816:	af00      	add	r7, sp, #0
 8009818:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800981a:	bf00      	nop
 800981c:	370c      	adds	r7, #12
 800981e:	46bd      	mov	sp, r7
 8009820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009824:	4770      	bx	lr

08009826 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009826:	b480      	push	{r7}
 8009828:	b083      	sub	sp, #12
 800982a:	af00      	add	r7, sp, #0
 800982c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800982e:	bf00      	nop
 8009830:	370c      	adds	r7, #12
 8009832:	46bd      	mov	sp, r7
 8009834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009838:	4770      	bx	lr

0800983a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800983a:	b480      	push	{r7}
 800983c:	b083      	sub	sp, #12
 800983e:	af00      	add	r7, sp, #0
 8009840:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009842:	bf00      	nop
 8009844:	370c      	adds	r7, #12
 8009846:	46bd      	mov	sp, r7
 8009848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984c:	4770      	bx	lr
	...

08009850 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009850:	b480      	push	{r7}
 8009852:	b085      	sub	sp, #20
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
 8009858:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	4a40      	ldr	r2, [pc, #256]	; (8009964 <TIM_Base_SetConfig+0x114>)
 8009864:	4293      	cmp	r3, r2
 8009866:	d013      	beq.n	8009890 <TIM_Base_SetConfig+0x40>
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800986e:	d00f      	beq.n	8009890 <TIM_Base_SetConfig+0x40>
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	4a3d      	ldr	r2, [pc, #244]	; (8009968 <TIM_Base_SetConfig+0x118>)
 8009874:	4293      	cmp	r3, r2
 8009876:	d00b      	beq.n	8009890 <TIM_Base_SetConfig+0x40>
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	4a3c      	ldr	r2, [pc, #240]	; (800996c <TIM_Base_SetConfig+0x11c>)
 800987c:	4293      	cmp	r3, r2
 800987e:	d007      	beq.n	8009890 <TIM_Base_SetConfig+0x40>
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	4a3b      	ldr	r2, [pc, #236]	; (8009970 <TIM_Base_SetConfig+0x120>)
 8009884:	4293      	cmp	r3, r2
 8009886:	d003      	beq.n	8009890 <TIM_Base_SetConfig+0x40>
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	4a3a      	ldr	r2, [pc, #232]	; (8009974 <TIM_Base_SetConfig+0x124>)
 800988c:	4293      	cmp	r3, r2
 800988e:	d108      	bne.n	80098a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009896:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	685b      	ldr	r3, [r3, #4]
 800989c:	68fa      	ldr	r2, [r7, #12]
 800989e:	4313      	orrs	r3, r2
 80098a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	4a2f      	ldr	r2, [pc, #188]	; (8009964 <TIM_Base_SetConfig+0x114>)
 80098a6:	4293      	cmp	r3, r2
 80098a8:	d02b      	beq.n	8009902 <TIM_Base_SetConfig+0xb2>
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098b0:	d027      	beq.n	8009902 <TIM_Base_SetConfig+0xb2>
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	4a2c      	ldr	r2, [pc, #176]	; (8009968 <TIM_Base_SetConfig+0x118>)
 80098b6:	4293      	cmp	r3, r2
 80098b8:	d023      	beq.n	8009902 <TIM_Base_SetConfig+0xb2>
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	4a2b      	ldr	r2, [pc, #172]	; (800996c <TIM_Base_SetConfig+0x11c>)
 80098be:	4293      	cmp	r3, r2
 80098c0:	d01f      	beq.n	8009902 <TIM_Base_SetConfig+0xb2>
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	4a2a      	ldr	r2, [pc, #168]	; (8009970 <TIM_Base_SetConfig+0x120>)
 80098c6:	4293      	cmp	r3, r2
 80098c8:	d01b      	beq.n	8009902 <TIM_Base_SetConfig+0xb2>
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	4a29      	ldr	r2, [pc, #164]	; (8009974 <TIM_Base_SetConfig+0x124>)
 80098ce:	4293      	cmp	r3, r2
 80098d0:	d017      	beq.n	8009902 <TIM_Base_SetConfig+0xb2>
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	4a28      	ldr	r2, [pc, #160]	; (8009978 <TIM_Base_SetConfig+0x128>)
 80098d6:	4293      	cmp	r3, r2
 80098d8:	d013      	beq.n	8009902 <TIM_Base_SetConfig+0xb2>
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	4a27      	ldr	r2, [pc, #156]	; (800997c <TIM_Base_SetConfig+0x12c>)
 80098de:	4293      	cmp	r3, r2
 80098e0:	d00f      	beq.n	8009902 <TIM_Base_SetConfig+0xb2>
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	4a26      	ldr	r2, [pc, #152]	; (8009980 <TIM_Base_SetConfig+0x130>)
 80098e6:	4293      	cmp	r3, r2
 80098e8:	d00b      	beq.n	8009902 <TIM_Base_SetConfig+0xb2>
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	4a25      	ldr	r2, [pc, #148]	; (8009984 <TIM_Base_SetConfig+0x134>)
 80098ee:	4293      	cmp	r3, r2
 80098f0:	d007      	beq.n	8009902 <TIM_Base_SetConfig+0xb2>
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	4a24      	ldr	r2, [pc, #144]	; (8009988 <TIM_Base_SetConfig+0x138>)
 80098f6:	4293      	cmp	r3, r2
 80098f8:	d003      	beq.n	8009902 <TIM_Base_SetConfig+0xb2>
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	4a23      	ldr	r2, [pc, #140]	; (800998c <TIM_Base_SetConfig+0x13c>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d108      	bne.n	8009914 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009908:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	68db      	ldr	r3, [r3, #12]
 800990e:	68fa      	ldr	r2, [r7, #12]
 8009910:	4313      	orrs	r3, r2
 8009912:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	695b      	ldr	r3, [r3, #20]
 800991e:	4313      	orrs	r3, r2
 8009920:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	68fa      	ldr	r2, [r7, #12]
 8009926:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	689a      	ldr	r2, [r3, #8]
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009930:	683b      	ldr	r3, [r7, #0]
 8009932:	681a      	ldr	r2, [r3, #0]
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	4a0a      	ldr	r2, [pc, #40]	; (8009964 <TIM_Base_SetConfig+0x114>)
 800993c:	4293      	cmp	r3, r2
 800993e:	d003      	beq.n	8009948 <TIM_Base_SetConfig+0xf8>
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	4a0c      	ldr	r2, [pc, #48]	; (8009974 <TIM_Base_SetConfig+0x124>)
 8009944:	4293      	cmp	r3, r2
 8009946:	d103      	bne.n	8009950 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	691a      	ldr	r2, [r3, #16]
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2201      	movs	r2, #1
 8009954:	615a      	str	r2, [r3, #20]
}
 8009956:	bf00      	nop
 8009958:	3714      	adds	r7, #20
 800995a:	46bd      	mov	sp, r7
 800995c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009960:	4770      	bx	lr
 8009962:	bf00      	nop
 8009964:	40010000 	.word	0x40010000
 8009968:	40000400 	.word	0x40000400
 800996c:	40000800 	.word	0x40000800
 8009970:	40000c00 	.word	0x40000c00
 8009974:	40010400 	.word	0x40010400
 8009978:	40014000 	.word	0x40014000
 800997c:	40014400 	.word	0x40014400
 8009980:	40014800 	.word	0x40014800
 8009984:	40001800 	.word	0x40001800
 8009988:	40001c00 	.word	0x40001c00
 800998c:	40002000 	.word	0x40002000

08009990 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009990:	b480      	push	{r7}
 8009992:	b087      	sub	sp, #28
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
 8009998:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	6a1b      	ldr	r3, [r3, #32]
 800999e:	f023 0201 	bic.w	r2, r3, #1
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	6a1b      	ldr	r3, [r3, #32]
 80099aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	685b      	ldr	r3, [r3, #4]
 80099b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	699b      	ldr	r3, [r3, #24]
 80099b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80099be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	f023 0303 	bic.w	r3, r3, #3
 80099c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	68fa      	ldr	r2, [r7, #12]
 80099ce:	4313      	orrs	r3, r2
 80099d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80099d2:	697b      	ldr	r3, [r7, #20]
 80099d4:	f023 0302 	bic.w	r3, r3, #2
 80099d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	689b      	ldr	r3, [r3, #8]
 80099de:	697a      	ldr	r2, [r7, #20]
 80099e0:	4313      	orrs	r3, r2
 80099e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	4a20      	ldr	r2, [pc, #128]	; (8009a68 <TIM_OC1_SetConfig+0xd8>)
 80099e8:	4293      	cmp	r3, r2
 80099ea:	d003      	beq.n	80099f4 <TIM_OC1_SetConfig+0x64>
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	4a1f      	ldr	r2, [pc, #124]	; (8009a6c <TIM_OC1_SetConfig+0xdc>)
 80099f0:	4293      	cmp	r3, r2
 80099f2:	d10c      	bne.n	8009a0e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80099f4:	697b      	ldr	r3, [r7, #20]
 80099f6:	f023 0308 	bic.w	r3, r3, #8
 80099fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	68db      	ldr	r3, [r3, #12]
 8009a00:	697a      	ldr	r2, [r7, #20]
 8009a02:	4313      	orrs	r3, r2
 8009a04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009a06:	697b      	ldr	r3, [r7, #20]
 8009a08:	f023 0304 	bic.w	r3, r3, #4
 8009a0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	4a15      	ldr	r2, [pc, #84]	; (8009a68 <TIM_OC1_SetConfig+0xd8>)
 8009a12:	4293      	cmp	r3, r2
 8009a14:	d003      	beq.n	8009a1e <TIM_OC1_SetConfig+0x8e>
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	4a14      	ldr	r2, [pc, #80]	; (8009a6c <TIM_OC1_SetConfig+0xdc>)
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	d111      	bne.n	8009a42 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009a1e:	693b      	ldr	r3, [r7, #16]
 8009a20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009a24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009a26:	693b      	ldr	r3, [r7, #16]
 8009a28:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009a2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	695b      	ldr	r3, [r3, #20]
 8009a32:	693a      	ldr	r2, [r7, #16]
 8009a34:	4313      	orrs	r3, r2
 8009a36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	699b      	ldr	r3, [r3, #24]
 8009a3c:	693a      	ldr	r2, [r7, #16]
 8009a3e:	4313      	orrs	r3, r2
 8009a40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	693a      	ldr	r2, [r7, #16]
 8009a46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	68fa      	ldr	r2, [r7, #12]
 8009a4c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	685a      	ldr	r2, [r3, #4]
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	697a      	ldr	r2, [r7, #20]
 8009a5a:	621a      	str	r2, [r3, #32]
}
 8009a5c:	bf00      	nop
 8009a5e:	371c      	adds	r7, #28
 8009a60:	46bd      	mov	sp, r7
 8009a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a66:	4770      	bx	lr
 8009a68:	40010000 	.word	0x40010000
 8009a6c:	40010400 	.word	0x40010400

08009a70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009a70:	b480      	push	{r7}
 8009a72:	b087      	sub	sp, #28
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	6078      	str	r0, [r7, #4]
 8009a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6a1b      	ldr	r3, [r3, #32]
 8009a7e:	f023 0210 	bic.w	r2, r3, #16
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6a1b      	ldr	r3, [r3, #32]
 8009a8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	685b      	ldr	r3, [r3, #4]
 8009a90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	699b      	ldr	r3, [r3, #24]
 8009a96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009aa6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009aa8:	683b      	ldr	r3, [r7, #0]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	021b      	lsls	r3, r3, #8
 8009aae:	68fa      	ldr	r2, [r7, #12]
 8009ab0:	4313      	orrs	r3, r2
 8009ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009ab4:	697b      	ldr	r3, [r7, #20]
 8009ab6:	f023 0320 	bic.w	r3, r3, #32
 8009aba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	689b      	ldr	r3, [r3, #8]
 8009ac0:	011b      	lsls	r3, r3, #4
 8009ac2:	697a      	ldr	r2, [r7, #20]
 8009ac4:	4313      	orrs	r3, r2
 8009ac6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	4a22      	ldr	r2, [pc, #136]	; (8009b54 <TIM_OC2_SetConfig+0xe4>)
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d003      	beq.n	8009ad8 <TIM_OC2_SetConfig+0x68>
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	4a21      	ldr	r2, [pc, #132]	; (8009b58 <TIM_OC2_SetConfig+0xe8>)
 8009ad4:	4293      	cmp	r3, r2
 8009ad6:	d10d      	bne.n	8009af4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009ad8:	697b      	ldr	r3, [r7, #20]
 8009ada:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009ade:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009ae0:	683b      	ldr	r3, [r7, #0]
 8009ae2:	68db      	ldr	r3, [r3, #12]
 8009ae4:	011b      	lsls	r3, r3, #4
 8009ae6:	697a      	ldr	r2, [r7, #20]
 8009ae8:	4313      	orrs	r3, r2
 8009aea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009aec:	697b      	ldr	r3, [r7, #20]
 8009aee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009af2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	4a17      	ldr	r2, [pc, #92]	; (8009b54 <TIM_OC2_SetConfig+0xe4>)
 8009af8:	4293      	cmp	r3, r2
 8009afa:	d003      	beq.n	8009b04 <TIM_OC2_SetConfig+0x94>
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	4a16      	ldr	r2, [pc, #88]	; (8009b58 <TIM_OC2_SetConfig+0xe8>)
 8009b00:	4293      	cmp	r3, r2
 8009b02:	d113      	bne.n	8009b2c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009b0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009b0c:	693b      	ldr	r3, [r7, #16]
 8009b0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009b12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009b14:	683b      	ldr	r3, [r7, #0]
 8009b16:	695b      	ldr	r3, [r3, #20]
 8009b18:	009b      	lsls	r3, r3, #2
 8009b1a:	693a      	ldr	r2, [r7, #16]
 8009b1c:	4313      	orrs	r3, r2
 8009b1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009b20:	683b      	ldr	r3, [r7, #0]
 8009b22:	699b      	ldr	r3, [r3, #24]
 8009b24:	009b      	lsls	r3, r3, #2
 8009b26:	693a      	ldr	r2, [r7, #16]
 8009b28:	4313      	orrs	r3, r2
 8009b2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	693a      	ldr	r2, [r7, #16]
 8009b30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	68fa      	ldr	r2, [r7, #12]
 8009b36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	685a      	ldr	r2, [r3, #4]
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	697a      	ldr	r2, [r7, #20]
 8009b44:	621a      	str	r2, [r3, #32]
}
 8009b46:	bf00      	nop
 8009b48:	371c      	adds	r7, #28
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b50:	4770      	bx	lr
 8009b52:	bf00      	nop
 8009b54:	40010000 	.word	0x40010000
 8009b58:	40010400 	.word	0x40010400

08009b5c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009b5c:	b480      	push	{r7}
 8009b5e:	b087      	sub	sp, #28
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
 8009b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	6a1b      	ldr	r3, [r3, #32]
 8009b6a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	6a1b      	ldr	r3, [r3, #32]
 8009b76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	685b      	ldr	r3, [r3, #4]
 8009b7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	69db      	ldr	r3, [r3, #28]
 8009b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	f023 0303 	bic.w	r3, r3, #3
 8009b92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	68fa      	ldr	r2, [r7, #12]
 8009b9a:	4313      	orrs	r3, r2
 8009b9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009b9e:	697b      	ldr	r3, [r7, #20]
 8009ba0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009ba4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009ba6:	683b      	ldr	r3, [r7, #0]
 8009ba8:	689b      	ldr	r3, [r3, #8]
 8009baa:	021b      	lsls	r3, r3, #8
 8009bac:	697a      	ldr	r2, [r7, #20]
 8009bae:	4313      	orrs	r3, r2
 8009bb0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	4a21      	ldr	r2, [pc, #132]	; (8009c3c <TIM_OC3_SetConfig+0xe0>)
 8009bb6:	4293      	cmp	r3, r2
 8009bb8:	d003      	beq.n	8009bc2 <TIM_OC3_SetConfig+0x66>
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	4a20      	ldr	r2, [pc, #128]	; (8009c40 <TIM_OC3_SetConfig+0xe4>)
 8009bbe:	4293      	cmp	r3, r2
 8009bc0:	d10d      	bne.n	8009bde <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009bc8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009bca:	683b      	ldr	r3, [r7, #0]
 8009bcc:	68db      	ldr	r3, [r3, #12]
 8009bce:	021b      	lsls	r3, r3, #8
 8009bd0:	697a      	ldr	r2, [r7, #20]
 8009bd2:	4313      	orrs	r3, r2
 8009bd4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009bd6:	697b      	ldr	r3, [r7, #20]
 8009bd8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009bdc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	4a16      	ldr	r2, [pc, #88]	; (8009c3c <TIM_OC3_SetConfig+0xe0>)
 8009be2:	4293      	cmp	r3, r2
 8009be4:	d003      	beq.n	8009bee <TIM_OC3_SetConfig+0x92>
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	4a15      	ldr	r2, [pc, #84]	; (8009c40 <TIM_OC3_SetConfig+0xe4>)
 8009bea:	4293      	cmp	r3, r2
 8009bec:	d113      	bne.n	8009c16 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009bee:	693b      	ldr	r3, [r7, #16]
 8009bf0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009bf4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009bf6:	693b      	ldr	r3, [r7, #16]
 8009bf8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009bfc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009bfe:	683b      	ldr	r3, [r7, #0]
 8009c00:	695b      	ldr	r3, [r3, #20]
 8009c02:	011b      	lsls	r3, r3, #4
 8009c04:	693a      	ldr	r2, [r7, #16]
 8009c06:	4313      	orrs	r3, r2
 8009c08:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009c0a:	683b      	ldr	r3, [r7, #0]
 8009c0c:	699b      	ldr	r3, [r3, #24]
 8009c0e:	011b      	lsls	r3, r3, #4
 8009c10:	693a      	ldr	r2, [r7, #16]
 8009c12:	4313      	orrs	r3, r2
 8009c14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	693a      	ldr	r2, [r7, #16]
 8009c1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	68fa      	ldr	r2, [r7, #12]
 8009c20:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	685a      	ldr	r2, [r3, #4]
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	697a      	ldr	r2, [r7, #20]
 8009c2e:	621a      	str	r2, [r3, #32]
}
 8009c30:	bf00      	nop
 8009c32:	371c      	adds	r7, #28
 8009c34:	46bd      	mov	sp, r7
 8009c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c3a:	4770      	bx	lr
 8009c3c:	40010000 	.word	0x40010000
 8009c40:	40010400 	.word	0x40010400

08009c44 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009c44:	b480      	push	{r7}
 8009c46:	b087      	sub	sp, #28
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
 8009c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	6a1b      	ldr	r3, [r3, #32]
 8009c52:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	6a1b      	ldr	r3, [r3, #32]
 8009c5e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	685b      	ldr	r3, [r3, #4]
 8009c64:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	69db      	ldr	r3, [r3, #28]
 8009c6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009c7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009c7c:	683b      	ldr	r3, [r7, #0]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	021b      	lsls	r3, r3, #8
 8009c82:	68fa      	ldr	r2, [r7, #12]
 8009c84:	4313      	orrs	r3, r2
 8009c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009c88:	693b      	ldr	r3, [r7, #16]
 8009c8a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009c8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	689b      	ldr	r3, [r3, #8]
 8009c94:	031b      	lsls	r3, r3, #12
 8009c96:	693a      	ldr	r2, [r7, #16]
 8009c98:	4313      	orrs	r3, r2
 8009c9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	4a12      	ldr	r2, [pc, #72]	; (8009ce8 <TIM_OC4_SetConfig+0xa4>)
 8009ca0:	4293      	cmp	r3, r2
 8009ca2:	d003      	beq.n	8009cac <TIM_OC4_SetConfig+0x68>
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	4a11      	ldr	r2, [pc, #68]	; (8009cec <TIM_OC4_SetConfig+0xa8>)
 8009ca8:	4293      	cmp	r3, r2
 8009caa:	d109      	bne.n	8009cc0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009cac:	697b      	ldr	r3, [r7, #20]
 8009cae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009cb2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009cb4:	683b      	ldr	r3, [r7, #0]
 8009cb6:	695b      	ldr	r3, [r3, #20]
 8009cb8:	019b      	lsls	r3, r3, #6
 8009cba:	697a      	ldr	r2, [r7, #20]
 8009cbc:	4313      	orrs	r3, r2
 8009cbe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	697a      	ldr	r2, [r7, #20]
 8009cc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	68fa      	ldr	r2, [r7, #12]
 8009cca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009ccc:	683b      	ldr	r3, [r7, #0]
 8009cce:	685a      	ldr	r2, [r3, #4]
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	693a      	ldr	r2, [r7, #16]
 8009cd8:	621a      	str	r2, [r3, #32]
}
 8009cda:	bf00      	nop
 8009cdc:	371c      	adds	r7, #28
 8009cde:	46bd      	mov	sp, r7
 8009ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce4:	4770      	bx	lr
 8009ce6:	bf00      	nop
 8009ce8:	40010000 	.word	0x40010000
 8009cec:	40010400 	.word	0x40010400

08009cf0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009cf0:	b480      	push	{r7}
 8009cf2:	b087      	sub	sp, #28
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	60f8      	str	r0, [r7, #12]
 8009cf8:	60b9      	str	r1, [r7, #8]
 8009cfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	6a1b      	ldr	r3, [r3, #32]
 8009d00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	6a1b      	ldr	r3, [r3, #32]
 8009d06:	f023 0201 	bic.w	r2, r3, #1
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	699b      	ldr	r3, [r3, #24]
 8009d12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009d14:	693b      	ldr	r3, [r7, #16]
 8009d16:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009d1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	011b      	lsls	r3, r3, #4
 8009d20:	693a      	ldr	r2, [r7, #16]
 8009d22:	4313      	orrs	r3, r2
 8009d24:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009d26:	697b      	ldr	r3, [r7, #20]
 8009d28:	f023 030a 	bic.w	r3, r3, #10
 8009d2c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009d2e:	697a      	ldr	r2, [r7, #20]
 8009d30:	68bb      	ldr	r3, [r7, #8]
 8009d32:	4313      	orrs	r3, r2
 8009d34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	693a      	ldr	r2, [r7, #16]
 8009d3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	697a      	ldr	r2, [r7, #20]
 8009d40:	621a      	str	r2, [r3, #32]
}
 8009d42:	bf00      	nop
 8009d44:	371c      	adds	r7, #28
 8009d46:	46bd      	mov	sp, r7
 8009d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4c:	4770      	bx	lr

08009d4e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009d4e:	b480      	push	{r7}
 8009d50:	b087      	sub	sp, #28
 8009d52:	af00      	add	r7, sp, #0
 8009d54:	60f8      	str	r0, [r7, #12]
 8009d56:	60b9      	str	r1, [r7, #8]
 8009d58:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	6a1b      	ldr	r3, [r3, #32]
 8009d5e:	f023 0210 	bic.w	r2, r3, #16
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	699b      	ldr	r3, [r3, #24]
 8009d6a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	6a1b      	ldr	r3, [r3, #32]
 8009d70:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009d72:	697b      	ldr	r3, [r7, #20]
 8009d74:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009d78:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	031b      	lsls	r3, r3, #12
 8009d7e:	697a      	ldr	r2, [r7, #20]
 8009d80:	4313      	orrs	r3, r2
 8009d82:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009d84:	693b      	ldr	r3, [r7, #16]
 8009d86:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009d8a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	011b      	lsls	r3, r3, #4
 8009d90:	693a      	ldr	r2, [r7, #16]
 8009d92:	4313      	orrs	r3, r2
 8009d94:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	697a      	ldr	r2, [r7, #20]
 8009d9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	693a      	ldr	r2, [r7, #16]
 8009da0:	621a      	str	r2, [r3, #32]
}
 8009da2:	bf00      	nop
 8009da4:	371c      	adds	r7, #28
 8009da6:	46bd      	mov	sp, r7
 8009da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dac:	4770      	bx	lr

08009dae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009dae:	b480      	push	{r7}
 8009db0:	b085      	sub	sp, #20
 8009db2:	af00      	add	r7, sp, #0
 8009db4:	6078      	str	r0, [r7, #4]
 8009db6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	689b      	ldr	r3, [r3, #8]
 8009dbc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009dc4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009dc6:	683a      	ldr	r2, [r7, #0]
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	4313      	orrs	r3, r2
 8009dcc:	f043 0307 	orr.w	r3, r3, #7
 8009dd0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	68fa      	ldr	r2, [r7, #12]
 8009dd6:	609a      	str	r2, [r3, #8]
}
 8009dd8:	bf00      	nop
 8009dda:	3714      	adds	r7, #20
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de2:	4770      	bx	lr

08009de4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009de4:	b480      	push	{r7}
 8009de6:	b087      	sub	sp, #28
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	60f8      	str	r0, [r7, #12]
 8009dec:	60b9      	str	r1, [r7, #8]
 8009dee:	607a      	str	r2, [r7, #4]
 8009df0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	689b      	ldr	r3, [r3, #8]
 8009df6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009df8:	697b      	ldr	r3, [r7, #20]
 8009dfa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009dfe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	021a      	lsls	r2, r3, #8
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	431a      	orrs	r2, r3
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	4313      	orrs	r3, r2
 8009e0c:	697a      	ldr	r2, [r7, #20]
 8009e0e:	4313      	orrs	r3, r2
 8009e10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	697a      	ldr	r2, [r7, #20]
 8009e16:	609a      	str	r2, [r3, #8]
}
 8009e18:	bf00      	nop
 8009e1a:	371c      	adds	r7, #28
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e22:	4770      	bx	lr

08009e24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009e24:	b480      	push	{r7}
 8009e26:	b085      	sub	sp, #20
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	6078      	str	r0, [r7, #4]
 8009e2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e34:	2b01      	cmp	r3, #1
 8009e36:	d101      	bne.n	8009e3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009e38:	2302      	movs	r3, #2
 8009e3a:	e05a      	b.n	8009ef2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2201      	movs	r2, #1
 8009e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2202      	movs	r2, #2
 8009e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	685b      	ldr	r3, [r3, #4]
 8009e52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	689b      	ldr	r3, [r3, #8]
 8009e5a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	68fa      	ldr	r2, [r7, #12]
 8009e6a:	4313      	orrs	r3, r2
 8009e6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	68fa      	ldr	r2, [r7, #12]
 8009e74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	4a21      	ldr	r2, [pc, #132]	; (8009f00 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009e7c:	4293      	cmp	r3, r2
 8009e7e:	d022      	beq.n	8009ec6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e88:	d01d      	beq.n	8009ec6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	4a1d      	ldr	r2, [pc, #116]	; (8009f04 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009e90:	4293      	cmp	r3, r2
 8009e92:	d018      	beq.n	8009ec6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	4a1b      	ldr	r2, [pc, #108]	; (8009f08 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009e9a:	4293      	cmp	r3, r2
 8009e9c:	d013      	beq.n	8009ec6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	4a1a      	ldr	r2, [pc, #104]	; (8009f0c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009ea4:	4293      	cmp	r3, r2
 8009ea6:	d00e      	beq.n	8009ec6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	4a18      	ldr	r2, [pc, #96]	; (8009f10 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009eae:	4293      	cmp	r3, r2
 8009eb0:	d009      	beq.n	8009ec6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	4a17      	ldr	r2, [pc, #92]	; (8009f14 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009eb8:	4293      	cmp	r3, r2
 8009eba:	d004      	beq.n	8009ec6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	4a15      	ldr	r2, [pc, #84]	; (8009f18 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009ec2:	4293      	cmp	r3, r2
 8009ec4:	d10c      	bne.n	8009ee0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009ecc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	685b      	ldr	r3, [r3, #4]
 8009ed2:	68ba      	ldr	r2, [r7, #8]
 8009ed4:	4313      	orrs	r3, r2
 8009ed6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	68ba      	ldr	r2, [r7, #8]
 8009ede:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2201      	movs	r2, #1
 8009ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2200      	movs	r2, #0
 8009eec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009ef0:	2300      	movs	r3, #0
}
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	3714      	adds	r7, #20
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efc:	4770      	bx	lr
 8009efe:	bf00      	nop
 8009f00:	40010000 	.word	0x40010000
 8009f04:	40000400 	.word	0x40000400
 8009f08:	40000800 	.word	0x40000800
 8009f0c:	40000c00 	.word	0x40000c00
 8009f10:	40010400 	.word	0x40010400
 8009f14:	40014000 	.word	0x40014000
 8009f18:	40001800 	.word	0x40001800

08009f1c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009f1c:	b480      	push	{r7}
 8009f1e:	b083      	sub	sp, #12
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009f24:	bf00      	nop
 8009f26:	370c      	adds	r7, #12
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2e:	4770      	bx	lr

08009f30 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009f30:	b480      	push	{r7}
 8009f32:	b083      	sub	sp, #12
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009f38:	bf00      	nop
 8009f3a:	370c      	adds	r7, #12
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f42:	4770      	bx	lr

08009f44 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b082      	sub	sp, #8
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d101      	bne.n	8009f56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009f52:	2301      	movs	r3, #1
 8009f54:	e03f      	b.n	8009fd6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009f5c:	b2db      	uxtb	r3, r3
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d106      	bne.n	8009f70 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2200      	movs	r2, #0
 8009f66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009f6a:	6878      	ldr	r0, [r7, #4]
 8009f6c:	f7f9 f860 	bl	8003030 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2224      	movs	r2, #36	; 0x24
 8009f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	68da      	ldr	r2, [r3, #12]
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009f86:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009f88:	6878      	ldr	r0, [r7, #4]
 8009f8a:	f000 fddf 	bl	800ab4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	691a      	ldr	r2, [r3, #16]
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009f9c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	695a      	ldr	r2, [r3, #20]
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009fac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	68da      	ldr	r2, [r3, #12]
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009fbc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2220      	movs	r2, #32
 8009fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2220      	movs	r2, #32
 8009fd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009fd4:	2300      	movs	r3, #0
}
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	3708      	adds	r7, #8
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	bd80      	pop	{r7, pc}

08009fde <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009fde:	b580      	push	{r7, lr}
 8009fe0:	b08a      	sub	sp, #40	; 0x28
 8009fe2:	af02      	add	r7, sp, #8
 8009fe4:	60f8      	str	r0, [r7, #12]
 8009fe6:	60b9      	str	r1, [r7, #8]
 8009fe8:	603b      	str	r3, [r7, #0]
 8009fea:	4613      	mov	r3, r2
 8009fec:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009fee:	2300      	movs	r3, #0
 8009ff0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009ff8:	b2db      	uxtb	r3, r3
 8009ffa:	2b20      	cmp	r3, #32
 8009ffc:	d17c      	bne.n	800a0f8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009ffe:	68bb      	ldr	r3, [r7, #8]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d002      	beq.n	800a00a <HAL_UART_Transmit+0x2c>
 800a004:	88fb      	ldrh	r3, [r7, #6]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d101      	bne.n	800a00e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a00a:	2301      	movs	r3, #1
 800a00c:	e075      	b.n	800a0fa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a014:	2b01      	cmp	r3, #1
 800a016:	d101      	bne.n	800a01c <HAL_UART_Transmit+0x3e>
 800a018:	2302      	movs	r3, #2
 800a01a:	e06e      	b.n	800a0fa <HAL_UART_Transmit+0x11c>
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	2201      	movs	r2, #1
 800a020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	2200      	movs	r2, #0
 800a028:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	2221      	movs	r2, #33	; 0x21
 800a02e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a032:	f7f9 fbd3 	bl	80037dc <HAL_GetTick>
 800a036:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	88fa      	ldrh	r2, [r7, #6]
 800a03c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	88fa      	ldrh	r2, [r7, #6]
 800a042:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	689b      	ldr	r3, [r3, #8]
 800a048:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a04c:	d108      	bne.n	800a060 <HAL_UART_Transmit+0x82>
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	691b      	ldr	r3, [r3, #16]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d104      	bne.n	800a060 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800a056:	2300      	movs	r3, #0
 800a058:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a05a:	68bb      	ldr	r3, [r7, #8]
 800a05c:	61bb      	str	r3, [r7, #24]
 800a05e:	e003      	b.n	800a068 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a064:	2300      	movs	r3, #0
 800a066:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	2200      	movs	r2, #0
 800a06c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800a070:	e02a      	b.n	800a0c8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a072:	683b      	ldr	r3, [r7, #0]
 800a074:	9300      	str	r3, [sp, #0]
 800a076:	697b      	ldr	r3, [r7, #20]
 800a078:	2200      	movs	r2, #0
 800a07a:	2180      	movs	r1, #128	; 0x80
 800a07c:	68f8      	ldr	r0, [r7, #12]
 800a07e:	f000 fb1f 	bl	800a6c0 <UART_WaitOnFlagUntilTimeout>
 800a082:	4603      	mov	r3, r0
 800a084:	2b00      	cmp	r3, #0
 800a086:	d001      	beq.n	800a08c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800a088:	2303      	movs	r3, #3
 800a08a:	e036      	b.n	800a0fa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800a08c:	69fb      	ldr	r3, [r7, #28]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d10b      	bne.n	800a0aa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a092:	69bb      	ldr	r3, [r7, #24]
 800a094:	881b      	ldrh	r3, [r3, #0]
 800a096:	461a      	mov	r2, r3
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a0a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a0a2:	69bb      	ldr	r3, [r7, #24]
 800a0a4:	3302      	adds	r3, #2
 800a0a6:	61bb      	str	r3, [r7, #24]
 800a0a8:	e007      	b.n	800a0ba <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a0aa:	69fb      	ldr	r3, [r7, #28]
 800a0ac:	781a      	ldrb	r2, [r3, #0]
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a0b4:	69fb      	ldr	r3, [r7, #28]
 800a0b6:	3301      	adds	r3, #1
 800a0b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a0be:	b29b      	uxth	r3, r3
 800a0c0:	3b01      	subs	r3, #1
 800a0c2:	b29a      	uxth	r2, r3
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a0cc:	b29b      	uxth	r3, r3
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d1cf      	bne.n	800a072 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	9300      	str	r3, [sp, #0]
 800a0d6:	697b      	ldr	r3, [r7, #20]
 800a0d8:	2200      	movs	r2, #0
 800a0da:	2140      	movs	r1, #64	; 0x40
 800a0dc:	68f8      	ldr	r0, [r7, #12]
 800a0de:	f000 faef 	bl	800a6c0 <UART_WaitOnFlagUntilTimeout>
 800a0e2:	4603      	mov	r3, r0
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d001      	beq.n	800a0ec <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800a0e8:	2303      	movs	r3, #3
 800a0ea:	e006      	b.n	800a0fa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	2220      	movs	r2, #32
 800a0f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	e000      	b.n	800a0fa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800a0f8:	2302      	movs	r3, #2
  }
}
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	3720      	adds	r7, #32
 800a0fe:	46bd      	mov	sp, r7
 800a100:	bd80      	pop	{r7, pc}

0800a102 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a102:	b580      	push	{r7, lr}
 800a104:	b084      	sub	sp, #16
 800a106:	af00      	add	r7, sp, #0
 800a108:	60f8      	str	r0, [r7, #12]
 800a10a:	60b9      	str	r1, [r7, #8]
 800a10c:	4613      	mov	r3, r2
 800a10e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a116:	b2db      	uxtb	r3, r3
 800a118:	2b20      	cmp	r3, #32
 800a11a:	d11d      	bne.n	800a158 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800a11c:	68bb      	ldr	r3, [r7, #8]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d002      	beq.n	800a128 <HAL_UART_Receive_IT+0x26>
 800a122:	88fb      	ldrh	r3, [r7, #6]
 800a124:	2b00      	cmp	r3, #0
 800a126:	d101      	bne.n	800a12c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800a128:	2301      	movs	r3, #1
 800a12a:	e016      	b.n	800a15a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a132:	2b01      	cmp	r3, #1
 800a134:	d101      	bne.n	800a13a <HAL_UART_Receive_IT+0x38>
 800a136:	2302      	movs	r3, #2
 800a138:	e00f      	b.n	800a15a <HAL_UART_Receive_IT+0x58>
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	2201      	movs	r2, #1
 800a13e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	2200      	movs	r2, #0
 800a146:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a148:	88fb      	ldrh	r3, [r7, #6]
 800a14a:	461a      	mov	r2, r3
 800a14c:	68b9      	ldr	r1, [r7, #8]
 800a14e:	68f8      	ldr	r0, [r7, #12]
 800a150:	f000 fb24 	bl	800a79c <UART_Start_Receive_IT>
 800a154:	4603      	mov	r3, r0
 800a156:	e000      	b.n	800a15a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800a158:	2302      	movs	r3, #2
  }
}
 800a15a:	4618      	mov	r0, r3
 800a15c:	3710      	adds	r7, #16
 800a15e:	46bd      	mov	sp, r7
 800a160:	bd80      	pop	{r7, pc}
	...

0800a164 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b0ba      	sub	sp, #232	; 0xe8
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	68db      	ldr	r3, [r3, #12]
 800a17c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	695b      	ldr	r3, [r3, #20]
 800a186:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a18a:	2300      	movs	r3, #0
 800a18c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a190:	2300      	movs	r3, #0
 800a192:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a196:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a19a:	f003 030f 	and.w	r3, r3, #15
 800a19e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a1a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d10f      	bne.n	800a1ca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a1aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a1ae:	f003 0320 	and.w	r3, r3, #32
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d009      	beq.n	800a1ca <HAL_UART_IRQHandler+0x66>
 800a1b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a1ba:	f003 0320 	and.w	r3, r3, #32
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d003      	beq.n	800a1ca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	f000 fc07 	bl	800a9d6 <UART_Receive_IT>
      return;
 800a1c8:	e256      	b.n	800a678 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a1ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	f000 80de 	beq.w	800a390 <HAL_UART_IRQHandler+0x22c>
 800a1d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a1d8:	f003 0301 	and.w	r3, r3, #1
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d106      	bne.n	800a1ee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a1e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a1e4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	f000 80d1 	beq.w	800a390 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a1ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a1f2:	f003 0301 	and.w	r3, r3, #1
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d00b      	beq.n	800a212 <HAL_UART_IRQHandler+0xae>
 800a1fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a1fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a202:	2b00      	cmp	r3, #0
 800a204:	d005      	beq.n	800a212 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a20a:	f043 0201 	orr.w	r2, r3, #1
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a212:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a216:	f003 0304 	and.w	r3, r3, #4
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d00b      	beq.n	800a236 <HAL_UART_IRQHandler+0xd2>
 800a21e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a222:	f003 0301 	and.w	r3, r3, #1
 800a226:	2b00      	cmp	r3, #0
 800a228:	d005      	beq.n	800a236 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a22e:	f043 0202 	orr.w	r2, r3, #2
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a236:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a23a:	f003 0302 	and.w	r3, r3, #2
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d00b      	beq.n	800a25a <HAL_UART_IRQHandler+0xf6>
 800a242:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a246:	f003 0301 	and.w	r3, r3, #1
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d005      	beq.n	800a25a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a252:	f043 0204 	orr.w	r2, r3, #4
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a25a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a25e:	f003 0308 	and.w	r3, r3, #8
 800a262:	2b00      	cmp	r3, #0
 800a264:	d011      	beq.n	800a28a <HAL_UART_IRQHandler+0x126>
 800a266:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a26a:	f003 0320 	and.w	r3, r3, #32
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d105      	bne.n	800a27e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a272:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a276:	f003 0301 	and.w	r3, r3, #1
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d005      	beq.n	800a28a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a282:	f043 0208 	orr.w	r2, r3, #8
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a28e:	2b00      	cmp	r3, #0
 800a290:	f000 81ed 	beq.w	800a66e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a294:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a298:	f003 0320 	and.w	r3, r3, #32
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d008      	beq.n	800a2b2 <HAL_UART_IRQHandler+0x14e>
 800a2a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a2a4:	f003 0320 	and.w	r3, r3, #32
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d002      	beq.n	800a2b2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a2ac:	6878      	ldr	r0, [r7, #4]
 800a2ae:	f000 fb92 	bl	800a9d6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	695b      	ldr	r3, [r3, #20]
 800a2b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2bc:	2b40      	cmp	r3, #64	; 0x40
 800a2be:	bf0c      	ite	eq
 800a2c0:	2301      	moveq	r3, #1
 800a2c2:	2300      	movne	r3, #0
 800a2c4:	b2db      	uxtb	r3, r3
 800a2c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2ce:	f003 0308 	and.w	r3, r3, #8
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d103      	bne.n	800a2de <HAL_UART_IRQHandler+0x17a>
 800a2d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d04f      	beq.n	800a37e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a2de:	6878      	ldr	r0, [r7, #4]
 800a2e0:	f000 fa9a 	bl	800a818 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	695b      	ldr	r3, [r3, #20]
 800a2ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2ee:	2b40      	cmp	r3, #64	; 0x40
 800a2f0:	d141      	bne.n	800a376 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	3314      	adds	r3, #20
 800a2f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a300:	e853 3f00 	ldrex	r3, [r3]
 800a304:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a308:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a30c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a310:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	3314      	adds	r3, #20
 800a31a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a31e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a322:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a326:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a32a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a32e:	e841 2300 	strex	r3, r2, [r1]
 800a332:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a336:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d1d9      	bne.n	800a2f2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a342:	2b00      	cmp	r3, #0
 800a344:	d013      	beq.n	800a36e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a34a:	4a7d      	ldr	r2, [pc, #500]	; (800a540 <HAL_UART_IRQHandler+0x3dc>)
 800a34c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a352:	4618      	mov	r0, r3
 800a354:	f7fa fdf4 	bl	8004f40 <HAL_DMA_Abort_IT>
 800a358:	4603      	mov	r3, r0
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d016      	beq.n	800a38c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a362:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a364:	687a      	ldr	r2, [r7, #4]
 800a366:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a368:	4610      	mov	r0, r2
 800a36a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a36c:	e00e      	b.n	800a38c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a36e:	6878      	ldr	r0, [r7, #4]
 800a370:	f000 f990 	bl	800a694 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a374:	e00a      	b.n	800a38c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a376:	6878      	ldr	r0, [r7, #4]
 800a378:	f000 f98c 	bl	800a694 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a37c:	e006      	b.n	800a38c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a37e:	6878      	ldr	r0, [r7, #4]
 800a380:	f000 f988 	bl	800a694 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2200      	movs	r2, #0
 800a388:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800a38a:	e170      	b.n	800a66e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a38c:	bf00      	nop
    return;
 800a38e:	e16e      	b.n	800a66e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a394:	2b01      	cmp	r3, #1
 800a396:	f040 814a 	bne.w	800a62e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a39a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a39e:	f003 0310 	and.w	r3, r3, #16
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	f000 8143 	beq.w	800a62e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a3a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a3ac:	f003 0310 	and.w	r3, r3, #16
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	f000 813c 	beq.w	800a62e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	60bb      	str	r3, [r7, #8]
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	60bb      	str	r3, [r7, #8]
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	685b      	ldr	r3, [r3, #4]
 800a3c8:	60bb      	str	r3, [r7, #8]
 800a3ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	695b      	ldr	r3, [r3, #20]
 800a3d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3d6:	2b40      	cmp	r3, #64	; 0x40
 800a3d8:	f040 80b4 	bne.w	800a544 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	685b      	ldr	r3, [r3, #4]
 800a3e4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a3e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	f000 8140 	beq.w	800a672 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a3f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a3fa:	429a      	cmp	r2, r3
 800a3fc:	f080 8139 	bcs.w	800a672 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a406:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a40c:	69db      	ldr	r3, [r3, #28]
 800a40e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a412:	f000 8088 	beq.w	800a526 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	330c      	adds	r3, #12
 800a41c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a420:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a424:	e853 3f00 	ldrex	r3, [r3]
 800a428:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a42c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a430:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a434:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	330c      	adds	r3, #12
 800a43e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800a442:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a446:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a44a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a44e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a452:	e841 2300 	strex	r3, r2, [r1]
 800a456:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a45a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d1d9      	bne.n	800a416 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	3314      	adds	r3, #20
 800a468:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a46a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a46c:	e853 3f00 	ldrex	r3, [r3]
 800a470:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a472:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a474:	f023 0301 	bic.w	r3, r3, #1
 800a478:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	3314      	adds	r3, #20
 800a482:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a486:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a48a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a48c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a48e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a492:	e841 2300 	strex	r3, r2, [r1]
 800a496:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a498:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d1e1      	bne.n	800a462 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	3314      	adds	r3, #20
 800a4a4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a4a8:	e853 3f00 	ldrex	r3, [r3]
 800a4ac:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a4ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a4b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a4b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	3314      	adds	r3, #20
 800a4be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a4c2:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a4c4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4c6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a4c8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a4ca:	e841 2300 	strex	r3, r2, [r1]
 800a4ce:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a4d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d1e3      	bne.n	800a49e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2220      	movs	r2, #32
 800a4da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	330c      	adds	r3, #12
 800a4ea:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a4ee:	e853 3f00 	ldrex	r3, [r3]
 800a4f2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a4f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a4f6:	f023 0310 	bic.w	r3, r3, #16
 800a4fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	330c      	adds	r3, #12
 800a504:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a508:	65ba      	str	r2, [r7, #88]	; 0x58
 800a50a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a50c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a50e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a510:	e841 2300 	strex	r3, r2, [r1]
 800a514:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a516:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d1e3      	bne.n	800a4e4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a520:	4618      	mov	r0, r3
 800a522:	f7fa fc9d 	bl	8004e60 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a52e:	b29b      	uxth	r3, r3
 800a530:	1ad3      	subs	r3, r2, r3
 800a532:	b29b      	uxth	r3, r3
 800a534:	4619      	mov	r1, r3
 800a536:	6878      	ldr	r0, [r7, #4]
 800a538:	f000 f8b6 	bl	800a6a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a53c:	e099      	b.n	800a672 <HAL_UART_IRQHandler+0x50e>
 800a53e:	bf00      	nop
 800a540:	0800a8df 	.word	0x0800a8df
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a54c:	b29b      	uxth	r3, r3
 800a54e:	1ad3      	subs	r3, r2, r3
 800a550:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a558:	b29b      	uxth	r3, r3
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	f000 808b 	beq.w	800a676 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800a560:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a564:	2b00      	cmp	r3, #0
 800a566:	f000 8086 	beq.w	800a676 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	330c      	adds	r3, #12
 800a570:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a574:	e853 3f00 	ldrex	r3, [r3]
 800a578:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a57a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a57c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a580:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	330c      	adds	r3, #12
 800a58a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a58e:	647a      	str	r2, [r7, #68]	; 0x44
 800a590:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a592:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a594:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a596:	e841 2300 	strex	r3, r2, [r1]
 800a59a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a59c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d1e3      	bne.n	800a56a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	3314      	adds	r3, #20
 800a5a8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5ac:	e853 3f00 	ldrex	r3, [r3]
 800a5b0:	623b      	str	r3, [r7, #32]
   return(result);
 800a5b2:	6a3b      	ldr	r3, [r7, #32]
 800a5b4:	f023 0301 	bic.w	r3, r3, #1
 800a5b8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	3314      	adds	r3, #20
 800a5c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a5c6:	633a      	str	r2, [r7, #48]	; 0x30
 800a5c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a5cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a5ce:	e841 2300 	strex	r3, r2, [r1]
 800a5d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a5d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d1e3      	bne.n	800a5a2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2220      	movs	r2, #32
 800a5de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	330c      	adds	r3, #12
 800a5ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5f0:	693b      	ldr	r3, [r7, #16]
 800a5f2:	e853 3f00 	ldrex	r3, [r3]
 800a5f6:	60fb      	str	r3, [r7, #12]
   return(result);
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	f023 0310 	bic.w	r3, r3, #16
 800a5fe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	330c      	adds	r3, #12
 800a608:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a60c:	61fa      	str	r2, [r7, #28]
 800a60e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a610:	69b9      	ldr	r1, [r7, #24]
 800a612:	69fa      	ldr	r2, [r7, #28]
 800a614:	e841 2300 	strex	r3, r2, [r1]
 800a618:	617b      	str	r3, [r7, #20]
   return(result);
 800a61a:	697b      	ldr	r3, [r7, #20]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d1e3      	bne.n	800a5e8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a620:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a624:	4619      	mov	r1, r3
 800a626:	6878      	ldr	r0, [r7, #4]
 800a628:	f000 f83e 	bl	800a6a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a62c:	e023      	b.n	800a676 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a62e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a632:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a636:	2b00      	cmp	r3, #0
 800a638:	d009      	beq.n	800a64e <HAL_UART_IRQHandler+0x4ea>
 800a63a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a63e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a642:	2b00      	cmp	r3, #0
 800a644:	d003      	beq.n	800a64e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800a646:	6878      	ldr	r0, [r7, #4]
 800a648:	f000 f95d 	bl	800a906 <UART_Transmit_IT>
    return;
 800a64c:	e014      	b.n	800a678 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a64e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a656:	2b00      	cmp	r3, #0
 800a658:	d00e      	beq.n	800a678 <HAL_UART_IRQHandler+0x514>
 800a65a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a65e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a662:	2b00      	cmp	r3, #0
 800a664:	d008      	beq.n	800a678 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f000 f99d 	bl	800a9a6 <UART_EndTransmit_IT>
    return;
 800a66c:	e004      	b.n	800a678 <HAL_UART_IRQHandler+0x514>
    return;
 800a66e:	bf00      	nop
 800a670:	e002      	b.n	800a678 <HAL_UART_IRQHandler+0x514>
      return;
 800a672:	bf00      	nop
 800a674:	e000      	b.n	800a678 <HAL_UART_IRQHandler+0x514>
      return;
 800a676:	bf00      	nop
  }
}
 800a678:	37e8      	adds	r7, #232	; 0xe8
 800a67a:	46bd      	mov	sp, r7
 800a67c:	bd80      	pop	{r7, pc}
 800a67e:	bf00      	nop

0800a680 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a680:	b480      	push	{r7}
 800a682:	b083      	sub	sp, #12
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a688:	bf00      	nop
 800a68a:	370c      	adds	r7, #12
 800a68c:	46bd      	mov	sp, r7
 800a68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a692:	4770      	bx	lr

0800a694 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a694:	b480      	push	{r7}
 800a696:	b083      	sub	sp, #12
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a69c:	bf00      	nop
 800a69e:	370c      	adds	r7, #12
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a6:	4770      	bx	lr

0800a6a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a6a8:	b480      	push	{r7}
 800a6aa:	b083      	sub	sp, #12
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	6078      	str	r0, [r7, #4]
 800a6b0:	460b      	mov	r3, r1
 800a6b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a6b4:	bf00      	nop
 800a6b6:	370c      	adds	r7, #12
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6be:	4770      	bx	lr

0800a6c0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b090      	sub	sp, #64	; 0x40
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	60f8      	str	r0, [r7, #12]
 800a6c8:	60b9      	str	r1, [r7, #8]
 800a6ca:	603b      	str	r3, [r7, #0]
 800a6cc:	4613      	mov	r3, r2
 800a6ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a6d0:	e050      	b.n	800a774 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a6d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a6d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6d8:	d04c      	beq.n	800a774 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a6da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d007      	beq.n	800a6f0 <UART_WaitOnFlagUntilTimeout+0x30>
 800a6e0:	f7f9 f87c 	bl	80037dc <HAL_GetTick>
 800a6e4:	4602      	mov	r2, r0
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	1ad3      	subs	r3, r2, r3
 800a6ea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a6ec:	429a      	cmp	r2, r3
 800a6ee:	d241      	bcs.n	800a774 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	330c      	adds	r3, #12
 800a6f6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6fa:	e853 3f00 	ldrex	r3, [r3]
 800a6fe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a702:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a706:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	330c      	adds	r3, #12
 800a70e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a710:	637a      	str	r2, [r7, #52]	; 0x34
 800a712:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a714:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a716:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a718:	e841 2300 	strex	r3, r2, [r1]
 800a71c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a71e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a720:	2b00      	cmp	r3, #0
 800a722:	d1e5      	bne.n	800a6f0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	3314      	adds	r3, #20
 800a72a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a72c:	697b      	ldr	r3, [r7, #20]
 800a72e:	e853 3f00 	ldrex	r3, [r3]
 800a732:	613b      	str	r3, [r7, #16]
   return(result);
 800a734:	693b      	ldr	r3, [r7, #16]
 800a736:	f023 0301 	bic.w	r3, r3, #1
 800a73a:	63bb      	str	r3, [r7, #56]	; 0x38
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	3314      	adds	r3, #20
 800a742:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a744:	623a      	str	r2, [r7, #32]
 800a746:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a748:	69f9      	ldr	r1, [r7, #28]
 800a74a:	6a3a      	ldr	r2, [r7, #32]
 800a74c:	e841 2300 	strex	r3, r2, [r1]
 800a750:	61bb      	str	r3, [r7, #24]
   return(result);
 800a752:	69bb      	ldr	r3, [r7, #24]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d1e5      	bne.n	800a724 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	2220      	movs	r2, #32
 800a75c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	2220      	movs	r2, #32
 800a764:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	2200      	movs	r2, #0
 800a76c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a770:	2303      	movs	r3, #3
 800a772:	e00f      	b.n	800a794 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	681a      	ldr	r2, [r3, #0]
 800a77a:	68bb      	ldr	r3, [r7, #8]
 800a77c:	4013      	ands	r3, r2
 800a77e:	68ba      	ldr	r2, [r7, #8]
 800a780:	429a      	cmp	r2, r3
 800a782:	bf0c      	ite	eq
 800a784:	2301      	moveq	r3, #1
 800a786:	2300      	movne	r3, #0
 800a788:	b2db      	uxtb	r3, r3
 800a78a:	461a      	mov	r2, r3
 800a78c:	79fb      	ldrb	r3, [r7, #7]
 800a78e:	429a      	cmp	r2, r3
 800a790:	d09f      	beq.n	800a6d2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a792:	2300      	movs	r3, #0
}
 800a794:	4618      	mov	r0, r3
 800a796:	3740      	adds	r7, #64	; 0x40
 800a798:	46bd      	mov	sp, r7
 800a79a:	bd80      	pop	{r7, pc}

0800a79c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a79c:	b480      	push	{r7}
 800a79e:	b085      	sub	sp, #20
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	60f8      	str	r0, [r7, #12]
 800a7a4:	60b9      	str	r1, [r7, #8]
 800a7a6:	4613      	mov	r3, r2
 800a7a8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	68ba      	ldr	r2, [r7, #8]
 800a7ae:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	88fa      	ldrh	r2, [r7, #6]
 800a7b4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	88fa      	ldrh	r2, [r7, #6]
 800a7ba:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	2200      	movs	r2, #0
 800a7c0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	2222      	movs	r2, #34	; 0x22
 800a7c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	691b      	ldr	r3, [r3, #16]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d007      	beq.n	800a7ea <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	68da      	ldr	r2, [r3, #12]
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a7e8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	695a      	ldr	r2, [r3, #20]
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f042 0201 	orr.w	r2, r2, #1
 800a7f8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	68da      	ldr	r2, [r3, #12]
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	f042 0220 	orr.w	r2, r2, #32
 800a808:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a80a:	2300      	movs	r3, #0
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	3714      	adds	r7, #20
 800a810:	46bd      	mov	sp, r7
 800a812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a816:	4770      	bx	lr

0800a818 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a818:	b480      	push	{r7}
 800a81a:	b095      	sub	sp, #84	; 0x54
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	330c      	adds	r3, #12
 800a826:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a828:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a82a:	e853 3f00 	ldrex	r3, [r3]
 800a82e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a832:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a836:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	330c      	adds	r3, #12
 800a83e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a840:	643a      	str	r2, [r7, #64]	; 0x40
 800a842:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a844:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a846:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a848:	e841 2300 	strex	r3, r2, [r1]
 800a84c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a84e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a850:	2b00      	cmp	r3, #0
 800a852:	d1e5      	bne.n	800a820 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	3314      	adds	r3, #20
 800a85a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a85c:	6a3b      	ldr	r3, [r7, #32]
 800a85e:	e853 3f00 	ldrex	r3, [r3]
 800a862:	61fb      	str	r3, [r7, #28]
   return(result);
 800a864:	69fb      	ldr	r3, [r7, #28]
 800a866:	f023 0301 	bic.w	r3, r3, #1
 800a86a:	64bb      	str	r3, [r7, #72]	; 0x48
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	3314      	adds	r3, #20
 800a872:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a874:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a876:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a878:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a87a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a87c:	e841 2300 	strex	r3, r2, [r1]
 800a880:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a884:	2b00      	cmp	r3, #0
 800a886:	d1e5      	bne.n	800a854 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a88c:	2b01      	cmp	r3, #1
 800a88e:	d119      	bne.n	800a8c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	330c      	adds	r3, #12
 800a896:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	e853 3f00 	ldrex	r3, [r3]
 800a89e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a8a0:	68bb      	ldr	r3, [r7, #8]
 800a8a2:	f023 0310 	bic.w	r3, r3, #16
 800a8a6:	647b      	str	r3, [r7, #68]	; 0x44
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	330c      	adds	r3, #12
 800a8ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a8b0:	61ba      	str	r2, [r7, #24]
 800a8b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8b4:	6979      	ldr	r1, [r7, #20]
 800a8b6:	69ba      	ldr	r2, [r7, #24]
 800a8b8:	e841 2300 	strex	r3, r2, [r1]
 800a8bc:	613b      	str	r3, [r7, #16]
   return(result);
 800a8be:	693b      	ldr	r3, [r7, #16]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d1e5      	bne.n	800a890 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	2220      	movs	r2, #32
 800a8c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a8d2:	bf00      	nop
 800a8d4:	3754      	adds	r7, #84	; 0x54
 800a8d6:	46bd      	mov	sp, r7
 800a8d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8dc:	4770      	bx	lr

0800a8de <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a8de:	b580      	push	{r7, lr}
 800a8e0:	b084      	sub	sp, #16
 800a8e2:	af00      	add	r7, sp, #0
 800a8e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8ea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	2200      	movs	r2, #0
 800a8f0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	2200      	movs	r2, #0
 800a8f6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a8f8:	68f8      	ldr	r0, [r7, #12]
 800a8fa:	f7ff fecb 	bl	800a694 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a8fe:	bf00      	nop
 800a900:	3710      	adds	r7, #16
 800a902:	46bd      	mov	sp, r7
 800a904:	bd80      	pop	{r7, pc}

0800a906 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a906:	b480      	push	{r7}
 800a908:	b085      	sub	sp, #20
 800a90a:	af00      	add	r7, sp, #0
 800a90c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a914:	b2db      	uxtb	r3, r3
 800a916:	2b21      	cmp	r3, #33	; 0x21
 800a918:	d13e      	bne.n	800a998 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	689b      	ldr	r3, [r3, #8]
 800a91e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a922:	d114      	bne.n	800a94e <UART_Transmit_IT+0x48>
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	691b      	ldr	r3, [r3, #16]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d110      	bne.n	800a94e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	6a1b      	ldr	r3, [r3, #32]
 800a930:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	881b      	ldrh	r3, [r3, #0]
 800a936:	461a      	mov	r2, r3
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a940:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	6a1b      	ldr	r3, [r3, #32]
 800a946:	1c9a      	adds	r2, r3, #2
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	621a      	str	r2, [r3, #32]
 800a94c:	e008      	b.n	800a960 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	6a1b      	ldr	r3, [r3, #32]
 800a952:	1c59      	adds	r1, r3, #1
 800a954:	687a      	ldr	r2, [r7, #4]
 800a956:	6211      	str	r1, [r2, #32]
 800a958:	781a      	ldrb	r2, [r3, #0]
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a964:	b29b      	uxth	r3, r3
 800a966:	3b01      	subs	r3, #1
 800a968:	b29b      	uxth	r3, r3
 800a96a:	687a      	ldr	r2, [r7, #4]
 800a96c:	4619      	mov	r1, r3
 800a96e:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a970:	2b00      	cmp	r3, #0
 800a972:	d10f      	bne.n	800a994 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	68da      	ldr	r2, [r3, #12]
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a982:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	68da      	ldr	r2, [r3, #12]
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a992:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a994:	2300      	movs	r3, #0
 800a996:	e000      	b.n	800a99a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a998:	2302      	movs	r3, #2
  }
}
 800a99a:	4618      	mov	r0, r3
 800a99c:	3714      	adds	r7, #20
 800a99e:	46bd      	mov	sp, r7
 800a9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a4:	4770      	bx	lr

0800a9a6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a9a6:	b580      	push	{r7, lr}
 800a9a8:	b082      	sub	sp, #8
 800a9aa:	af00      	add	r7, sp, #0
 800a9ac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	68da      	ldr	r2, [r3, #12]
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a9bc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	2220      	movs	r2, #32
 800a9c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a9c6:	6878      	ldr	r0, [r7, #4]
 800a9c8:	f7ff fe5a 	bl	800a680 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a9cc:	2300      	movs	r3, #0
}
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	3708      	adds	r7, #8
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	bd80      	pop	{r7, pc}

0800a9d6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a9d6:	b580      	push	{r7, lr}
 800a9d8:	b08c      	sub	sp, #48	; 0x30
 800a9da:	af00      	add	r7, sp, #0
 800a9dc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a9e4:	b2db      	uxtb	r3, r3
 800a9e6:	2b22      	cmp	r3, #34	; 0x22
 800a9e8:	f040 80ab 	bne.w	800ab42 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	689b      	ldr	r3, [r3, #8]
 800a9f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a9f4:	d117      	bne.n	800aa26 <UART_Receive_IT+0x50>
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	691b      	ldr	r3, [r3, #16]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d113      	bne.n	800aa26 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a9fe:	2300      	movs	r3, #0
 800aa00:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa06:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	685b      	ldr	r3, [r3, #4]
 800aa0e:	b29b      	uxth	r3, r3
 800aa10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa14:	b29a      	uxth	r2, r3
 800aa16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa18:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa1e:	1c9a      	adds	r2, r3, #2
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	629a      	str	r2, [r3, #40]	; 0x28
 800aa24:	e026      	b.n	800aa74 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa2a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	689b      	ldr	r3, [r3, #8]
 800aa34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aa38:	d007      	beq.n	800aa4a <UART_Receive_IT+0x74>
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	689b      	ldr	r3, [r3, #8]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d10a      	bne.n	800aa58 <UART_Receive_IT+0x82>
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	691b      	ldr	r3, [r3, #16]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d106      	bne.n	800aa58 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	685b      	ldr	r3, [r3, #4]
 800aa50:	b2da      	uxtb	r2, r3
 800aa52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa54:	701a      	strb	r2, [r3, #0]
 800aa56:	e008      	b.n	800aa6a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	685b      	ldr	r3, [r3, #4]
 800aa5e:	b2db      	uxtb	r3, r3
 800aa60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa64:	b2da      	uxtb	r2, r3
 800aa66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa68:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa6e:	1c5a      	adds	r2, r3, #1
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800aa78:	b29b      	uxth	r3, r3
 800aa7a:	3b01      	subs	r3, #1
 800aa7c:	b29b      	uxth	r3, r3
 800aa7e:	687a      	ldr	r2, [r7, #4]
 800aa80:	4619      	mov	r1, r3
 800aa82:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d15a      	bne.n	800ab3e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	68da      	ldr	r2, [r3, #12]
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	f022 0220 	bic.w	r2, r2, #32
 800aa96:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	68da      	ldr	r2, [r3, #12]
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800aaa6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	695a      	ldr	r2, [r3, #20]
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	f022 0201 	bic.w	r2, r2, #1
 800aab6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	2220      	movs	r2, #32
 800aabc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aac4:	2b01      	cmp	r3, #1
 800aac6:	d135      	bne.n	800ab34 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2200      	movs	r2, #0
 800aacc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	330c      	adds	r3, #12
 800aad4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aad6:	697b      	ldr	r3, [r7, #20]
 800aad8:	e853 3f00 	ldrex	r3, [r3]
 800aadc:	613b      	str	r3, [r7, #16]
   return(result);
 800aade:	693b      	ldr	r3, [r7, #16]
 800aae0:	f023 0310 	bic.w	r3, r3, #16
 800aae4:	627b      	str	r3, [r7, #36]	; 0x24
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	330c      	adds	r3, #12
 800aaec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aaee:	623a      	str	r2, [r7, #32]
 800aaf0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaf2:	69f9      	ldr	r1, [r7, #28]
 800aaf4:	6a3a      	ldr	r2, [r7, #32]
 800aaf6:	e841 2300 	strex	r3, r2, [r1]
 800aafa:	61bb      	str	r3, [r7, #24]
   return(result);
 800aafc:	69bb      	ldr	r3, [r7, #24]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d1e5      	bne.n	800aace <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	f003 0310 	and.w	r3, r3, #16
 800ab0c:	2b10      	cmp	r3, #16
 800ab0e:	d10a      	bne.n	800ab26 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ab10:	2300      	movs	r3, #0
 800ab12:	60fb      	str	r3, [r7, #12]
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	60fb      	str	r3, [r7, #12]
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	685b      	ldr	r3, [r3, #4]
 800ab22:	60fb      	str	r3, [r7, #12]
 800ab24:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800ab2a:	4619      	mov	r1, r3
 800ab2c:	6878      	ldr	r0, [r7, #4]
 800ab2e:	f7ff fdbb 	bl	800a6a8 <HAL_UARTEx_RxEventCallback>
 800ab32:	e002      	b.n	800ab3a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800ab34:	6878      	ldr	r0, [r7, #4]
 800ab36:	f7f6 fe6d 	bl	8001814 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	e002      	b.n	800ab44 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800ab3e:	2300      	movs	r3, #0
 800ab40:	e000      	b.n	800ab44 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800ab42:	2302      	movs	r3, #2
  }
}
 800ab44:	4618      	mov	r0, r3
 800ab46:	3730      	adds	r7, #48	; 0x30
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	bd80      	pop	{r7, pc}

0800ab4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ab4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ab50:	b0c0      	sub	sp, #256	; 0x100
 800ab52:	af00      	add	r7, sp, #0
 800ab54:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ab58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	691b      	ldr	r3, [r3, #16]
 800ab60:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800ab64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab68:	68d9      	ldr	r1, [r3, #12]
 800ab6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab6e:	681a      	ldr	r2, [r3, #0]
 800ab70:	ea40 0301 	orr.w	r3, r0, r1
 800ab74:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800ab76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab7a:	689a      	ldr	r2, [r3, #8]
 800ab7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab80:	691b      	ldr	r3, [r3, #16]
 800ab82:	431a      	orrs	r2, r3
 800ab84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab88:	695b      	ldr	r3, [r3, #20]
 800ab8a:	431a      	orrs	r2, r3
 800ab8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab90:	69db      	ldr	r3, [r3, #28]
 800ab92:	4313      	orrs	r3, r2
 800ab94:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800ab98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	68db      	ldr	r3, [r3, #12]
 800aba0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800aba4:	f021 010c 	bic.w	r1, r1, #12
 800aba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800abac:	681a      	ldr	r2, [r3, #0]
 800abae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800abb2:	430b      	orrs	r3, r1
 800abb4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800abb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	695b      	ldr	r3, [r3, #20]
 800abbe:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800abc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800abc6:	6999      	ldr	r1, [r3, #24]
 800abc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800abcc:	681a      	ldr	r2, [r3, #0]
 800abce:	ea40 0301 	orr.w	r3, r0, r1
 800abd2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800abd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800abd8:	681a      	ldr	r2, [r3, #0]
 800abda:	4b8f      	ldr	r3, [pc, #572]	; (800ae18 <UART_SetConfig+0x2cc>)
 800abdc:	429a      	cmp	r2, r3
 800abde:	d005      	beq.n	800abec <UART_SetConfig+0xa0>
 800abe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800abe4:	681a      	ldr	r2, [r3, #0]
 800abe6:	4b8d      	ldr	r3, [pc, #564]	; (800ae1c <UART_SetConfig+0x2d0>)
 800abe8:	429a      	cmp	r2, r3
 800abea:	d104      	bne.n	800abf6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800abec:	f7fc fc20 	bl	8007430 <HAL_RCC_GetPCLK2Freq>
 800abf0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800abf4:	e003      	b.n	800abfe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800abf6:	f7fc fc07 	bl	8007408 <HAL_RCC_GetPCLK1Freq>
 800abfa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800abfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac02:	69db      	ldr	r3, [r3, #28]
 800ac04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ac08:	f040 810c 	bne.w	800ae24 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ac0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ac10:	2200      	movs	r2, #0
 800ac12:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ac16:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800ac1a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800ac1e:	4622      	mov	r2, r4
 800ac20:	462b      	mov	r3, r5
 800ac22:	1891      	adds	r1, r2, r2
 800ac24:	65b9      	str	r1, [r7, #88]	; 0x58
 800ac26:	415b      	adcs	r3, r3
 800ac28:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ac2a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800ac2e:	4621      	mov	r1, r4
 800ac30:	eb12 0801 	adds.w	r8, r2, r1
 800ac34:	4629      	mov	r1, r5
 800ac36:	eb43 0901 	adc.w	r9, r3, r1
 800ac3a:	f04f 0200 	mov.w	r2, #0
 800ac3e:	f04f 0300 	mov.w	r3, #0
 800ac42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ac46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ac4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ac4e:	4690      	mov	r8, r2
 800ac50:	4699      	mov	r9, r3
 800ac52:	4623      	mov	r3, r4
 800ac54:	eb18 0303 	adds.w	r3, r8, r3
 800ac58:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800ac5c:	462b      	mov	r3, r5
 800ac5e:	eb49 0303 	adc.w	r3, r9, r3
 800ac62:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800ac66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac6a:	685b      	ldr	r3, [r3, #4]
 800ac6c:	2200      	movs	r2, #0
 800ac6e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ac72:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800ac76:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800ac7a:	460b      	mov	r3, r1
 800ac7c:	18db      	adds	r3, r3, r3
 800ac7e:	653b      	str	r3, [r7, #80]	; 0x50
 800ac80:	4613      	mov	r3, r2
 800ac82:	eb42 0303 	adc.w	r3, r2, r3
 800ac86:	657b      	str	r3, [r7, #84]	; 0x54
 800ac88:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800ac8c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800ac90:	f7f5 ff8a 	bl	8000ba8 <__aeabi_uldivmod>
 800ac94:	4602      	mov	r2, r0
 800ac96:	460b      	mov	r3, r1
 800ac98:	4b61      	ldr	r3, [pc, #388]	; (800ae20 <UART_SetConfig+0x2d4>)
 800ac9a:	fba3 2302 	umull	r2, r3, r3, r2
 800ac9e:	095b      	lsrs	r3, r3, #5
 800aca0:	011c      	lsls	r4, r3, #4
 800aca2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aca6:	2200      	movs	r2, #0
 800aca8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800acac:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800acb0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800acb4:	4642      	mov	r2, r8
 800acb6:	464b      	mov	r3, r9
 800acb8:	1891      	adds	r1, r2, r2
 800acba:	64b9      	str	r1, [r7, #72]	; 0x48
 800acbc:	415b      	adcs	r3, r3
 800acbe:	64fb      	str	r3, [r7, #76]	; 0x4c
 800acc0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800acc4:	4641      	mov	r1, r8
 800acc6:	eb12 0a01 	adds.w	sl, r2, r1
 800acca:	4649      	mov	r1, r9
 800accc:	eb43 0b01 	adc.w	fp, r3, r1
 800acd0:	f04f 0200 	mov.w	r2, #0
 800acd4:	f04f 0300 	mov.w	r3, #0
 800acd8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800acdc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800ace0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ace4:	4692      	mov	sl, r2
 800ace6:	469b      	mov	fp, r3
 800ace8:	4643      	mov	r3, r8
 800acea:	eb1a 0303 	adds.w	r3, sl, r3
 800acee:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800acf2:	464b      	mov	r3, r9
 800acf4:	eb4b 0303 	adc.w	r3, fp, r3
 800acf8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800acfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad00:	685b      	ldr	r3, [r3, #4]
 800ad02:	2200      	movs	r2, #0
 800ad04:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ad08:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800ad0c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800ad10:	460b      	mov	r3, r1
 800ad12:	18db      	adds	r3, r3, r3
 800ad14:	643b      	str	r3, [r7, #64]	; 0x40
 800ad16:	4613      	mov	r3, r2
 800ad18:	eb42 0303 	adc.w	r3, r2, r3
 800ad1c:	647b      	str	r3, [r7, #68]	; 0x44
 800ad1e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800ad22:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800ad26:	f7f5 ff3f 	bl	8000ba8 <__aeabi_uldivmod>
 800ad2a:	4602      	mov	r2, r0
 800ad2c:	460b      	mov	r3, r1
 800ad2e:	4611      	mov	r1, r2
 800ad30:	4b3b      	ldr	r3, [pc, #236]	; (800ae20 <UART_SetConfig+0x2d4>)
 800ad32:	fba3 2301 	umull	r2, r3, r3, r1
 800ad36:	095b      	lsrs	r3, r3, #5
 800ad38:	2264      	movs	r2, #100	; 0x64
 800ad3a:	fb02 f303 	mul.w	r3, r2, r3
 800ad3e:	1acb      	subs	r3, r1, r3
 800ad40:	00db      	lsls	r3, r3, #3
 800ad42:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800ad46:	4b36      	ldr	r3, [pc, #216]	; (800ae20 <UART_SetConfig+0x2d4>)
 800ad48:	fba3 2302 	umull	r2, r3, r3, r2
 800ad4c:	095b      	lsrs	r3, r3, #5
 800ad4e:	005b      	lsls	r3, r3, #1
 800ad50:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ad54:	441c      	add	r4, r3
 800ad56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ad5a:	2200      	movs	r2, #0
 800ad5c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800ad60:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800ad64:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800ad68:	4642      	mov	r2, r8
 800ad6a:	464b      	mov	r3, r9
 800ad6c:	1891      	adds	r1, r2, r2
 800ad6e:	63b9      	str	r1, [r7, #56]	; 0x38
 800ad70:	415b      	adcs	r3, r3
 800ad72:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ad74:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800ad78:	4641      	mov	r1, r8
 800ad7a:	1851      	adds	r1, r2, r1
 800ad7c:	6339      	str	r1, [r7, #48]	; 0x30
 800ad7e:	4649      	mov	r1, r9
 800ad80:	414b      	adcs	r3, r1
 800ad82:	637b      	str	r3, [r7, #52]	; 0x34
 800ad84:	f04f 0200 	mov.w	r2, #0
 800ad88:	f04f 0300 	mov.w	r3, #0
 800ad8c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800ad90:	4659      	mov	r1, fp
 800ad92:	00cb      	lsls	r3, r1, #3
 800ad94:	4651      	mov	r1, sl
 800ad96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ad9a:	4651      	mov	r1, sl
 800ad9c:	00ca      	lsls	r2, r1, #3
 800ad9e:	4610      	mov	r0, r2
 800ada0:	4619      	mov	r1, r3
 800ada2:	4603      	mov	r3, r0
 800ada4:	4642      	mov	r2, r8
 800ada6:	189b      	adds	r3, r3, r2
 800ada8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800adac:	464b      	mov	r3, r9
 800adae:	460a      	mov	r2, r1
 800adb0:	eb42 0303 	adc.w	r3, r2, r3
 800adb4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800adb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adbc:	685b      	ldr	r3, [r3, #4]
 800adbe:	2200      	movs	r2, #0
 800adc0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800adc4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800adc8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800adcc:	460b      	mov	r3, r1
 800adce:	18db      	adds	r3, r3, r3
 800add0:	62bb      	str	r3, [r7, #40]	; 0x28
 800add2:	4613      	mov	r3, r2
 800add4:	eb42 0303 	adc.w	r3, r2, r3
 800add8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800adda:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800adde:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800ade2:	f7f5 fee1 	bl	8000ba8 <__aeabi_uldivmod>
 800ade6:	4602      	mov	r2, r0
 800ade8:	460b      	mov	r3, r1
 800adea:	4b0d      	ldr	r3, [pc, #52]	; (800ae20 <UART_SetConfig+0x2d4>)
 800adec:	fba3 1302 	umull	r1, r3, r3, r2
 800adf0:	095b      	lsrs	r3, r3, #5
 800adf2:	2164      	movs	r1, #100	; 0x64
 800adf4:	fb01 f303 	mul.w	r3, r1, r3
 800adf8:	1ad3      	subs	r3, r2, r3
 800adfa:	00db      	lsls	r3, r3, #3
 800adfc:	3332      	adds	r3, #50	; 0x32
 800adfe:	4a08      	ldr	r2, [pc, #32]	; (800ae20 <UART_SetConfig+0x2d4>)
 800ae00:	fba2 2303 	umull	r2, r3, r2, r3
 800ae04:	095b      	lsrs	r3, r3, #5
 800ae06:	f003 0207 	and.w	r2, r3, #7
 800ae0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	4422      	add	r2, r4
 800ae12:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800ae14:	e106      	b.n	800b024 <UART_SetConfig+0x4d8>
 800ae16:	bf00      	nop
 800ae18:	40011000 	.word	0x40011000
 800ae1c:	40011400 	.word	0x40011400
 800ae20:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ae24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ae28:	2200      	movs	r2, #0
 800ae2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800ae2e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800ae32:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800ae36:	4642      	mov	r2, r8
 800ae38:	464b      	mov	r3, r9
 800ae3a:	1891      	adds	r1, r2, r2
 800ae3c:	6239      	str	r1, [r7, #32]
 800ae3e:	415b      	adcs	r3, r3
 800ae40:	627b      	str	r3, [r7, #36]	; 0x24
 800ae42:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ae46:	4641      	mov	r1, r8
 800ae48:	1854      	adds	r4, r2, r1
 800ae4a:	4649      	mov	r1, r9
 800ae4c:	eb43 0501 	adc.w	r5, r3, r1
 800ae50:	f04f 0200 	mov.w	r2, #0
 800ae54:	f04f 0300 	mov.w	r3, #0
 800ae58:	00eb      	lsls	r3, r5, #3
 800ae5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ae5e:	00e2      	lsls	r2, r4, #3
 800ae60:	4614      	mov	r4, r2
 800ae62:	461d      	mov	r5, r3
 800ae64:	4643      	mov	r3, r8
 800ae66:	18e3      	adds	r3, r4, r3
 800ae68:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800ae6c:	464b      	mov	r3, r9
 800ae6e:	eb45 0303 	adc.w	r3, r5, r3
 800ae72:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800ae76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae7a:	685b      	ldr	r3, [r3, #4]
 800ae7c:	2200      	movs	r2, #0
 800ae7e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800ae82:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800ae86:	f04f 0200 	mov.w	r2, #0
 800ae8a:	f04f 0300 	mov.w	r3, #0
 800ae8e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800ae92:	4629      	mov	r1, r5
 800ae94:	008b      	lsls	r3, r1, #2
 800ae96:	4621      	mov	r1, r4
 800ae98:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ae9c:	4621      	mov	r1, r4
 800ae9e:	008a      	lsls	r2, r1, #2
 800aea0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800aea4:	f7f5 fe80 	bl	8000ba8 <__aeabi_uldivmod>
 800aea8:	4602      	mov	r2, r0
 800aeaa:	460b      	mov	r3, r1
 800aeac:	4b60      	ldr	r3, [pc, #384]	; (800b030 <UART_SetConfig+0x4e4>)
 800aeae:	fba3 2302 	umull	r2, r3, r3, r2
 800aeb2:	095b      	lsrs	r3, r3, #5
 800aeb4:	011c      	lsls	r4, r3, #4
 800aeb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aeba:	2200      	movs	r2, #0
 800aebc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800aec0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800aec4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800aec8:	4642      	mov	r2, r8
 800aeca:	464b      	mov	r3, r9
 800aecc:	1891      	adds	r1, r2, r2
 800aece:	61b9      	str	r1, [r7, #24]
 800aed0:	415b      	adcs	r3, r3
 800aed2:	61fb      	str	r3, [r7, #28]
 800aed4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aed8:	4641      	mov	r1, r8
 800aeda:	1851      	adds	r1, r2, r1
 800aedc:	6139      	str	r1, [r7, #16]
 800aede:	4649      	mov	r1, r9
 800aee0:	414b      	adcs	r3, r1
 800aee2:	617b      	str	r3, [r7, #20]
 800aee4:	f04f 0200 	mov.w	r2, #0
 800aee8:	f04f 0300 	mov.w	r3, #0
 800aeec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800aef0:	4659      	mov	r1, fp
 800aef2:	00cb      	lsls	r3, r1, #3
 800aef4:	4651      	mov	r1, sl
 800aef6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800aefa:	4651      	mov	r1, sl
 800aefc:	00ca      	lsls	r2, r1, #3
 800aefe:	4610      	mov	r0, r2
 800af00:	4619      	mov	r1, r3
 800af02:	4603      	mov	r3, r0
 800af04:	4642      	mov	r2, r8
 800af06:	189b      	adds	r3, r3, r2
 800af08:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800af0c:	464b      	mov	r3, r9
 800af0e:	460a      	mov	r2, r1
 800af10:	eb42 0303 	adc.w	r3, r2, r3
 800af14:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800af18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af1c:	685b      	ldr	r3, [r3, #4]
 800af1e:	2200      	movs	r2, #0
 800af20:	67bb      	str	r3, [r7, #120]	; 0x78
 800af22:	67fa      	str	r2, [r7, #124]	; 0x7c
 800af24:	f04f 0200 	mov.w	r2, #0
 800af28:	f04f 0300 	mov.w	r3, #0
 800af2c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800af30:	4649      	mov	r1, r9
 800af32:	008b      	lsls	r3, r1, #2
 800af34:	4641      	mov	r1, r8
 800af36:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800af3a:	4641      	mov	r1, r8
 800af3c:	008a      	lsls	r2, r1, #2
 800af3e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800af42:	f7f5 fe31 	bl	8000ba8 <__aeabi_uldivmod>
 800af46:	4602      	mov	r2, r0
 800af48:	460b      	mov	r3, r1
 800af4a:	4611      	mov	r1, r2
 800af4c:	4b38      	ldr	r3, [pc, #224]	; (800b030 <UART_SetConfig+0x4e4>)
 800af4e:	fba3 2301 	umull	r2, r3, r3, r1
 800af52:	095b      	lsrs	r3, r3, #5
 800af54:	2264      	movs	r2, #100	; 0x64
 800af56:	fb02 f303 	mul.w	r3, r2, r3
 800af5a:	1acb      	subs	r3, r1, r3
 800af5c:	011b      	lsls	r3, r3, #4
 800af5e:	3332      	adds	r3, #50	; 0x32
 800af60:	4a33      	ldr	r2, [pc, #204]	; (800b030 <UART_SetConfig+0x4e4>)
 800af62:	fba2 2303 	umull	r2, r3, r2, r3
 800af66:	095b      	lsrs	r3, r3, #5
 800af68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800af6c:	441c      	add	r4, r3
 800af6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800af72:	2200      	movs	r2, #0
 800af74:	673b      	str	r3, [r7, #112]	; 0x70
 800af76:	677a      	str	r2, [r7, #116]	; 0x74
 800af78:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800af7c:	4642      	mov	r2, r8
 800af7e:	464b      	mov	r3, r9
 800af80:	1891      	adds	r1, r2, r2
 800af82:	60b9      	str	r1, [r7, #8]
 800af84:	415b      	adcs	r3, r3
 800af86:	60fb      	str	r3, [r7, #12]
 800af88:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800af8c:	4641      	mov	r1, r8
 800af8e:	1851      	adds	r1, r2, r1
 800af90:	6039      	str	r1, [r7, #0]
 800af92:	4649      	mov	r1, r9
 800af94:	414b      	adcs	r3, r1
 800af96:	607b      	str	r3, [r7, #4]
 800af98:	f04f 0200 	mov.w	r2, #0
 800af9c:	f04f 0300 	mov.w	r3, #0
 800afa0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800afa4:	4659      	mov	r1, fp
 800afa6:	00cb      	lsls	r3, r1, #3
 800afa8:	4651      	mov	r1, sl
 800afaa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800afae:	4651      	mov	r1, sl
 800afb0:	00ca      	lsls	r2, r1, #3
 800afb2:	4610      	mov	r0, r2
 800afb4:	4619      	mov	r1, r3
 800afb6:	4603      	mov	r3, r0
 800afb8:	4642      	mov	r2, r8
 800afba:	189b      	adds	r3, r3, r2
 800afbc:	66bb      	str	r3, [r7, #104]	; 0x68
 800afbe:	464b      	mov	r3, r9
 800afc0:	460a      	mov	r2, r1
 800afc2:	eb42 0303 	adc.w	r3, r2, r3
 800afc6:	66fb      	str	r3, [r7, #108]	; 0x6c
 800afc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800afcc:	685b      	ldr	r3, [r3, #4]
 800afce:	2200      	movs	r2, #0
 800afd0:	663b      	str	r3, [r7, #96]	; 0x60
 800afd2:	667a      	str	r2, [r7, #100]	; 0x64
 800afd4:	f04f 0200 	mov.w	r2, #0
 800afd8:	f04f 0300 	mov.w	r3, #0
 800afdc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800afe0:	4649      	mov	r1, r9
 800afe2:	008b      	lsls	r3, r1, #2
 800afe4:	4641      	mov	r1, r8
 800afe6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800afea:	4641      	mov	r1, r8
 800afec:	008a      	lsls	r2, r1, #2
 800afee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800aff2:	f7f5 fdd9 	bl	8000ba8 <__aeabi_uldivmod>
 800aff6:	4602      	mov	r2, r0
 800aff8:	460b      	mov	r3, r1
 800affa:	4b0d      	ldr	r3, [pc, #52]	; (800b030 <UART_SetConfig+0x4e4>)
 800affc:	fba3 1302 	umull	r1, r3, r3, r2
 800b000:	095b      	lsrs	r3, r3, #5
 800b002:	2164      	movs	r1, #100	; 0x64
 800b004:	fb01 f303 	mul.w	r3, r1, r3
 800b008:	1ad3      	subs	r3, r2, r3
 800b00a:	011b      	lsls	r3, r3, #4
 800b00c:	3332      	adds	r3, #50	; 0x32
 800b00e:	4a08      	ldr	r2, [pc, #32]	; (800b030 <UART_SetConfig+0x4e4>)
 800b010:	fba2 2303 	umull	r2, r3, r2, r3
 800b014:	095b      	lsrs	r3, r3, #5
 800b016:	f003 020f 	and.w	r2, r3, #15
 800b01a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	4422      	add	r2, r4
 800b022:	609a      	str	r2, [r3, #8]
}
 800b024:	bf00      	nop
 800b026:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b02a:	46bd      	mov	sp, r7
 800b02c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b030:	51eb851f 	.word	0x51eb851f

0800b034 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800b034:	b084      	sub	sp, #16
 800b036:	b480      	push	{r7}
 800b038:	b085      	sub	sp, #20
 800b03a:	af00      	add	r7, sp, #0
 800b03c:	6078      	str	r0, [r7, #4]
 800b03e:	f107 001c 	add.w	r0, r7, #28
 800b042:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800b046:	2300      	movs	r3, #0
 800b048:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800b04a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800b04c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800b04e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800b050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800b052:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800b054:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800b056:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800b058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800b05a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800b05c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800b05e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800b060:	68fa      	ldr	r2, [r7, #12]
 800b062:	4313      	orrs	r3, r2
 800b064:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	685b      	ldr	r3, [r3, #4]
 800b06a:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800b06e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b072:	68fa      	ldr	r2, [r7, #12]
 800b074:	431a      	orrs	r2, r3
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800b07a:	2300      	movs	r3, #0
}
 800b07c:	4618      	mov	r0, r3
 800b07e:	3714      	adds	r7, #20
 800b080:	46bd      	mov	sp, r7
 800b082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b086:	b004      	add	sp, #16
 800b088:	4770      	bx	lr

0800b08a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800b08a:	b480      	push	{r7}
 800b08c:	b083      	sub	sp, #12
 800b08e:	af00      	add	r7, sp, #0
 800b090:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800b098:	4618      	mov	r0, r3
 800b09a:	370c      	adds	r7, #12
 800b09c:	46bd      	mov	sp, r7
 800b09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a2:	4770      	bx	lr

0800b0a4 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800b0a4:	b480      	push	{r7}
 800b0a6:	b083      	sub	sp, #12
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
 800b0ac:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800b0ae:	683b      	ldr	r3, [r7, #0]
 800b0b0:	681a      	ldr	r2, [r3, #0]
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b0b8:	2300      	movs	r3, #0
}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	370c      	adds	r7, #12
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c4:	4770      	bx	lr

0800b0c6 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800b0c6:	b480      	push	{r7}
 800b0c8:	b083      	sub	sp, #12
 800b0ca:	af00      	add	r7, sp, #0
 800b0cc:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	2203      	movs	r2, #3
 800b0d2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800b0d4:	2300      	movs	r3, #0
}
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	370c      	adds	r7, #12
 800b0da:	46bd      	mov	sp, r7
 800b0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e0:	4770      	bx	lr

0800b0e2 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800b0e2:	b480      	push	{r7}
 800b0e4:	b083      	sub	sp, #12
 800b0e6:	af00      	add	r7, sp, #0
 800b0e8:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	f003 0303 	and.w	r3, r3, #3
}
 800b0f2:	4618      	mov	r0, r3
 800b0f4:	370c      	adds	r7, #12
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fc:	4770      	bx	lr

0800b0fe <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800b0fe:	b480      	push	{r7}
 800b100:	b085      	sub	sp, #20
 800b102:	af00      	add	r7, sp, #0
 800b104:	6078      	str	r0, [r7, #4]
 800b106:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b108:	2300      	movs	r3, #0
 800b10a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800b10c:	683b      	ldr	r3, [r7, #0]
 800b10e:	681a      	ldr	r2, [r3, #0]
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b114:	683b      	ldr	r3, [r7, #0]
 800b116:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800b118:	683b      	ldr	r3, [r7, #0]
 800b11a:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b11c:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800b11e:	683b      	ldr	r3, [r7, #0]
 800b120:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800b122:	431a      	orrs	r2, r3
                       Command->CPSM);
 800b124:	683b      	ldr	r3, [r7, #0]
 800b126:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800b128:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b12a:	68fa      	ldr	r2, [r7, #12]
 800b12c:	4313      	orrs	r3, r2
 800b12e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	68db      	ldr	r3, [r3, #12]
 800b134:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800b138:	f023 030f 	bic.w	r3, r3, #15
 800b13c:	68fa      	ldr	r2, [r7, #12]
 800b13e:	431a      	orrs	r2, r3
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800b144:	2300      	movs	r3, #0
}
 800b146:	4618      	mov	r0, r3
 800b148:	3714      	adds	r7, #20
 800b14a:	46bd      	mov	sp, r7
 800b14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b150:	4770      	bx	lr

0800b152 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800b152:	b480      	push	{r7}
 800b154:	b083      	sub	sp, #12
 800b156:	af00      	add	r7, sp, #0
 800b158:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	691b      	ldr	r3, [r3, #16]
 800b15e:	b2db      	uxtb	r3, r3
}
 800b160:	4618      	mov	r0, r3
 800b162:	370c      	adds	r7, #12
 800b164:	46bd      	mov	sp, r7
 800b166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b16a:	4770      	bx	lr

0800b16c <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800b16c:	b480      	push	{r7}
 800b16e:	b085      	sub	sp, #20
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
 800b174:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	3314      	adds	r3, #20
 800b17a:	461a      	mov	r2, r3
 800b17c:	683b      	ldr	r3, [r7, #0]
 800b17e:	4413      	add	r3, r2
 800b180:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	681b      	ldr	r3, [r3, #0]
}  
 800b186:	4618      	mov	r0, r3
 800b188:	3714      	adds	r7, #20
 800b18a:	46bd      	mov	sp, r7
 800b18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b190:	4770      	bx	lr

0800b192 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800b192:	b480      	push	{r7}
 800b194:	b085      	sub	sp, #20
 800b196:	af00      	add	r7, sp, #0
 800b198:	6078      	str	r0, [r7, #4]
 800b19a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b19c:	2300      	movs	r3, #0
 800b19e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	681a      	ldr	r2, [r3, #0]
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800b1a8:	683b      	ldr	r3, [r7, #0]
 800b1aa:	685a      	ldr	r2, [r3, #4]
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b1b0:	683b      	ldr	r3, [r7, #0]
 800b1b2:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800b1b4:	683b      	ldr	r3, [r7, #0]
 800b1b6:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b1b8:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800b1ba:	683b      	ldr	r3, [r7, #0]
 800b1bc:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800b1be:	431a      	orrs	r2, r3
                       Data->DPSM);
 800b1c0:	683b      	ldr	r3, [r7, #0]
 800b1c2:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800b1c4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b1c6:	68fa      	ldr	r2, [r7, #12]
 800b1c8:	4313      	orrs	r3, r2
 800b1ca:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1d0:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	431a      	orrs	r2, r3
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800b1dc:	2300      	movs	r3, #0

}
 800b1de:	4618      	mov	r0, r3
 800b1e0:	3714      	adds	r7, #20
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e8:	4770      	bx	lr

0800b1ea <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800b1ea:	b580      	push	{r7, lr}
 800b1ec:	b088      	sub	sp, #32
 800b1ee:	af00      	add	r7, sp, #0
 800b1f0:	6078      	str	r0, [r7, #4]
 800b1f2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800b1f4:	683b      	ldr	r3, [r7, #0]
 800b1f6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800b1f8:	2310      	movs	r3, #16
 800b1fa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b1fc:	2340      	movs	r3, #64	; 0x40
 800b1fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b200:	2300      	movs	r3, #0
 800b202:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b204:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b208:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b20a:	f107 0308 	add.w	r3, r7, #8
 800b20e:	4619      	mov	r1, r3
 800b210:	6878      	ldr	r0, [r7, #4]
 800b212:	f7ff ff74 	bl	800b0fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800b216:	f241 3288 	movw	r2, #5000	; 0x1388
 800b21a:	2110      	movs	r1, #16
 800b21c:	6878      	ldr	r0, [r7, #4]
 800b21e:	f000 fa19 	bl	800b654 <SDMMC_GetCmdResp1>
 800b222:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b224:	69fb      	ldr	r3, [r7, #28]
}
 800b226:	4618      	mov	r0, r3
 800b228:	3720      	adds	r7, #32
 800b22a:	46bd      	mov	sp, r7
 800b22c:	bd80      	pop	{r7, pc}

0800b22e <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b22e:	b580      	push	{r7, lr}
 800b230:	b088      	sub	sp, #32
 800b232:	af00      	add	r7, sp, #0
 800b234:	6078      	str	r0, [r7, #4]
 800b236:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800b23c:	2311      	movs	r3, #17
 800b23e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b240:	2340      	movs	r3, #64	; 0x40
 800b242:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b244:	2300      	movs	r3, #0
 800b246:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b248:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b24c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b24e:	f107 0308 	add.w	r3, r7, #8
 800b252:	4619      	mov	r1, r3
 800b254:	6878      	ldr	r0, [r7, #4]
 800b256:	f7ff ff52 	bl	800b0fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b25a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b25e:	2111      	movs	r1, #17
 800b260:	6878      	ldr	r0, [r7, #4]
 800b262:	f000 f9f7 	bl	800b654 <SDMMC_GetCmdResp1>
 800b266:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b268:	69fb      	ldr	r3, [r7, #28]
}
 800b26a:	4618      	mov	r0, r3
 800b26c:	3720      	adds	r7, #32
 800b26e:	46bd      	mov	sp, r7
 800b270:	bd80      	pop	{r7, pc}

0800b272 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b272:	b580      	push	{r7, lr}
 800b274:	b088      	sub	sp, #32
 800b276:	af00      	add	r7, sp, #0
 800b278:	6078      	str	r0, [r7, #4]
 800b27a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b27c:	683b      	ldr	r3, [r7, #0]
 800b27e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800b280:	2312      	movs	r3, #18
 800b282:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b284:	2340      	movs	r3, #64	; 0x40
 800b286:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b288:	2300      	movs	r3, #0
 800b28a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b28c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b290:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b292:	f107 0308 	add.w	r3, r7, #8
 800b296:	4619      	mov	r1, r3
 800b298:	6878      	ldr	r0, [r7, #4]
 800b29a:	f7ff ff30 	bl	800b0fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b29e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b2a2:	2112      	movs	r1, #18
 800b2a4:	6878      	ldr	r0, [r7, #4]
 800b2a6:	f000 f9d5 	bl	800b654 <SDMMC_GetCmdResp1>
 800b2aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b2ac:	69fb      	ldr	r3, [r7, #28]
}
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	3720      	adds	r7, #32
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	bd80      	pop	{r7, pc}

0800b2b6 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b2b6:	b580      	push	{r7, lr}
 800b2b8:	b088      	sub	sp, #32
 800b2ba:	af00      	add	r7, sp, #0
 800b2bc:	6078      	str	r0, [r7, #4]
 800b2be:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b2c0:	683b      	ldr	r3, [r7, #0]
 800b2c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800b2c4:	2318      	movs	r3, #24
 800b2c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b2c8:	2340      	movs	r3, #64	; 0x40
 800b2ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b2d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2d4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b2d6:	f107 0308 	add.w	r3, r7, #8
 800b2da:	4619      	mov	r1, r3
 800b2dc:	6878      	ldr	r0, [r7, #4]
 800b2de:	f7ff ff0e 	bl	800b0fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b2e2:	f241 3288 	movw	r2, #5000	; 0x1388
 800b2e6:	2118      	movs	r1, #24
 800b2e8:	6878      	ldr	r0, [r7, #4]
 800b2ea:	f000 f9b3 	bl	800b654 <SDMMC_GetCmdResp1>
 800b2ee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b2f0:	69fb      	ldr	r3, [r7, #28]
}
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	3720      	adds	r7, #32
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	bd80      	pop	{r7, pc}

0800b2fa <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b2fa:	b580      	push	{r7, lr}
 800b2fc:	b088      	sub	sp, #32
 800b2fe:	af00      	add	r7, sp, #0
 800b300:	6078      	str	r0, [r7, #4]
 800b302:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b304:	683b      	ldr	r3, [r7, #0]
 800b306:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800b308:	2319      	movs	r3, #25
 800b30a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b30c:	2340      	movs	r3, #64	; 0x40
 800b30e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b310:	2300      	movs	r3, #0
 800b312:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b314:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b318:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b31a:	f107 0308 	add.w	r3, r7, #8
 800b31e:	4619      	mov	r1, r3
 800b320:	6878      	ldr	r0, [r7, #4]
 800b322:	f7ff feec 	bl	800b0fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b326:	f241 3288 	movw	r2, #5000	; 0x1388
 800b32a:	2119      	movs	r1, #25
 800b32c:	6878      	ldr	r0, [r7, #4]
 800b32e:	f000 f991 	bl	800b654 <SDMMC_GetCmdResp1>
 800b332:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b334:	69fb      	ldr	r3, [r7, #28]
}
 800b336:	4618      	mov	r0, r3
 800b338:	3720      	adds	r7, #32
 800b33a:	46bd      	mov	sp, r7
 800b33c:	bd80      	pop	{r7, pc}
	...

0800b340 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800b340:	b580      	push	{r7, lr}
 800b342:	b088      	sub	sp, #32
 800b344:	af00      	add	r7, sp, #0
 800b346:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800b348:	2300      	movs	r3, #0
 800b34a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800b34c:	230c      	movs	r3, #12
 800b34e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b350:	2340      	movs	r3, #64	; 0x40
 800b352:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b354:	2300      	movs	r3, #0
 800b356:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b358:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b35c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b35e:	f107 0308 	add.w	r3, r7, #8
 800b362:	4619      	mov	r1, r3
 800b364:	6878      	ldr	r0, [r7, #4]
 800b366:	f7ff feca 	bl	800b0fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800b36a:	4a05      	ldr	r2, [pc, #20]	; (800b380 <SDMMC_CmdStopTransfer+0x40>)
 800b36c:	210c      	movs	r1, #12
 800b36e:	6878      	ldr	r0, [r7, #4]
 800b370:	f000 f970 	bl	800b654 <SDMMC_GetCmdResp1>
 800b374:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b376:	69fb      	ldr	r3, [r7, #28]
}
 800b378:	4618      	mov	r0, r3
 800b37a:	3720      	adds	r7, #32
 800b37c:	46bd      	mov	sp, r7
 800b37e:	bd80      	pop	{r7, pc}
 800b380:	05f5e100 	.word	0x05f5e100

0800b384 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800b384:	b580      	push	{r7, lr}
 800b386:	b08a      	sub	sp, #40	; 0x28
 800b388:	af00      	add	r7, sp, #0
 800b38a:	60f8      	str	r0, [r7, #12]
 800b38c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800b390:	683b      	ldr	r3, [r7, #0]
 800b392:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800b394:	2307      	movs	r3, #7
 800b396:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b398:	2340      	movs	r3, #64	; 0x40
 800b39a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b39c:	2300      	movs	r3, #0
 800b39e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b3a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b3a4:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b3a6:	f107 0310 	add.w	r3, r7, #16
 800b3aa:	4619      	mov	r1, r3
 800b3ac:	68f8      	ldr	r0, [r7, #12]
 800b3ae:	f7ff fea6 	bl	800b0fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800b3b2:	f241 3288 	movw	r2, #5000	; 0x1388
 800b3b6:	2107      	movs	r1, #7
 800b3b8:	68f8      	ldr	r0, [r7, #12]
 800b3ba:	f000 f94b 	bl	800b654 <SDMMC_GetCmdResp1>
 800b3be:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800b3c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	3728      	adds	r7, #40	; 0x28
 800b3c6:	46bd      	mov	sp, r7
 800b3c8:	bd80      	pop	{r7, pc}

0800b3ca <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800b3ca:	b580      	push	{r7, lr}
 800b3cc:	b088      	sub	sp, #32
 800b3ce:	af00      	add	r7, sp, #0
 800b3d0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800b3da:	2300      	movs	r3, #0
 800b3dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b3de:	2300      	movs	r3, #0
 800b3e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b3e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b3e6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b3e8:	f107 0308 	add.w	r3, r7, #8
 800b3ec:	4619      	mov	r1, r3
 800b3ee:	6878      	ldr	r0, [r7, #4]
 800b3f0:	f7ff fe85 	bl	800b0fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800b3f4:	6878      	ldr	r0, [r7, #4]
 800b3f6:	f000 fb65 	bl	800bac4 <SDMMC_GetCmdError>
 800b3fa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b3fc:	69fb      	ldr	r3, [r7, #28]
}
 800b3fe:	4618      	mov	r0, r3
 800b400:	3720      	adds	r7, #32
 800b402:	46bd      	mov	sp, r7
 800b404:	bd80      	pop	{r7, pc}

0800b406 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800b406:	b580      	push	{r7, lr}
 800b408:	b088      	sub	sp, #32
 800b40a:	af00      	add	r7, sp, #0
 800b40c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800b40e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800b412:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800b414:	2308      	movs	r3, #8
 800b416:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b418:	2340      	movs	r3, #64	; 0x40
 800b41a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b41c:	2300      	movs	r3, #0
 800b41e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b420:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b424:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b426:	f107 0308 	add.w	r3, r7, #8
 800b42a:	4619      	mov	r1, r3
 800b42c:	6878      	ldr	r0, [r7, #4]
 800b42e:	f7ff fe66 	bl	800b0fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800b432:	6878      	ldr	r0, [r7, #4]
 800b434:	f000 faf8 	bl	800ba28 <SDMMC_GetCmdResp7>
 800b438:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b43a:	69fb      	ldr	r3, [r7, #28]
}
 800b43c:	4618      	mov	r0, r3
 800b43e:	3720      	adds	r7, #32
 800b440:	46bd      	mov	sp, r7
 800b442:	bd80      	pop	{r7, pc}

0800b444 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b444:	b580      	push	{r7, lr}
 800b446:	b088      	sub	sp, #32
 800b448:	af00      	add	r7, sp, #0
 800b44a:	6078      	str	r0, [r7, #4]
 800b44c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800b44e:	683b      	ldr	r3, [r7, #0]
 800b450:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800b452:	2337      	movs	r3, #55	; 0x37
 800b454:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b456:	2340      	movs	r3, #64	; 0x40
 800b458:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b45a:	2300      	movs	r3, #0
 800b45c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b45e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b462:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b464:	f107 0308 	add.w	r3, r7, #8
 800b468:	4619      	mov	r1, r3
 800b46a:	6878      	ldr	r0, [r7, #4]
 800b46c:	f7ff fe47 	bl	800b0fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800b470:	f241 3288 	movw	r2, #5000	; 0x1388
 800b474:	2137      	movs	r1, #55	; 0x37
 800b476:	6878      	ldr	r0, [r7, #4]
 800b478:	f000 f8ec 	bl	800b654 <SDMMC_GetCmdResp1>
 800b47c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b47e:	69fb      	ldr	r3, [r7, #28]
}
 800b480:	4618      	mov	r0, r3
 800b482:	3720      	adds	r7, #32
 800b484:	46bd      	mov	sp, r7
 800b486:	bd80      	pop	{r7, pc}

0800b488 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b488:	b580      	push	{r7, lr}
 800b48a:	b088      	sub	sp, #32
 800b48c:	af00      	add	r7, sp, #0
 800b48e:	6078      	str	r0, [r7, #4]
 800b490:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b498:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b49c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800b49e:	2329      	movs	r3, #41	; 0x29
 800b4a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b4a2:	2340      	movs	r3, #64	; 0x40
 800b4a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b4aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b4ae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b4b0:	f107 0308 	add.w	r3, r7, #8
 800b4b4:	4619      	mov	r1, r3
 800b4b6:	6878      	ldr	r0, [r7, #4]
 800b4b8:	f7ff fe21 	bl	800b0fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800b4bc:	6878      	ldr	r0, [r7, #4]
 800b4be:	f000 f9ff 	bl	800b8c0 <SDMMC_GetCmdResp3>
 800b4c2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b4c4:	69fb      	ldr	r3, [r7, #28]
}
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	3720      	adds	r7, #32
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	bd80      	pop	{r7, pc}

0800b4ce <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800b4ce:	b580      	push	{r7, lr}
 800b4d0:	b088      	sub	sp, #32
 800b4d2:	af00      	add	r7, sp, #0
 800b4d4:	6078      	str	r0, [r7, #4]
 800b4d6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800b4d8:	683b      	ldr	r3, [r7, #0]
 800b4da:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800b4dc:	2306      	movs	r3, #6
 800b4de:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b4e0:	2340      	movs	r3, #64	; 0x40
 800b4e2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b4e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b4ec:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b4ee:	f107 0308 	add.w	r3, r7, #8
 800b4f2:	4619      	mov	r1, r3
 800b4f4:	6878      	ldr	r0, [r7, #4]
 800b4f6:	f7ff fe02 	bl	800b0fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800b4fa:	f241 3288 	movw	r2, #5000	; 0x1388
 800b4fe:	2106      	movs	r1, #6
 800b500:	6878      	ldr	r0, [r7, #4]
 800b502:	f000 f8a7 	bl	800b654 <SDMMC_GetCmdResp1>
 800b506:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b508:	69fb      	ldr	r3, [r7, #28]
}
 800b50a:	4618      	mov	r0, r3
 800b50c:	3720      	adds	r7, #32
 800b50e:	46bd      	mov	sp, r7
 800b510:	bd80      	pop	{r7, pc}

0800b512 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800b512:	b580      	push	{r7, lr}
 800b514:	b088      	sub	sp, #32
 800b516:	af00      	add	r7, sp, #0
 800b518:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800b51a:	2300      	movs	r3, #0
 800b51c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800b51e:	2333      	movs	r3, #51	; 0x33
 800b520:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b522:	2340      	movs	r3, #64	; 0x40
 800b524:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b526:	2300      	movs	r3, #0
 800b528:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b52a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b52e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b530:	f107 0308 	add.w	r3, r7, #8
 800b534:	4619      	mov	r1, r3
 800b536:	6878      	ldr	r0, [r7, #4]
 800b538:	f7ff fde1 	bl	800b0fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800b53c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b540:	2133      	movs	r1, #51	; 0x33
 800b542:	6878      	ldr	r0, [r7, #4]
 800b544:	f000 f886 	bl	800b654 <SDMMC_GetCmdResp1>
 800b548:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b54a:	69fb      	ldr	r3, [r7, #28]
}
 800b54c:	4618      	mov	r0, r3
 800b54e:	3720      	adds	r7, #32
 800b550:	46bd      	mov	sp, r7
 800b552:	bd80      	pop	{r7, pc}

0800b554 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b088      	sub	sp, #32
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800b55c:	2300      	movs	r3, #0
 800b55e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800b560:	2302      	movs	r3, #2
 800b562:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b564:	23c0      	movs	r3, #192	; 0xc0
 800b566:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b568:	2300      	movs	r3, #0
 800b56a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b56c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b570:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b572:	f107 0308 	add.w	r3, r7, #8
 800b576:	4619      	mov	r1, r3
 800b578:	6878      	ldr	r0, [r7, #4]
 800b57a:	f7ff fdc0 	bl	800b0fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b57e:	6878      	ldr	r0, [r7, #4]
 800b580:	f000 f956 	bl	800b830 <SDMMC_GetCmdResp2>
 800b584:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b586:	69fb      	ldr	r3, [r7, #28]
}
 800b588:	4618      	mov	r0, r3
 800b58a:	3720      	adds	r7, #32
 800b58c:	46bd      	mov	sp, r7
 800b58e:	bd80      	pop	{r7, pc}

0800b590 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b590:	b580      	push	{r7, lr}
 800b592:	b088      	sub	sp, #32
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
 800b598:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800b59a:	683b      	ldr	r3, [r7, #0]
 800b59c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800b59e:	2309      	movs	r3, #9
 800b5a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b5a2:	23c0      	movs	r3, #192	; 0xc0
 800b5a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b5aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b5ae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b5b0:	f107 0308 	add.w	r3, r7, #8
 800b5b4:	4619      	mov	r1, r3
 800b5b6:	6878      	ldr	r0, [r7, #4]
 800b5b8:	f7ff fda1 	bl	800b0fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b5bc:	6878      	ldr	r0, [r7, #4]
 800b5be:	f000 f937 	bl	800b830 <SDMMC_GetCmdResp2>
 800b5c2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b5c4:	69fb      	ldr	r3, [r7, #28]
}
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	3720      	adds	r7, #32
 800b5ca:	46bd      	mov	sp, r7
 800b5cc:	bd80      	pop	{r7, pc}

0800b5ce <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800b5ce:	b580      	push	{r7, lr}
 800b5d0:	b088      	sub	sp, #32
 800b5d2:	af00      	add	r7, sp, #0
 800b5d4:	6078      	str	r0, [r7, #4]
 800b5d6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800b5d8:	2300      	movs	r3, #0
 800b5da:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800b5dc:	2303      	movs	r3, #3
 800b5de:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b5e0:	2340      	movs	r3, #64	; 0x40
 800b5e2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b5e4:	2300      	movs	r3, #0
 800b5e6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b5e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b5ec:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b5ee:	f107 0308 	add.w	r3, r7, #8
 800b5f2:	4619      	mov	r1, r3
 800b5f4:	6878      	ldr	r0, [r7, #4]
 800b5f6:	f7ff fd82 	bl	800b0fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800b5fa:	683a      	ldr	r2, [r7, #0]
 800b5fc:	2103      	movs	r1, #3
 800b5fe:	6878      	ldr	r0, [r7, #4]
 800b600:	f000 f99c 	bl	800b93c <SDMMC_GetCmdResp6>
 800b604:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b606:	69fb      	ldr	r3, [r7, #28]
}
 800b608:	4618      	mov	r0, r3
 800b60a:	3720      	adds	r7, #32
 800b60c:	46bd      	mov	sp, r7
 800b60e:	bd80      	pop	{r7, pc}

0800b610 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b610:	b580      	push	{r7, lr}
 800b612:	b088      	sub	sp, #32
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
 800b618:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800b61a:	683b      	ldr	r3, [r7, #0]
 800b61c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800b61e:	230d      	movs	r3, #13
 800b620:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b622:	2340      	movs	r3, #64	; 0x40
 800b624:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b626:	2300      	movs	r3, #0
 800b628:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b62a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b62e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b630:	f107 0308 	add.w	r3, r7, #8
 800b634:	4619      	mov	r1, r3
 800b636:	6878      	ldr	r0, [r7, #4]
 800b638:	f7ff fd61 	bl	800b0fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800b63c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b640:	210d      	movs	r1, #13
 800b642:	6878      	ldr	r0, [r7, #4]
 800b644:	f000 f806 	bl	800b654 <SDMMC_GetCmdResp1>
 800b648:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b64a:	69fb      	ldr	r3, [r7, #28]
}
 800b64c:	4618      	mov	r0, r3
 800b64e:	3720      	adds	r7, #32
 800b650:	46bd      	mov	sp, r7
 800b652:	bd80      	pop	{r7, pc}

0800b654 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b088      	sub	sp, #32
 800b658:	af00      	add	r7, sp, #0
 800b65a:	60f8      	str	r0, [r7, #12]
 800b65c:	460b      	mov	r3, r1
 800b65e:	607a      	str	r2, [r7, #4]
 800b660:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800b662:	4b70      	ldr	r3, [pc, #448]	; (800b824 <SDMMC_GetCmdResp1+0x1d0>)
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	4a70      	ldr	r2, [pc, #448]	; (800b828 <SDMMC_GetCmdResp1+0x1d4>)
 800b668:	fba2 2303 	umull	r2, r3, r2, r3
 800b66c:	0a5a      	lsrs	r2, r3, #9
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	fb02 f303 	mul.w	r3, r2, r3
 800b674:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b676:	69fb      	ldr	r3, [r7, #28]
 800b678:	1e5a      	subs	r2, r3, #1
 800b67a:	61fa      	str	r2, [r7, #28]
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d102      	bne.n	800b686 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b680:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b684:	e0c9      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b68a:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b68c:	69bb      	ldr	r3, [r7, #24]
 800b68e:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b692:	2b00      	cmp	r3, #0
 800b694:	d0ef      	beq.n	800b676 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b696:	69bb      	ldr	r3, [r7, #24]
 800b698:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d1ea      	bne.n	800b676 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6a4:	f003 0304 	and.w	r3, r3, #4
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d004      	beq.n	800b6b6 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	2204      	movs	r2, #4
 800b6b0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b6b2:	2304      	movs	r3, #4
 800b6b4:	e0b1      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6ba:	f003 0301 	and.w	r3, r3, #1
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d004      	beq.n	800b6cc <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	2201      	movs	r2, #1
 800b6c6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b6c8:	2301      	movs	r3, #1
 800b6ca:	e0a6      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	22c5      	movs	r2, #197	; 0xc5
 800b6d0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b6d2:	68f8      	ldr	r0, [r7, #12]
 800b6d4:	f7ff fd3d 	bl	800b152 <SDIO_GetCommandResponse>
 800b6d8:	4603      	mov	r3, r0
 800b6da:	461a      	mov	r2, r3
 800b6dc:	7afb      	ldrb	r3, [r7, #11]
 800b6de:	4293      	cmp	r3, r2
 800b6e0:	d001      	beq.n	800b6e6 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b6e2:	2301      	movs	r3, #1
 800b6e4:	e099      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b6e6:	2100      	movs	r1, #0
 800b6e8:	68f8      	ldr	r0, [r7, #12]
 800b6ea:	f7ff fd3f 	bl	800b16c <SDIO_GetResponse>
 800b6ee:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b6f0:	697a      	ldr	r2, [r7, #20]
 800b6f2:	4b4e      	ldr	r3, [pc, #312]	; (800b82c <SDMMC_GetCmdResp1+0x1d8>)
 800b6f4:	4013      	ands	r3, r2
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d101      	bne.n	800b6fe <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	e08d      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b6fe:	697b      	ldr	r3, [r7, #20]
 800b700:	2b00      	cmp	r3, #0
 800b702:	da02      	bge.n	800b70a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b704:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b708:	e087      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b70a:	697b      	ldr	r3, [r7, #20]
 800b70c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b710:	2b00      	cmp	r3, #0
 800b712:	d001      	beq.n	800b718 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b714:	2340      	movs	r3, #64	; 0x40
 800b716:	e080      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b718:	697b      	ldr	r3, [r7, #20]
 800b71a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d001      	beq.n	800b726 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b722:	2380      	movs	r3, #128	; 0x80
 800b724:	e079      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b726:	697b      	ldr	r3, [r7, #20]
 800b728:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d002      	beq.n	800b736 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b730:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b734:	e071      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b736:	697b      	ldr	r3, [r7, #20]
 800b738:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d002      	beq.n	800b746 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b740:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b744:	e069      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b746:	697b      	ldr	r3, [r7, #20]
 800b748:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d002      	beq.n	800b756 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b750:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b754:	e061      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b756:	697b      	ldr	r3, [r7, #20]
 800b758:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d002      	beq.n	800b766 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b760:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b764:	e059      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b766:	697b      	ldr	r3, [r7, #20]
 800b768:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d002      	beq.n	800b776 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b770:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b774:	e051      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b776:	697b      	ldr	r3, [r7, #20]
 800b778:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d002      	beq.n	800b786 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b780:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b784:	e049      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b786:	697b      	ldr	r3, [r7, #20]
 800b788:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d002      	beq.n	800b796 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b790:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b794:	e041      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b796:	697b      	ldr	r3, [r7, #20]
 800b798:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d002      	beq.n	800b7a6 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800b7a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b7a4:	e039      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b7a6:	697b      	ldr	r3, [r7, #20]
 800b7a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d002      	beq.n	800b7b6 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b7b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b7b4:	e031      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b7b6:	697b      	ldr	r3, [r7, #20]
 800b7b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d002      	beq.n	800b7c6 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b7c0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b7c4:	e029      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b7c6:	697b      	ldr	r3, [r7, #20]
 800b7c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d002      	beq.n	800b7d6 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b7d0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b7d4:	e021      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b7d6:	697b      	ldr	r3, [r7, #20]
 800b7d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d002      	beq.n	800b7e6 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b7e0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800b7e4:	e019      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b7e6:	697b      	ldr	r3, [r7, #20]
 800b7e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d002      	beq.n	800b7f6 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b7f0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b7f4:	e011      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b7f6:	697b      	ldr	r3, [r7, #20]
 800b7f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d002      	beq.n	800b806 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b800:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b804:	e009      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b806:	697b      	ldr	r3, [r7, #20]
 800b808:	f003 0308 	and.w	r3, r3, #8
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d002      	beq.n	800b816 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b810:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b814:	e001      	b.n	800b81a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b816:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b81a:	4618      	mov	r0, r3
 800b81c:	3720      	adds	r7, #32
 800b81e:	46bd      	mov	sp, r7
 800b820:	bd80      	pop	{r7, pc}
 800b822:	bf00      	nop
 800b824:	20000000 	.word	0x20000000
 800b828:	10624dd3 	.word	0x10624dd3
 800b82c:	fdffe008 	.word	0xfdffe008

0800b830 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800b830:	b480      	push	{r7}
 800b832:	b085      	sub	sp, #20
 800b834:	af00      	add	r7, sp, #0
 800b836:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b838:	4b1f      	ldr	r3, [pc, #124]	; (800b8b8 <SDMMC_GetCmdResp2+0x88>)
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	4a1f      	ldr	r2, [pc, #124]	; (800b8bc <SDMMC_GetCmdResp2+0x8c>)
 800b83e:	fba2 2303 	umull	r2, r3, r2, r3
 800b842:	0a5b      	lsrs	r3, r3, #9
 800b844:	f241 3288 	movw	r2, #5000	; 0x1388
 800b848:	fb02 f303 	mul.w	r3, r2, r3
 800b84c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	1e5a      	subs	r2, r3, #1
 800b852:	60fa      	str	r2, [r7, #12]
 800b854:	2b00      	cmp	r3, #0
 800b856:	d102      	bne.n	800b85e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b858:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b85c:	e026      	b.n	800b8ac <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b862:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b864:	68bb      	ldr	r3, [r7, #8]
 800b866:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d0ef      	beq.n	800b84e <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b86e:	68bb      	ldr	r3, [r7, #8]
 800b870:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b874:	2b00      	cmp	r3, #0
 800b876:	d1ea      	bne.n	800b84e <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b87c:	f003 0304 	and.w	r3, r3, #4
 800b880:	2b00      	cmp	r3, #0
 800b882:	d004      	beq.n	800b88e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	2204      	movs	r2, #4
 800b888:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b88a:	2304      	movs	r3, #4
 800b88c:	e00e      	b.n	800b8ac <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b892:	f003 0301 	and.w	r3, r3, #1
 800b896:	2b00      	cmp	r3, #0
 800b898:	d004      	beq.n	800b8a4 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	2201      	movs	r2, #1
 800b89e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b8a0:	2301      	movs	r3, #1
 800b8a2:	e003      	b.n	800b8ac <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	22c5      	movs	r2, #197	; 0xc5
 800b8a8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800b8aa:	2300      	movs	r3, #0
}
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	3714      	adds	r7, #20
 800b8b0:	46bd      	mov	sp, r7
 800b8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b6:	4770      	bx	lr
 800b8b8:	20000000 	.word	0x20000000
 800b8bc:	10624dd3 	.word	0x10624dd3

0800b8c0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800b8c0:	b480      	push	{r7}
 800b8c2:	b085      	sub	sp, #20
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b8c8:	4b1a      	ldr	r3, [pc, #104]	; (800b934 <SDMMC_GetCmdResp3+0x74>)
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	4a1a      	ldr	r2, [pc, #104]	; (800b938 <SDMMC_GetCmdResp3+0x78>)
 800b8ce:	fba2 2303 	umull	r2, r3, r2, r3
 800b8d2:	0a5b      	lsrs	r3, r3, #9
 800b8d4:	f241 3288 	movw	r2, #5000	; 0x1388
 800b8d8:	fb02 f303 	mul.w	r3, r2, r3
 800b8dc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	1e5a      	subs	r2, r3, #1
 800b8e2:	60fa      	str	r2, [r7, #12]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d102      	bne.n	800b8ee <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b8e8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b8ec:	e01b      	b.n	800b926 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8f2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b8f4:	68bb      	ldr	r3, [r7, #8]
 800b8f6:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d0ef      	beq.n	800b8de <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b8fe:	68bb      	ldr	r3, [r7, #8]
 800b900:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b904:	2b00      	cmp	r3, #0
 800b906:	d1ea      	bne.n	800b8de <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b90c:	f003 0304 	and.w	r3, r3, #4
 800b910:	2b00      	cmp	r3, #0
 800b912:	d004      	beq.n	800b91e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	2204      	movs	r2, #4
 800b918:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b91a:	2304      	movs	r3, #4
 800b91c:	e003      	b.n	800b926 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	22c5      	movs	r2, #197	; 0xc5
 800b922:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b924:	2300      	movs	r3, #0
}
 800b926:	4618      	mov	r0, r3
 800b928:	3714      	adds	r7, #20
 800b92a:	46bd      	mov	sp, r7
 800b92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b930:	4770      	bx	lr
 800b932:	bf00      	nop
 800b934:	20000000 	.word	0x20000000
 800b938:	10624dd3 	.word	0x10624dd3

0800b93c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	b088      	sub	sp, #32
 800b940:	af00      	add	r7, sp, #0
 800b942:	60f8      	str	r0, [r7, #12]
 800b944:	460b      	mov	r3, r1
 800b946:	607a      	str	r2, [r7, #4]
 800b948:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b94a:	4b35      	ldr	r3, [pc, #212]	; (800ba20 <SDMMC_GetCmdResp6+0xe4>)
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	4a35      	ldr	r2, [pc, #212]	; (800ba24 <SDMMC_GetCmdResp6+0xe8>)
 800b950:	fba2 2303 	umull	r2, r3, r2, r3
 800b954:	0a5b      	lsrs	r3, r3, #9
 800b956:	f241 3288 	movw	r2, #5000	; 0x1388
 800b95a:	fb02 f303 	mul.w	r3, r2, r3
 800b95e:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b960:	69fb      	ldr	r3, [r7, #28]
 800b962:	1e5a      	subs	r2, r3, #1
 800b964:	61fa      	str	r2, [r7, #28]
 800b966:	2b00      	cmp	r3, #0
 800b968:	d102      	bne.n	800b970 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b96a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b96e:	e052      	b.n	800ba16 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b974:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b976:	69bb      	ldr	r3, [r7, #24]
 800b978:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d0ef      	beq.n	800b960 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b980:	69bb      	ldr	r3, [r7, #24]
 800b982:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b986:	2b00      	cmp	r3, #0
 800b988:	d1ea      	bne.n	800b960 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b98e:	f003 0304 	and.w	r3, r3, #4
 800b992:	2b00      	cmp	r3, #0
 800b994:	d004      	beq.n	800b9a0 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	2204      	movs	r2, #4
 800b99a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b99c:	2304      	movs	r3, #4
 800b99e:	e03a      	b.n	800ba16 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b9a4:	f003 0301 	and.w	r3, r3, #1
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d004      	beq.n	800b9b6 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	2201      	movs	r2, #1
 800b9b0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b9b2:	2301      	movs	r3, #1
 800b9b4:	e02f      	b.n	800ba16 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b9b6:	68f8      	ldr	r0, [r7, #12]
 800b9b8:	f7ff fbcb 	bl	800b152 <SDIO_GetCommandResponse>
 800b9bc:	4603      	mov	r3, r0
 800b9be:	461a      	mov	r2, r3
 800b9c0:	7afb      	ldrb	r3, [r7, #11]
 800b9c2:	4293      	cmp	r3, r2
 800b9c4:	d001      	beq.n	800b9ca <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b9c6:	2301      	movs	r3, #1
 800b9c8:	e025      	b.n	800ba16 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	22c5      	movs	r2, #197	; 0xc5
 800b9ce:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b9d0:	2100      	movs	r1, #0
 800b9d2:	68f8      	ldr	r0, [r7, #12]
 800b9d4:	f7ff fbca 	bl	800b16c <SDIO_GetResponse>
 800b9d8:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b9da:	697b      	ldr	r3, [r7, #20]
 800b9dc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d106      	bne.n	800b9f2 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b9e4:	697b      	ldr	r3, [r7, #20]
 800b9e6:	0c1b      	lsrs	r3, r3, #16
 800b9e8:	b29a      	uxth	r2, r3
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b9ee:	2300      	movs	r3, #0
 800b9f0:	e011      	b.n	800ba16 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b9f2:	697b      	ldr	r3, [r7, #20]
 800b9f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d002      	beq.n	800ba02 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b9fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ba00:	e009      	b.n	800ba16 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800ba02:	697b      	ldr	r3, [r7, #20]
 800ba04:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d002      	beq.n	800ba12 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ba0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ba10:	e001      	b.n	800ba16 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ba12:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800ba16:	4618      	mov	r0, r3
 800ba18:	3720      	adds	r7, #32
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bd80      	pop	{r7, pc}
 800ba1e:	bf00      	nop
 800ba20:	20000000 	.word	0x20000000
 800ba24:	10624dd3 	.word	0x10624dd3

0800ba28 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800ba28:	b480      	push	{r7}
 800ba2a:	b085      	sub	sp, #20
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ba30:	4b22      	ldr	r3, [pc, #136]	; (800babc <SDMMC_GetCmdResp7+0x94>)
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	4a22      	ldr	r2, [pc, #136]	; (800bac0 <SDMMC_GetCmdResp7+0x98>)
 800ba36:	fba2 2303 	umull	r2, r3, r2, r3
 800ba3a:	0a5b      	lsrs	r3, r3, #9
 800ba3c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba40:	fb02 f303 	mul.w	r3, r2, r3
 800ba44:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	1e5a      	subs	r2, r3, #1
 800ba4a:	60fa      	str	r2, [r7, #12]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d102      	bne.n	800ba56 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ba50:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ba54:	e02c      	b.n	800bab0 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba5a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ba5c:	68bb      	ldr	r3, [r7, #8]
 800ba5e:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d0ef      	beq.n	800ba46 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ba66:	68bb      	ldr	r3, [r7, #8]
 800ba68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d1ea      	bne.n	800ba46 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba74:	f003 0304 	and.w	r3, r3, #4
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d004      	beq.n	800ba86 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	2204      	movs	r2, #4
 800ba80:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ba82:	2304      	movs	r3, #4
 800ba84:	e014      	b.n	800bab0 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba8a:	f003 0301 	and.w	r3, r3, #1
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d004      	beq.n	800ba9c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	2201      	movs	r2, #1
 800ba96:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ba98:	2301      	movs	r3, #1
 800ba9a:	e009      	b.n	800bab0 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800baa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d002      	beq.n	800baae <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	2240      	movs	r2, #64	; 0x40
 800baac:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800baae:	2300      	movs	r3, #0
  
}
 800bab0:	4618      	mov	r0, r3
 800bab2:	3714      	adds	r7, #20
 800bab4:	46bd      	mov	sp, r7
 800bab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baba:	4770      	bx	lr
 800babc:	20000000 	.word	0x20000000
 800bac0:	10624dd3 	.word	0x10624dd3

0800bac4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800bac4:	b480      	push	{r7}
 800bac6:	b085      	sub	sp, #20
 800bac8:	af00      	add	r7, sp, #0
 800baca:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800bacc:	4b11      	ldr	r3, [pc, #68]	; (800bb14 <SDMMC_GetCmdError+0x50>)
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	4a11      	ldr	r2, [pc, #68]	; (800bb18 <SDMMC_GetCmdError+0x54>)
 800bad2:	fba2 2303 	umull	r2, r3, r2, r3
 800bad6:	0a5b      	lsrs	r3, r3, #9
 800bad8:	f241 3288 	movw	r2, #5000	; 0x1388
 800badc:	fb02 f303 	mul.w	r3, r2, r3
 800bae0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	1e5a      	subs	r2, r3, #1
 800bae6:	60fa      	str	r2, [r7, #12]
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d102      	bne.n	800baf2 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800baec:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800baf0:	e009      	b.n	800bb06 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800baf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d0f1      	beq.n	800bae2 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	22c5      	movs	r2, #197	; 0xc5
 800bb02:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800bb04:	2300      	movs	r3, #0
}
 800bb06:	4618      	mov	r0, r3
 800bb08:	3714      	adds	r7, #20
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb10:	4770      	bx	lr
 800bb12:	bf00      	nop
 800bb14:	20000000 	.word	0x20000000
 800bb18:	10624dd3 	.word	0x10624dd3

0800bb1c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800bb20:	4904      	ldr	r1, [pc, #16]	; (800bb34 <MX_FATFS_Init+0x18>)
 800bb22:	4805      	ldr	r0, [pc, #20]	; (800bb38 <MX_FATFS_Init+0x1c>)
 800bb24:	f000 feda 	bl	800c8dc <FATFS_LinkDriver>
 800bb28:	4603      	mov	r3, r0
 800bb2a:	461a      	mov	r2, r3
 800bb2c:	4b03      	ldr	r3, [pc, #12]	; (800bb3c <MX_FATFS_Init+0x20>)
 800bb2e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800bb30:	bf00      	nop
 800bb32:	bd80      	pop	{r7, pc}
 800bb34:	20000808 	.word	0x20000808
 800bb38:	0801c178 	.word	0x0801c178
 800bb3c:	20000804 	.word	0x20000804

0800bb40 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	b082      	sub	sp, #8
 800bb44:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800bb46:	2300      	movs	r3, #0
 800bb48:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800bb4a:	f000 f896 	bl	800bc7a <BSP_SD_IsDetected>
 800bb4e:	4603      	mov	r3, r0
 800bb50:	2b01      	cmp	r3, #1
 800bb52:	d001      	beq.n	800bb58 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800bb54:	2301      	movs	r3, #1
 800bb56:	e012      	b.n	800bb7e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800bb58:	480b      	ldr	r0, [pc, #44]	; (800bb88 <BSP_SD_Init+0x48>)
 800bb5a:	f7fb fc7d 	bl	8007458 <HAL_SD_Init>
 800bb5e:	4603      	mov	r3, r0
 800bb60:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800bb62:	79fb      	ldrb	r3, [r7, #7]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d109      	bne.n	800bb7c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800bb68:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800bb6c:	4806      	ldr	r0, [pc, #24]	; (800bb88 <BSP_SD_Init+0x48>)
 800bb6e:	f7fc fa4b 	bl	8008008 <HAL_SD_ConfigWideBusOperation>
 800bb72:	4603      	mov	r3, r0
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d001      	beq.n	800bb7c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800bb78:	2301      	movs	r3, #1
 800bb7a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800bb7c:	79fb      	ldrb	r3, [r7, #7]
}
 800bb7e:	4618      	mov	r0, r3
 800bb80:	3708      	adds	r7, #8
 800bb82:	46bd      	mov	sp, r7
 800bb84:	bd80      	pop	{r7, pc}
 800bb86:	bf00      	nop
 800bb88:	2000038c 	.word	0x2000038c

0800bb8c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800bb8c:	b580      	push	{r7, lr}
 800bb8e:	b086      	sub	sp, #24
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	60f8      	str	r0, [r7, #12]
 800bb94:	60b9      	str	r1, [r7, #8]
 800bb96:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800bb98:	2300      	movs	r3, #0
 800bb9a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	68ba      	ldr	r2, [r7, #8]
 800bba0:	68f9      	ldr	r1, [r7, #12]
 800bba2:	4806      	ldr	r0, [pc, #24]	; (800bbbc <BSP_SD_ReadBlocks_DMA+0x30>)
 800bba4:	f7fb fd08 	bl	80075b8 <HAL_SD_ReadBlocks_DMA>
 800bba8:	4603      	mov	r3, r0
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d001      	beq.n	800bbb2 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800bbae:	2301      	movs	r3, #1
 800bbb0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800bbb2:	7dfb      	ldrb	r3, [r7, #23]
}
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	3718      	adds	r7, #24
 800bbb8:	46bd      	mov	sp, r7
 800bbba:	bd80      	pop	{r7, pc}
 800bbbc:	2000038c 	.word	0x2000038c

0800bbc0 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800bbc0:	b580      	push	{r7, lr}
 800bbc2:	b086      	sub	sp, #24
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	60f8      	str	r0, [r7, #12]
 800bbc8:	60b9      	str	r1, [r7, #8]
 800bbca:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800bbcc:	2300      	movs	r3, #0
 800bbce:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	68ba      	ldr	r2, [r7, #8]
 800bbd4:	68f9      	ldr	r1, [r7, #12]
 800bbd6:	4806      	ldr	r0, [pc, #24]	; (800bbf0 <BSP_SD_WriteBlocks_DMA+0x30>)
 800bbd8:	f7fb fdd0 	bl	800777c <HAL_SD_WriteBlocks_DMA>
 800bbdc:	4603      	mov	r3, r0
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d001      	beq.n	800bbe6 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800bbe2:	2301      	movs	r3, #1
 800bbe4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800bbe6:	7dfb      	ldrb	r3, [r7, #23]
}
 800bbe8:	4618      	mov	r0, r3
 800bbea:	3718      	adds	r7, #24
 800bbec:	46bd      	mov	sp, r7
 800bbee:	bd80      	pop	{r7, pc}
 800bbf0:	2000038c 	.word	0x2000038c

0800bbf4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800bbf4:	b580      	push	{r7, lr}
 800bbf6:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800bbf8:	4805      	ldr	r0, [pc, #20]	; (800bc10 <BSP_SD_GetCardState+0x1c>)
 800bbfa:	f7fc fa9f 	bl	800813c <HAL_SD_GetCardState>
 800bbfe:	4603      	mov	r3, r0
 800bc00:	2b04      	cmp	r3, #4
 800bc02:	bf14      	ite	ne
 800bc04:	2301      	movne	r3, #1
 800bc06:	2300      	moveq	r3, #0
 800bc08:	b2db      	uxtb	r3, r3
}
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	bd80      	pop	{r7, pc}
 800bc0e:	bf00      	nop
 800bc10:	2000038c 	.word	0x2000038c

0800bc14 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800bc14:	b580      	push	{r7, lr}
 800bc16:	b082      	sub	sp, #8
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800bc1c:	6879      	ldr	r1, [r7, #4]
 800bc1e:	4803      	ldr	r0, [pc, #12]	; (800bc2c <BSP_SD_GetCardInfo+0x18>)
 800bc20:	f7fc f9c6 	bl	8007fb0 <HAL_SD_GetCardInfo>
}
 800bc24:	bf00      	nop
 800bc26:	3708      	adds	r7, #8
 800bc28:	46bd      	mov	sp, r7
 800bc2a:	bd80      	pop	{r7, pc}
 800bc2c:	2000038c 	.word	0x2000038c

0800bc30 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b082      	sub	sp, #8
 800bc34:	af00      	add	r7, sp, #0
 800bc36:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800bc38:	f000 f818 	bl	800bc6c <BSP_SD_AbortCallback>
}
 800bc3c:	bf00      	nop
 800bc3e:	3708      	adds	r7, #8
 800bc40:	46bd      	mov	sp, r7
 800bc42:	bd80      	pop	{r7, pc}

0800bc44 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800bc44:	b580      	push	{r7, lr}
 800bc46:	b082      	sub	sp, #8
 800bc48:	af00      	add	r7, sp, #0
 800bc4a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800bc4c:	f000 f98c 	bl	800bf68 <BSP_SD_WriteCpltCallback>
}
 800bc50:	bf00      	nop
 800bc52:	3708      	adds	r7, #8
 800bc54:	46bd      	mov	sp, r7
 800bc56:	bd80      	pop	{r7, pc}

0800bc58 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800bc58:	b580      	push	{r7, lr}
 800bc5a:	b082      	sub	sp, #8
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800bc60:	f000 f98e 	bl	800bf80 <BSP_SD_ReadCpltCallback>
}
 800bc64:	bf00      	nop
 800bc66:	3708      	adds	r7, #8
 800bc68:	46bd      	mov	sp, r7
 800bc6a:	bd80      	pop	{r7, pc}

0800bc6c <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800bc6c:	b480      	push	{r7}
 800bc6e:	af00      	add	r7, sp, #0

}
 800bc70:	bf00      	nop
 800bc72:	46bd      	mov	sp, r7
 800bc74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc78:	4770      	bx	lr

0800bc7a <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800bc7a:	b480      	push	{r7}
 800bc7c:	b083      	sub	sp, #12
 800bc7e:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800bc80:	2301      	movs	r3, #1
 800bc82:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800bc84:	79fb      	ldrb	r3, [r7, #7]
 800bc86:	b2db      	uxtb	r3, r3
}
 800bc88:	4618      	mov	r0, r3
 800bc8a:	370c      	adds	r7, #12
 800bc8c:	46bd      	mov	sp, r7
 800bc8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc92:	4770      	bx	lr

0800bc94 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b084      	sub	sp, #16
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800bc9c:	f7f7 fd9e 	bl	80037dc <HAL_GetTick>
 800bca0:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800bca2:	e006      	b.n	800bcb2 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800bca4:	f7ff ffa6 	bl	800bbf4 <BSP_SD_GetCardState>
 800bca8:	4603      	mov	r3, r0
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d101      	bne.n	800bcb2 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800bcae:	2300      	movs	r3, #0
 800bcb0:	e009      	b.n	800bcc6 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800bcb2:	f7f7 fd93 	bl	80037dc <HAL_GetTick>
 800bcb6:	4602      	mov	r2, r0
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	1ad3      	subs	r3, r2, r3
 800bcbc:	687a      	ldr	r2, [r7, #4]
 800bcbe:	429a      	cmp	r2, r3
 800bcc0:	d8f0      	bhi.n	800bca4 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800bcc2:	f04f 33ff 	mov.w	r3, #4294967295
}
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	3710      	adds	r7, #16
 800bcca:	46bd      	mov	sp, r7
 800bccc:	bd80      	pop	{r7, pc}
	...

0800bcd0 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800bcd0:	b580      	push	{r7, lr}
 800bcd2:	b082      	sub	sp, #8
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800bcda:	4b0b      	ldr	r3, [pc, #44]	; (800bd08 <SD_CheckStatus+0x38>)
 800bcdc:	2201      	movs	r2, #1
 800bcde:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800bce0:	f7ff ff88 	bl	800bbf4 <BSP_SD_GetCardState>
 800bce4:	4603      	mov	r3, r0
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d107      	bne.n	800bcfa <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800bcea:	4b07      	ldr	r3, [pc, #28]	; (800bd08 <SD_CheckStatus+0x38>)
 800bcec:	781b      	ldrb	r3, [r3, #0]
 800bcee:	b2db      	uxtb	r3, r3
 800bcf0:	f023 0301 	bic.w	r3, r3, #1
 800bcf4:	b2da      	uxtb	r2, r3
 800bcf6:	4b04      	ldr	r3, [pc, #16]	; (800bd08 <SD_CheckStatus+0x38>)
 800bcf8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800bcfa:	4b03      	ldr	r3, [pc, #12]	; (800bd08 <SD_CheckStatus+0x38>)
 800bcfc:	781b      	ldrb	r3, [r3, #0]
 800bcfe:	b2db      	uxtb	r3, r3
}
 800bd00:	4618      	mov	r0, r3
 800bd02:	3708      	adds	r7, #8
 800bd04:	46bd      	mov	sp, r7
 800bd06:	bd80      	pop	{r7, pc}
 800bd08:	20000009 	.word	0x20000009

0800bd0c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	b082      	sub	sp, #8
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	4603      	mov	r3, r0
 800bd14:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800bd16:	f7ff ff13 	bl	800bb40 <BSP_SD_Init>
 800bd1a:	4603      	mov	r3, r0
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d107      	bne.n	800bd30 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800bd20:	79fb      	ldrb	r3, [r7, #7]
 800bd22:	4618      	mov	r0, r3
 800bd24:	f7ff ffd4 	bl	800bcd0 <SD_CheckStatus>
 800bd28:	4603      	mov	r3, r0
 800bd2a:	461a      	mov	r2, r3
 800bd2c:	4b04      	ldr	r3, [pc, #16]	; (800bd40 <SD_initialize+0x34>)
 800bd2e:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800bd30:	4b03      	ldr	r3, [pc, #12]	; (800bd40 <SD_initialize+0x34>)
 800bd32:	781b      	ldrb	r3, [r3, #0]
 800bd34:	b2db      	uxtb	r3, r3
}
 800bd36:	4618      	mov	r0, r3
 800bd38:	3708      	adds	r7, #8
 800bd3a:	46bd      	mov	sp, r7
 800bd3c:	bd80      	pop	{r7, pc}
 800bd3e:	bf00      	nop
 800bd40:	20000009 	.word	0x20000009

0800bd44 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800bd44:	b580      	push	{r7, lr}
 800bd46:	b082      	sub	sp, #8
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	4603      	mov	r3, r0
 800bd4c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800bd4e:	79fb      	ldrb	r3, [r7, #7]
 800bd50:	4618      	mov	r0, r3
 800bd52:	f7ff ffbd 	bl	800bcd0 <SD_CheckStatus>
 800bd56:	4603      	mov	r3, r0
}
 800bd58:	4618      	mov	r0, r3
 800bd5a:	3708      	adds	r7, #8
 800bd5c:	46bd      	mov	sp, r7
 800bd5e:	bd80      	pop	{r7, pc}

0800bd60 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b086      	sub	sp, #24
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	60b9      	str	r1, [r7, #8]
 800bd68:	607a      	str	r2, [r7, #4]
 800bd6a:	603b      	str	r3, [r7, #0]
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800bd70:	2301      	movs	r3, #1
 800bd72:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800bd74:	f247 5030 	movw	r0, #30000	; 0x7530
 800bd78:	f7ff ff8c 	bl	800bc94 <SD_CheckStatusWithTimeout>
 800bd7c:	4603      	mov	r3, r0
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	da01      	bge.n	800bd86 <SD_read+0x26>
  {
    return res;
 800bd82:	7dfb      	ldrb	r3, [r7, #23]
 800bd84:	e03b      	b.n	800bdfe <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800bd86:	683a      	ldr	r2, [r7, #0]
 800bd88:	6879      	ldr	r1, [r7, #4]
 800bd8a:	68b8      	ldr	r0, [r7, #8]
 800bd8c:	f7ff fefe 	bl	800bb8c <BSP_SD_ReadBlocks_DMA>
 800bd90:	4603      	mov	r3, r0
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d132      	bne.n	800bdfc <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800bd96:	4b1c      	ldr	r3, [pc, #112]	; (800be08 <SD_read+0xa8>)
 800bd98:	2200      	movs	r2, #0
 800bd9a:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800bd9c:	f7f7 fd1e 	bl	80037dc <HAL_GetTick>
 800bda0:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800bda2:	bf00      	nop
 800bda4:	4b18      	ldr	r3, [pc, #96]	; (800be08 <SD_read+0xa8>)
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d108      	bne.n	800bdbe <SD_read+0x5e>
 800bdac:	f7f7 fd16 	bl	80037dc <HAL_GetTick>
 800bdb0:	4602      	mov	r2, r0
 800bdb2:	693b      	ldr	r3, [r7, #16]
 800bdb4:	1ad3      	subs	r3, r2, r3
 800bdb6:	f247 522f 	movw	r2, #29999	; 0x752f
 800bdba:	4293      	cmp	r3, r2
 800bdbc:	d9f2      	bls.n	800bda4 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800bdbe:	4b12      	ldr	r3, [pc, #72]	; (800be08 <SD_read+0xa8>)
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d102      	bne.n	800bdcc <SD_read+0x6c>
      {
        res = RES_ERROR;
 800bdc6:	2301      	movs	r3, #1
 800bdc8:	75fb      	strb	r3, [r7, #23]
 800bdca:	e017      	b.n	800bdfc <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800bdcc:	4b0e      	ldr	r3, [pc, #56]	; (800be08 <SD_read+0xa8>)
 800bdce:	2200      	movs	r2, #0
 800bdd0:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800bdd2:	f7f7 fd03 	bl	80037dc <HAL_GetTick>
 800bdd6:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800bdd8:	e007      	b.n	800bdea <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800bdda:	f7ff ff0b 	bl	800bbf4 <BSP_SD_GetCardState>
 800bdde:	4603      	mov	r3, r0
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d102      	bne.n	800bdea <SD_read+0x8a>
          {
            res = RES_OK;
 800bde4:	2300      	movs	r3, #0
 800bde6:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800bde8:	e008      	b.n	800bdfc <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800bdea:	f7f7 fcf7 	bl	80037dc <HAL_GetTick>
 800bdee:	4602      	mov	r2, r0
 800bdf0:	693b      	ldr	r3, [r7, #16]
 800bdf2:	1ad3      	subs	r3, r2, r3
 800bdf4:	f247 522f 	movw	r2, #29999	; 0x752f
 800bdf8:	4293      	cmp	r3, r2
 800bdfa:	d9ee      	bls.n	800bdda <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800bdfc:	7dfb      	ldrb	r3, [r7, #23]
}
 800bdfe:	4618      	mov	r0, r3
 800be00:	3718      	adds	r7, #24
 800be02:	46bd      	mov	sp, r7
 800be04:	bd80      	pop	{r7, pc}
 800be06:	bf00      	nop
 800be08:	20000810 	.word	0x20000810

0800be0c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800be0c:	b580      	push	{r7, lr}
 800be0e:	b086      	sub	sp, #24
 800be10:	af00      	add	r7, sp, #0
 800be12:	60b9      	str	r1, [r7, #8]
 800be14:	607a      	str	r2, [r7, #4]
 800be16:	603b      	str	r3, [r7, #0]
 800be18:	4603      	mov	r3, r0
 800be1a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800be1c:	2301      	movs	r3, #1
 800be1e:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800be20:	4b24      	ldr	r3, [pc, #144]	; (800beb4 <SD_write+0xa8>)
 800be22:	2200      	movs	r2, #0
 800be24:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800be26:	f247 5030 	movw	r0, #30000	; 0x7530
 800be2a:	f7ff ff33 	bl	800bc94 <SD_CheckStatusWithTimeout>
 800be2e:	4603      	mov	r3, r0
 800be30:	2b00      	cmp	r3, #0
 800be32:	da01      	bge.n	800be38 <SD_write+0x2c>
  {
    return res;
 800be34:	7dfb      	ldrb	r3, [r7, #23]
 800be36:	e038      	b.n	800beaa <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800be38:	683a      	ldr	r2, [r7, #0]
 800be3a:	6879      	ldr	r1, [r7, #4]
 800be3c:	68b8      	ldr	r0, [r7, #8]
 800be3e:	f7ff febf 	bl	800bbc0 <BSP_SD_WriteBlocks_DMA>
 800be42:	4603      	mov	r3, r0
 800be44:	2b00      	cmp	r3, #0
 800be46:	d12f      	bne.n	800bea8 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800be48:	f7f7 fcc8 	bl	80037dc <HAL_GetTick>
 800be4c:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800be4e:	bf00      	nop
 800be50:	4b18      	ldr	r3, [pc, #96]	; (800beb4 <SD_write+0xa8>)
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	2b00      	cmp	r3, #0
 800be56:	d108      	bne.n	800be6a <SD_write+0x5e>
 800be58:	f7f7 fcc0 	bl	80037dc <HAL_GetTick>
 800be5c:	4602      	mov	r2, r0
 800be5e:	693b      	ldr	r3, [r7, #16]
 800be60:	1ad3      	subs	r3, r2, r3
 800be62:	f247 522f 	movw	r2, #29999	; 0x752f
 800be66:	4293      	cmp	r3, r2
 800be68:	d9f2      	bls.n	800be50 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800be6a:	4b12      	ldr	r3, [pc, #72]	; (800beb4 <SD_write+0xa8>)
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d102      	bne.n	800be78 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800be72:	2301      	movs	r3, #1
 800be74:	75fb      	strb	r3, [r7, #23]
 800be76:	e017      	b.n	800bea8 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800be78:	4b0e      	ldr	r3, [pc, #56]	; (800beb4 <SD_write+0xa8>)
 800be7a:	2200      	movs	r2, #0
 800be7c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800be7e:	f7f7 fcad 	bl	80037dc <HAL_GetTick>
 800be82:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800be84:	e007      	b.n	800be96 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800be86:	f7ff feb5 	bl	800bbf4 <BSP_SD_GetCardState>
 800be8a:	4603      	mov	r3, r0
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d102      	bne.n	800be96 <SD_write+0x8a>
          {
            res = RES_OK;
 800be90:	2300      	movs	r3, #0
 800be92:	75fb      	strb	r3, [r7, #23]
            break;
 800be94:	e008      	b.n	800bea8 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800be96:	f7f7 fca1 	bl	80037dc <HAL_GetTick>
 800be9a:	4602      	mov	r2, r0
 800be9c:	693b      	ldr	r3, [r7, #16]
 800be9e:	1ad3      	subs	r3, r2, r3
 800bea0:	f247 522f 	movw	r2, #29999	; 0x752f
 800bea4:	4293      	cmp	r3, r2
 800bea6:	d9ee      	bls.n	800be86 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800bea8:	7dfb      	ldrb	r3, [r7, #23]
}
 800beaa:	4618      	mov	r0, r3
 800beac:	3718      	adds	r7, #24
 800beae:	46bd      	mov	sp, r7
 800beb0:	bd80      	pop	{r7, pc}
 800beb2:	bf00      	nop
 800beb4:	2000080c 	.word	0x2000080c

0800beb8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800beb8:	b580      	push	{r7, lr}
 800beba:	b08c      	sub	sp, #48	; 0x30
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	4603      	mov	r3, r0
 800bec0:	603a      	str	r2, [r7, #0]
 800bec2:	71fb      	strb	r3, [r7, #7]
 800bec4:	460b      	mov	r3, r1
 800bec6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800bec8:	2301      	movs	r3, #1
 800beca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800bece:	4b25      	ldr	r3, [pc, #148]	; (800bf64 <SD_ioctl+0xac>)
 800bed0:	781b      	ldrb	r3, [r3, #0]
 800bed2:	b2db      	uxtb	r3, r3
 800bed4:	f003 0301 	and.w	r3, r3, #1
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d001      	beq.n	800bee0 <SD_ioctl+0x28>
 800bedc:	2303      	movs	r3, #3
 800bede:	e03c      	b.n	800bf5a <SD_ioctl+0xa2>

  switch (cmd)
 800bee0:	79bb      	ldrb	r3, [r7, #6]
 800bee2:	2b03      	cmp	r3, #3
 800bee4:	d834      	bhi.n	800bf50 <SD_ioctl+0x98>
 800bee6:	a201      	add	r2, pc, #4	; (adr r2, 800beec <SD_ioctl+0x34>)
 800bee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800beec:	0800befd 	.word	0x0800befd
 800bef0:	0800bf05 	.word	0x0800bf05
 800bef4:	0800bf1d 	.word	0x0800bf1d
 800bef8:	0800bf37 	.word	0x0800bf37
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800befc:	2300      	movs	r3, #0
 800befe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bf02:	e028      	b.n	800bf56 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800bf04:	f107 030c 	add.w	r3, r7, #12
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f7ff fe83 	bl	800bc14 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800bf0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bf10:	683b      	ldr	r3, [r7, #0]
 800bf12:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bf14:	2300      	movs	r3, #0
 800bf16:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bf1a:	e01c      	b.n	800bf56 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bf1c:	f107 030c 	add.w	r3, r7, #12
 800bf20:	4618      	mov	r0, r3
 800bf22:	f7ff fe77 	bl	800bc14 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800bf26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf28:	b29a      	uxth	r2, r3
 800bf2a:	683b      	ldr	r3, [r7, #0]
 800bf2c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800bf2e:	2300      	movs	r3, #0
 800bf30:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bf34:	e00f      	b.n	800bf56 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bf36:	f107 030c 	add.w	r3, r7, #12
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	f7ff fe6a 	bl	800bc14 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800bf40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf42:	0a5a      	lsrs	r2, r3, #9
 800bf44:	683b      	ldr	r3, [r7, #0]
 800bf46:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bf48:	2300      	movs	r3, #0
 800bf4a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bf4e:	e002      	b.n	800bf56 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800bf50:	2304      	movs	r3, #4
 800bf52:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800bf56:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	3730      	adds	r7, #48	; 0x30
 800bf5e:	46bd      	mov	sp, r7
 800bf60:	bd80      	pop	{r7, pc}
 800bf62:	bf00      	nop
 800bf64:	20000009 	.word	0x20000009

0800bf68 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800bf68:	b480      	push	{r7}
 800bf6a:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800bf6c:	4b03      	ldr	r3, [pc, #12]	; (800bf7c <BSP_SD_WriteCpltCallback+0x14>)
 800bf6e:	2201      	movs	r2, #1
 800bf70:	601a      	str	r2, [r3, #0]
}
 800bf72:	bf00      	nop
 800bf74:	46bd      	mov	sp, r7
 800bf76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7a:	4770      	bx	lr
 800bf7c:	2000080c 	.word	0x2000080c

0800bf80 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800bf80:	b480      	push	{r7}
 800bf82:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800bf84:	4b03      	ldr	r3, [pc, #12]	; (800bf94 <BSP_SD_ReadCpltCallback+0x14>)
 800bf86:	2201      	movs	r2, #1
 800bf88:	601a      	str	r2, [r3, #0]
}
 800bf8a:	bf00      	nop
 800bf8c:	46bd      	mov	sp, r7
 800bf8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf92:	4770      	bx	lr
 800bf94:	20000810 	.word	0x20000810

0800bf98 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b084      	sub	sp, #16
 800bf9c:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800bf9e:	4b8d      	ldr	r3, [pc, #564]	; (800c1d4 <MX_LWIP_Init+0x23c>)
 800bfa0:	22c0      	movs	r2, #192	; 0xc0
 800bfa2:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800bfa4:	4b8b      	ldr	r3, [pc, #556]	; (800c1d4 <MX_LWIP_Init+0x23c>)
 800bfa6:	22a8      	movs	r2, #168	; 0xa8
 800bfa8:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 35;
 800bfaa:	4b8a      	ldr	r3, [pc, #552]	; (800c1d4 <MX_LWIP_Init+0x23c>)
 800bfac:	2223      	movs	r2, #35	; 0x23
 800bfae:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 209;
 800bfb0:	4b88      	ldr	r3, [pc, #544]	; (800c1d4 <MX_LWIP_Init+0x23c>)
 800bfb2:	22d1      	movs	r2, #209	; 0xd1
 800bfb4:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800bfb6:	4b88      	ldr	r3, [pc, #544]	; (800c1d8 <MX_LWIP_Init+0x240>)
 800bfb8:	22ff      	movs	r2, #255	; 0xff
 800bfba:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800bfbc:	4b86      	ldr	r3, [pc, #536]	; (800c1d8 <MX_LWIP_Init+0x240>)
 800bfbe:	22ff      	movs	r2, #255	; 0xff
 800bfc0:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800bfc2:	4b85      	ldr	r3, [pc, #532]	; (800c1d8 <MX_LWIP_Init+0x240>)
 800bfc4:	22ff      	movs	r2, #255	; 0xff
 800bfc6:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800bfc8:	4b83      	ldr	r3, [pc, #524]	; (800c1d8 <MX_LWIP_Init+0x240>)
 800bfca:	2200      	movs	r2, #0
 800bfcc:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800bfce:	4b83      	ldr	r3, [pc, #524]	; (800c1dc <MX_LWIP_Init+0x244>)
 800bfd0:	22c0      	movs	r2, #192	; 0xc0
 800bfd2:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800bfd4:	4b81      	ldr	r3, [pc, #516]	; (800c1dc <MX_LWIP_Init+0x244>)
 800bfd6:	22a8      	movs	r2, #168	; 0xa8
 800bfd8:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 35;
 800bfda:	4b80      	ldr	r3, [pc, #512]	; (800c1dc <MX_LWIP_Init+0x244>)
 800bfdc:	2223      	movs	r2, #35	; 0x23
 800bfde:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800bfe0:	4b7e      	ldr	r3, [pc, #504]	; (800c1dc <MX_LWIP_Init+0x244>)
 800bfe2:	2201      	movs	r2, #1
 800bfe4:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800bfe6:	f000 fcb6 	bl	800c956 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800bfea:	4b7a      	ldr	r3, [pc, #488]	; (800c1d4 <MX_LWIP_Init+0x23c>)
 800bfec:	781b      	ldrb	r3, [r3, #0]
 800bfee:	061a      	lsls	r2, r3, #24
 800bff0:	4b78      	ldr	r3, [pc, #480]	; (800c1d4 <MX_LWIP_Init+0x23c>)
 800bff2:	785b      	ldrb	r3, [r3, #1]
 800bff4:	041b      	lsls	r3, r3, #16
 800bff6:	431a      	orrs	r2, r3
 800bff8:	4b76      	ldr	r3, [pc, #472]	; (800c1d4 <MX_LWIP_Init+0x23c>)
 800bffa:	789b      	ldrb	r3, [r3, #2]
 800bffc:	021b      	lsls	r3, r3, #8
 800bffe:	4313      	orrs	r3, r2
 800c000:	4a74      	ldr	r2, [pc, #464]	; (800c1d4 <MX_LWIP_Init+0x23c>)
 800c002:	78d2      	ldrb	r2, [r2, #3]
 800c004:	4313      	orrs	r3, r2
 800c006:	061a      	lsls	r2, r3, #24
 800c008:	4b72      	ldr	r3, [pc, #456]	; (800c1d4 <MX_LWIP_Init+0x23c>)
 800c00a:	781b      	ldrb	r3, [r3, #0]
 800c00c:	0619      	lsls	r1, r3, #24
 800c00e:	4b71      	ldr	r3, [pc, #452]	; (800c1d4 <MX_LWIP_Init+0x23c>)
 800c010:	785b      	ldrb	r3, [r3, #1]
 800c012:	041b      	lsls	r3, r3, #16
 800c014:	4319      	orrs	r1, r3
 800c016:	4b6f      	ldr	r3, [pc, #444]	; (800c1d4 <MX_LWIP_Init+0x23c>)
 800c018:	789b      	ldrb	r3, [r3, #2]
 800c01a:	021b      	lsls	r3, r3, #8
 800c01c:	430b      	orrs	r3, r1
 800c01e:	496d      	ldr	r1, [pc, #436]	; (800c1d4 <MX_LWIP_Init+0x23c>)
 800c020:	78c9      	ldrb	r1, [r1, #3]
 800c022:	430b      	orrs	r3, r1
 800c024:	021b      	lsls	r3, r3, #8
 800c026:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c02a:	431a      	orrs	r2, r3
 800c02c:	4b69      	ldr	r3, [pc, #420]	; (800c1d4 <MX_LWIP_Init+0x23c>)
 800c02e:	781b      	ldrb	r3, [r3, #0]
 800c030:	0619      	lsls	r1, r3, #24
 800c032:	4b68      	ldr	r3, [pc, #416]	; (800c1d4 <MX_LWIP_Init+0x23c>)
 800c034:	785b      	ldrb	r3, [r3, #1]
 800c036:	041b      	lsls	r3, r3, #16
 800c038:	4319      	orrs	r1, r3
 800c03a:	4b66      	ldr	r3, [pc, #408]	; (800c1d4 <MX_LWIP_Init+0x23c>)
 800c03c:	789b      	ldrb	r3, [r3, #2]
 800c03e:	021b      	lsls	r3, r3, #8
 800c040:	430b      	orrs	r3, r1
 800c042:	4964      	ldr	r1, [pc, #400]	; (800c1d4 <MX_LWIP_Init+0x23c>)
 800c044:	78c9      	ldrb	r1, [r1, #3]
 800c046:	430b      	orrs	r3, r1
 800c048:	0a1b      	lsrs	r3, r3, #8
 800c04a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c04e:	431a      	orrs	r2, r3
 800c050:	4b60      	ldr	r3, [pc, #384]	; (800c1d4 <MX_LWIP_Init+0x23c>)
 800c052:	781b      	ldrb	r3, [r3, #0]
 800c054:	0619      	lsls	r1, r3, #24
 800c056:	4b5f      	ldr	r3, [pc, #380]	; (800c1d4 <MX_LWIP_Init+0x23c>)
 800c058:	785b      	ldrb	r3, [r3, #1]
 800c05a:	041b      	lsls	r3, r3, #16
 800c05c:	4319      	orrs	r1, r3
 800c05e:	4b5d      	ldr	r3, [pc, #372]	; (800c1d4 <MX_LWIP_Init+0x23c>)
 800c060:	789b      	ldrb	r3, [r3, #2]
 800c062:	021b      	lsls	r3, r3, #8
 800c064:	430b      	orrs	r3, r1
 800c066:	495b      	ldr	r1, [pc, #364]	; (800c1d4 <MX_LWIP_Init+0x23c>)
 800c068:	78c9      	ldrb	r1, [r1, #3]
 800c06a:	430b      	orrs	r3, r1
 800c06c:	0e1b      	lsrs	r3, r3, #24
 800c06e:	4313      	orrs	r3, r2
 800c070:	4a5b      	ldr	r2, [pc, #364]	; (800c1e0 <MX_LWIP_Init+0x248>)
 800c072:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800c074:	4b58      	ldr	r3, [pc, #352]	; (800c1d8 <MX_LWIP_Init+0x240>)
 800c076:	781b      	ldrb	r3, [r3, #0]
 800c078:	061a      	lsls	r2, r3, #24
 800c07a:	4b57      	ldr	r3, [pc, #348]	; (800c1d8 <MX_LWIP_Init+0x240>)
 800c07c:	785b      	ldrb	r3, [r3, #1]
 800c07e:	041b      	lsls	r3, r3, #16
 800c080:	431a      	orrs	r2, r3
 800c082:	4b55      	ldr	r3, [pc, #340]	; (800c1d8 <MX_LWIP_Init+0x240>)
 800c084:	789b      	ldrb	r3, [r3, #2]
 800c086:	021b      	lsls	r3, r3, #8
 800c088:	4313      	orrs	r3, r2
 800c08a:	4a53      	ldr	r2, [pc, #332]	; (800c1d8 <MX_LWIP_Init+0x240>)
 800c08c:	78d2      	ldrb	r2, [r2, #3]
 800c08e:	4313      	orrs	r3, r2
 800c090:	061a      	lsls	r2, r3, #24
 800c092:	4b51      	ldr	r3, [pc, #324]	; (800c1d8 <MX_LWIP_Init+0x240>)
 800c094:	781b      	ldrb	r3, [r3, #0]
 800c096:	0619      	lsls	r1, r3, #24
 800c098:	4b4f      	ldr	r3, [pc, #316]	; (800c1d8 <MX_LWIP_Init+0x240>)
 800c09a:	785b      	ldrb	r3, [r3, #1]
 800c09c:	041b      	lsls	r3, r3, #16
 800c09e:	4319      	orrs	r1, r3
 800c0a0:	4b4d      	ldr	r3, [pc, #308]	; (800c1d8 <MX_LWIP_Init+0x240>)
 800c0a2:	789b      	ldrb	r3, [r3, #2]
 800c0a4:	021b      	lsls	r3, r3, #8
 800c0a6:	430b      	orrs	r3, r1
 800c0a8:	494b      	ldr	r1, [pc, #300]	; (800c1d8 <MX_LWIP_Init+0x240>)
 800c0aa:	78c9      	ldrb	r1, [r1, #3]
 800c0ac:	430b      	orrs	r3, r1
 800c0ae:	021b      	lsls	r3, r3, #8
 800c0b0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c0b4:	431a      	orrs	r2, r3
 800c0b6:	4b48      	ldr	r3, [pc, #288]	; (800c1d8 <MX_LWIP_Init+0x240>)
 800c0b8:	781b      	ldrb	r3, [r3, #0]
 800c0ba:	0619      	lsls	r1, r3, #24
 800c0bc:	4b46      	ldr	r3, [pc, #280]	; (800c1d8 <MX_LWIP_Init+0x240>)
 800c0be:	785b      	ldrb	r3, [r3, #1]
 800c0c0:	041b      	lsls	r3, r3, #16
 800c0c2:	4319      	orrs	r1, r3
 800c0c4:	4b44      	ldr	r3, [pc, #272]	; (800c1d8 <MX_LWIP_Init+0x240>)
 800c0c6:	789b      	ldrb	r3, [r3, #2]
 800c0c8:	021b      	lsls	r3, r3, #8
 800c0ca:	430b      	orrs	r3, r1
 800c0cc:	4942      	ldr	r1, [pc, #264]	; (800c1d8 <MX_LWIP_Init+0x240>)
 800c0ce:	78c9      	ldrb	r1, [r1, #3]
 800c0d0:	430b      	orrs	r3, r1
 800c0d2:	0a1b      	lsrs	r3, r3, #8
 800c0d4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c0d8:	431a      	orrs	r2, r3
 800c0da:	4b3f      	ldr	r3, [pc, #252]	; (800c1d8 <MX_LWIP_Init+0x240>)
 800c0dc:	781b      	ldrb	r3, [r3, #0]
 800c0de:	0619      	lsls	r1, r3, #24
 800c0e0:	4b3d      	ldr	r3, [pc, #244]	; (800c1d8 <MX_LWIP_Init+0x240>)
 800c0e2:	785b      	ldrb	r3, [r3, #1]
 800c0e4:	041b      	lsls	r3, r3, #16
 800c0e6:	4319      	orrs	r1, r3
 800c0e8:	4b3b      	ldr	r3, [pc, #236]	; (800c1d8 <MX_LWIP_Init+0x240>)
 800c0ea:	789b      	ldrb	r3, [r3, #2]
 800c0ec:	021b      	lsls	r3, r3, #8
 800c0ee:	430b      	orrs	r3, r1
 800c0f0:	4939      	ldr	r1, [pc, #228]	; (800c1d8 <MX_LWIP_Init+0x240>)
 800c0f2:	78c9      	ldrb	r1, [r1, #3]
 800c0f4:	430b      	orrs	r3, r1
 800c0f6:	0e1b      	lsrs	r3, r3, #24
 800c0f8:	4313      	orrs	r3, r2
 800c0fa:	4a3a      	ldr	r2, [pc, #232]	; (800c1e4 <MX_LWIP_Init+0x24c>)
 800c0fc:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800c0fe:	4b37      	ldr	r3, [pc, #220]	; (800c1dc <MX_LWIP_Init+0x244>)
 800c100:	781b      	ldrb	r3, [r3, #0]
 800c102:	061a      	lsls	r2, r3, #24
 800c104:	4b35      	ldr	r3, [pc, #212]	; (800c1dc <MX_LWIP_Init+0x244>)
 800c106:	785b      	ldrb	r3, [r3, #1]
 800c108:	041b      	lsls	r3, r3, #16
 800c10a:	431a      	orrs	r2, r3
 800c10c:	4b33      	ldr	r3, [pc, #204]	; (800c1dc <MX_LWIP_Init+0x244>)
 800c10e:	789b      	ldrb	r3, [r3, #2]
 800c110:	021b      	lsls	r3, r3, #8
 800c112:	4313      	orrs	r3, r2
 800c114:	4a31      	ldr	r2, [pc, #196]	; (800c1dc <MX_LWIP_Init+0x244>)
 800c116:	78d2      	ldrb	r2, [r2, #3]
 800c118:	4313      	orrs	r3, r2
 800c11a:	061a      	lsls	r2, r3, #24
 800c11c:	4b2f      	ldr	r3, [pc, #188]	; (800c1dc <MX_LWIP_Init+0x244>)
 800c11e:	781b      	ldrb	r3, [r3, #0]
 800c120:	0619      	lsls	r1, r3, #24
 800c122:	4b2e      	ldr	r3, [pc, #184]	; (800c1dc <MX_LWIP_Init+0x244>)
 800c124:	785b      	ldrb	r3, [r3, #1]
 800c126:	041b      	lsls	r3, r3, #16
 800c128:	4319      	orrs	r1, r3
 800c12a:	4b2c      	ldr	r3, [pc, #176]	; (800c1dc <MX_LWIP_Init+0x244>)
 800c12c:	789b      	ldrb	r3, [r3, #2]
 800c12e:	021b      	lsls	r3, r3, #8
 800c130:	430b      	orrs	r3, r1
 800c132:	492a      	ldr	r1, [pc, #168]	; (800c1dc <MX_LWIP_Init+0x244>)
 800c134:	78c9      	ldrb	r1, [r1, #3]
 800c136:	430b      	orrs	r3, r1
 800c138:	021b      	lsls	r3, r3, #8
 800c13a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c13e:	431a      	orrs	r2, r3
 800c140:	4b26      	ldr	r3, [pc, #152]	; (800c1dc <MX_LWIP_Init+0x244>)
 800c142:	781b      	ldrb	r3, [r3, #0]
 800c144:	0619      	lsls	r1, r3, #24
 800c146:	4b25      	ldr	r3, [pc, #148]	; (800c1dc <MX_LWIP_Init+0x244>)
 800c148:	785b      	ldrb	r3, [r3, #1]
 800c14a:	041b      	lsls	r3, r3, #16
 800c14c:	4319      	orrs	r1, r3
 800c14e:	4b23      	ldr	r3, [pc, #140]	; (800c1dc <MX_LWIP_Init+0x244>)
 800c150:	789b      	ldrb	r3, [r3, #2]
 800c152:	021b      	lsls	r3, r3, #8
 800c154:	430b      	orrs	r3, r1
 800c156:	4921      	ldr	r1, [pc, #132]	; (800c1dc <MX_LWIP_Init+0x244>)
 800c158:	78c9      	ldrb	r1, [r1, #3]
 800c15a:	430b      	orrs	r3, r1
 800c15c:	0a1b      	lsrs	r3, r3, #8
 800c15e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c162:	431a      	orrs	r2, r3
 800c164:	4b1d      	ldr	r3, [pc, #116]	; (800c1dc <MX_LWIP_Init+0x244>)
 800c166:	781b      	ldrb	r3, [r3, #0]
 800c168:	0619      	lsls	r1, r3, #24
 800c16a:	4b1c      	ldr	r3, [pc, #112]	; (800c1dc <MX_LWIP_Init+0x244>)
 800c16c:	785b      	ldrb	r3, [r3, #1]
 800c16e:	041b      	lsls	r3, r3, #16
 800c170:	4319      	orrs	r1, r3
 800c172:	4b1a      	ldr	r3, [pc, #104]	; (800c1dc <MX_LWIP_Init+0x244>)
 800c174:	789b      	ldrb	r3, [r3, #2]
 800c176:	021b      	lsls	r3, r3, #8
 800c178:	430b      	orrs	r3, r1
 800c17a:	4918      	ldr	r1, [pc, #96]	; (800c1dc <MX_LWIP_Init+0x244>)
 800c17c:	78c9      	ldrb	r1, [r1, #3]
 800c17e:	430b      	orrs	r3, r1
 800c180:	0e1b      	lsrs	r3, r3, #24
 800c182:	4313      	orrs	r3, r2
 800c184:	4a18      	ldr	r2, [pc, #96]	; (800c1e8 <MX_LWIP_Init+0x250>)
 800c186:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800c188:	4b18      	ldr	r3, [pc, #96]	; (800c1ec <MX_LWIP_Init+0x254>)
 800c18a:	9302      	str	r3, [sp, #8]
 800c18c:	4b18      	ldr	r3, [pc, #96]	; (800c1f0 <MX_LWIP_Init+0x258>)
 800c18e:	9301      	str	r3, [sp, #4]
 800c190:	2300      	movs	r3, #0
 800c192:	9300      	str	r3, [sp, #0]
 800c194:	4b14      	ldr	r3, [pc, #80]	; (800c1e8 <MX_LWIP_Init+0x250>)
 800c196:	4a13      	ldr	r2, [pc, #76]	; (800c1e4 <MX_LWIP_Init+0x24c>)
 800c198:	4911      	ldr	r1, [pc, #68]	; (800c1e0 <MX_LWIP_Init+0x248>)
 800c19a:	4816      	ldr	r0, [pc, #88]	; (800c1f4 <MX_LWIP_Init+0x25c>)
 800c19c:	f001 f8c6 	bl	800d32c <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800c1a0:	4814      	ldr	r0, [pc, #80]	; (800c1f4 <MX_LWIP_Init+0x25c>)
 800c1a2:	f001 fa75 	bl	800d690 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800c1a6:	4b13      	ldr	r3, [pc, #76]	; (800c1f4 <MX_LWIP_Init+0x25c>)
 800c1a8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c1ac:	089b      	lsrs	r3, r3, #2
 800c1ae:	f003 0301 	and.w	r3, r3, #1
 800c1b2:	b2db      	uxtb	r3, r3
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d003      	beq.n	800c1c0 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800c1b8:	480e      	ldr	r0, [pc, #56]	; (800c1f4 <MX_LWIP_Init+0x25c>)
 800c1ba:	f001 fa79 	bl	800d6b0 <netif_set_up>
 800c1be:	e002      	b.n	800c1c6 <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800c1c0:	480c      	ldr	r0, [pc, #48]	; (800c1f4 <MX_LWIP_Init+0x25c>)
 800c1c2:	f001 fae1 	bl	800d788 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800c1c6:	490c      	ldr	r1, [pc, #48]	; (800c1f8 <MX_LWIP_Init+0x260>)
 800c1c8:	480a      	ldr	r0, [pc, #40]	; (800c1f4 <MX_LWIP_Init+0x25c>)
 800c1ca:	f001 fb73 	bl	800d8b4 <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800c1ce:	bf00      	nop
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	bd80      	pop	{r7, pc}
 800c1d4:	20000854 	.word	0x20000854
 800c1d8:	20000858 	.word	0x20000858
 800c1dc:	2000085c 	.word	0x2000085c
 800c1e0:	20000848 	.word	0x20000848
 800c1e4:	2000084c 	.word	0x2000084c
 800c1e8:	20000850 	.word	0x20000850
 800c1ec:	080167bd 	.word	0x080167bd
 800c1f0:	0800c445 	.word	0x0800c445
 800c1f4:	20000814 	.word	0x20000814
 800c1f8:	0800c1fd 	.word	0x0800c1fd

0800c1fc <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800c1fc:	b480      	push	{r7}
 800c1fe:	b083      	sub	sp, #12
 800c200:	af00      	add	r7, sp, #0
 800c202:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800c204:	bf00      	nop
 800c206:	370c      	adds	r7, #12
 800c208:	46bd      	mov	sp, r7
 800c20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c20e:	4770      	bx	lr

0800c210 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800c210:	b580      	push	{r7, lr}
 800c212:	b084      	sub	sp, #16
 800c214:	af00      	add	r7, sp, #0
 800c216:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800c218:	2300      	movs	r3, #0
 800c21a:	73fb      	strb	r3, [r7, #15]
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800c21c:	4b40      	ldr	r3, [pc, #256]	; (800c320 <low_level_init+0x110>)
 800c21e:	4a41      	ldr	r2, [pc, #260]	; (800c324 <low_level_init+0x114>)
 800c220:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800c222:	2300      	movs	r3, #0
 800c224:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800c226:	2380      	movs	r3, #128	; 0x80
 800c228:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800c22a:	23e1      	movs	r3, #225	; 0xe1
 800c22c:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800c22e:	2300      	movs	r3, #0
 800c230:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800c232:	2300      	movs	r3, #0
 800c234:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800c236:	2300      	movs	r3, #0
 800c238:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800c23a:	4a39      	ldr	r2, [pc, #228]	; (800c320 <low_level_init+0x110>)
 800c23c:	f107 0308 	add.w	r3, r7, #8
 800c240:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800c242:	4b37      	ldr	r3, [pc, #220]	; (800c320 <low_level_init+0x110>)
 800c244:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800c248:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800c24a:	4b35      	ldr	r3, [pc, #212]	; (800c320 <low_level_init+0x110>)
 800c24c:	4a36      	ldr	r2, [pc, #216]	; (800c328 <low_level_init+0x118>)
 800c24e:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800c250:	4b33      	ldr	r3, [pc, #204]	; (800c320 <low_level_init+0x110>)
 800c252:	4a36      	ldr	r2, [pc, #216]	; (800c32c <low_level_init+0x11c>)
 800c254:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800c256:	4b32      	ldr	r3, [pc, #200]	; (800c320 <low_level_init+0x110>)
 800c258:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800c25c:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800c25e:	4830      	ldr	r0, [pc, #192]	; (800c320 <low_level_init+0x110>)
 800c260:	f7f9 f906 	bl	8005470 <HAL_ETH_Init>
 800c264:	4603      	mov	r3, r0
 800c266:	73fb      	strb	r3, [r7, #15]

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800c268:	2238      	movs	r2, #56	; 0x38
 800c26a:	2100      	movs	r1, #0
 800c26c:	4830      	ldr	r0, [pc, #192]	; (800c330 <low_level_init+0x120>)
 800c26e:	f00b f980 	bl	8017572 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800c272:	4b2f      	ldr	r3, [pc, #188]	; (800c330 <low_level_init+0x120>)
 800c274:	2221      	movs	r2, #33	; 0x21
 800c276:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800c278:	4b2d      	ldr	r3, [pc, #180]	; (800c330 <low_level_init+0x120>)
 800c27a:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800c27e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800c280:	4b2b      	ldr	r3, [pc, #172]	; (800c330 <low_level_init+0x120>)
 800c282:	2200      	movs	r2, #0
 800c284:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800c286:	482b      	ldr	r0, [pc, #172]	; (800c334 <low_level_init+0x124>)
 800c288:	f000 ff18 	bl	800d0bc <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	2206      	movs	r2, #6
 800c290:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800c294:	4b22      	ldr	r3, [pc, #136]	; (800c320 <low_level_init+0x110>)
 800c296:	685b      	ldr	r3, [r3, #4]
 800c298:	781a      	ldrb	r2, [r3, #0]
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800c2a0:	4b1f      	ldr	r3, [pc, #124]	; (800c320 <low_level_init+0x110>)
 800c2a2:	685b      	ldr	r3, [r3, #4]
 800c2a4:	785a      	ldrb	r2, [r3, #1]
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800c2ac:	4b1c      	ldr	r3, [pc, #112]	; (800c320 <low_level_init+0x110>)
 800c2ae:	685b      	ldr	r3, [r3, #4]
 800c2b0:	789a      	ldrb	r2, [r3, #2]
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800c2b8:	4b19      	ldr	r3, [pc, #100]	; (800c320 <low_level_init+0x110>)
 800c2ba:	685b      	ldr	r3, [r3, #4]
 800c2bc:	78da      	ldrb	r2, [r3, #3]
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800c2c4:	4b16      	ldr	r3, [pc, #88]	; (800c320 <low_level_init+0x110>)
 800c2c6:	685b      	ldr	r3, [r3, #4]
 800c2c8:	791a      	ldrb	r2, [r3, #4]
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800c2d0:	4b13      	ldr	r3, [pc, #76]	; (800c320 <low_level_init+0x110>)
 800c2d2:	685b      	ldr	r3, [r3, #4]
 800c2d4:	795a      	ldrb	r2, [r3, #5]
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800c2e2:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c2ea:	f043 030a 	orr.w	r3, r3, #10
 800c2ee:	b2da      	uxtb	r2, r3
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  DP83848_RegisterBusIO(&DP83848, &DP83848_IOCtx);
 800c2f6:	4910      	ldr	r1, [pc, #64]	; (800c338 <low_level_init+0x128>)
 800c2f8:	4810      	ldr	r0, [pc, #64]	; (800c33c <low_level_init+0x12c>)
 800c2fa:	f7f7 f8a8 	bl	800344e <DP83848_RegisterBusIO>

  /* Initialize the DP83848 ETH PHY */
  DP83848_Init(&DP83848);
 800c2fe:	480f      	ldr	r0, [pc, #60]	; (800c33c <low_level_init+0x12c>)
 800c300:	f7f7 f8d7 	bl	80034b2 <DP83848_Init>

  if (hal_eth_init_status == HAL_OK)
 800c304:	7bfb      	ldrb	r3, [r7, #15]
 800c306:	2b00      	cmp	r3, #0
 800c308:	d103      	bne.n	800c312 <low_level_init+0x102>
  {
  /* Get link state */
  ethernet_link_check_state(netif);
 800c30a:	6878      	ldr	r0, [r7, #4]
 800c30c:	f000 f9de 	bl	800c6cc <ethernet_link_check_state>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800c310:	e001      	b.n	800c316 <low_level_init+0x106>
    Error_Handler();
 800c312:	f7f6 fa77 	bl	8002804 <Error_Handler>
}
 800c316:	bf00      	nop
 800c318:	3710      	adds	r7, #16
 800c31a:	46bd      	mov	sp, r7
 800c31c:	bd80      	pop	{r7, pc}
 800c31e:	bf00      	nop
 800c320:	2000532c 	.word	0x2000532c
 800c324:	40028000 	.word	0x40028000
 800c328:	2000528c 	.word	0x2000528c
 800c32c:	200051ec 	.word	0x200051ec
 800c330:	200053dc 	.word	0x200053dc
 800c334:	0801c18c 	.word	0x0801c18c
 800c338:	2000000c 	.word	0x2000000c
 800c33c:	20005414 	.word	0x20005414

0800c340 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800c340:	b580      	push	{r7, lr}
 800c342:	b092      	sub	sp, #72	; 0x48
 800c344:	af00      	add	r7, sp, #0
 800c346:	6078      	str	r0, [r7, #4]
 800c348:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800c34a:	2300      	movs	r3, #0
 800c34c:	647b      	str	r3, [r7, #68]	; 0x44
  struct pbuf *q = NULL;
 800c34e:	2300      	movs	r3, #0
 800c350:	643b      	str	r3, [r7, #64]	; 0x40
  err_t errval = ERR_OK;
 800c352:	2300      	movs	r3, #0
 800c354:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800c358:	f107 030c 	add.w	r3, r7, #12
 800c35c:	2230      	movs	r2, #48	; 0x30
 800c35e:	2100      	movs	r1, #0
 800c360:	4618      	mov	r0, r3
 800c362:	f00b f906 	bl	8017572 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800c366:	f107 030c 	add.w	r3, r7, #12
 800c36a:	2230      	movs	r2, #48	; 0x30
 800c36c:	2100      	movs	r1, #0
 800c36e:	4618      	mov	r0, r3
 800c370:	f00b f8ff 	bl	8017572 <memset>

  for(q = p; q != NULL; q = q->next)
 800c374:	683b      	ldr	r3, [r7, #0]
 800c376:	643b      	str	r3, [r7, #64]	; 0x40
 800c378:	e045      	b.n	800c406 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800c37a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c37c:	2b03      	cmp	r3, #3
 800c37e:	d902      	bls.n	800c386 <low_level_output+0x46>
      return ERR_IF;
 800c380:	f06f 030b 	mvn.w	r3, #11
 800c384:	e055      	b.n	800c432 <low_level_output+0xf2>

    Txbuffer[i].buffer = q->payload;
 800c386:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c388:	6859      	ldr	r1, [r3, #4]
 800c38a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c38c:	4613      	mov	r3, r2
 800c38e:	005b      	lsls	r3, r3, #1
 800c390:	4413      	add	r3, r2
 800c392:	009b      	lsls	r3, r3, #2
 800c394:	3348      	adds	r3, #72	; 0x48
 800c396:	443b      	add	r3, r7
 800c398:	3b3c      	subs	r3, #60	; 0x3c
 800c39a:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800c39c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c39e:	895b      	ldrh	r3, [r3, #10]
 800c3a0:	4619      	mov	r1, r3
 800c3a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c3a4:	4613      	mov	r3, r2
 800c3a6:	005b      	lsls	r3, r3, #1
 800c3a8:	4413      	add	r3, r2
 800c3aa:	009b      	lsls	r3, r3, #2
 800c3ac:	3348      	adds	r3, #72	; 0x48
 800c3ae:	443b      	add	r3, r7
 800c3b0:	3b38      	subs	r3, #56	; 0x38
 800c3b2:	6019      	str	r1, [r3, #0]

    if(i>0)
 800c3b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d011      	beq.n	800c3de <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800c3ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c3bc:	1e5a      	subs	r2, r3, #1
 800c3be:	f107 000c 	add.w	r0, r7, #12
 800c3c2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c3c4:	460b      	mov	r3, r1
 800c3c6:	005b      	lsls	r3, r3, #1
 800c3c8:	440b      	add	r3, r1
 800c3ca:	009b      	lsls	r3, r3, #2
 800c3cc:	18c1      	adds	r1, r0, r3
 800c3ce:	4613      	mov	r3, r2
 800c3d0:	005b      	lsls	r3, r3, #1
 800c3d2:	4413      	add	r3, r2
 800c3d4:	009b      	lsls	r3, r3, #2
 800c3d6:	3348      	adds	r3, #72	; 0x48
 800c3d8:	443b      	add	r3, r7
 800c3da:	3b34      	subs	r3, #52	; 0x34
 800c3dc:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800c3de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d109      	bne.n	800c3fa <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800c3e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c3e8:	4613      	mov	r3, r2
 800c3ea:	005b      	lsls	r3, r3, #1
 800c3ec:	4413      	add	r3, r2
 800c3ee:	009b      	lsls	r3, r3, #2
 800c3f0:	3348      	adds	r3, #72	; 0x48
 800c3f2:	443b      	add	r3, r7
 800c3f4:	3b34      	subs	r3, #52	; 0x34
 800c3f6:	2200      	movs	r2, #0
 800c3f8:	601a      	str	r2, [r3, #0]
    }

    i++;
 800c3fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c3fc:	3301      	adds	r3, #1
 800c3fe:	647b      	str	r3, [r7, #68]	; 0x44
  for(q = p; q != NULL; q = q->next)
 800c400:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	643b      	str	r3, [r7, #64]	; 0x40
 800c406:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d1b6      	bne.n	800c37a <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800c40c:	683b      	ldr	r3, [r7, #0]
 800c40e:	891b      	ldrh	r3, [r3, #8]
 800c410:	461a      	mov	r2, r3
 800c412:	4b0a      	ldr	r3, [pc, #40]	; (800c43c <low_level_output+0xfc>)
 800c414:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800c416:	4a09      	ldr	r2, [pc, #36]	; (800c43c <low_level_output+0xfc>)
 800c418:	f107 030c 	add.w	r3, r7, #12
 800c41c:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800c41e:	4a07      	ldr	r2, [pc, #28]	; (800c43c <low_level_output+0xfc>)
 800c420:	683b      	ldr	r3, [r7, #0]
 800c422:	6353      	str	r3, [r2, #52]	; 0x34

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 800c424:	2214      	movs	r2, #20
 800c426:	4905      	ldr	r1, [pc, #20]	; (800c43c <low_level_output+0xfc>)
 800c428:	4805      	ldr	r0, [pc, #20]	; (800c440 <low_level_output+0x100>)
 800c42a:	f7f9 f957 	bl	80056dc <HAL_ETH_Transmit>

  return errval;
 800c42e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800c432:	4618      	mov	r0, r3
 800c434:	3748      	adds	r7, #72	; 0x48
 800c436:	46bd      	mov	sp, r7
 800c438:	bd80      	pop	{r7, pc}
 800c43a:	bf00      	nop
 800c43c:	200053dc 	.word	0x200053dc
 800c440:	2000532c 	.word	0x2000532c

0800c444 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800c444:	b580      	push	{r7, lr}
 800c446:	b082      	sub	sp, #8
 800c448:	af00      	add	r7, sp, #0
 800c44a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d106      	bne.n	800c460 <ethernetif_init+0x1c>
 800c452:	4b0e      	ldr	r3, [pc, #56]	; (800c48c <ethernetif_init+0x48>)
 800c454:	f44f 72b5 	mov.w	r2, #362	; 0x16a
 800c458:	490d      	ldr	r1, [pc, #52]	; (800c490 <ethernetif_init+0x4c>)
 800c45a:	480e      	ldr	r0, [pc, #56]	; (800c494 <ethernetif_init+0x50>)
 800c45c:	f00a ffea 	bl	8017434 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	2273      	movs	r2, #115	; 0x73
 800c464:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	2274      	movs	r2, #116	; 0x74
 800c46c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	4a09      	ldr	r2, [pc, #36]	; (800c498 <ethernetif_init+0x54>)
 800c474:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	4a08      	ldr	r2, [pc, #32]	; (800c49c <ethernetif_init+0x58>)
 800c47a:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800c47c:	6878      	ldr	r0, [r7, #4]
 800c47e:	f7ff fec7 	bl	800c210 <low_level_init>

  return ERR_OK;
 800c482:	2300      	movs	r3, #0
}
 800c484:	4618      	mov	r0, r3
 800c486:	3708      	adds	r7, #8
 800c488:	46bd      	mov	sp, r7
 800c48a:	bd80      	pop	{r7, pc}
 800c48c:	08019778 	.word	0x08019778
 800c490:	08019794 	.word	0x08019794
 800c494:	080197a4 	.word	0x080197a4
 800c498:	08014c75 	.word	0x08014c75
 800c49c:	0800c341 	.word	0x0800c341

0800c4a0 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800c4a0:	b580      	push	{r7, lr}
 800c4a2:	b084      	sub	sp, #16
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800c4ac:	68f9      	ldr	r1, [r7, #12]
 800c4ae:	4807      	ldr	r0, [pc, #28]	; (800c4cc <pbuf_free_custom+0x2c>)
 800c4b0:	f000 fee6 	bl	800d280 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800c4b4:	4b06      	ldr	r3, [pc, #24]	; (800c4d0 <pbuf_free_custom+0x30>)
 800c4b6:	781b      	ldrb	r3, [r3, #0]
 800c4b8:	2b01      	cmp	r3, #1
 800c4ba:	d102      	bne.n	800c4c2 <pbuf_free_custom+0x22>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800c4bc:	4b04      	ldr	r3, [pc, #16]	; (800c4d0 <pbuf_free_custom+0x30>)
 800c4be:	2200      	movs	r2, #0
 800c4c0:	701a      	strb	r2, [r3, #0]
  }
}
 800c4c2:	bf00      	nop
 800c4c4:	3710      	adds	r7, #16
 800c4c6:	46bd      	mov	sp, r7
 800c4c8:	bd80      	pop	{r7, pc}
 800c4ca:	bf00      	nop
 800c4cc:	0801c18c 	.word	0x0801c18c
 800c4d0:	200051e8 	.word	0x200051e8

0800c4d4 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800c4d4:	b580      	push	{r7, lr}
 800c4d6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800c4d8:	f7f7 f980 	bl	80037dc <HAL_GetTick>
 800c4dc:	4603      	mov	r3, r0
}
 800c4de:	4618      	mov	r0, r3
 800c4e0:	bd80      	pop	{r7, pc}
	...

0800c4e4 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800c4e4:	b580      	push	{r7, lr}
 800c4e6:	b08e      	sub	sp, #56	; 0x38
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c4ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c4f0:	2200      	movs	r2, #0
 800c4f2:	601a      	str	r2, [r3, #0]
 800c4f4:	605a      	str	r2, [r3, #4]
 800c4f6:	609a      	str	r2, [r3, #8]
 800c4f8:	60da      	str	r2, [r3, #12]
 800c4fa:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	4a46      	ldr	r2, [pc, #280]	; (800c61c <HAL_ETH_MspInit+0x138>)
 800c502:	4293      	cmp	r3, r2
 800c504:	f040 8085 	bne.w	800c612 <HAL_ETH_MspInit+0x12e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800c508:	2300      	movs	r3, #0
 800c50a:	623b      	str	r3, [r7, #32]
 800c50c:	4b44      	ldr	r3, [pc, #272]	; (800c620 <HAL_ETH_MspInit+0x13c>)
 800c50e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c510:	4a43      	ldr	r2, [pc, #268]	; (800c620 <HAL_ETH_MspInit+0x13c>)
 800c512:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800c516:	6313      	str	r3, [r2, #48]	; 0x30
 800c518:	4b41      	ldr	r3, [pc, #260]	; (800c620 <HAL_ETH_MspInit+0x13c>)
 800c51a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c51c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c520:	623b      	str	r3, [r7, #32]
 800c522:	6a3b      	ldr	r3, [r7, #32]
 800c524:	2300      	movs	r3, #0
 800c526:	61fb      	str	r3, [r7, #28]
 800c528:	4b3d      	ldr	r3, [pc, #244]	; (800c620 <HAL_ETH_MspInit+0x13c>)
 800c52a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c52c:	4a3c      	ldr	r2, [pc, #240]	; (800c620 <HAL_ETH_MspInit+0x13c>)
 800c52e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c532:	6313      	str	r3, [r2, #48]	; 0x30
 800c534:	4b3a      	ldr	r3, [pc, #232]	; (800c620 <HAL_ETH_MspInit+0x13c>)
 800c536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c538:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c53c:	61fb      	str	r3, [r7, #28]
 800c53e:	69fb      	ldr	r3, [r7, #28]
 800c540:	2300      	movs	r3, #0
 800c542:	61bb      	str	r3, [r7, #24]
 800c544:	4b36      	ldr	r3, [pc, #216]	; (800c620 <HAL_ETH_MspInit+0x13c>)
 800c546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c548:	4a35      	ldr	r2, [pc, #212]	; (800c620 <HAL_ETH_MspInit+0x13c>)
 800c54a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c54e:	6313      	str	r3, [r2, #48]	; 0x30
 800c550:	4b33      	ldr	r3, [pc, #204]	; (800c620 <HAL_ETH_MspInit+0x13c>)
 800c552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c554:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c558:	61bb      	str	r3, [r7, #24]
 800c55a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c55c:	2300      	movs	r3, #0
 800c55e:	617b      	str	r3, [r7, #20]
 800c560:	4b2f      	ldr	r3, [pc, #188]	; (800c620 <HAL_ETH_MspInit+0x13c>)
 800c562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c564:	4a2e      	ldr	r2, [pc, #184]	; (800c620 <HAL_ETH_MspInit+0x13c>)
 800c566:	f043 0304 	orr.w	r3, r3, #4
 800c56a:	6313      	str	r3, [r2, #48]	; 0x30
 800c56c:	4b2c      	ldr	r3, [pc, #176]	; (800c620 <HAL_ETH_MspInit+0x13c>)
 800c56e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c570:	f003 0304 	and.w	r3, r3, #4
 800c574:	617b      	str	r3, [r7, #20]
 800c576:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c578:	2300      	movs	r3, #0
 800c57a:	613b      	str	r3, [r7, #16]
 800c57c:	4b28      	ldr	r3, [pc, #160]	; (800c620 <HAL_ETH_MspInit+0x13c>)
 800c57e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c580:	4a27      	ldr	r2, [pc, #156]	; (800c620 <HAL_ETH_MspInit+0x13c>)
 800c582:	f043 0301 	orr.w	r3, r3, #1
 800c586:	6313      	str	r3, [r2, #48]	; 0x30
 800c588:	4b25      	ldr	r3, [pc, #148]	; (800c620 <HAL_ETH_MspInit+0x13c>)
 800c58a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c58c:	f003 0301 	and.w	r3, r3, #1
 800c590:	613b      	str	r3, [r7, #16]
 800c592:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c594:	2300      	movs	r3, #0
 800c596:	60fb      	str	r3, [r7, #12]
 800c598:	4b21      	ldr	r3, [pc, #132]	; (800c620 <HAL_ETH_MspInit+0x13c>)
 800c59a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c59c:	4a20      	ldr	r2, [pc, #128]	; (800c620 <HAL_ETH_MspInit+0x13c>)
 800c59e:	f043 0302 	orr.w	r3, r3, #2
 800c5a2:	6313      	str	r3, [r2, #48]	; 0x30
 800c5a4:	4b1e      	ldr	r3, [pc, #120]	; (800c620 <HAL_ETH_MspInit+0x13c>)
 800c5a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c5a8:	f003 0302 	and.w	r3, r3, #2
 800c5ac:	60fb      	str	r3, [r7, #12]
 800c5ae:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800c5b0:	2332      	movs	r3, #50	; 0x32
 800c5b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c5b4:	2302      	movs	r3, #2
 800c5b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c5b8:	2300      	movs	r3, #0
 800c5ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c5bc:	2303      	movs	r3, #3
 800c5be:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c5c0:	230b      	movs	r3, #11
 800c5c2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c5c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c5c8:	4619      	mov	r1, r3
 800c5ca:	4816      	ldr	r0, [pc, #88]	; (800c624 <HAL_ETH_MspInit+0x140>)
 800c5cc:	f7f9 ff82 	bl	80064d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800c5d0:	2386      	movs	r3, #134	; 0x86
 800c5d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c5d4:	2302      	movs	r3, #2
 800c5d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c5d8:	2300      	movs	r3, #0
 800c5da:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c5dc:	2303      	movs	r3, #3
 800c5de:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c5e0:	230b      	movs	r3, #11
 800c5e2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c5e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c5e8:	4619      	mov	r1, r3
 800c5ea:	480f      	ldr	r0, [pc, #60]	; (800c628 <HAL_ETH_MspInit+0x144>)
 800c5ec:	f7f9 ff72 	bl	80064d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 800c5f0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800c5f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c5f6:	2302      	movs	r3, #2
 800c5f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c5fa:	2300      	movs	r3, #0
 800c5fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c5fe:	2303      	movs	r3, #3
 800c600:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c602:	230b      	movs	r3, #11
 800c604:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c606:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c60a:	4619      	mov	r1, r3
 800c60c:	4807      	ldr	r0, [pc, #28]	; (800c62c <HAL_ETH_MspInit+0x148>)
 800c60e:	f7f9 ff61 	bl	80064d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800c612:	bf00      	nop
 800c614:	3738      	adds	r7, #56	; 0x38
 800c616:	46bd      	mov	sp, r7
 800c618:	bd80      	pop	{r7, pc}
 800c61a:	bf00      	nop
 800c61c:	40028000 	.word	0x40028000
 800c620:	40023800 	.word	0x40023800
 800c624:	40020800 	.word	0x40020800
 800c628:	40020000 	.word	0x40020000
 800c62c:	40020400 	.word	0x40020400

0800c630 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800c630:	b580      	push	{r7, lr}
 800c632:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800c634:	4802      	ldr	r0, [pc, #8]	; (800c640 <ETH_PHY_IO_Init+0x10>)
 800c636:	f7f9 faf1 	bl	8005c1c <HAL_ETH_SetMDIOClockRange>

  return 0;
 800c63a:	2300      	movs	r3, #0
}
 800c63c:	4618      	mov	r0, r3
 800c63e:	bd80      	pop	{r7, pc}
 800c640:	2000532c 	.word	0x2000532c

0800c644 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800c644:	b480      	push	{r7}
 800c646:	af00      	add	r7, sp, #0
  return 0;
 800c648:	2300      	movs	r3, #0
}
 800c64a:	4618      	mov	r0, r3
 800c64c:	46bd      	mov	sp, r7
 800c64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c652:	4770      	bx	lr

0800c654 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800c654:	b580      	push	{r7, lr}
 800c656:	b084      	sub	sp, #16
 800c658:	af00      	add	r7, sp, #0
 800c65a:	60f8      	str	r0, [r7, #12]
 800c65c:	60b9      	str	r1, [r7, #8]
 800c65e:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	68ba      	ldr	r2, [r7, #8]
 800c664:	68f9      	ldr	r1, [r7, #12]
 800c666:	4807      	ldr	r0, [pc, #28]	; (800c684 <ETH_PHY_IO_ReadReg+0x30>)
 800c668:	f7f9 f940 	bl	80058ec <HAL_ETH_ReadPHYRegister>
 800c66c:	4603      	mov	r3, r0
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d002      	beq.n	800c678 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800c672:	f04f 33ff 	mov.w	r3, #4294967295
 800c676:	e000      	b.n	800c67a <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800c678:	2300      	movs	r3, #0
}
 800c67a:	4618      	mov	r0, r3
 800c67c:	3710      	adds	r7, #16
 800c67e:	46bd      	mov	sp, r7
 800c680:	bd80      	pop	{r7, pc}
 800c682:	bf00      	nop
 800c684:	2000532c 	.word	0x2000532c

0800c688 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800c688:	b580      	push	{r7, lr}
 800c68a:	b084      	sub	sp, #16
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	60f8      	str	r0, [r7, #12]
 800c690:	60b9      	str	r1, [r7, #8]
 800c692:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	68ba      	ldr	r2, [r7, #8]
 800c698:	68f9      	ldr	r1, [r7, #12]
 800c69a:	4807      	ldr	r0, [pc, #28]	; (800c6b8 <ETH_PHY_IO_WriteReg+0x30>)
 800c69c:	f7f9 f971 	bl	8005982 <HAL_ETH_WritePHYRegister>
 800c6a0:	4603      	mov	r3, r0
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d002      	beq.n	800c6ac <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800c6a6:	f04f 33ff 	mov.w	r3, #4294967295
 800c6aa:	e000      	b.n	800c6ae <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800c6ac:	2300      	movs	r3, #0
}
 800c6ae:	4618      	mov	r0, r3
 800c6b0:	3710      	adds	r7, #16
 800c6b2:	46bd      	mov	sp, r7
 800c6b4:	bd80      	pop	{r7, pc}
 800c6b6:	bf00      	nop
 800c6b8:	2000532c 	.word	0x2000532c

0800c6bc <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800c6bc:	b580      	push	{r7, lr}
 800c6be:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800c6c0:	f7f7 f88c 	bl	80037dc <HAL_GetTick>
 800c6c4:	4603      	mov	r3, r0
}
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	bd80      	pop	{r7, pc}
	...

0800c6cc <ethernet_link_check_state>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_check_state(struct netif *netif)
{
 800c6cc:	b580      	push	{r7, lr}
 800c6ce:	b0a0      	sub	sp, #128	; 0x80
 800c6d0:	af00      	add	r7, sp, #0
 800c6d2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800c6d4:	f107 030c 	add.w	r3, r7, #12
 800c6d8:	2264      	movs	r2, #100	; 0x64
 800c6da:	2100      	movs	r1, #0
 800c6dc:	4618      	mov	r0, r3
 800c6de:	f00a ff48 	bl	8017572 <memset>
  int32_t PHYLinkState = 0;
 800c6e2:	2300      	movs	r3, #0
 800c6e4:	673b      	str	r3, [r7, #112]	; 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800c6e6:	2300      	movs	r3, #0
 800c6e8:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c6ea:	2300      	movs	r3, #0
 800c6ec:	67bb      	str	r3, [r7, #120]	; 0x78
 800c6ee:	2300      	movs	r3, #0
 800c6f0:	677b      	str	r3, [r7, #116]	; 0x74

  PHYLinkState = DP83848_GetLinkState(&DP83848);
 800c6f2:	483a      	ldr	r0, [pc, #232]	; (800c7dc <ethernet_link_check_state+0x110>)
 800c6f4:	f7f6 ff85 	bl	8003602 <DP83848_GetLinkState>
 800c6f8:	6738      	str	r0, [r7, #112]	; 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= DP83848_STATUS_LINK_DOWN))
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c700:	089b      	lsrs	r3, r3, #2
 800c702:	f003 0301 	and.w	r3, r3, #1
 800c706:	b2db      	uxtb	r3, r3
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d00c      	beq.n	800c726 <ethernet_link_check_state+0x5a>
 800c70c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c70e:	2b01      	cmp	r3, #1
 800c710:	dc09      	bgt.n	800c726 <ethernet_link_check_state+0x5a>
  {
    HAL_ETH_Stop(&heth);
 800c712:	4833      	ldr	r0, [pc, #204]	; (800c7e0 <ethernet_link_check_state+0x114>)
 800c714:	f7f8 ff89 	bl	800562a <HAL_ETH_Stop>
    netif_set_down(netif);
 800c718:	6878      	ldr	r0, [r7, #4]
 800c71a:	f001 f835 	bl	800d788 <netif_set_down>
    netif_set_link_down(netif);
 800c71e:	6878      	ldr	r0, [r7, #4]
 800c720:	f001 f898 	bl	800d854 <netif_set_link_down>
      netif_set_up(netif);
      netif_set_link_up(netif);
    }
  }

}
 800c724:	e055      	b.n	800c7d2 <ethernet_link_check_state+0x106>
  else if(!netif_is_link_up(netif) && (PHYLinkState > DP83848_STATUS_LINK_DOWN))
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c72c:	f003 0304 	and.w	r3, r3, #4
 800c730:	2b00      	cmp	r3, #0
 800c732:	d14e      	bne.n	800c7d2 <ethernet_link_check_state+0x106>
 800c734:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c736:	2b01      	cmp	r3, #1
 800c738:	dd4b      	ble.n	800c7d2 <ethernet_link_check_state+0x106>
    switch (PHYLinkState)
 800c73a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c73c:	3b02      	subs	r3, #2
 800c73e:	2b03      	cmp	r3, #3
 800c740:	d82a      	bhi.n	800c798 <ethernet_link_check_state+0xcc>
 800c742:	a201      	add	r2, pc, #4	; (adr r2, 800c748 <ethernet_link_check_state+0x7c>)
 800c744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c748:	0800c759 	.word	0x0800c759
 800c74c:	0800c76b 	.word	0x0800c76b
 800c750:	0800c77b 	.word	0x0800c77b
 800c754:	0800c78b 	.word	0x0800c78b
      duplex = ETH_FULLDUPLEX_MODE;
 800c758:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c75c:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800c75e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800c762:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800c764:	2301      	movs	r3, #1
 800c766:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800c768:	e017      	b.n	800c79a <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800c76a:	2300      	movs	r3, #0
 800c76c:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800c76e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800c772:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800c774:	2301      	movs	r3, #1
 800c776:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800c778:	e00f      	b.n	800c79a <ethernet_link_check_state+0xce>
      duplex = ETH_FULLDUPLEX_MODE;
 800c77a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c77e:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800c780:	2300      	movs	r3, #0
 800c782:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800c784:	2301      	movs	r3, #1
 800c786:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800c788:	e007      	b.n	800c79a <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800c78a:	2300      	movs	r3, #0
 800c78c:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800c78e:	2300      	movs	r3, #0
 800c790:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800c792:	2301      	movs	r3, #1
 800c794:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800c796:	e000      	b.n	800c79a <ethernet_link_check_state+0xce>
      break;
 800c798:	bf00      	nop
    if(linkchanged)
 800c79a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d018      	beq.n	800c7d2 <ethernet_link_check_state+0x106>
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800c7a0:	f107 030c 	add.w	r3, r7, #12
 800c7a4:	4619      	mov	r1, r3
 800c7a6:	480e      	ldr	r0, [pc, #56]	; (800c7e0 <ethernet_link_check_state+0x114>)
 800c7a8:	f7f9 f934 	bl	8005a14 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800c7ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c7ae:	627b      	str	r3, [r7, #36]	; 0x24
      MACConf.Speed = speed;
 800c7b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c7b2:	623b      	str	r3, [r7, #32]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800c7b4:	f107 030c 	add.w	r3, r7, #12
 800c7b8:	4619      	mov	r1, r3
 800c7ba:	4809      	ldr	r0, [pc, #36]	; (800c7e0 <ethernet_link_check_state+0x114>)
 800c7bc:	f7f9 fa14 	bl	8005be8 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start(&heth);
 800c7c0:	4807      	ldr	r0, [pc, #28]	; (800c7e0 <ethernet_link_check_state+0x114>)
 800c7c2:	f7f8 fed3 	bl	800556c <HAL_ETH_Start>
      netif_set_up(netif);
 800c7c6:	6878      	ldr	r0, [r7, #4]
 800c7c8:	f000 ff72 	bl	800d6b0 <netif_set_up>
      netif_set_link_up(netif);
 800c7cc:	6878      	ldr	r0, [r7, #4]
 800c7ce:	f001 f80d 	bl	800d7ec <netif_set_link_up>
}
 800c7d2:	bf00      	nop
 800c7d4:	3780      	adds	r7, #128	; 0x80
 800c7d6:	46bd      	mov	sp, r7
 800c7d8:	bd80      	pop	{r7, pc}
 800c7da:	bf00      	nop
 800c7dc:	20005414 	.word	0x20005414
 800c7e0:	2000532c 	.word	0x2000532c

0800c7e4 <HAL_ETH_RxAllocateCallback>:

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800c7e4:	b580      	push	{r7, lr}
 800c7e6:	b086      	sub	sp, #24
 800c7e8:	af02      	add	r7, sp, #8
 800c7ea:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800c7ec:	4812      	ldr	r0, [pc, #72]	; (800c838 <HAL_ETH_RxAllocateCallback+0x54>)
 800c7ee:	f000 fcd9 	bl	800d1a4 <memp_malloc_pool>
 800c7f2:	60f8      	str	r0, [r7, #12]
  if (p)
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d014      	beq.n	800c824 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	f103 0220 	add.w	r2, r3, #32
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	4a0d      	ldr	r2, [pc, #52]	; (800c83c <HAL_ETH_RxAllocateCallback+0x58>)
 800c808:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800c812:	9201      	str	r2, [sp, #4]
 800c814:	9300      	str	r3, [sp, #0]
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	2241      	movs	r2, #65	; 0x41
 800c81a:	2100      	movs	r1, #0
 800c81c:	2000      	movs	r0, #0
 800c81e:	f001 f9ef 	bl	800dc00 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800c822:	e005      	b.n	800c830 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800c824:	4b06      	ldr	r3, [pc, #24]	; (800c840 <HAL_ETH_RxAllocateCallback+0x5c>)
 800c826:	2201      	movs	r2, #1
 800c828:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	2200      	movs	r2, #0
 800c82e:	601a      	str	r2, [r3, #0]
}
 800c830:	bf00      	nop
 800c832:	3710      	adds	r7, #16
 800c834:	46bd      	mov	sp, r7
 800c836:	bd80      	pop	{r7, pc}
 800c838:	0801c18c 	.word	0x0801c18c
 800c83c:	0800c4a1 	.word	0x0800c4a1
 800c840:	200051e8 	.word	0x200051e8

0800c844 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c844:	b480      	push	{r7}
 800c846:	b087      	sub	sp, #28
 800c848:	af00      	add	r7, sp, #0
 800c84a:	60f8      	str	r0, [r7, #12]
 800c84c:	60b9      	str	r1, [r7, #8]
 800c84e:	4613      	mov	r3, r2
 800c850:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c852:	2301      	movs	r3, #1
 800c854:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c856:	2300      	movs	r3, #0
 800c858:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c85a:	4b1f      	ldr	r3, [pc, #124]	; (800c8d8 <FATFS_LinkDriverEx+0x94>)
 800c85c:	7a5b      	ldrb	r3, [r3, #9]
 800c85e:	b2db      	uxtb	r3, r3
 800c860:	2b00      	cmp	r3, #0
 800c862:	d131      	bne.n	800c8c8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c864:	4b1c      	ldr	r3, [pc, #112]	; (800c8d8 <FATFS_LinkDriverEx+0x94>)
 800c866:	7a5b      	ldrb	r3, [r3, #9]
 800c868:	b2db      	uxtb	r3, r3
 800c86a:	461a      	mov	r2, r3
 800c86c:	4b1a      	ldr	r3, [pc, #104]	; (800c8d8 <FATFS_LinkDriverEx+0x94>)
 800c86e:	2100      	movs	r1, #0
 800c870:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c872:	4b19      	ldr	r3, [pc, #100]	; (800c8d8 <FATFS_LinkDriverEx+0x94>)
 800c874:	7a5b      	ldrb	r3, [r3, #9]
 800c876:	b2db      	uxtb	r3, r3
 800c878:	4a17      	ldr	r2, [pc, #92]	; (800c8d8 <FATFS_LinkDriverEx+0x94>)
 800c87a:	009b      	lsls	r3, r3, #2
 800c87c:	4413      	add	r3, r2
 800c87e:	68fa      	ldr	r2, [r7, #12]
 800c880:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c882:	4b15      	ldr	r3, [pc, #84]	; (800c8d8 <FATFS_LinkDriverEx+0x94>)
 800c884:	7a5b      	ldrb	r3, [r3, #9]
 800c886:	b2db      	uxtb	r3, r3
 800c888:	461a      	mov	r2, r3
 800c88a:	4b13      	ldr	r3, [pc, #76]	; (800c8d8 <FATFS_LinkDriverEx+0x94>)
 800c88c:	4413      	add	r3, r2
 800c88e:	79fa      	ldrb	r2, [r7, #7]
 800c890:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c892:	4b11      	ldr	r3, [pc, #68]	; (800c8d8 <FATFS_LinkDriverEx+0x94>)
 800c894:	7a5b      	ldrb	r3, [r3, #9]
 800c896:	b2db      	uxtb	r3, r3
 800c898:	1c5a      	adds	r2, r3, #1
 800c89a:	b2d1      	uxtb	r1, r2
 800c89c:	4a0e      	ldr	r2, [pc, #56]	; (800c8d8 <FATFS_LinkDriverEx+0x94>)
 800c89e:	7251      	strb	r1, [r2, #9]
 800c8a0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c8a2:	7dbb      	ldrb	r3, [r7, #22]
 800c8a4:	3330      	adds	r3, #48	; 0x30
 800c8a6:	b2da      	uxtb	r2, r3
 800c8a8:	68bb      	ldr	r3, [r7, #8]
 800c8aa:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c8ac:	68bb      	ldr	r3, [r7, #8]
 800c8ae:	3301      	adds	r3, #1
 800c8b0:	223a      	movs	r2, #58	; 0x3a
 800c8b2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c8b4:	68bb      	ldr	r3, [r7, #8]
 800c8b6:	3302      	adds	r3, #2
 800c8b8:	222f      	movs	r2, #47	; 0x2f
 800c8ba:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c8bc:	68bb      	ldr	r3, [r7, #8]
 800c8be:	3303      	adds	r3, #3
 800c8c0:	2200      	movs	r2, #0
 800c8c2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c8c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	371c      	adds	r7, #28
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d4:	4770      	bx	lr
 800c8d6:	bf00      	nop
 800c8d8:	20005434 	.word	0x20005434

0800c8dc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c8dc:	b580      	push	{r7, lr}
 800c8de:	b082      	sub	sp, #8
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	6078      	str	r0, [r7, #4]
 800c8e4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c8e6:	2200      	movs	r2, #0
 800c8e8:	6839      	ldr	r1, [r7, #0]
 800c8ea:	6878      	ldr	r0, [r7, #4]
 800c8ec:	f7ff ffaa 	bl	800c844 <FATFS_LinkDriverEx>
 800c8f0:	4603      	mov	r3, r0
}
 800c8f2:	4618      	mov	r0, r3
 800c8f4:	3708      	adds	r7, #8
 800c8f6:	46bd      	mov	sp, r7
 800c8f8:	bd80      	pop	{r7, pc}

0800c8fa <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800c8fa:	b480      	push	{r7}
 800c8fc:	b083      	sub	sp, #12
 800c8fe:	af00      	add	r7, sp, #0
 800c900:	4603      	mov	r3, r0
 800c902:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800c904:	88fb      	ldrh	r3, [r7, #6]
 800c906:	021b      	lsls	r3, r3, #8
 800c908:	b21a      	sxth	r2, r3
 800c90a:	88fb      	ldrh	r3, [r7, #6]
 800c90c:	0a1b      	lsrs	r3, r3, #8
 800c90e:	b29b      	uxth	r3, r3
 800c910:	b21b      	sxth	r3, r3
 800c912:	4313      	orrs	r3, r2
 800c914:	b21b      	sxth	r3, r3
 800c916:	b29b      	uxth	r3, r3
}
 800c918:	4618      	mov	r0, r3
 800c91a:	370c      	adds	r7, #12
 800c91c:	46bd      	mov	sp, r7
 800c91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c922:	4770      	bx	lr

0800c924 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800c924:	b480      	push	{r7}
 800c926:	b083      	sub	sp, #12
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	061a      	lsls	r2, r3, #24
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	021b      	lsls	r3, r3, #8
 800c934:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c938:	431a      	orrs	r2, r3
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	0a1b      	lsrs	r3, r3, #8
 800c93e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c942:	431a      	orrs	r2, r3
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	0e1b      	lsrs	r3, r3, #24
 800c948:	4313      	orrs	r3, r2
}
 800c94a:	4618      	mov	r0, r3
 800c94c:	370c      	adds	r7, #12
 800c94e:	46bd      	mov	sp, r7
 800c950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c954:	4770      	bx	lr

0800c956 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800c956:	b580      	push	{r7, lr}
 800c958:	b082      	sub	sp, #8
 800c95a:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800c95c:	2300      	movs	r3, #0
 800c95e:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800c960:	f000 f8d4 	bl	800cb0c <mem_init>
  memp_init();
 800c964:	f000 fbda 	bl	800d11c <memp_init>
  pbuf_init();
  netif_init();
 800c968:	f000 fcd8 	bl	800d31c <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800c96c:	f007 f804 	bl	8013978 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800c970:	f001 fd9e 	bl	800e4b0 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800c974:	f006 ffb8 	bl	80138e8 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800c978:	bf00      	nop
 800c97a:	3708      	adds	r7, #8
 800c97c:	46bd      	mov	sp, r7
 800c97e:	bd80      	pop	{r7, pc}

0800c980 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800c980:	b480      	push	{r7}
 800c982:	b083      	sub	sp, #12
 800c984:	af00      	add	r7, sp, #0
 800c986:	4603      	mov	r3, r0
 800c988:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800c98a:	4b05      	ldr	r3, [pc, #20]	; (800c9a0 <ptr_to_mem+0x20>)
 800c98c:	681a      	ldr	r2, [r3, #0]
 800c98e:	88fb      	ldrh	r3, [r7, #6]
 800c990:	4413      	add	r3, r2
}
 800c992:	4618      	mov	r0, r3
 800c994:	370c      	adds	r7, #12
 800c996:	46bd      	mov	sp, r7
 800c998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c99c:	4770      	bx	lr
 800c99e:	bf00      	nop
 800c9a0:	20005aac 	.word	0x20005aac

0800c9a4 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800c9a4:	b480      	push	{r7}
 800c9a6:	b083      	sub	sp, #12
 800c9a8:	af00      	add	r7, sp, #0
 800c9aa:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800c9ac:	4b05      	ldr	r3, [pc, #20]	; (800c9c4 <mem_to_ptr+0x20>)
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	687a      	ldr	r2, [r7, #4]
 800c9b2:	1ad3      	subs	r3, r2, r3
 800c9b4:	b29b      	uxth	r3, r3
}
 800c9b6:	4618      	mov	r0, r3
 800c9b8:	370c      	adds	r7, #12
 800c9ba:	46bd      	mov	sp, r7
 800c9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c0:	4770      	bx	lr
 800c9c2:	bf00      	nop
 800c9c4:	20005aac 	.word	0x20005aac

0800c9c8 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800c9c8:	b590      	push	{r4, r7, lr}
 800c9ca:	b085      	sub	sp, #20
 800c9cc:	af00      	add	r7, sp, #0
 800c9ce:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800c9d0:	4b45      	ldr	r3, [pc, #276]	; (800cae8 <plug_holes+0x120>)
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	687a      	ldr	r2, [r7, #4]
 800c9d6:	429a      	cmp	r2, r3
 800c9d8:	d206      	bcs.n	800c9e8 <plug_holes+0x20>
 800c9da:	4b44      	ldr	r3, [pc, #272]	; (800caec <plug_holes+0x124>)
 800c9dc:	f240 12df 	movw	r2, #479	; 0x1df
 800c9e0:	4943      	ldr	r1, [pc, #268]	; (800caf0 <plug_holes+0x128>)
 800c9e2:	4844      	ldr	r0, [pc, #272]	; (800caf4 <plug_holes+0x12c>)
 800c9e4:	f00a fd26 	bl	8017434 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800c9e8:	4b43      	ldr	r3, [pc, #268]	; (800caf8 <plug_holes+0x130>)
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	687a      	ldr	r2, [r7, #4]
 800c9ee:	429a      	cmp	r2, r3
 800c9f0:	d306      	bcc.n	800ca00 <plug_holes+0x38>
 800c9f2:	4b3e      	ldr	r3, [pc, #248]	; (800caec <plug_holes+0x124>)
 800c9f4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800c9f8:	4940      	ldr	r1, [pc, #256]	; (800cafc <plug_holes+0x134>)
 800c9fa:	483e      	ldr	r0, [pc, #248]	; (800caf4 <plug_holes+0x12c>)
 800c9fc:	f00a fd1a 	bl	8017434 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	791b      	ldrb	r3, [r3, #4]
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d006      	beq.n	800ca16 <plug_holes+0x4e>
 800ca08:	4b38      	ldr	r3, [pc, #224]	; (800caec <plug_holes+0x124>)
 800ca0a:	f240 12e1 	movw	r2, #481	; 0x1e1
 800ca0e:	493c      	ldr	r1, [pc, #240]	; (800cb00 <plug_holes+0x138>)
 800ca10:	4838      	ldr	r0, [pc, #224]	; (800caf4 <plug_holes+0x12c>)
 800ca12:	f00a fd0f 	bl	8017434 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	881b      	ldrh	r3, [r3, #0]
 800ca1a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ca1e:	d906      	bls.n	800ca2e <plug_holes+0x66>
 800ca20:	4b32      	ldr	r3, [pc, #200]	; (800caec <plug_holes+0x124>)
 800ca22:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800ca26:	4937      	ldr	r1, [pc, #220]	; (800cb04 <plug_holes+0x13c>)
 800ca28:	4832      	ldr	r0, [pc, #200]	; (800caf4 <plug_holes+0x12c>)
 800ca2a:	f00a fd03 	bl	8017434 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	881b      	ldrh	r3, [r3, #0]
 800ca32:	4618      	mov	r0, r3
 800ca34:	f7ff ffa4 	bl	800c980 <ptr_to_mem>
 800ca38:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800ca3a:	687a      	ldr	r2, [r7, #4]
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	429a      	cmp	r2, r3
 800ca40:	d024      	beq.n	800ca8c <plug_holes+0xc4>
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	791b      	ldrb	r3, [r3, #4]
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d120      	bne.n	800ca8c <plug_holes+0xc4>
 800ca4a:	4b2b      	ldr	r3, [pc, #172]	; (800caf8 <plug_holes+0x130>)
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	68fa      	ldr	r2, [r7, #12]
 800ca50:	429a      	cmp	r2, r3
 800ca52:	d01b      	beq.n	800ca8c <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800ca54:	4b2c      	ldr	r3, [pc, #176]	; (800cb08 <plug_holes+0x140>)
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	68fa      	ldr	r2, [r7, #12]
 800ca5a:	429a      	cmp	r2, r3
 800ca5c:	d102      	bne.n	800ca64 <plug_holes+0x9c>
      lfree = mem;
 800ca5e:	4a2a      	ldr	r2, [pc, #168]	; (800cb08 <plug_holes+0x140>)
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	881a      	ldrh	r2, [r3, #0]
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	881b      	ldrh	r3, [r3, #0]
 800ca70:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ca74:	d00a      	beq.n	800ca8c <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	881b      	ldrh	r3, [r3, #0]
 800ca7a:	4618      	mov	r0, r3
 800ca7c:	f7ff ff80 	bl	800c980 <ptr_to_mem>
 800ca80:	4604      	mov	r4, r0
 800ca82:	6878      	ldr	r0, [r7, #4]
 800ca84:	f7ff ff8e 	bl	800c9a4 <mem_to_ptr>
 800ca88:	4603      	mov	r3, r0
 800ca8a:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	885b      	ldrh	r3, [r3, #2]
 800ca90:	4618      	mov	r0, r3
 800ca92:	f7ff ff75 	bl	800c980 <ptr_to_mem>
 800ca96:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800ca98:	68ba      	ldr	r2, [r7, #8]
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	429a      	cmp	r2, r3
 800ca9e:	d01f      	beq.n	800cae0 <plug_holes+0x118>
 800caa0:	68bb      	ldr	r3, [r7, #8]
 800caa2:	791b      	ldrb	r3, [r3, #4]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d11b      	bne.n	800cae0 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800caa8:	4b17      	ldr	r3, [pc, #92]	; (800cb08 <plug_holes+0x140>)
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	687a      	ldr	r2, [r7, #4]
 800caae:	429a      	cmp	r2, r3
 800cab0:	d102      	bne.n	800cab8 <plug_holes+0xf0>
      lfree = pmem;
 800cab2:	4a15      	ldr	r2, [pc, #84]	; (800cb08 <plug_holes+0x140>)
 800cab4:	68bb      	ldr	r3, [r7, #8]
 800cab6:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	881a      	ldrh	r2, [r3, #0]
 800cabc:	68bb      	ldr	r3, [r7, #8]
 800cabe:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	881b      	ldrh	r3, [r3, #0]
 800cac4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cac8:	d00a      	beq.n	800cae0 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	881b      	ldrh	r3, [r3, #0]
 800cace:	4618      	mov	r0, r3
 800cad0:	f7ff ff56 	bl	800c980 <ptr_to_mem>
 800cad4:	4604      	mov	r4, r0
 800cad6:	68b8      	ldr	r0, [r7, #8]
 800cad8:	f7ff ff64 	bl	800c9a4 <mem_to_ptr>
 800cadc:	4603      	mov	r3, r0
 800cade:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800cae0:	bf00      	nop
 800cae2:	3714      	adds	r7, #20
 800cae4:	46bd      	mov	sp, r7
 800cae6:	bd90      	pop	{r4, r7, pc}
 800cae8:	20005aac 	.word	0x20005aac
 800caec:	080197cc 	.word	0x080197cc
 800caf0:	080197fc 	.word	0x080197fc
 800caf4:	08019814 	.word	0x08019814
 800caf8:	20005ab0 	.word	0x20005ab0
 800cafc:	0801983c 	.word	0x0801983c
 800cb00:	08019858 	.word	0x08019858
 800cb04:	08019874 	.word	0x08019874
 800cb08:	20005ab4 	.word	0x20005ab4

0800cb0c <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800cb0c:	b580      	push	{r7, lr}
 800cb0e:	b082      	sub	sp, #8
 800cb10:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800cb12:	4b18      	ldr	r3, [pc, #96]	; (800cb74 <mem_init+0x68>)
 800cb14:	3303      	adds	r3, #3
 800cb16:	f023 0303 	bic.w	r3, r3, #3
 800cb1a:	461a      	mov	r2, r3
 800cb1c:	4b16      	ldr	r3, [pc, #88]	; (800cb78 <mem_init+0x6c>)
 800cb1e:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800cb20:	4b15      	ldr	r3, [pc, #84]	; (800cb78 <mem_init+0x6c>)
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800cb2c:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	2200      	movs	r2, #0
 800cb32:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	2200      	movs	r2, #0
 800cb38:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800cb3a:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 800cb3e:	f7ff ff1f 	bl	800c980 <ptr_to_mem>
 800cb42:	4603      	mov	r3, r0
 800cb44:	4a0d      	ldr	r2, [pc, #52]	; (800cb7c <mem_init+0x70>)
 800cb46:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800cb48:	4b0c      	ldr	r3, [pc, #48]	; (800cb7c <mem_init+0x70>)
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	2201      	movs	r2, #1
 800cb4e:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800cb50:	4b0a      	ldr	r3, [pc, #40]	; (800cb7c <mem_init+0x70>)
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800cb58:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800cb5a:	4b08      	ldr	r3, [pc, #32]	; (800cb7c <mem_init+0x70>)
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800cb62:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800cb64:	4b04      	ldr	r3, [pc, #16]	; (800cb78 <mem_init+0x6c>)
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	4a05      	ldr	r2, [pc, #20]	; (800cb80 <mem_init+0x74>)
 800cb6a:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800cb6c:	bf00      	nop
 800cb6e:	3708      	adds	r7, #8
 800cb70:	46bd      	mov	sp, r7
 800cb72:	bd80      	pop	{r7, pc}
 800cb74:	20005458 	.word	0x20005458
 800cb78:	20005aac 	.word	0x20005aac
 800cb7c:	20005ab0 	.word	0x20005ab0
 800cb80:	20005ab4 	.word	0x20005ab4

0800cb84 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800cb84:	b580      	push	{r7, lr}
 800cb86:	b086      	sub	sp, #24
 800cb88:	af00      	add	r7, sp, #0
 800cb8a:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800cb8c:	6878      	ldr	r0, [r7, #4]
 800cb8e:	f7ff ff09 	bl	800c9a4 <mem_to_ptr>
 800cb92:	4603      	mov	r3, r0
 800cb94:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	881b      	ldrh	r3, [r3, #0]
 800cb9a:	4618      	mov	r0, r3
 800cb9c:	f7ff fef0 	bl	800c980 <ptr_to_mem>
 800cba0:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	885b      	ldrh	r3, [r3, #2]
 800cba6:	4618      	mov	r0, r3
 800cba8:	f7ff feea 	bl	800c980 <ptr_to_mem>
 800cbac:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	881b      	ldrh	r3, [r3, #0]
 800cbb2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cbb6:	d818      	bhi.n	800cbea <mem_link_valid+0x66>
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	885b      	ldrh	r3, [r3, #2]
 800cbbc:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cbc0:	d813      	bhi.n	800cbea <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800cbc6:	8afa      	ldrh	r2, [r7, #22]
 800cbc8:	429a      	cmp	r2, r3
 800cbca:	d004      	beq.n	800cbd6 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	881b      	ldrh	r3, [r3, #0]
 800cbd0:	8afa      	ldrh	r2, [r7, #22]
 800cbd2:	429a      	cmp	r2, r3
 800cbd4:	d109      	bne.n	800cbea <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800cbd6:	4b08      	ldr	r3, [pc, #32]	; (800cbf8 <mem_link_valid+0x74>)
 800cbd8:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800cbda:	693a      	ldr	r2, [r7, #16]
 800cbdc:	429a      	cmp	r2, r3
 800cbde:	d006      	beq.n	800cbee <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800cbe0:	693b      	ldr	r3, [r7, #16]
 800cbe2:	885b      	ldrh	r3, [r3, #2]
 800cbe4:	8afa      	ldrh	r2, [r7, #22]
 800cbe6:	429a      	cmp	r2, r3
 800cbe8:	d001      	beq.n	800cbee <mem_link_valid+0x6a>
    return 0;
 800cbea:	2300      	movs	r3, #0
 800cbec:	e000      	b.n	800cbf0 <mem_link_valid+0x6c>
  }
  return 1;
 800cbee:	2301      	movs	r3, #1
}
 800cbf0:	4618      	mov	r0, r3
 800cbf2:	3718      	adds	r7, #24
 800cbf4:	46bd      	mov	sp, r7
 800cbf6:	bd80      	pop	{r7, pc}
 800cbf8:	20005ab0 	.word	0x20005ab0

0800cbfc <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800cbfc:	b580      	push	{r7, lr}
 800cbfe:	b084      	sub	sp, #16
 800cc00:	af00      	add	r7, sp, #0
 800cc02:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d04c      	beq.n	800cca4 <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	f003 0303 	and.w	r3, r3, #3
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d007      	beq.n	800cc24 <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800cc14:	4b25      	ldr	r3, [pc, #148]	; (800ccac <mem_free+0xb0>)
 800cc16:	f240 2273 	movw	r2, #627	; 0x273
 800cc1a:	4925      	ldr	r1, [pc, #148]	; (800ccb0 <mem_free+0xb4>)
 800cc1c:	4825      	ldr	r0, [pc, #148]	; (800ccb4 <mem_free+0xb8>)
 800cc1e:	f00a fc09 	bl	8017434 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800cc22:	e040      	b.n	800cca6 <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	3b08      	subs	r3, #8
 800cc28:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800cc2a:	4b23      	ldr	r3, [pc, #140]	; (800ccb8 <mem_free+0xbc>)
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	68fa      	ldr	r2, [r7, #12]
 800cc30:	429a      	cmp	r2, r3
 800cc32:	d306      	bcc.n	800cc42 <mem_free+0x46>
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	f103 020c 	add.w	r2, r3, #12
 800cc3a:	4b20      	ldr	r3, [pc, #128]	; (800ccbc <mem_free+0xc0>)
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	429a      	cmp	r2, r3
 800cc40:	d907      	bls.n	800cc52 <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800cc42:	4b1a      	ldr	r3, [pc, #104]	; (800ccac <mem_free+0xb0>)
 800cc44:	f240 227f 	movw	r2, #639	; 0x27f
 800cc48:	491d      	ldr	r1, [pc, #116]	; (800ccc0 <mem_free+0xc4>)
 800cc4a:	481a      	ldr	r0, [pc, #104]	; (800ccb4 <mem_free+0xb8>)
 800cc4c:	f00a fbf2 	bl	8017434 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800cc50:	e029      	b.n	800cca6 <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	791b      	ldrb	r3, [r3, #4]
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d107      	bne.n	800cc6a <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800cc5a:	4b14      	ldr	r3, [pc, #80]	; (800ccac <mem_free+0xb0>)
 800cc5c:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800cc60:	4918      	ldr	r1, [pc, #96]	; (800ccc4 <mem_free+0xc8>)
 800cc62:	4814      	ldr	r0, [pc, #80]	; (800ccb4 <mem_free+0xb8>)
 800cc64:	f00a fbe6 	bl	8017434 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800cc68:	e01d      	b.n	800cca6 <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 800cc6a:	68f8      	ldr	r0, [r7, #12]
 800cc6c:	f7ff ff8a 	bl	800cb84 <mem_link_valid>
 800cc70:	4603      	mov	r3, r0
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d107      	bne.n	800cc86 <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800cc76:	4b0d      	ldr	r3, [pc, #52]	; (800ccac <mem_free+0xb0>)
 800cc78:	f240 2295 	movw	r2, #661	; 0x295
 800cc7c:	4912      	ldr	r1, [pc, #72]	; (800ccc8 <mem_free+0xcc>)
 800cc7e:	480d      	ldr	r0, [pc, #52]	; (800ccb4 <mem_free+0xb8>)
 800cc80:	f00a fbd8 	bl	8017434 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800cc84:	e00f      	b.n	800cca6 <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	2200      	movs	r2, #0
 800cc8a:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800cc8c:	4b0f      	ldr	r3, [pc, #60]	; (800cccc <mem_free+0xd0>)
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	68fa      	ldr	r2, [r7, #12]
 800cc92:	429a      	cmp	r2, r3
 800cc94:	d202      	bcs.n	800cc9c <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800cc96:	4a0d      	ldr	r2, [pc, #52]	; (800cccc <mem_free+0xd0>)
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800cc9c:	68f8      	ldr	r0, [r7, #12]
 800cc9e:	f7ff fe93 	bl	800c9c8 <plug_holes>
 800cca2:	e000      	b.n	800cca6 <mem_free+0xaa>
    return;
 800cca4:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800cca6:	3710      	adds	r7, #16
 800cca8:	46bd      	mov	sp, r7
 800ccaa:	bd80      	pop	{r7, pc}
 800ccac:	080197cc 	.word	0x080197cc
 800ccb0:	080198a0 	.word	0x080198a0
 800ccb4:	08019814 	.word	0x08019814
 800ccb8:	20005aac 	.word	0x20005aac
 800ccbc:	20005ab0 	.word	0x20005ab0
 800ccc0:	080198c4 	.word	0x080198c4
 800ccc4:	080198e0 	.word	0x080198e0
 800ccc8:	08019908 	.word	0x08019908
 800cccc:	20005ab4 	.word	0x20005ab4

0800ccd0 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800ccd0:	b580      	push	{r7, lr}
 800ccd2:	b088      	sub	sp, #32
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	6078      	str	r0, [r7, #4]
 800ccd8:	460b      	mov	r3, r1
 800ccda:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800ccdc:	887b      	ldrh	r3, [r7, #2]
 800ccde:	3303      	adds	r3, #3
 800cce0:	b29b      	uxth	r3, r3
 800cce2:	f023 0303 	bic.w	r3, r3, #3
 800cce6:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800cce8:	8bfb      	ldrh	r3, [r7, #30]
 800ccea:	2b0b      	cmp	r3, #11
 800ccec:	d801      	bhi.n	800ccf2 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800ccee:	230c      	movs	r3, #12
 800ccf0:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800ccf2:	8bfb      	ldrh	r3, [r7, #30]
 800ccf4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ccf8:	d803      	bhi.n	800cd02 <mem_trim+0x32>
 800ccfa:	8bfa      	ldrh	r2, [r7, #30]
 800ccfc:	887b      	ldrh	r3, [r7, #2]
 800ccfe:	429a      	cmp	r2, r3
 800cd00:	d201      	bcs.n	800cd06 <mem_trim+0x36>
    return NULL;
 800cd02:	2300      	movs	r3, #0
 800cd04:	e0cc      	b.n	800cea0 <mem_trim+0x1d0>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800cd06:	4b68      	ldr	r3, [pc, #416]	; (800cea8 <mem_trim+0x1d8>)
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	687a      	ldr	r2, [r7, #4]
 800cd0c:	429a      	cmp	r2, r3
 800cd0e:	d304      	bcc.n	800cd1a <mem_trim+0x4a>
 800cd10:	4b66      	ldr	r3, [pc, #408]	; (800ceac <mem_trim+0x1dc>)
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	687a      	ldr	r2, [r7, #4]
 800cd16:	429a      	cmp	r2, r3
 800cd18:	d306      	bcc.n	800cd28 <mem_trim+0x58>
 800cd1a:	4b65      	ldr	r3, [pc, #404]	; (800ceb0 <mem_trim+0x1e0>)
 800cd1c:	f240 22d1 	movw	r2, #721	; 0x2d1
 800cd20:	4964      	ldr	r1, [pc, #400]	; (800ceb4 <mem_trim+0x1e4>)
 800cd22:	4865      	ldr	r0, [pc, #404]	; (800ceb8 <mem_trim+0x1e8>)
 800cd24:	f00a fb86 	bl	8017434 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800cd28:	4b5f      	ldr	r3, [pc, #380]	; (800cea8 <mem_trim+0x1d8>)
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	687a      	ldr	r2, [r7, #4]
 800cd2e:	429a      	cmp	r2, r3
 800cd30:	d304      	bcc.n	800cd3c <mem_trim+0x6c>
 800cd32:	4b5e      	ldr	r3, [pc, #376]	; (800ceac <mem_trim+0x1dc>)
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	687a      	ldr	r2, [r7, #4]
 800cd38:	429a      	cmp	r2, r3
 800cd3a:	d301      	bcc.n	800cd40 <mem_trim+0x70>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	e0af      	b.n	800cea0 <mem_trim+0x1d0>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	3b08      	subs	r3, #8
 800cd44:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800cd46:	69b8      	ldr	r0, [r7, #24]
 800cd48:	f7ff fe2c 	bl	800c9a4 <mem_to_ptr>
 800cd4c:	4603      	mov	r3, r0
 800cd4e:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800cd50:	69bb      	ldr	r3, [r7, #24]
 800cd52:	881a      	ldrh	r2, [r3, #0]
 800cd54:	8afb      	ldrh	r3, [r7, #22]
 800cd56:	1ad3      	subs	r3, r2, r3
 800cd58:	b29b      	uxth	r3, r3
 800cd5a:	3b08      	subs	r3, #8
 800cd5c:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800cd5e:	8bfa      	ldrh	r2, [r7, #30]
 800cd60:	8abb      	ldrh	r3, [r7, #20]
 800cd62:	429a      	cmp	r2, r3
 800cd64:	d906      	bls.n	800cd74 <mem_trim+0xa4>
 800cd66:	4b52      	ldr	r3, [pc, #328]	; (800ceb0 <mem_trim+0x1e0>)
 800cd68:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800cd6c:	4953      	ldr	r1, [pc, #332]	; (800cebc <mem_trim+0x1ec>)
 800cd6e:	4852      	ldr	r0, [pc, #328]	; (800ceb8 <mem_trim+0x1e8>)
 800cd70:	f00a fb60 	bl	8017434 <iprintf>
  if (newsize > size) {
 800cd74:	8bfa      	ldrh	r2, [r7, #30]
 800cd76:	8abb      	ldrh	r3, [r7, #20]
 800cd78:	429a      	cmp	r2, r3
 800cd7a:	d901      	bls.n	800cd80 <mem_trim+0xb0>
    /* not supported */
    return NULL;
 800cd7c:	2300      	movs	r3, #0
 800cd7e:	e08f      	b.n	800cea0 <mem_trim+0x1d0>
  }
  if (newsize == size) {
 800cd80:	8bfa      	ldrh	r2, [r7, #30]
 800cd82:	8abb      	ldrh	r3, [r7, #20]
 800cd84:	429a      	cmp	r2, r3
 800cd86:	d101      	bne.n	800cd8c <mem_trim+0xbc>
    /* No change in size, simply return */
    return rmem;
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	e089      	b.n	800cea0 <mem_trim+0x1d0>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 800cd8c:	69bb      	ldr	r3, [r7, #24]
 800cd8e:	881b      	ldrh	r3, [r3, #0]
 800cd90:	4618      	mov	r0, r3
 800cd92:	f7ff fdf5 	bl	800c980 <ptr_to_mem>
 800cd96:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800cd98:	693b      	ldr	r3, [r7, #16]
 800cd9a:	791b      	ldrb	r3, [r3, #4]
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d13f      	bne.n	800ce20 <mem_trim+0x150>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800cda0:	69bb      	ldr	r3, [r7, #24]
 800cda2:	881b      	ldrh	r3, [r3, #0]
 800cda4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cda8:	d106      	bne.n	800cdb8 <mem_trim+0xe8>
 800cdaa:	4b41      	ldr	r3, [pc, #260]	; (800ceb0 <mem_trim+0x1e0>)
 800cdac:	f240 22f5 	movw	r2, #757	; 0x2f5
 800cdb0:	4943      	ldr	r1, [pc, #268]	; (800cec0 <mem_trim+0x1f0>)
 800cdb2:	4841      	ldr	r0, [pc, #260]	; (800ceb8 <mem_trim+0x1e8>)
 800cdb4:	f00a fb3e 	bl	8017434 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800cdb8:	693b      	ldr	r3, [r7, #16]
 800cdba:	881b      	ldrh	r3, [r3, #0]
 800cdbc:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800cdbe:	8afa      	ldrh	r2, [r7, #22]
 800cdc0:	8bfb      	ldrh	r3, [r7, #30]
 800cdc2:	4413      	add	r3, r2
 800cdc4:	b29b      	uxth	r3, r3
 800cdc6:	3308      	adds	r3, #8
 800cdc8:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800cdca:	4b3e      	ldr	r3, [pc, #248]	; (800cec4 <mem_trim+0x1f4>)
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	693a      	ldr	r2, [r7, #16]
 800cdd0:	429a      	cmp	r2, r3
 800cdd2:	d106      	bne.n	800cde2 <mem_trim+0x112>
      lfree = ptr_to_mem(ptr2);
 800cdd4:	89fb      	ldrh	r3, [r7, #14]
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	f7ff fdd2 	bl	800c980 <ptr_to_mem>
 800cddc:	4603      	mov	r3, r0
 800cdde:	4a39      	ldr	r2, [pc, #228]	; (800cec4 <mem_trim+0x1f4>)
 800cde0:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800cde2:	89fb      	ldrh	r3, [r7, #14]
 800cde4:	4618      	mov	r0, r3
 800cde6:	f7ff fdcb 	bl	800c980 <ptr_to_mem>
 800cdea:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800cdec:	693b      	ldr	r3, [r7, #16]
 800cdee:	2200      	movs	r2, #0
 800cdf0:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800cdf2:	693b      	ldr	r3, [r7, #16]
 800cdf4:	89ba      	ldrh	r2, [r7, #12]
 800cdf6:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800cdf8:	693b      	ldr	r3, [r7, #16]
 800cdfa:	8afa      	ldrh	r2, [r7, #22]
 800cdfc:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800cdfe:	69bb      	ldr	r3, [r7, #24]
 800ce00:	89fa      	ldrh	r2, [r7, #14]
 800ce02:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800ce04:	693b      	ldr	r3, [r7, #16]
 800ce06:	881b      	ldrh	r3, [r3, #0]
 800ce08:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ce0c:	d047      	beq.n	800ce9e <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800ce0e:	693b      	ldr	r3, [r7, #16]
 800ce10:	881b      	ldrh	r3, [r3, #0]
 800ce12:	4618      	mov	r0, r3
 800ce14:	f7ff fdb4 	bl	800c980 <ptr_to_mem>
 800ce18:	4602      	mov	r2, r0
 800ce1a:	89fb      	ldrh	r3, [r7, #14]
 800ce1c:	8053      	strh	r3, [r2, #2]
 800ce1e:	e03e      	b.n	800ce9e <mem_trim+0x1ce>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800ce20:	8bfb      	ldrh	r3, [r7, #30]
 800ce22:	f103 0214 	add.w	r2, r3, #20
 800ce26:	8abb      	ldrh	r3, [r7, #20]
 800ce28:	429a      	cmp	r2, r3
 800ce2a:	d838      	bhi.n	800ce9e <mem_trim+0x1ce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800ce2c:	8afa      	ldrh	r2, [r7, #22]
 800ce2e:	8bfb      	ldrh	r3, [r7, #30]
 800ce30:	4413      	add	r3, r2
 800ce32:	b29b      	uxth	r3, r3
 800ce34:	3308      	adds	r3, #8
 800ce36:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800ce38:	69bb      	ldr	r3, [r7, #24]
 800ce3a:	881b      	ldrh	r3, [r3, #0]
 800ce3c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ce40:	d106      	bne.n	800ce50 <mem_trim+0x180>
 800ce42:	4b1b      	ldr	r3, [pc, #108]	; (800ceb0 <mem_trim+0x1e0>)
 800ce44:	f240 3216 	movw	r2, #790	; 0x316
 800ce48:	491d      	ldr	r1, [pc, #116]	; (800cec0 <mem_trim+0x1f0>)
 800ce4a:	481b      	ldr	r0, [pc, #108]	; (800ceb8 <mem_trim+0x1e8>)
 800ce4c:	f00a faf2 	bl	8017434 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800ce50:	89fb      	ldrh	r3, [r7, #14]
 800ce52:	4618      	mov	r0, r3
 800ce54:	f7ff fd94 	bl	800c980 <ptr_to_mem>
 800ce58:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800ce5a:	4b1a      	ldr	r3, [pc, #104]	; (800cec4 <mem_trim+0x1f4>)
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	693a      	ldr	r2, [r7, #16]
 800ce60:	429a      	cmp	r2, r3
 800ce62:	d202      	bcs.n	800ce6a <mem_trim+0x19a>
      lfree = mem2;
 800ce64:	4a17      	ldr	r2, [pc, #92]	; (800cec4 <mem_trim+0x1f4>)
 800ce66:	693b      	ldr	r3, [r7, #16]
 800ce68:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800ce6a:	693b      	ldr	r3, [r7, #16]
 800ce6c:	2200      	movs	r2, #0
 800ce6e:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800ce70:	69bb      	ldr	r3, [r7, #24]
 800ce72:	881a      	ldrh	r2, [r3, #0]
 800ce74:	693b      	ldr	r3, [r7, #16]
 800ce76:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800ce78:	693b      	ldr	r3, [r7, #16]
 800ce7a:	8afa      	ldrh	r2, [r7, #22]
 800ce7c:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800ce7e:	69bb      	ldr	r3, [r7, #24]
 800ce80:	89fa      	ldrh	r2, [r7, #14]
 800ce82:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800ce84:	693b      	ldr	r3, [r7, #16]
 800ce86:	881b      	ldrh	r3, [r3, #0]
 800ce88:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ce8c:	d007      	beq.n	800ce9e <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800ce8e:	693b      	ldr	r3, [r7, #16]
 800ce90:	881b      	ldrh	r3, [r3, #0]
 800ce92:	4618      	mov	r0, r3
 800ce94:	f7ff fd74 	bl	800c980 <ptr_to_mem>
 800ce98:	4602      	mov	r2, r0
 800ce9a:	89fb      	ldrh	r3, [r7, #14]
 800ce9c:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800ce9e:	687b      	ldr	r3, [r7, #4]
}
 800cea0:	4618      	mov	r0, r3
 800cea2:	3720      	adds	r7, #32
 800cea4:	46bd      	mov	sp, r7
 800cea6:	bd80      	pop	{r7, pc}
 800cea8:	20005aac 	.word	0x20005aac
 800ceac:	20005ab0 	.word	0x20005ab0
 800ceb0:	080197cc 	.word	0x080197cc
 800ceb4:	0801993c 	.word	0x0801993c
 800ceb8:	08019814 	.word	0x08019814
 800cebc:	08019954 	.word	0x08019954
 800cec0:	08019974 	.word	0x08019974
 800cec4:	20005ab4 	.word	0x20005ab4

0800cec8 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800cec8:	b580      	push	{r7, lr}
 800ceca:	b088      	sub	sp, #32
 800cecc:	af00      	add	r7, sp, #0
 800cece:	4603      	mov	r3, r0
 800ced0:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800ced2:	88fb      	ldrh	r3, [r7, #6]
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d101      	bne.n	800cedc <mem_malloc+0x14>
    return NULL;
 800ced8:	2300      	movs	r3, #0
 800ceda:	e0d9      	b.n	800d090 <mem_malloc+0x1c8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800cedc:	88fb      	ldrh	r3, [r7, #6]
 800cede:	3303      	adds	r3, #3
 800cee0:	b29b      	uxth	r3, r3
 800cee2:	f023 0303 	bic.w	r3, r3, #3
 800cee6:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800cee8:	8bbb      	ldrh	r3, [r7, #28]
 800ceea:	2b0b      	cmp	r3, #11
 800ceec:	d801      	bhi.n	800cef2 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800ceee:	230c      	movs	r3, #12
 800cef0:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800cef2:	8bbb      	ldrh	r3, [r7, #28]
 800cef4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cef8:	d803      	bhi.n	800cf02 <mem_malloc+0x3a>
 800cefa:	8bba      	ldrh	r2, [r7, #28]
 800cefc:	88fb      	ldrh	r3, [r7, #6]
 800cefe:	429a      	cmp	r2, r3
 800cf00:	d201      	bcs.n	800cf06 <mem_malloc+0x3e>
    return NULL;
 800cf02:	2300      	movs	r3, #0
 800cf04:	e0c4      	b.n	800d090 <mem_malloc+0x1c8>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800cf06:	4b64      	ldr	r3, [pc, #400]	; (800d098 <mem_malloc+0x1d0>)
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	4618      	mov	r0, r3
 800cf0c:	f7ff fd4a 	bl	800c9a4 <mem_to_ptr>
 800cf10:	4603      	mov	r3, r0
 800cf12:	83fb      	strh	r3, [r7, #30]
 800cf14:	e0b4      	b.n	800d080 <mem_malloc+0x1b8>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800cf16:	8bfb      	ldrh	r3, [r7, #30]
 800cf18:	4618      	mov	r0, r3
 800cf1a:	f7ff fd31 	bl	800c980 <ptr_to_mem>
 800cf1e:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800cf20:	697b      	ldr	r3, [r7, #20]
 800cf22:	791b      	ldrb	r3, [r3, #4]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	f040 80a4 	bne.w	800d072 <mem_malloc+0x1aa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800cf2a:	697b      	ldr	r3, [r7, #20]
 800cf2c:	881b      	ldrh	r3, [r3, #0]
 800cf2e:	461a      	mov	r2, r3
 800cf30:	8bfb      	ldrh	r3, [r7, #30]
 800cf32:	1ad3      	subs	r3, r2, r3
 800cf34:	f1a3 0208 	sub.w	r2, r3, #8
 800cf38:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800cf3a:	429a      	cmp	r2, r3
 800cf3c:	f0c0 8099 	bcc.w	800d072 <mem_malloc+0x1aa>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800cf40:	697b      	ldr	r3, [r7, #20]
 800cf42:	881b      	ldrh	r3, [r3, #0]
 800cf44:	461a      	mov	r2, r3
 800cf46:	8bfb      	ldrh	r3, [r7, #30]
 800cf48:	1ad3      	subs	r3, r2, r3
 800cf4a:	f1a3 0208 	sub.w	r2, r3, #8
 800cf4e:	8bbb      	ldrh	r3, [r7, #28]
 800cf50:	3314      	adds	r3, #20
 800cf52:	429a      	cmp	r2, r3
 800cf54:	d333      	bcc.n	800cfbe <mem_malloc+0xf6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800cf56:	8bfa      	ldrh	r2, [r7, #30]
 800cf58:	8bbb      	ldrh	r3, [r7, #28]
 800cf5a:	4413      	add	r3, r2
 800cf5c:	b29b      	uxth	r3, r3
 800cf5e:	3308      	adds	r3, #8
 800cf60:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800cf62:	8a7b      	ldrh	r3, [r7, #18]
 800cf64:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cf68:	d106      	bne.n	800cf78 <mem_malloc+0xb0>
 800cf6a:	4b4c      	ldr	r3, [pc, #304]	; (800d09c <mem_malloc+0x1d4>)
 800cf6c:	f240 3287 	movw	r2, #903	; 0x387
 800cf70:	494b      	ldr	r1, [pc, #300]	; (800d0a0 <mem_malloc+0x1d8>)
 800cf72:	484c      	ldr	r0, [pc, #304]	; (800d0a4 <mem_malloc+0x1dc>)
 800cf74:	f00a fa5e 	bl	8017434 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800cf78:	8a7b      	ldrh	r3, [r7, #18]
 800cf7a:	4618      	mov	r0, r3
 800cf7c:	f7ff fd00 	bl	800c980 <ptr_to_mem>
 800cf80:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	2200      	movs	r2, #0
 800cf86:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800cf88:	697b      	ldr	r3, [r7, #20]
 800cf8a:	881a      	ldrh	r2, [r3, #0]
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	8bfa      	ldrh	r2, [r7, #30]
 800cf94:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800cf96:	697b      	ldr	r3, [r7, #20]
 800cf98:	8a7a      	ldrh	r2, [r7, #18]
 800cf9a:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800cf9c:	697b      	ldr	r3, [r7, #20]
 800cf9e:	2201      	movs	r2, #1
 800cfa0:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	881b      	ldrh	r3, [r3, #0]
 800cfa6:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cfaa:	d00b      	beq.n	800cfc4 <mem_malloc+0xfc>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	881b      	ldrh	r3, [r3, #0]
 800cfb0:	4618      	mov	r0, r3
 800cfb2:	f7ff fce5 	bl	800c980 <ptr_to_mem>
 800cfb6:	4602      	mov	r2, r0
 800cfb8:	8a7b      	ldrh	r3, [r7, #18]
 800cfba:	8053      	strh	r3, [r2, #2]
 800cfbc:	e002      	b.n	800cfc4 <mem_malloc+0xfc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800cfbe:	697b      	ldr	r3, [r7, #20]
 800cfc0:	2201      	movs	r2, #1
 800cfc2:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800cfc4:	4b34      	ldr	r3, [pc, #208]	; (800d098 <mem_malloc+0x1d0>)
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	697a      	ldr	r2, [r7, #20]
 800cfca:	429a      	cmp	r2, r3
 800cfcc:	d127      	bne.n	800d01e <mem_malloc+0x156>
          struct mem *cur = lfree;
 800cfce:	4b32      	ldr	r3, [pc, #200]	; (800d098 <mem_malloc+0x1d0>)
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800cfd4:	e005      	b.n	800cfe2 <mem_malloc+0x11a>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800cfd6:	69bb      	ldr	r3, [r7, #24]
 800cfd8:	881b      	ldrh	r3, [r3, #0]
 800cfda:	4618      	mov	r0, r3
 800cfdc:	f7ff fcd0 	bl	800c980 <ptr_to_mem>
 800cfe0:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800cfe2:	69bb      	ldr	r3, [r7, #24]
 800cfe4:	791b      	ldrb	r3, [r3, #4]
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d004      	beq.n	800cff4 <mem_malloc+0x12c>
 800cfea:	4b2f      	ldr	r3, [pc, #188]	; (800d0a8 <mem_malloc+0x1e0>)
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	69ba      	ldr	r2, [r7, #24]
 800cff0:	429a      	cmp	r2, r3
 800cff2:	d1f0      	bne.n	800cfd6 <mem_malloc+0x10e>
          }
          lfree = cur;
 800cff4:	4a28      	ldr	r2, [pc, #160]	; (800d098 <mem_malloc+0x1d0>)
 800cff6:	69bb      	ldr	r3, [r7, #24]
 800cff8:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800cffa:	4b27      	ldr	r3, [pc, #156]	; (800d098 <mem_malloc+0x1d0>)
 800cffc:	681a      	ldr	r2, [r3, #0]
 800cffe:	4b2a      	ldr	r3, [pc, #168]	; (800d0a8 <mem_malloc+0x1e0>)
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	429a      	cmp	r2, r3
 800d004:	d00b      	beq.n	800d01e <mem_malloc+0x156>
 800d006:	4b24      	ldr	r3, [pc, #144]	; (800d098 <mem_malloc+0x1d0>)
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	791b      	ldrb	r3, [r3, #4]
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d006      	beq.n	800d01e <mem_malloc+0x156>
 800d010:	4b22      	ldr	r3, [pc, #136]	; (800d09c <mem_malloc+0x1d4>)
 800d012:	f240 32b5 	movw	r2, #949	; 0x3b5
 800d016:	4925      	ldr	r1, [pc, #148]	; (800d0ac <mem_malloc+0x1e4>)
 800d018:	4822      	ldr	r0, [pc, #136]	; (800d0a4 <mem_malloc+0x1dc>)
 800d01a:	f00a fa0b 	bl	8017434 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800d01e:	8bba      	ldrh	r2, [r7, #28]
 800d020:	697b      	ldr	r3, [r7, #20]
 800d022:	4413      	add	r3, r2
 800d024:	3308      	adds	r3, #8
 800d026:	4a20      	ldr	r2, [pc, #128]	; (800d0a8 <mem_malloc+0x1e0>)
 800d028:	6812      	ldr	r2, [r2, #0]
 800d02a:	4293      	cmp	r3, r2
 800d02c:	d906      	bls.n	800d03c <mem_malloc+0x174>
 800d02e:	4b1b      	ldr	r3, [pc, #108]	; (800d09c <mem_malloc+0x1d4>)
 800d030:	f240 32b9 	movw	r2, #953	; 0x3b9
 800d034:	491e      	ldr	r1, [pc, #120]	; (800d0b0 <mem_malloc+0x1e8>)
 800d036:	481b      	ldr	r0, [pc, #108]	; (800d0a4 <mem_malloc+0x1dc>)
 800d038:	f00a f9fc 	bl	8017434 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800d03c:	697b      	ldr	r3, [r7, #20]
 800d03e:	f003 0303 	and.w	r3, r3, #3
 800d042:	2b00      	cmp	r3, #0
 800d044:	d006      	beq.n	800d054 <mem_malloc+0x18c>
 800d046:	4b15      	ldr	r3, [pc, #84]	; (800d09c <mem_malloc+0x1d4>)
 800d048:	f240 32bb 	movw	r2, #955	; 0x3bb
 800d04c:	4919      	ldr	r1, [pc, #100]	; (800d0b4 <mem_malloc+0x1ec>)
 800d04e:	4815      	ldr	r0, [pc, #84]	; (800d0a4 <mem_malloc+0x1dc>)
 800d050:	f00a f9f0 	bl	8017434 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800d054:	697b      	ldr	r3, [r7, #20]
 800d056:	f003 0303 	and.w	r3, r3, #3
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d006      	beq.n	800d06c <mem_malloc+0x1a4>
 800d05e:	4b0f      	ldr	r3, [pc, #60]	; (800d09c <mem_malloc+0x1d4>)
 800d060:	f240 32bd 	movw	r2, #957	; 0x3bd
 800d064:	4914      	ldr	r1, [pc, #80]	; (800d0b8 <mem_malloc+0x1f0>)
 800d066:	480f      	ldr	r0, [pc, #60]	; (800d0a4 <mem_malloc+0x1dc>)
 800d068:	f00a f9e4 	bl	8017434 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800d06c:	697b      	ldr	r3, [r7, #20]
 800d06e:	3308      	adds	r3, #8
 800d070:	e00e      	b.n	800d090 <mem_malloc+0x1c8>
         ptr = ptr_to_mem(ptr)->next) {
 800d072:	8bfb      	ldrh	r3, [r7, #30]
 800d074:	4618      	mov	r0, r3
 800d076:	f7ff fc83 	bl	800c980 <ptr_to_mem>
 800d07a:	4603      	mov	r3, r0
 800d07c:	881b      	ldrh	r3, [r3, #0]
 800d07e:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800d080:	8bfa      	ldrh	r2, [r7, #30]
 800d082:	8bbb      	ldrh	r3, [r7, #28]
 800d084:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800d088:	429a      	cmp	r2, r3
 800d08a:	f4ff af44 	bcc.w	800cf16 <mem_malloc+0x4e>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800d08e:	2300      	movs	r3, #0
}
 800d090:	4618      	mov	r0, r3
 800d092:	3720      	adds	r7, #32
 800d094:	46bd      	mov	sp, r7
 800d096:	bd80      	pop	{r7, pc}
 800d098:	20005ab4 	.word	0x20005ab4
 800d09c:	080197cc 	.word	0x080197cc
 800d0a0:	08019974 	.word	0x08019974
 800d0a4:	08019814 	.word	0x08019814
 800d0a8:	20005ab0 	.word	0x20005ab0
 800d0ac:	08019988 	.word	0x08019988
 800d0b0:	080199a4 	.word	0x080199a4
 800d0b4:	080199d4 	.word	0x080199d4
 800d0b8:	08019a04 	.word	0x08019a04

0800d0bc <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800d0bc:	b480      	push	{r7}
 800d0be:	b085      	sub	sp, #20
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	689b      	ldr	r3, [r3, #8]
 800d0c8:	2200      	movs	r2, #0
 800d0ca:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	685b      	ldr	r3, [r3, #4]
 800d0d0:	3303      	adds	r3, #3
 800d0d2:	f023 0303 	bic.w	r3, r3, #3
 800d0d6:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800d0d8:	2300      	movs	r3, #0
 800d0da:	60fb      	str	r3, [r7, #12]
 800d0dc:	e011      	b.n	800d102 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	689b      	ldr	r3, [r3, #8]
 800d0e2:	681a      	ldr	r2, [r3, #0]
 800d0e4:	68bb      	ldr	r3, [r7, #8]
 800d0e6:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	689b      	ldr	r3, [r3, #8]
 800d0ec:	68ba      	ldr	r2, [r7, #8]
 800d0ee:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	881b      	ldrh	r3, [r3, #0]
 800d0f4:	461a      	mov	r2, r3
 800d0f6:	68bb      	ldr	r3, [r7, #8]
 800d0f8:	4413      	add	r3, r2
 800d0fa:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	3301      	adds	r3, #1
 800d100:	60fb      	str	r3, [r7, #12]
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	885b      	ldrh	r3, [r3, #2]
 800d106:	461a      	mov	r2, r3
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	4293      	cmp	r3, r2
 800d10c:	dbe7      	blt.n	800d0de <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800d10e:	bf00      	nop
 800d110:	bf00      	nop
 800d112:	3714      	adds	r7, #20
 800d114:	46bd      	mov	sp, r7
 800d116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d11a:	4770      	bx	lr

0800d11c <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800d11c:	b580      	push	{r7, lr}
 800d11e:	b082      	sub	sp, #8
 800d120:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800d122:	2300      	movs	r3, #0
 800d124:	80fb      	strh	r3, [r7, #6]
 800d126:	e009      	b.n	800d13c <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800d128:	88fb      	ldrh	r3, [r7, #6]
 800d12a:	4a08      	ldr	r2, [pc, #32]	; (800d14c <memp_init+0x30>)
 800d12c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d130:	4618      	mov	r0, r3
 800d132:	f7ff ffc3 	bl	800d0bc <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800d136:	88fb      	ldrh	r3, [r7, #6]
 800d138:	3301      	adds	r3, #1
 800d13a:	80fb      	strh	r3, [r7, #6]
 800d13c:	88fb      	ldrh	r3, [r7, #6]
 800d13e:	2b08      	cmp	r3, #8
 800d140:	d9f2      	bls.n	800d128 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800d142:	bf00      	nop
 800d144:	bf00      	nop
 800d146:	3708      	adds	r7, #8
 800d148:	46bd      	mov	sp, r7
 800d14a:	bd80      	pop	{r7, pc}
 800d14c:	0801c204 	.word	0x0801c204

0800d150 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800d150:	b580      	push	{r7, lr}
 800d152:	b084      	sub	sp, #16
 800d154:	af00      	add	r7, sp, #0
 800d156:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	689b      	ldr	r3, [r3, #8]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d012      	beq.n	800d18c <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	689b      	ldr	r3, [r3, #8]
 800d16a:	68fa      	ldr	r2, [r7, #12]
 800d16c:	6812      	ldr	r2, [r2, #0]
 800d16e:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	f003 0303 	and.w	r3, r3, #3
 800d176:	2b00      	cmp	r3, #0
 800d178:	d006      	beq.n	800d188 <do_memp_malloc_pool+0x38>
 800d17a:	4b07      	ldr	r3, [pc, #28]	; (800d198 <do_memp_malloc_pool+0x48>)
 800d17c:	f44f 728c 	mov.w	r2, #280	; 0x118
 800d180:	4906      	ldr	r1, [pc, #24]	; (800d19c <do_memp_malloc_pool+0x4c>)
 800d182:	4807      	ldr	r0, [pc, #28]	; (800d1a0 <do_memp_malloc_pool+0x50>)
 800d184:	f00a f956 	bl	8017434 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	e000      	b.n	800d18e <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800d18c:	2300      	movs	r3, #0
}
 800d18e:	4618      	mov	r0, r3
 800d190:	3710      	adds	r7, #16
 800d192:	46bd      	mov	sp, r7
 800d194:	bd80      	pop	{r7, pc}
 800d196:	bf00      	nop
 800d198:	08019a28 	.word	0x08019a28
 800d19c:	08019a58 	.word	0x08019a58
 800d1a0:	08019a7c 	.word	0x08019a7c

0800d1a4 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800d1a4:	b580      	push	{r7, lr}
 800d1a6:	b082      	sub	sp, #8
 800d1a8:	af00      	add	r7, sp, #0
 800d1aa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d106      	bne.n	800d1c0 <memp_malloc_pool+0x1c>
 800d1b2:	4b0a      	ldr	r3, [pc, #40]	; (800d1dc <memp_malloc_pool+0x38>)
 800d1b4:	f44f 729e 	mov.w	r2, #316	; 0x13c
 800d1b8:	4909      	ldr	r1, [pc, #36]	; (800d1e0 <memp_malloc_pool+0x3c>)
 800d1ba:	480a      	ldr	r0, [pc, #40]	; (800d1e4 <memp_malloc_pool+0x40>)
 800d1bc:	f00a f93a 	bl	8017434 <iprintf>
  if (desc == NULL) {
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d101      	bne.n	800d1ca <memp_malloc_pool+0x26>
    return NULL;
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	e003      	b.n	800d1d2 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800d1ca:	6878      	ldr	r0, [r7, #4]
 800d1cc:	f7ff ffc0 	bl	800d150 <do_memp_malloc_pool>
 800d1d0:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	3708      	adds	r7, #8
 800d1d6:	46bd      	mov	sp, r7
 800d1d8:	bd80      	pop	{r7, pc}
 800d1da:	bf00      	nop
 800d1dc:	08019a28 	.word	0x08019a28
 800d1e0:	08019aa4 	.word	0x08019aa4
 800d1e4:	08019a7c 	.word	0x08019a7c

0800d1e8 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800d1e8:	b580      	push	{r7, lr}
 800d1ea:	b084      	sub	sp, #16
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	4603      	mov	r3, r0
 800d1f0:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800d1f2:	79fb      	ldrb	r3, [r7, #7]
 800d1f4:	2b08      	cmp	r3, #8
 800d1f6:	d908      	bls.n	800d20a <memp_malloc+0x22>
 800d1f8:	4b0a      	ldr	r3, [pc, #40]	; (800d224 <memp_malloc+0x3c>)
 800d1fa:	f240 1257 	movw	r2, #343	; 0x157
 800d1fe:	490a      	ldr	r1, [pc, #40]	; (800d228 <memp_malloc+0x40>)
 800d200:	480a      	ldr	r0, [pc, #40]	; (800d22c <memp_malloc+0x44>)
 800d202:	f00a f917 	bl	8017434 <iprintf>
 800d206:	2300      	movs	r3, #0
 800d208:	e008      	b.n	800d21c <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800d20a:	79fb      	ldrb	r3, [r7, #7]
 800d20c:	4a08      	ldr	r2, [pc, #32]	; (800d230 <memp_malloc+0x48>)
 800d20e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d212:	4618      	mov	r0, r3
 800d214:	f7ff ff9c 	bl	800d150 <do_memp_malloc_pool>
 800d218:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800d21a:	68fb      	ldr	r3, [r7, #12]
}
 800d21c:	4618      	mov	r0, r3
 800d21e:	3710      	adds	r7, #16
 800d220:	46bd      	mov	sp, r7
 800d222:	bd80      	pop	{r7, pc}
 800d224:	08019a28 	.word	0x08019a28
 800d228:	08019ab8 	.word	0x08019ab8
 800d22c:	08019a7c 	.word	0x08019a7c
 800d230:	0801c204 	.word	0x0801c204

0800d234 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800d234:	b580      	push	{r7, lr}
 800d236:	b084      	sub	sp, #16
 800d238:	af00      	add	r7, sp, #0
 800d23a:	6078      	str	r0, [r7, #4]
 800d23c:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800d23e:	683b      	ldr	r3, [r7, #0]
 800d240:	f003 0303 	and.w	r3, r3, #3
 800d244:	2b00      	cmp	r3, #0
 800d246:	d006      	beq.n	800d256 <do_memp_free_pool+0x22>
 800d248:	4b0a      	ldr	r3, [pc, #40]	; (800d274 <do_memp_free_pool+0x40>)
 800d24a:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800d24e:	490a      	ldr	r1, [pc, #40]	; (800d278 <do_memp_free_pool+0x44>)
 800d250:	480a      	ldr	r0, [pc, #40]	; (800d27c <do_memp_free_pool+0x48>)
 800d252:	f00a f8ef 	bl	8017434 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800d256:	683b      	ldr	r3, [r7, #0]
 800d258:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	689b      	ldr	r3, [r3, #8]
 800d25e:	681a      	ldr	r2, [r3, #0]
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	689b      	ldr	r3, [r3, #8]
 800d268:	68fa      	ldr	r2, [r7, #12]
 800d26a:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800d26c:	bf00      	nop
 800d26e:	3710      	adds	r7, #16
 800d270:	46bd      	mov	sp, r7
 800d272:	bd80      	pop	{r7, pc}
 800d274:	08019a28 	.word	0x08019a28
 800d278:	08019ad8 	.word	0x08019ad8
 800d27c:	08019a7c 	.word	0x08019a7c

0800d280 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800d280:	b580      	push	{r7, lr}
 800d282:	b082      	sub	sp, #8
 800d284:	af00      	add	r7, sp, #0
 800d286:	6078      	str	r0, [r7, #4]
 800d288:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d106      	bne.n	800d29e <memp_free_pool+0x1e>
 800d290:	4b0a      	ldr	r3, [pc, #40]	; (800d2bc <memp_free_pool+0x3c>)
 800d292:	f240 1295 	movw	r2, #405	; 0x195
 800d296:	490a      	ldr	r1, [pc, #40]	; (800d2c0 <memp_free_pool+0x40>)
 800d298:	480a      	ldr	r0, [pc, #40]	; (800d2c4 <memp_free_pool+0x44>)
 800d29a:	f00a f8cb 	bl	8017434 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d007      	beq.n	800d2b4 <memp_free_pool+0x34>
 800d2a4:	683b      	ldr	r3, [r7, #0]
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d004      	beq.n	800d2b4 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800d2aa:	6839      	ldr	r1, [r7, #0]
 800d2ac:	6878      	ldr	r0, [r7, #4]
 800d2ae:	f7ff ffc1 	bl	800d234 <do_memp_free_pool>
 800d2b2:	e000      	b.n	800d2b6 <memp_free_pool+0x36>
    return;
 800d2b4:	bf00      	nop
}
 800d2b6:	3708      	adds	r7, #8
 800d2b8:	46bd      	mov	sp, r7
 800d2ba:	bd80      	pop	{r7, pc}
 800d2bc:	08019a28 	.word	0x08019a28
 800d2c0:	08019aa4 	.word	0x08019aa4
 800d2c4:	08019a7c 	.word	0x08019a7c

0800d2c8 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800d2c8:	b580      	push	{r7, lr}
 800d2ca:	b082      	sub	sp, #8
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	4603      	mov	r3, r0
 800d2d0:	6039      	str	r1, [r7, #0]
 800d2d2:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800d2d4:	79fb      	ldrb	r3, [r7, #7]
 800d2d6:	2b08      	cmp	r3, #8
 800d2d8:	d907      	bls.n	800d2ea <memp_free+0x22>
 800d2da:	4b0c      	ldr	r3, [pc, #48]	; (800d30c <memp_free+0x44>)
 800d2dc:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800d2e0:	490b      	ldr	r1, [pc, #44]	; (800d310 <memp_free+0x48>)
 800d2e2:	480c      	ldr	r0, [pc, #48]	; (800d314 <memp_free+0x4c>)
 800d2e4:	f00a f8a6 	bl	8017434 <iprintf>
 800d2e8:	e00c      	b.n	800d304 <memp_free+0x3c>

  if (mem == NULL) {
 800d2ea:	683b      	ldr	r3, [r7, #0]
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d008      	beq.n	800d302 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800d2f0:	79fb      	ldrb	r3, [r7, #7]
 800d2f2:	4a09      	ldr	r2, [pc, #36]	; (800d318 <memp_free+0x50>)
 800d2f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d2f8:	6839      	ldr	r1, [r7, #0]
 800d2fa:	4618      	mov	r0, r3
 800d2fc:	f7ff ff9a 	bl	800d234 <do_memp_free_pool>
 800d300:	e000      	b.n	800d304 <memp_free+0x3c>
    return;
 800d302:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800d304:	3708      	adds	r7, #8
 800d306:	46bd      	mov	sp, r7
 800d308:	bd80      	pop	{r7, pc}
 800d30a:	bf00      	nop
 800d30c:	08019a28 	.word	0x08019a28
 800d310:	08019af8 	.word	0x08019af8
 800d314:	08019a7c 	.word	0x08019a7c
 800d318:	0801c204 	.word	0x0801c204

0800d31c <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800d31c:	b480      	push	{r7}
 800d31e:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800d320:	bf00      	nop
 800d322:	46bd      	mov	sp, r7
 800d324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d328:	4770      	bx	lr
	...

0800d32c <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800d32c:	b580      	push	{r7, lr}
 800d32e:	b086      	sub	sp, #24
 800d330:	af00      	add	r7, sp, #0
 800d332:	60f8      	str	r0, [r7, #12]
 800d334:	60b9      	str	r1, [r7, #8]
 800d336:	607a      	str	r2, [r7, #4]
 800d338:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d108      	bne.n	800d352 <netif_add+0x26>
 800d340:	4b57      	ldr	r3, [pc, #348]	; (800d4a0 <netif_add+0x174>)
 800d342:	f240 1227 	movw	r2, #295	; 0x127
 800d346:	4957      	ldr	r1, [pc, #348]	; (800d4a4 <netif_add+0x178>)
 800d348:	4857      	ldr	r0, [pc, #348]	; (800d4a8 <netif_add+0x17c>)
 800d34a:	f00a f873 	bl	8017434 <iprintf>
 800d34e:	2300      	movs	r3, #0
 800d350:	e0a2      	b.n	800d498 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800d352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d354:	2b00      	cmp	r3, #0
 800d356:	d108      	bne.n	800d36a <netif_add+0x3e>
 800d358:	4b51      	ldr	r3, [pc, #324]	; (800d4a0 <netif_add+0x174>)
 800d35a:	f44f 7294 	mov.w	r2, #296	; 0x128
 800d35e:	4953      	ldr	r1, [pc, #332]	; (800d4ac <netif_add+0x180>)
 800d360:	4851      	ldr	r0, [pc, #324]	; (800d4a8 <netif_add+0x17c>)
 800d362:	f00a f867 	bl	8017434 <iprintf>
 800d366:	2300      	movs	r3, #0
 800d368:	e096      	b.n	800d498 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800d36a:	68bb      	ldr	r3, [r7, #8]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d101      	bne.n	800d374 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800d370:	4b4f      	ldr	r3, [pc, #316]	; (800d4b0 <netif_add+0x184>)
 800d372:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	2b00      	cmp	r3, #0
 800d378:	d101      	bne.n	800d37e <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800d37a:	4b4d      	ldr	r3, [pc, #308]	; (800d4b0 <netif_add+0x184>)
 800d37c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800d37e:	683b      	ldr	r3, [r7, #0]
 800d380:	2b00      	cmp	r3, #0
 800d382:	d101      	bne.n	800d388 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800d384:	4b4a      	ldr	r3, [pc, #296]	; (800d4b0 <netif_add+0x184>)
 800d386:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	2200      	movs	r2, #0
 800d38c:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	2200      	movs	r2, #0
 800d392:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800d394:	68fb      	ldr	r3, [r7, #12]
 800d396:	2200      	movs	r2, #0
 800d398:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	4a45      	ldr	r2, [pc, #276]	; (800d4b4 <netif_add+0x188>)
 800d39e:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	2200      	movs	r2, #0
 800d3a4:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	2200      	movs	r2, #0
 800d3aa:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	2200      	movs	r2, #0
 800d3b2:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	6a3a      	ldr	r2, [r7, #32]
 800d3b8:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800d3ba:	4b3f      	ldr	r3, [pc, #252]	; (800d4b8 <netif_add+0x18c>)
 800d3bc:	781a      	ldrb	r2, [r3, #0]
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d3c8:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800d3ca:	683b      	ldr	r3, [r7, #0]
 800d3cc:	687a      	ldr	r2, [r7, #4]
 800d3ce:	68b9      	ldr	r1, [r7, #8]
 800d3d0:	68f8      	ldr	r0, [r7, #12]
 800d3d2:	f000 f913 	bl	800d5fc <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800d3d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3d8:	68f8      	ldr	r0, [r7, #12]
 800d3da:	4798      	blx	r3
 800d3dc:	4603      	mov	r3, r0
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d001      	beq.n	800d3e6 <netif_add+0xba>
    return NULL;
 800d3e2:	2300      	movs	r3, #0
 800d3e4:	e058      	b.n	800d498 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d3ec:	2bff      	cmp	r3, #255	; 0xff
 800d3ee:	d103      	bne.n	800d3f8 <netif_add+0xcc>
        netif->num = 0;
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	2200      	movs	r2, #0
 800d3f4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 800d3f8:	2300      	movs	r3, #0
 800d3fa:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800d3fc:	4b2f      	ldr	r3, [pc, #188]	; (800d4bc <netif_add+0x190>)
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	617b      	str	r3, [r7, #20]
 800d402:	e02b      	b.n	800d45c <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800d404:	697a      	ldr	r2, [r7, #20]
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	429a      	cmp	r2, r3
 800d40a:	d106      	bne.n	800d41a <netif_add+0xee>
 800d40c:	4b24      	ldr	r3, [pc, #144]	; (800d4a0 <netif_add+0x174>)
 800d40e:	f240 128b 	movw	r2, #395	; 0x18b
 800d412:	492b      	ldr	r1, [pc, #172]	; (800d4c0 <netif_add+0x194>)
 800d414:	4824      	ldr	r0, [pc, #144]	; (800d4a8 <netif_add+0x17c>)
 800d416:	f00a f80d 	bl	8017434 <iprintf>
        num_netifs++;
 800d41a:	693b      	ldr	r3, [r7, #16]
 800d41c:	3301      	adds	r3, #1
 800d41e:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800d420:	693b      	ldr	r3, [r7, #16]
 800d422:	2bff      	cmp	r3, #255	; 0xff
 800d424:	dd06      	ble.n	800d434 <netif_add+0x108>
 800d426:	4b1e      	ldr	r3, [pc, #120]	; (800d4a0 <netif_add+0x174>)
 800d428:	f240 128d 	movw	r2, #397	; 0x18d
 800d42c:	4925      	ldr	r1, [pc, #148]	; (800d4c4 <netif_add+0x198>)
 800d42e:	481e      	ldr	r0, [pc, #120]	; (800d4a8 <netif_add+0x17c>)
 800d430:	f00a f800 	bl	8017434 <iprintf>
        if (netif2->num == netif->num) {
 800d434:	697b      	ldr	r3, [r7, #20]
 800d436:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d440:	429a      	cmp	r2, r3
 800d442:	d108      	bne.n	800d456 <netif_add+0x12a>
          netif->num++;
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d44a:	3301      	adds	r3, #1
 800d44c:	b2da      	uxtb	r2, r3
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 800d454:	e005      	b.n	800d462 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800d456:	697b      	ldr	r3, [r7, #20]
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	617b      	str	r3, [r7, #20]
 800d45c:	697b      	ldr	r3, [r7, #20]
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d1d0      	bne.n	800d404 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800d462:	697b      	ldr	r3, [r7, #20]
 800d464:	2b00      	cmp	r3, #0
 800d466:	d1be      	bne.n	800d3e6 <netif_add+0xba>
  }
  if (netif->num == 254) {
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d46e:	2bfe      	cmp	r3, #254	; 0xfe
 800d470:	d103      	bne.n	800d47a <netif_add+0x14e>
    netif_num = 0;
 800d472:	4b11      	ldr	r3, [pc, #68]	; (800d4b8 <netif_add+0x18c>)
 800d474:	2200      	movs	r2, #0
 800d476:	701a      	strb	r2, [r3, #0]
 800d478:	e006      	b.n	800d488 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d480:	3301      	adds	r3, #1
 800d482:	b2da      	uxtb	r2, r3
 800d484:	4b0c      	ldr	r3, [pc, #48]	; (800d4b8 <netif_add+0x18c>)
 800d486:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800d488:	4b0c      	ldr	r3, [pc, #48]	; (800d4bc <netif_add+0x190>)
 800d48a:	681a      	ldr	r2, [r3, #0]
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800d490:	4a0a      	ldr	r2, [pc, #40]	; (800d4bc <netif_add+0x190>)
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800d496:	68fb      	ldr	r3, [r7, #12]
}
 800d498:	4618      	mov	r0, r3
 800d49a:	3718      	adds	r7, #24
 800d49c:	46bd      	mov	sp, r7
 800d49e:	bd80      	pop	{r7, pc}
 800d4a0:	08019b14 	.word	0x08019b14
 800d4a4:	08019ba8 	.word	0x08019ba8
 800d4a8:	08019b64 	.word	0x08019b64
 800d4ac:	08019bc4 	.word	0x08019bc4
 800d4b0:	0801c268 	.word	0x0801c268
 800d4b4:	0800d8d7 	.word	0x0800d8d7
 800d4b8:	200089ac 	.word	0x200089ac
 800d4bc:	200089a4 	.word	0x200089a4
 800d4c0:	08019be8 	.word	0x08019be8
 800d4c4:	08019bfc 	.word	0x08019bfc

0800d4c8 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800d4c8:	b580      	push	{r7, lr}
 800d4ca:	b082      	sub	sp, #8
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	6078      	str	r0, [r7, #4]
 800d4d0:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800d4d2:	6839      	ldr	r1, [r7, #0]
 800d4d4:	6878      	ldr	r0, [r7, #4]
 800d4d6:	f002 fb33 	bl	800fb40 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800d4da:	6839      	ldr	r1, [r7, #0]
 800d4dc:	6878      	ldr	r0, [r7, #4]
 800d4de:	f006 ff4d 	bl	801437c <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800d4e2:	bf00      	nop
 800d4e4:	3708      	adds	r7, #8
 800d4e6:	46bd      	mov	sp, r7
 800d4e8:	bd80      	pop	{r7, pc}
	...

0800d4ec <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800d4ec:	b580      	push	{r7, lr}
 800d4ee:	b086      	sub	sp, #24
 800d4f0:	af00      	add	r7, sp, #0
 800d4f2:	60f8      	str	r0, [r7, #12]
 800d4f4:	60b9      	str	r1, [r7, #8]
 800d4f6:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800d4f8:	68bb      	ldr	r3, [r7, #8]
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d106      	bne.n	800d50c <netif_do_set_ipaddr+0x20>
 800d4fe:	4b1d      	ldr	r3, [pc, #116]	; (800d574 <netif_do_set_ipaddr+0x88>)
 800d500:	f240 12cb 	movw	r2, #459	; 0x1cb
 800d504:	491c      	ldr	r1, [pc, #112]	; (800d578 <netif_do_set_ipaddr+0x8c>)
 800d506:	481d      	ldr	r0, [pc, #116]	; (800d57c <netif_do_set_ipaddr+0x90>)
 800d508:	f009 ff94 	bl	8017434 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d106      	bne.n	800d520 <netif_do_set_ipaddr+0x34>
 800d512:	4b18      	ldr	r3, [pc, #96]	; (800d574 <netif_do_set_ipaddr+0x88>)
 800d514:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800d518:	4917      	ldr	r1, [pc, #92]	; (800d578 <netif_do_set_ipaddr+0x8c>)
 800d51a:	4818      	ldr	r0, [pc, #96]	; (800d57c <netif_do_set_ipaddr+0x90>)
 800d51c:	f009 ff8a 	bl	8017434 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800d520:	68bb      	ldr	r3, [r7, #8]
 800d522:	681a      	ldr	r2, [r3, #0]
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	3304      	adds	r3, #4
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	429a      	cmp	r2, r3
 800d52c:	d01c      	beq.n	800d568 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800d52e:	68bb      	ldr	r3, [r7, #8]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	3304      	adds	r3, #4
 800d538:	681a      	ldr	r2, [r3, #0]
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800d53e:	f107 0314 	add.w	r3, r7, #20
 800d542:	4619      	mov	r1, r3
 800d544:	6878      	ldr	r0, [r7, #4]
 800d546:	f7ff ffbf 	bl	800d4c8 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800d54a:	68bb      	ldr	r3, [r7, #8]
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d002      	beq.n	800d556 <netif_do_set_ipaddr+0x6a>
 800d550:	68bb      	ldr	r3, [r7, #8]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	e000      	b.n	800d558 <netif_do_set_ipaddr+0x6c>
 800d556:	2300      	movs	r3, #0
 800d558:	68fa      	ldr	r2, [r7, #12]
 800d55a:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800d55c:	2101      	movs	r1, #1
 800d55e:	68f8      	ldr	r0, [r7, #12]
 800d560:	f000 f8d2 	bl	800d708 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800d564:	2301      	movs	r3, #1
 800d566:	e000      	b.n	800d56a <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800d568:	2300      	movs	r3, #0
}
 800d56a:	4618      	mov	r0, r3
 800d56c:	3718      	adds	r7, #24
 800d56e:	46bd      	mov	sp, r7
 800d570:	bd80      	pop	{r7, pc}
 800d572:	bf00      	nop
 800d574:	08019b14 	.word	0x08019b14
 800d578:	08019c2c 	.word	0x08019c2c
 800d57c:	08019b64 	.word	0x08019b64

0800d580 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800d580:	b480      	push	{r7}
 800d582:	b085      	sub	sp, #20
 800d584:	af00      	add	r7, sp, #0
 800d586:	60f8      	str	r0, [r7, #12]
 800d588:	60b9      	str	r1, [r7, #8]
 800d58a:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800d58c:	68bb      	ldr	r3, [r7, #8]
 800d58e:	681a      	ldr	r2, [r3, #0]
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	3308      	adds	r3, #8
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	429a      	cmp	r2, r3
 800d598:	d00a      	beq.n	800d5b0 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800d59a:	68bb      	ldr	r3, [r7, #8]
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d002      	beq.n	800d5a6 <netif_do_set_netmask+0x26>
 800d5a0:	68bb      	ldr	r3, [r7, #8]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	e000      	b.n	800d5a8 <netif_do_set_netmask+0x28>
 800d5a6:	2300      	movs	r3, #0
 800d5a8:	68fa      	ldr	r2, [r7, #12]
 800d5aa:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800d5ac:	2301      	movs	r3, #1
 800d5ae:	e000      	b.n	800d5b2 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800d5b0:	2300      	movs	r3, #0
}
 800d5b2:	4618      	mov	r0, r3
 800d5b4:	3714      	adds	r7, #20
 800d5b6:	46bd      	mov	sp, r7
 800d5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5bc:	4770      	bx	lr

0800d5be <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800d5be:	b480      	push	{r7}
 800d5c0:	b085      	sub	sp, #20
 800d5c2:	af00      	add	r7, sp, #0
 800d5c4:	60f8      	str	r0, [r7, #12]
 800d5c6:	60b9      	str	r1, [r7, #8]
 800d5c8:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800d5ca:	68bb      	ldr	r3, [r7, #8]
 800d5cc:	681a      	ldr	r2, [r3, #0]
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	330c      	adds	r3, #12
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	429a      	cmp	r2, r3
 800d5d6:	d00a      	beq.n	800d5ee <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800d5d8:	68bb      	ldr	r3, [r7, #8]
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d002      	beq.n	800d5e4 <netif_do_set_gw+0x26>
 800d5de:	68bb      	ldr	r3, [r7, #8]
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	e000      	b.n	800d5e6 <netif_do_set_gw+0x28>
 800d5e4:	2300      	movs	r3, #0
 800d5e6:	68fa      	ldr	r2, [r7, #12]
 800d5e8:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800d5ea:	2301      	movs	r3, #1
 800d5ec:	e000      	b.n	800d5f0 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800d5ee:	2300      	movs	r3, #0
}
 800d5f0:	4618      	mov	r0, r3
 800d5f2:	3714      	adds	r7, #20
 800d5f4:	46bd      	mov	sp, r7
 800d5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5fa:	4770      	bx	lr

0800d5fc <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b088      	sub	sp, #32
 800d600:	af00      	add	r7, sp, #0
 800d602:	60f8      	str	r0, [r7, #12]
 800d604:	60b9      	str	r1, [r7, #8]
 800d606:	607a      	str	r2, [r7, #4]
 800d608:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800d60a:	2300      	movs	r3, #0
 800d60c:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800d60e:	2300      	movs	r3, #0
 800d610:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800d612:	68bb      	ldr	r3, [r7, #8]
 800d614:	2b00      	cmp	r3, #0
 800d616:	d101      	bne.n	800d61c <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800d618:	4b1c      	ldr	r3, [pc, #112]	; (800d68c <netif_set_addr+0x90>)
 800d61a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d101      	bne.n	800d626 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800d622:	4b1a      	ldr	r3, [pc, #104]	; (800d68c <netif_set_addr+0x90>)
 800d624:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800d626:	683b      	ldr	r3, [r7, #0]
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d101      	bne.n	800d630 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800d62c:	4b17      	ldr	r3, [pc, #92]	; (800d68c <netif_set_addr+0x90>)
 800d62e:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800d630:	68bb      	ldr	r3, [r7, #8]
 800d632:	2b00      	cmp	r3, #0
 800d634:	d003      	beq.n	800d63e <netif_set_addr+0x42>
 800d636:	68bb      	ldr	r3, [r7, #8]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d101      	bne.n	800d642 <netif_set_addr+0x46>
 800d63e:	2301      	movs	r3, #1
 800d640:	e000      	b.n	800d644 <netif_set_addr+0x48>
 800d642:	2300      	movs	r3, #0
 800d644:	617b      	str	r3, [r7, #20]
  if (remove) {
 800d646:	697b      	ldr	r3, [r7, #20]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d006      	beq.n	800d65a <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800d64c:	f107 0310 	add.w	r3, r7, #16
 800d650:	461a      	mov	r2, r3
 800d652:	68b9      	ldr	r1, [r7, #8]
 800d654:	68f8      	ldr	r0, [r7, #12]
 800d656:	f7ff ff49 	bl	800d4ec <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800d65a:	69fa      	ldr	r2, [r7, #28]
 800d65c:	6879      	ldr	r1, [r7, #4]
 800d65e:	68f8      	ldr	r0, [r7, #12]
 800d660:	f7ff ff8e 	bl	800d580 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800d664:	69ba      	ldr	r2, [r7, #24]
 800d666:	6839      	ldr	r1, [r7, #0]
 800d668:	68f8      	ldr	r0, [r7, #12]
 800d66a:	f7ff ffa8 	bl	800d5be <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800d66e:	697b      	ldr	r3, [r7, #20]
 800d670:	2b00      	cmp	r3, #0
 800d672:	d106      	bne.n	800d682 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800d674:	f107 0310 	add.w	r3, r7, #16
 800d678:	461a      	mov	r2, r3
 800d67a:	68b9      	ldr	r1, [r7, #8]
 800d67c:	68f8      	ldr	r0, [r7, #12]
 800d67e:	f7ff ff35 	bl	800d4ec <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800d682:	bf00      	nop
 800d684:	3720      	adds	r7, #32
 800d686:	46bd      	mov	sp, r7
 800d688:	bd80      	pop	{r7, pc}
 800d68a:	bf00      	nop
 800d68c:	0801c268 	.word	0x0801c268

0800d690 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800d690:	b480      	push	{r7}
 800d692:	b083      	sub	sp, #12
 800d694:	af00      	add	r7, sp, #0
 800d696:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800d698:	4a04      	ldr	r2, [pc, #16]	; (800d6ac <netif_set_default+0x1c>)
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800d69e:	bf00      	nop
 800d6a0:	370c      	adds	r7, #12
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6a8:	4770      	bx	lr
 800d6aa:	bf00      	nop
 800d6ac:	200089a8 	.word	0x200089a8

0800d6b0 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800d6b0:	b580      	push	{r7, lr}
 800d6b2:	b082      	sub	sp, #8
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d107      	bne.n	800d6ce <netif_set_up+0x1e>
 800d6be:	4b0f      	ldr	r3, [pc, #60]	; (800d6fc <netif_set_up+0x4c>)
 800d6c0:	f44f 7254 	mov.w	r2, #848	; 0x350
 800d6c4:	490e      	ldr	r1, [pc, #56]	; (800d700 <netif_set_up+0x50>)
 800d6c6:	480f      	ldr	r0, [pc, #60]	; (800d704 <netif_set_up+0x54>)
 800d6c8:	f009 feb4 	bl	8017434 <iprintf>
 800d6cc:	e013      	b.n	800d6f6 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800d6d4:	f003 0301 	and.w	r3, r3, #1
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d10c      	bne.n	800d6f6 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800d6e2:	f043 0301 	orr.w	r3, r3, #1
 800d6e6:	b2da      	uxtb	r2, r3
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800d6ee:	2103      	movs	r1, #3
 800d6f0:	6878      	ldr	r0, [r7, #4]
 800d6f2:	f000 f809 	bl	800d708 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800d6f6:	3708      	adds	r7, #8
 800d6f8:	46bd      	mov	sp, r7
 800d6fa:	bd80      	pop	{r7, pc}
 800d6fc:	08019b14 	.word	0x08019b14
 800d700:	08019c9c 	.word	0x08019c9c
 800d704:	08019b64 	.word	0x08019b64

0800d708 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800d708:	b580      	push	{r7, lr}
 800d70a:	b082      	sub	sp, #8
 800d70c:	af00      	add	r7, sp, #0
 800d70e:	6078      	str	r0, [r7, #4]
 800d710:	460b      	mov	r3, r1
 800d712:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	2b00      	cmp	r3, #0
 800d718:	d106      	bne.n	800d728 <netif_issue_reports+0x20>
 800d71a:	4b18      	ldr	r3, [pc, #96]	; (800d77c <netif_issue_reports+0x74>)
 800d71c:	f240 326d 	movw	r2, #877	; 0x36d
 800d720:	4917      	ldr	r1, [pc, #92]	; (800d780 <netif_issue_reports+0x78>)
 800d722:	4818      	ldr	r0, [pc, #96]	; (800d784 <netif_issue_reports+0x7c>)
 800d724:	f009 fe86 	bl	8017434 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800d72e:	f003 0304 	and.w	r3, r3, #4
 800d732:	2b00      	cmp	r3, #0
 800d734:	d01e      	beq.n	800d774 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800d73c:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800d740:	2b00      	cmp	r3, #0
 800d742:	d017      	beq.n	800d774 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800d744:	78fb      	ldrb	r3, [r7, #3]
 800d746:	f003 0301 	and.w	r3, r3, #1
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d013      	beq.n	800d776 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	3304      	adds	r3, #4
 800d752:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800d754:	2b00      	cmp	r3, #0
 800d756:	d00e      	beq.n	800d776 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800d75e:	f003 0308 	and.w	r3, r3, #8
 800d762:	2b00      	cmp	r3, #0
 800d764:	d007      	beq.n	800d776 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	3304      	adds	r3, #4
 800d76a:	4619      	mov	r1, r3
 800d76c:	6878      	ldr	r0, [r7, #4]
 800d76e:	f007 fd6f 	bl	8015250 <etharp_request>
 800d772:	e000      	b.n	800d776 <netif_issue_reports+0x6e>
    return;
 800d774:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800d776:	3708      	adds	r7, #8
 800d778:	46bd      	mov	sp, r7
 800d77a:	bd80      	pop	{r7, pc}
 800d77c:	08019b14 	.word	0x08019b14
 800d780:	08019cb8 	.word	0x08019cb8
 800d784:	08019b64 	.word	0x08019b64

0800d788 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800d788:	b580      	push	{r7, lr}
 800d78a:	b082      	sub	sp, #8
 800d78c:	af00      	add	r7, sp, #0
 800d78e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	2b00      	cmp	r3, #0
 800d794:	d107      	bne.n	800d7a6 <netif_set_down+0x1e>
 800d796:	4b12      	ldr	r3, [pc, #72]	; (800d7e0 <netif_set_down+0x58>)
 800d798:	f240 329b 	movw	r2, #923	; 0x39b
 800d79c:	4911      	ldr	r1, [pc, #68]	; (800d7e4 <netif_set_down+0x5c>)
 800d79e:	4812      	ldr	r0, [pc, #72]	; (800d7e8 <netif_set_down+0x60>)
 800d7a0:	f009 fe48 	bl	8017434 <iprintf>
 800d7a4:	e019      	b.n	800d7da <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800d7ac:	f003 0301 	and.w	r3, r3, #1
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	d012      	beq.n	800d7da <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800d7ba:	f023 0301 	bic.w	r3, r3, #1
 800d7be:	b2da      	uxtb	r2, r3
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800d7cc:	f003 0308 	and.w	r3, r3, #8
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d002      	beq.n	800d7da <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800d7d4:	6878      	ldr	r0, [r7, #4]
 800d7d6:	f007 f8f9 	bl	80149cc <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800d7da:	3708      	adds	r7, #8
 800d7dc:	46bd      	mov	sp, r7
 800d7de:	bd80      	pop	{r7, pc}
 800d7e0:	08019b14 	.word	0x08019b14
 800d7e4:	08019cdc 	.word	0x08019cdc
 800d7e8:	08019b64 	.word	0x08019b64

0800d7ec <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800d7ec:	b580      	push	{r7, lr}
 800d7ee:	b082      	sub	sp, #8
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d107      	bne.n	800d80a <netif_set_link_up+0x1e>
 800d7fa:	4b13      	ldr	r3, [pc, #76]	; (800d848 <netif_set_link_up+0x5c>)
 800d7fc:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 800d800:	4912      	ldr	r1, [pc, #72]	; (800d84c <netif_set_link_up+0x60>)
 800d802:	4813      	ldr	r0, [pc, #76]	; (800d850 <netif_set_link_up+0x64>)
 800d804:	f009 fe16 	bl	8017434 <iprintf>
 800d808:	e01b      	b.n	800d842 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800d810:	f003 0304 	and.w	r3, r3, #4
 800d814:	2b00      	cmp	r3, #0
 800d816:	d114      	bne.n	800d842 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800d81e:	f043 0304 	orr.w	r3, r3, #4
 800d822:	b2da      	uxtb	r2, r3
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800d82a:	2103      	movs	r1, #3
 800d82c:	6878      	ldr	r0, [r7, #4]
 800d82e:	f7ff ff6b 	bl	800d708 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	69db      	ldr	r3, [r3, #28]
 800d836:	2b00      	cmp	r3, #0
 800d838:	d003      	beq.n	800d842 <netif_set_link_up+0x56>
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	69db      	ldr	r3, [r3, #28]
 800d83e:	6878      	ldr	r0, [r7, #4]
 800d840:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800d842:	3708      	adds	r7, #8
 800d844:	46bd      	mov	sp, r7
 800d846:	bd80      	pop	{r7, pc}
 800d848:	08019b14 	.word	0x08019b14
 800d84c:	08019cfc 	.word	0x08019cfc
 800d850:	08019b64 	.word	0x08019b64

0800d854 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800d854:	b580      	push	{r7, lr}
 800d856:	b082      	sub	sp, #8
 800d858:	af00      	add	r7, sp, #0
 800d85a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d107      	bne.n	800d872 <netif_set_link_down+0x1e>
 800d862:	4b11      	ldr	r3, [pc, #68]	; (800d8a8 <netif_set_link_down+0x54>)
 800d864:	f240 4206 	movw	r2, #1030	; 0x406
 800d868:	4910      	ldr	r1, [pc, #64]	; (800d8ac <netif_set_link_down+0x58>)
 800d86a:	4811      	ldr	r0, [pc, #68]	; (800d8b0 <netif_set_link_down+0x5c>)
 800d86c:	f009 fde2 	bl	8017434 <iprintf>
 800d870:	e017      	b.n	800d8a2 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800d878:	f003 0304 	and.w	r3, r3, #4
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d010      	beq.n	800d8a2 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800d886:	f023 0304 	bic.w	r3, r3, #4
 800d88a:	b2da      	uxtb	r2, r3
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	69db      	ldr	r3, [r3, #28]
 800d896:	2b00      	cmp	r3, #0
 800d898:	d003      	beq.n	800d8a2 <netif_set_link_down+0x4e>
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	69db      	ldr	r3, [r3, #28]
 800d89e:	6878      	ldr	r0, [r7, #4]
 800d8a0:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800d8a2:	3708      	adds	r7, #8
 800d8a4:	46bd      	mov	sp, r7
 800d8a6:	bd80      	pop	{r7, pc}
 800d8a8:	08019b14 	.word	0x08019b14
 800d8ac:	08019d20 	.word	0x08019d20
 800d8b0:	08019b64 	.word	0x08019b64

0800d8b4 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800d8b4:	b480      	push	{r7}
 800d8b6:	b083      	sub	sp, #12
 800d8b8:	af00      	add	r7, sp, #0
 800d8ba:	6078      	str	r0, [r7, #4]
 800d8bc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d002      	beq.n	800d8ca <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	683a      	ldr	r2, [r7, #0]
 800d8c8:	61da      	str	r2, [r3, #28]
  }
}
 800d8ca:	bf00      	nop
 800d8cc:	370c      	adds	r7, #12
 800d8ce:	46bd      	mov	sp, r7
 800d8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8d4:	4770      	bx	lr

0800d8d6 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800d8d6:	b480      	push	{r7}
 800d8d8:	b085      	sub	sp, #20
 800d8da:	af00      	add	r7, sp, #0
 800d8dc:	60f8      	str	r0, [r7, #12]
 800d8de:	60b9      	str	r1, [r7, #8]
 800d8e0:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800d8e2:	f06f 030b 	mvn.w	r3, #11
}
 800d8e6:	4618      	mov	r0, r3
 800d8e8:	3714      	adds	r7, #20
 800d8ea:	46bd      	mov	sp, r7
 800d8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8f0:	4770      	bx	lr
	...

0800d8f4 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800d8f4:	b480      	push	{r7}
 800d8f6:	b085      	sub	sp, #20
 800d8f8:	af00      	add	r7, sp, #0
 800d8fa:	4603      	mov	r3, r0
 800d8fc:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800d8fe:	79fb      	ldrb	r3, [r7, #7]
 800d900:	2b00      	cmp	r3, #0
 800d902:	d013      	beq.n	800d92c <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800d904:	4b0d      	ldr	r3, [pc, #52]	; (800d93c <netif_get_by_index+0x48>)
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	60fb      	str	r3, [r7, #12]
 800d90a:	e00c      	b.n	800d926 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d912:	3301      	adds	r3, #1
 800d914:	b2db      	uxtb	r3, r3
 800d916:	79fa      	ldrb	r2, [r7, #7]
 800d918:	429a      	cmp	r2, r3
 800d91a:	d101      	bne.n	800d920 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	e006      	b.n	800d92e <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	60fb      	str	r3, [r7, #12]
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d1ef      	bne.n	800d90c <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800d92c:	2300      	movs	r3, #0
}
 800d92e:	4618      	mov	r0, r3
 800d930:	3714      	adds	r7, #20
 800d932:	46bd      	mov	sp, r7
 800d934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d938:	4770      	bx	lr
 800d93a:	bf00      	nop
 800d93c:	200089a4 	.word	0x200089a4

0800d940 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800d940:	b480      	push	{r7}
 800d942:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 800d944:	4b03      	ldr	r3, [pc, #12]	; (800d954 <pbuf_pool_is_empty+0x14>)
 800d946:	2201      	movs	r2, #1
 800d948:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800d94a:	bf00      	nop
 800d94c:	46bd      	mov	sp, r7
 800d94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d952:	4770      	bx	lr
 800d954:	200089ad 	.word	0x200089ad

0800d958 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800d958:	b480      	push	{r7}
 800d95a:	b085      	sub	sp, #20
 800d95c:	af00      	add	r7, sp, #0
 800d95e:	60f8      	str	r0, [r7, #12]
 800d960:	60b9      	str	r1, [r7, #8]
 800d962:	4611      	mov	r1, r2
 800d964:	461a      	mov	r2, r3
 800d966:	460b      	mov	r3, r1
 800d968:	80fb      	strh	r3, [r7, #6]
 800d96a:	4613      	mov	r3, r2
 800d96c:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	2200      	movs	r2, #0
 800d972:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	68ba      	ldr	r2, [r7, #8]
 800d978:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800d97a:	68fb      	ldr	r3, [r7, #12]
 800d97c:	88fa      	ldrh	r2, [r7, #6]
 800d97e:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	88ba      	ldrh	r2, [r7, #4]
 800d984:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800d986:	8b3b      	ldrh	r3, [r7, #24]
 800d988:	b2da      	uxtb	r2, r3
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	7f3a      	ldrb	r2, [r7, #28]
 800d992:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	2201      	movs	r2, #1
 800d998:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	2200      	movs	r2, #0
 800d99e:	73da      	strb	r2, [r3, #15]
}
 800d9a0:	bf00      	nop
 800d9a2:	3714      	adds	r7, #20
 800d9a4:	46bd      	mov	sp, r7
 800d9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9aa:	4770      	bx	lr

0800d9ac <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800d9ac:	b580      	push	{r7, lr}
 800d9ae:	b08c      	sub	sp, #48	; 0x30
 800d9b0:	af02      	add	r7, sp, #8
 800d9b2:	4603      	mov	r3, r0
 800d9b4:	71fb      	strb	r3, [r7, #7]
 800d9b6:	460b      	mov	r3, r1
 800d9b8:	80bb      	strh	r3, [r7, #4]
 800d9ba:	4613      	mov	r3, r2
 800d9bc:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800d9be:	79fb      	ldrb	r3, [r7, #7]
 800d9c0:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800d9c2:	887b      	ldrh	r3, [r7, #2]
 800d9c4:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800d9c8:	d07f      	beq.n	800daca <pbuf_alloc+0x11e>
 800d9ca:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800d9ce:	f300 80c8 	bgt.w	800db62 <pbuf_alloc+0x1b6>
 800d9d2:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800d9d6:	d010      	beq.n	800d9fa <pbuf_alloc+0x4e>
 800d9d8:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800d9dc:	f300 80c1 	bgt.w	800db62 <pbuf_alloc+0x1b6>
 800d9e0:	2b01      	cmp	r3, #1
 800d9e2:	d002      	beq.n	800d9ea <pbuf_alloc+0x3e>
 800d9e4:	2b41      	cmp	r3, #65	; 0x41
 800d9e6:	f040 80bc 	bne.w	800db62 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800d9ea:	887a      	ldrh	r2, [r7, #2]
 800d9ec:	88bb      	ldrh	r3, [r7, #4]
 800d9ee:	4619      	mov	r1, r3
 800d9f0:	2000      	movs	r0, #0
 800d9f2:	f000 f8d1 	bl	800db98 <pbuf_alloc_reference>
 800d9f6:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 800d9f8:	e0bd      	b.n	800db76 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800d9fa:	2300      	movs	r3, #0
 800d9fc:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 800d9fe:	2300      	movs	r3, #0
 800da00:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800da02:	88bb      	ldrh	r3, [r7, #4]
 800da04:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800da06:	2008      	movs	r0, #8
 800da08:	f7ff fbee 	bl	800d1e8 <memp_malloc>
 800da0c:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800da0e:	693b      	ldr	r3, [r7, #16]
 800da10:	2b00      	cmp	r3, #0
 800da12:	d109      	bne.n	800da28 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800da14:	f7ff ff94 	bl	800d940 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800da18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d002      	beq.n	800da24 <pbuf_alloc+0x78>
            pbuf_free(p);
 800da1e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800da20:	f000 faa8 	bl	800df74 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800da24:	2300      	movs	r3, #0
 800da26:	e0a7      	b.n	800db78 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800da28:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800da2a:	3303      	adds	r3, #3
 800da2c:	b29b      	uxth	r3, r3
 800da2e:	f023 0303 	bic.w	r3, r3, #3
 800da32:	b29b      	uxth	r3, r3
 800da34:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 800da38:	b29b      	uxth	r3, r3
 800da3a:	8b7a      	ldrh	r2, [r7, #26]
 800da3c:	4293      	cmp	r3, r2
 800da3e:	bf28      	it	cs
 800da40:	4613      	movcs	r3, r2
 800da42:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800da44:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800da46:	3310      	adds	r3, #16
 800da48:	693a      	ldr	r2, [r7, #16]
 800da4a:	4413      	add	r3, r2
 800da4c:	3303      	adds	r3, #3
 800da4e:	f023 0303 	bic.w	r3, r3, #3
 800da52:	4618      	mov	r0, r3
 800da54:	89f9      	ldrh	r1, [r7, #14]
 800da56:	8b7a      	ldrh	r2, [r7, #26]
 800da58:	2300      	movs	r3, #0
 800da5a:	9301      	str	r3, [sp, #4]
 800da5c:	887b      	ldrh	r3, [r7, #2]
 800da5e:	9300      	str	r3, [sp, #0]
 800da60:	460b      	mov	r3, r1
 800da62:	4601      	mov	r1, r0
 800da64:	6938      	ldr	r0, [r7, #16]
 800da66:	f7ff ff77 	bl	800d958 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800da6a:	693b      	ldr	r3, [r7, #16]
 800da6c:	685b      	ldr	r3, [r3, #4]
 800da6e:	f003 0303 	and.w	r3, r3, #3
 800da72:	2b00      	cmp	r3, #0
 800da74:	d006      	beq.n	800da84 <pbuf_alloc+0xd8>
 800da76:	4b42      	ldr	r3, [pc, #264]	; (800db80 <pbuf_alloc+0x1d4>)
 800da78:	f44f 7280 	mov.w	r2, #256	; 0x100
 800da7c:	4941      	ldr	r1, [pc, #260]	; (800db84 <pbuf_alloc+0x1d8>)
 800da7e:	4842      	ldr	r0, [pc, #264]	; (800db88 <pbuf_alloc+0x1dc>)
 800da80:	f009 fcd8 	bl	8017434 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800da84:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800da86:	3303      	adds	r3, #3
 800da88:	f023 0303 	bic.w	r3, r3, #3
 800da8c:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800da90:	d106      	bne.n	800daa0 <pbuf_alloc+0xf4>
 800da92:	4b3b      	ldr	r3, [pc, #236]	; (800db80 <pbuf_alloc+0x1d4>)
 800da94:	f44f 7281 	mov.w	r2, #258	; 0x102
 800da98:	493c      	ldr	r1, [pc, #240]	; (800db8c <pbuf_alloc+0x1e0>)
 800da9a:	483b      	ldr	r0, [pc, #236]	; (800db88 <pbuf_alloc+0x1dc>)
 800da9c:	f009 fcca 	bl	8017434 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800daa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	d102      	bne.n	800daac <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800daa6:	693b      	ldr	r3, [r7, #16]
 800daa8:	627b      	str	r3, [r7, #36]	; 0x24
 800daaa:	e002      	b.n	800dab2 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800daac:	69fb      	ldr	r3, [r7, #28]
 800daae:	693a      	ldr	r2, [r7, #16]
 800dab0:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800dab2:	693b      	ldr	r3, [r7, #16]
 800dab4:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800dab6:	8b7a      	ldrh	r2, [r7, #26]
 800dab8:	89fb      	ldrh	r3, [r7, #14]
 800daba:	1ad3      	subs	r3, r2, r3
 800dabc:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800dabe:	2300      	movs	r3, #0
 800dac0:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 800dac2:	8b7b      	ldrh	r3, [r7, #26]
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d19e      	bne.n	800da06 <pbuf_alloc+0x5a>
      break;
 800dac8:	e055      	b.n	800db76 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800daca:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800dacc:	3303      	adds	r3, #3
 800dace:	b29b      	uxth	r3, r3
 800dad0:	f023 0303 	bic.w	r3, r3, #3
 800dad4:	b29a      	uxth	r2, r3
 800dad6:	88bb      	ldrh	r3, [r7, #4]
 800dad8:	3303      	adds	r3, #3
 800dada:	b29b      	uxth	r3, r3
 800dadc:	f023 0303 	bic.w	r3, r3, #3
 800dae0:	b29b      	uxth	r3, r3
 800dae2:	4413      	add	r3, r2
 800dae4:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800dae6:	8b3b      	ldrh	r3, [r7, #24]
 800dae8:	3310      	adds	r3, #16
 800daea:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800daec:	8b3a      	ldrh	r2, [r7, #24]
 800daee:	88bb      	ldrh	r3, [r7, #4]
 800daf0:	3303      	adds	r3, #3
 800daf2:	f023 0303 	bic.w	r3, r3, #3
 800daf6:	429a      	cmp	r2, r3
 800daf8:	d306      	bcc.n	800db08 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800dafa:	8afa      	ldrh	r2, [r7, #22]
 800dafc:	88bb      	ldrh	r3, [r7, #4]
 800dafe:	3303      	adds	r3, #3
 800db00:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800db04:	429a      	cmp	r2, r3
 800db06:	d201      	bcs.n	800db0c <pbuf_alloc+0x160>
        return NULL;
 800db08:	2300      	movs	r3, #0
 800db0a:	e035      	b.n	800db78 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800db0c:	8afb      	ldrh	r3, [r7, #22]
 800db0e:	4618      	mov	r0, r3
 800db10:	f7ff f9da 	bl	800cec8 <mem_malloc>
 800db14:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 800db16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d101      	bne.n	800db20 <pbuf_alloc+0x174>
        return NULL;
 800db1c:	2300      	movs	r3, #0
 800db1e:	e02b      	b.n	800db78 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800db20:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800db22:	3310      	adds	r3, #16
 800db24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800db26:	4413      	add	r3, r2
 800db28:	3303      	adds	r3, #3
 800db2a:	f023 0303 	bic.w	r3, r3, #3
 800db2e:	4618      	mov	r0, r3
 800db30:	88b9      	ldrh	r1, [r7, #4]
 800db32:	88ba      	ldrh	r2, [r7, #4]
 800db34:	2300      	movs	r3, #0
 800db36:	9301      	str	r3, [sp, #4]
 800db38:	887b      	ldrh	r3, [r7, #2]
 800db3a:	9300      	str	r3, [sp, #0]
 800db3c:	460b      	mov	r3, r1
 800db3e:	4601      	mov	r1, r0
 800db40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800db42:	f7ff ff09 	bl	800d958 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800db46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db48:	685b      	ldr	r3, [r3, #4]
 800db4a:	f003 0303 	and.w	r3, r3, #3
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d010      	beq.n	800db74 <pbuf_alloc+0x1c8>
 800db52:	4b0b      	ldr	r3, [pc, #44]	; (800db80 <pbuf_alloc+0x1d4>)
 800db54:	f44f 7291 	mov.w	r2, #290	; 0x122
 800db58:	490d      	ldr	r1, [pc, #52]	; (800db90 <pbuf_alloc+0x1e4>)
 800db5a:	480b      	ldr	r0, [pc, #44]	; (800db88 <pbuf_alloc+0x1dc>)
 800db5c:	f009 fc6a 	bl	8017434 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800db60:	e008      	b.n	800db74 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800db62:	4b07      	ldr	r3, [pc, #28]	; (800db80 <pbuf_alloc+0x1d4>)
 800db64:	f240 1227 	movw	r2, #295	; 0x127
 800db68:	490a      	ldr	r1, [pc, #40]	; (800db94 <pbuf_alloc+0x1e8>)
 800db6a:	4807      	ldr	r0, [pc, #28]	; (800db88 <pbuf_alloc+0x1dc>)
 800db6c:	f009 fc62 	bl	8017434 <iprintf>
      return NULL;
 800db70:	2300      	movs	r3, #0
 800db72:	e001      	b.n	800db78 <pbuf_alloc+0x1cc>
      break;
 800db74:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800db76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800db78:	4618      	mov	r0, r3
 800db7a:	3728      	adds	r7, #40	; 0x28
 800db7c:	46bd      	mov	sp, r7
 800db7e:	bd80      	pop	{r7, pc}
 800db80:	08019d44 	.word	0x08019d44
 800db84:	08019d74 	.word	0x08019d74
 800db88:	08019da4 	.word	0x08019da4
 800db8c:	08019dcc 	.word	0x08019dcc
 800db90:	08019e00 	.word	0x08019e00
 800db94:	08019e2c 	.word	0x08019e2c

0800db98 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800db98:	b580      	push	{r7, lr}
 800db9a:	b086      	sub	sp, #24
 800db9c:	af02      	add	r7, sp, #8
 800db9e:	6078      	str	r0, [r7, #4]
 800dba0:	460b      	mov	r3, r1
 800dba2:	807b      	strh	r3, [r7, #2]
 800dba4:	4613      	mov	r3, r2
 800dba6:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800dba8:	883b      	ldrh	r3, [r7, #0]
 800dbaa:	2b41      	cmp	r3, #65	; 0x41
 800dbac:	d009      	beq.n	800dbc2 <pbuf_alloc_reference+0x2a>
 800dbae:	883b      	ldrh	r3, [r7, #0]
 800dbb0:	2b01      	cmp	r3, #1
 800dbb2:	d006      	beq.n	800dbc2 <pbuf_alloc_reference+0x2a>
 800dbb4:	4b0f      	ldr	r3, [pc, #60]	; (800dbf4 <pbuf_alloc_reference+0x5c>)
 800dbb6:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800dbba:	490f      	ldr	r1, [pc, #60]	; (800dbf8 <pbuf_alloc_reference+0x60>)
 800dbbc:	480f      	ldr	r0, [pc, #60]	; (800dbfc <pbuf_alloc_reference+0x64>)
 800dbbe:	f009 fc39 	bl	8017434 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800dbc2:	2007      	movs	r0, #7
 800dbc4:	f7ff fb10 	bl	800d1e8 <memp_malloc>
 800dbc8:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	d101      	bne.n	800dbd4 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800dbd0:	2300      	movs	r3, #0
 800dbd2:	e00b      	b.n	800dbec <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800dbd4:	8879      	ldrh	r1, [r7, #2]
 800dbd6:	887a      	ldrh	r2, [r7, #2]
 800dbd8:	2300      	movs	r3, #0
 800dbda:	9301      	str	r3, [sp, #4]
 800dbdc:	883b      	ldrh	r3, [r7, #0]
 800dbde:	9300      	str	r3, [sp, #0]
 800dbe0:	460b      	mov	r3, r1
 800dbe2:	6879      	ldr	r1, [r7, #4]
 800dbe4:	68f8      	ldr	r0, [r7, #12]
 800dbe6:	f7ff feb7 	bl	800d958 <pbuf_init_alloced_pbuf>
  return p;
 800dbea:	68fb      	ldr	r3, [r7, #12]
}
 800dbec:	4618      	mov	r0, r3
 800dbee:	3710      	adds	r7, #16
 800dbf0:	46bd      	mov	sp, r7
 800dbf2:	bd80      	pop	{r7, pc}
 800dbf4:	08019d44 	.word	0x08019d44
 800dbf8:	08019e48 	.word	0x08019e48
 800dbfc:	08019da4 	.word	0x08019da4

0800dc00 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800dc00:	b580      	push	{r7, lr}
 800dc02:	b088      	sub	sp, #32
 800dc04:	af02      	add	r7, sp, #8
 800dc06:	607b      	str	r3, [r7, #4]
 800dc08:	4603      	mov	r3, r0
 800dc0a:	73fb      	strb	r3, [r7, #15]
 800dc0c:	460b      	mov	r3, r1
 800dc0e:	81bb      	strh	r3, [r7, #12]
 800dc10:	4613      	mov	r3, r2
 800dc12:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800dc14:	7bfb      	ldrb	r3, [r7, #15]
 800dc16:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800dc18:	8a7b      	ldrh	r3, [r7, #18]
 800dc1a:	3303      	adds	r3, #3
 800dc1c:	f023 0203 	bic.w	r2, r3, #3
 800dc20:	89bb      	ldrh	r3, [r7, #12]
 800dc22:	441a      	add	r2, r3
 800dc24:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dc26:	429a      	cmp	r2, r3
 800dc28:	d901      	bls.n	800dc2e <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800dc2a:	2300      	movs	r3, #0
 800dc2c:	e018      	b.n	800dc60 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800dc2e:	6a3b      	ldr	r3, [r7, #32]
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d007      	beq.n	800dc44 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800dc34:	8a7b      	ldrh	r3, [r7, #18]
 800dc36:	3303      	adds	r3, #3
 800dc38:	f023 0303 	bic.w	r3, r3, #3
 800dc3c:	6a3a      	ldr	r2, [r7, #32]
 800dc3e:	4413      	add	r3, r2
 800dc40:	617b      	str	r3, [r7, #20]
 800dc42:	e001      	b.n	800dc48 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800dc44:	2300      	movs	r3, #0
 800dc46:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800dc48:	6878      	ldr	r0, [r7, #4]
 800dc4a:	89b9      	ldrh	r1, [r7, #12]
 800dc4c:	89ba      	ldrh	r2, [r7, #12]
 800dc4e:	2302      	movs	r3, #2
 800dc50:	9301      	str	r3, [sp, #4]
 800dc52:	897b      	ldrh	r3, [r7, #10]
 800dc54:	9300      	str	r3, [sp, #0]
 800dc56:	460b      	mov	r3, r1
 800dc58:	6979      	ldr	r1, [r7, #20]
 800dc5a:	f7ff fe7d 	bl	800d958 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800dc5e:	687b      	ldr	r3, [r7, #4]
}
 800dc60:	4618      	mov	r0, r3
 800dc62:	3718      	adds	r7, #24
 800dc64:	46bd      	mov	sp, r7
 800dc66:	bd80      	pop	{r7, pc}

0800dc68 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800dc68:	b580      	push	{r7, lr}
 800dc6a:	b084      	sub	sp, #16
 800dc6c:	af00      	add	r7, sp, #0
 800dc6e:	6078      	str	r0, [r7, #4]
 800dc70:	460b      	mov	r3, r1
 800dc72:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d106      	bne.n	800dc88 <pbuf_realloc+0x20>
 800dc7a:	4b3a      	ldr	r3, [pc, #232]	; (800dd64 <pbuf_realloc+0xfc>)
 800dc7c:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800dc80:	4939      	ldr	r1, [pc, #228]	; (800dd68 <pbuf_realloc+0x100>)
 800dc82:	483a      	ldr	r0, [pc, #232]	; (800dd6c <pbuf_realloc+0x104>)
 800dc84:	f009 fbd6 	bl	8017434 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	891b      	ldrh	r3, [r3, #8]
 800dc8c:	887a      	ldrh	r2, [r7, #2]
 800dc8e:	429a      	cmp	r2, r3
 800dc90:	d263      	bcs.n	800dd5a <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	891a      	ldrh	r2, [r3, #8]
 800dc96:	887b      	ldrh	r3, [r7, #2]
 800dc98:	1ad3      	subs	r3, r2, r3
 800dc9a:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800dc9c:	887b      	ldrh	r3, [r7, #2]
 800dc9e:	817b      	strh	r3, [r7, #10]
  q = p;
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800dca4:	e018      	b.n	800dcd8 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	895b      	ldrh	r3, [r3, #10]
 800dcaa:	897a      	ldrh	r2, [r7, #10]
 800dcac:	1ad3      	subs	r3, r2, r3
 800dcae:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	891a      	ldrh	r2, [r3, #8]
 800dcb4:	893b      	ldrh	r3, [r7, #8]
 800dcb6:	1ad3      	subs	r3, r2, r3
 800dcb8:	b29a      	uxth	r2, r3
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d106      	bne.n	800dcd8 <pbuf_realloc+0x70>
 800dcca:	4b26      	ldr	r3, [pc, #152]	; (800dd64 <pbuf_realloc+0xfc>)
 800dccc:	f240 12af 	movw	r2, #431	; 0x1af
 800dcd0:	4927      	ldr	r1, [pc, #156]	; (800dd70 <pbuf_realloc+0x108>)
 800dcd2:	4826      	ldr	r0, [pc, #152]	; (800dd6c <pbuf_realloc+0x104>)
 800dcd4:	f009 fbae 	bl	8017434 <iprintf>
  while (rem_len > q->len) {
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	895b      	ldrh	r3, [r3, #10]
 800dcdc:	897a      	ldrh	r2, [r7, #10]
 800dcde:	429a      	cmp	r2, r3
 800dce0:	d8e1      	bhi.n	800dca6 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	7b1b      	ldrb	r3, [r3, #12]
 800dce6:	f003 030f 	and.w	r3, r3, #15
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d121      	bne.n	800dd32 <pbuf_realloc+0xca>
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	895b      	ldrh	r3, [r3, #10]
 800dcf2:	897a      	ldrh	r2, [r7, #10]
 800dcf4:	429a      	cmp	r2, r3
 800dcf6:	d01c      	beq.n	800dd32 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	7b5b      	ldrb	r3, [r3, #13]
 800dcfc:	f003 0302 	and.w	r3, r3, #2
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d116      	bne.n	800dd32 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	685a      	ldr	r2, [r3, #4]
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	1ad3      	subs	r3, r2, r3
 800dd0c:	b29a      	uxth	r2, r3
 800dd0e:	897b      	ldrh	r3, [r7, #10]
 800dd10:	4413      	add	r3, r2
 800dd12:	b29b      	uxth	r3, r3
 800dd14:	4619      	mov	r1, r3
 800dd16:	68f8      	ldr	r0, [r7, #12]
 800dd18:	f7fe ffda 	bl	800ccd0 <mem_trim>
 800dd1c:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800dd1e:	68fb      	ldr	r3, [r7, #12]
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d106      	bne.n	800dd32 <pbuf_realloc+0xca>
 800dd24:	4b0f      	ldr	r3, [pc, #60]	; (800dd64 <pbuf_realloc+0xfc>)
 800dd26:	f240 12bd 	movw	r2, #445	; 0x1bd
 800dd2a:	4912      	ldr	r1, [pc, #72]	; (800dd74 <pbuf_realloc+0x10c>)
 800dd2c:	480f      	ldr	r0, [pc, #60]	; (800dd6c <pbuf_realloc+0x104>)
 800dd2e:	f009 fb81 	bl	8017434 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	897a      	ldrh	r2, [r7, #10]
 800dd36:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	895a      	ldrh	r2, [r3, #10]
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d004      	beq.n	800dd52 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	4618      	mov	r0, r3
 800dd4e:	f000 f911 	bl	800df74 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	2200      	movs	r2, #0
 800dd56:	601a      	str	r2, [r3, #0]
 800dd58:	e000      	b.n	800dd5c <pbuf_realloc+0xf4>
    return;
 800dd5a:	bf00      	nop

}
 800dd5c:	3710      	adds	r7, #16
 800dd5e:	46bd      	mov	sp, r7
 800dd60:	bd80      	pop	{r7, pc}
 800dd62:	bf00      	nop
 800dd64:	08019d44 	.word	0x08019d44
 800dd68:	08019e5c 	.word	0x08019e5c
 800dd6c:	08019da4 	.word	0x08019da4
 800dd70:	08019e74 	.word	0x08019e74
 800dd74:	08019e8c 	.word	0x08019e8c

0800dd78 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800dd78:	b580      	push	{r7, lr}
 800dd7a:	b086      	sub	sp, #24
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	60f8      	str	r0, [r7, #12]
 800dd80:	60b9      	str	r1, [r7, #8]
 800dd82:	4613      	mov	r3, r2
 800dd84:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d106      	bne.n	800dd9a <pbuf_add_header_impl+0x22>
 800dd8c:	4b2b      	ldr	r3, [pc, #172]	; (800de3c <pbuf_add_header_impl+0xc4>)
 800dd8e:	f240 12df 	movw	r2, #479	; 0x1df
 800dd92:	492b      	ldr	r1, [pc, #172]	; (800de40 <pbuf_add_header_impl+0xc8>)
 800dd94:	482b      	ldr	r0, [pc, #172]	; (800de44 <pbuf_add_header_impl+0xcc>)
 800dd96:	f009 fb4d 	bl	8017434 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d003      	beq.n	800dda8 <pbuf_add_header_impl+0x30>
 800dda0:	68bb      	ldr	r3, [r7, #8]
 800dda2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dda6:	d301      	bcc.n	800ddac <pbuf_add_header_impl+0x34>
    return 1;
 800dda8:	2301      	movs	r3, #1
 800ddaa:	e043      	b.n	800de34 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800ddac:	68bb      	ldr	r3, [r7, #8]
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d101      	bne.n	800ddb6 <pbuf_add_header_impl+0x3e>
    return 0;
 800ddb2:	2300      	movs	r3, #0
 800ddb4:	e03e      	b.n	800de34 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800ddb6:	68bb      	ldr	r3, [r7, #8]
 800ddb8:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	891a      	ldrh	r2, [r3, #8]
 800ddbe:	8a7b      	ldrh	r3, [r7, #18]
 800ddc0:	4413      	add	r3, r2
 800ddc2:	b29b      	uxth	r3, r3
 800ddc4:	8a7a      	ldrh	r2, [r7, #18]
 800ddc6:	429a      	cmp	r2, r3
 800ddc8:	d901      	bls.n	800ddce <pbuf_add_header_impl+0x56>
    return 1;
 800ddca:	2301      	movs	r3, #1
 800ddcc:	e032      	b.n	800de34 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	7b1b      	ldrb	r3, [r3, #12]
 800ddd2:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800ddd4:	8a3b      	ldrh	r3, [r7, #16]
 800ddd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d00c      	beq.n	800ddf8 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	685a      	ldr	r2, [r3, #4]
 800dde2:	68bb      	ldr	r3, [r7, #8]
 800dde4:	425b      	negs	r3, r3
 800dde6:	4413      	add	r3, r2
 800dde8:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	3310      	adds	r3, #16
 800ddee:	697a      	ldr	r2, [r7, #20]
 800ddf0:	429a      	cmp	r2, r3
 800ddf2:	d20d      	bcs.n	800de10 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800ddf4:	2301      	movs	r3, #1
 800ddf6:	e01d      	b.n	800de34 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800ddf8:	79fb      	ldrb	r3, [r7, #7]
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d006      	beq.n	800de0c <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	685a      	ldr	r2, [r3, #4]
 800de02:	68bb      	ldr	r3, [r7, #8]
 800de04:	425b      	negs	r3, r3
 800de06:	4413      	add	r3, r2
 800de08:	617b      	str	r3, [r7, #20]
 800de0a:	e001      	b.n	800de10 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800de0c:	2301      	movs	r3, #1
 800de0e:	e011      	b.n	800de34 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	697a      	ldr	r2, [r7, #20]
 800de14:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800de16:	68fb      	ldr	r3, [r7, #12]
 800de18:	895a      	ldrh	r2, [r3, #10]
 800de1a:	8a7b      	ldrh	r3, [r7, #18]
 800de1c:	4413      	add	r3, r2
 800de1e:	b29a      	uxth	r2, r3
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	891a      	ldrh	r2, [r3, #8]
 800de28:	8a7b      	ldrh	r3, [r7, #18]
 800de2a:	4413      	add	r3, r2
 800de2c:	b29a      	uxth	r2, r3
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	811a      	strh	r2, [r3, #8]


  return 0;
 800de32:	2300      	movs	r3, #0
}
 800de34:	4618      	mov	r0, r3
 800de36:	3718      	adds	r7, #24
 800de38:	46bd      	mov	sp, r7
 800de3a:	bd80      	pop	{r7, pc}
 800de3c:	08019d44 	.word	0x08019d44
 800de40:	08019ea8 	.word	0x08019ea8
 800de44:	08019da4 	.word	0x08019da4

0800de48 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800de48:	b580      	push	{r7, lr}
 800de4a:	b082      	sub	sp, #8
 800de4c:	af00      	add	r7, sp, #0
 800de4e:	6078      	str	r0, [r7, #4]
 800de50:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800de52:	2200      	movs	r2, #0
 800de54:	6839      	ldr	r1, [r7, #0]
 800de56:	6878      	ldr	r0, [r7, #4]
 800de58:	f7ff ff8e 	bl	800dd78 <pbuf_add_header_impl>
 800de5c:	4603      	mov	r3, r0
}
 800de5e:	4618      	mov	r0, r3
 800de60:	3708      	adds	r7, #8
 800de62:	46bd      	mov	sp, r7
 800de64:	bd80      	pop	{r7, pc}
	...

0800de68 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800de68:	b580      	push	{r7, lr}
 800de6a:	b084      	sub	sp, #16
 800de6c:	af00      	add	r7, sp, #0
 800de6e:	6078      	str	r0, [r7, #4]
 800de70:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	2b00      	cmp	r3, #0
 800de76:	d106      	bne.n	800de86 <pbuf_remove_header+0x1e>
 800de78:	4b20      	ldr	r3, [pc, #128]	; (800defc <pbuf_remove_header+0x94>)
 800de7a:	f240 224b 	movw	r2, #587	; 0x24b
 800de7e:	4920      	ldr	r1, [pc, #128]	; (800df00 <pbuf_remove_header+0x98>)
 800de80:	4820      	ldr	r0, [pc, #128]	; (800df04 <pbuf_remove_header+0x9c>)
 800de82:	f009 fad7 	bl	8017434 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d003      	beq.n	800de94 <pbuf_remove_header+0x2c>
 800de8c:	683b      	ldr	r3, [r7, #0]
 800de8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800de92:	d301      	bcc.n	800de98 <pbuf_remove_header+0x30>
    return 1;
 800de94:	2301      	movs	r3, #1
 800de96:	e02c      	b.n	800def2 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800de98:	683b      	ldr	r3, [r7, #0]
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d101      	bne.n	800dea2 <pbuf_remove_header+0x3a>
    return 0;
 800de9e:	2300      	movs	r3, #0
 800dea0:	e027      	b.n	800def2 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800dea2:	683b      	ldr	r3, [r7, #0]
 800dea4:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	895b      	ldrh	r3, [r3, #10]
 800deaa:	89fa      	ldrh	r2, [r7, #14]
 800deac:	429a      	cmp	r2, r3
 800deae:	d908      	bls.n	800dec2 <pbuf_remove_header+0x5a>
 800deb0:	4b12      	ldr	r3, [pc, #72]	; (800defc <pbuf_remove_header+0x94>)
 800deb2:	f240 2255 	movw	r2, #597	; 0x255
 800deb6:	4914      	ldr	r1, [pc, #80]	; (800df08 <pbuf_remove_header+0xa0>)
 800deb8:	4812      	ldr	r0, [pc, #72]	; (800df04 <pbuf_remove_header+0x9c>)
 800deba:	f009 fabb 	bl	8017434 <iprintf>
 800debe:	2301      	movs	r3, #1
 800dec0:	e017      	b.n	800def2 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	685b      	ldr	r3, [r3, #4]
 800dec6:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	685a      	ldr	r2, [r3, #4]
 800decc:	683b      	ldr	r3, [r7, #0]
 800dece:	441a      	add	r2, r3
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	895a      	ldrh	r2, [r3, #10]
 800ded8:	89fb      	ldrh	r3, [r7, #14]
 800deda:	1ad3      	subs	r3, r2, r3
 800dedc:	b29a      	uxth	r2, r3
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	891a      	ldrh	r2, [r3, #8]
 800dee6:	89fb      	ldrh	r3, [r7, #14]
 800dee8:	1ad3      	subs	r3, r2, r3
 800deea:	b29a      	uxth	r2, r3
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800def0:	2300      	movs	r3, #0
}
 800def2:	4618      	mov	r0, r3
 800def4:	3710      	adds	r7, #16
 800def6:	46bd      	mov	sp, r7
 800def8:	bd80      	pop	{r7, pc}
 800defa:	bf00      	nop
 800defc:	08019d44 	.word	0x08019d44
 800df00:	08019ea8 	.word	0x08019ea8
 800df04:	08019da4 	.word	0x08019da4
 800df08:	08019eb4 	.word	0x08019eb4

0800df0c <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800df0c:	b580      	push	{r7, lr}
 800df0e:	b082      	sub	sp, #8
 800df10:	af00      	add	r7, sp, #0
 800df12:	6078      	str	r0, [r7, #4]
 800df14:	460b      	mov	r3, r1
 800df16:	807b      	strh	r3, [r7, #2]
 800df18:	4613      	mov	r3, r2
 800df1a:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800df1c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800df20:	2b00      	cmp	r3, #0
 800df22:	da08      	bge.n	800df36 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800df24:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800df28:	425b      	negs	r3, r3
 800df2a:	4619      	mov	r1, r3
 800df2c:	6878      	ldr	r0, [r7, #4]
 800df2e:	f7ff ff9b 	bl	800de68 <pbuf_remove_header>
 800df32:	4603      	mov	r3, r0
 800df34:	e007      	b.n	800df46 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800df36:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800df3a:	787a      	ldrb	r2, [r7, #1]
 800df3c:	4619      	mov	r1, r3
 800df3e:	6878      	ldr	r0, [r7, #4]
 800df40:	f7ff ff1a 	bl	800dd78 <pbuf_add_header_impl>
 800df44:	4603      	mov	r3, r0
  }
}
 800df46:	4618      	mov	r0, r3
 800df48:	3708      	adds	r7, #8
 800df4a:	46bd      	mov	sp, r7
 800df4c:	bd80      	pop	{r7, pc}

0800df4e <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800df4e:	b580      	push	{r7, lr}
 800df50:	b082      	sub	sp, #8
 800df52:	af00      	add	r7, sp, #0
 800df54:	6078      	str	r0, [r7, #4]
 800df56:	460b      	mov	r3, r1
 800df58:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800df5a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800df5e:	2201      	movs	r2, #1
 800df60:	4619      	mov	r1, r3
 800df62:	6878      	ldr	r0, [r7, #4]
 800df64:	f7ff ffd2 	bl	800df0c <pbuf_header_impl>
 800df68:	4603      	mov	r3, r0
}
 800df6a:	4618      	mov	r0, r3
 800df6c:	3708      	adds	r7, #8
 800df6e:	46bd      	mov	sp, r7
 800df70:	bd80      	pop	{r7, pc}
	...

0800df74 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800df74:	b580      	push	{r7, lr}
 800df76:	b086      	sub	sp, #24
 800df78:	af00      	add	r7, sp, #0
 800df7a:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d10b      	bne.n	800df9a <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	2b00      	cmp	r3, #0
 800df86:	d106      	bne.n	800df96 <pbuf_free+0x22>
 800df88:	4b38      	ldr	r3, [pc, #224]	; (800e06c <pbuf_free+0xf8>)
 800df8a:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800df8e:	4938      	ldr	r1, [pc, #224]	; (800e070 <pbuf_free+0xfc>)
 800df90:	4838      	ldr	r0, [pc, #224]	; (800e074 <pbuf_free+0x100>)
 800df92:	f009 fa4f 	bl	8017434 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800df96:	2300      	movs	r3, #0
 800df98:	e063      	b.n	800e062 <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800df9a:	2300      	movs	r3, #0
 800df9c:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800df9e:	e05c      	b.n	800e05a <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	7b9b      	ldrb	r3, [r3, #14]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d106      	bne.n	800dfb6 <pbuf_free+0x42>
 800dfa8:	4b30      	ldr	r3, [pc, #192]	; (800e06c <pbuf_free+0xf8>)
 800dfaa:	f240 22f1 	movw	r2, #753	; 0x2f1
 800dfae:	4932      	ldr	r1, [pc, #200]	; (800e078 <pbuf_free+0x104>)
 800dfb0:	4830      	ldr	r0, [pc, #192]	; (800e074 <pbuf_free+0x100>)
 800dfb2:	f009 fa3f 	bl	8017434 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	7b9b      	ldrb	r3, [r3, #14]
 800dfba:	3b01      	subs	r3, #1
 800dfbc:	b2da      	uxtb	r2, r3
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	739a      	strb	r2, [r3, #14]
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	7b9b      	ldrb	r3, [r3, #14]
 800dfc6:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800dfc8:	7dbb      	ldrb	r3, [r7, #22]
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d143      	bne.n	800e056 <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	7b1b      	ldrb	r3, [r3, #12]
 800dfd8:	f003 030f 	and.w	r3, r3, #15
 800dfdc:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	7b5b      	ldrb	r3, [r3, #13]
 800dfe2:	f003 0302 	and.w	r3, r3, #2
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d011      	beq.n	800e00e <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800dfee:	68bb      	ldr	r3, [r7, #8]
 800dff0:	691b      	ldr	r3, [r3, #16]
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d106      	bne.n	800e004 <pbuf_free+0x90>
 800dff6:	4b1d      	ldr	r3, [pc, #116]	; (800e06c <pbuf_free+0xf8>)
 800dff8:	f240 22ff 	movw	r2, #767	; 0x2ff
 800dffc:	491f      	ldr	r1, [pc, #124]	; (800e07c <pbuf_free+0x108>)
 800dffe:	481d      	ldr	r0, [pc, #116]	; (800e074 <pbuf_free+0x100>)
 800e000:	f009 fa18 	bl	8017434 <iprintf>
        pc->custom_free_function(p);
 800e004:	68bb      	ldr	r3, [r7, #8]
 800e006:	691b      	ldr	r3, [r3, #16]
 800e008:	6878      	ldr	r0, [r7, #4]
 800e00a:	4798      	blx	r3
 800e00c:	e01d      	b.n	800e04a <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800e00e:	7bfb      	ldrb	r3, [r7, #15]
 800e010:	2b02      	cmp	r3, #2
 800e012:	d104      	bne.n	800e01e <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 800e014:	6879      	ldr	r1, [r7, #4]
 800e016:	2008      	movs	r0, #8
 800e018:	f7ff f956 	bl	800d2c8 <memp_free>
 800e01c:	e015      	b.n	800e04a <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800e01e:	7bfb      	ldrb	r3, [r7, #15]
 800e020:	2b01      	cmp	r3, #1
 800e022:	d104      	bne.n	800e02e <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 800e024:	6879      	ldr	r1, [r7, #4]
 800e026:	2007      	movs	r0, #7
 800e028:	f7ff f94e 	bl	800d2c8 <memp_free>
 800e02c:	e00d      	b.n	800e04a <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800e02e:	7bfb      	ldrb	r3, [r7, #15]
 800e030:	2b00      	cmp	r3, #0
 800e032:	d103      	bne.n	800e03c <pbuf_free+0xc8>
          mem_free(p);
 800e034:	6878      	ldr	r0, [r7, #4]
 800e036:	f7fe fde1 	bl	800cbfc <mem_free>
 800e03a:	e006      	b.n	800e04a <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800e03c:	4b0b      	ldr	r3, [pc, #44]	; (800e06c <pbuf_free+0xf8>)
 800e03e:	f240 320f 	movw	r2, #783	; 0x30f
 800e042:	490f      	ldr	r1, [pc, #60]	; (800e080 <pbuf_free+0x10c>)
 800e044:	480b      	ldr	r0, [pc, #44]	; (800e074 <pbuf_free+0x100>)
 800e046:	f009 f9f5 	bl	8017434 <iprintf>
        }
      }
      count++;
 800e04a:	7dfb      	ldrb	r3, [r7, #23]
 800e04c:	3301      	adds	r3, #1
 800e04e:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800e050:	693b      	ldr	r3, [r7, #16]
 800e052:	607b      	str	r3, [r7, #4]
 800e054:	e001      	b.n	800e05a <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800e056:	2300      	movs	r3, #0
 800e058:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d19f      	bne.n	800dfa0 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800e060:	7dfb      	ldrb	r3, [r7, #23]
}
 800e062:	4618      	mov	r0, r3
 800e064:	3718      	adds	r7, #24
 800e066:	46bd      	mov	sp, r7
 800e068:	bd80      	pop	{r7, pc}
 800e06a:	bf00      	nop
 800e06c:	08019d44 	.word	0x08019d44
 800e070:	08019ea8 	.word	0x08019ea8
 800e074:	08019da4 	.word	0x08019da4
 800e078:	08019ed4 	.word	0x08019ed4
 800e07c:	08019eec 	.word	0x08019eec
 800e080:	08019f10 	.word	0x08019f10

0800e084 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800e084:	b480      	push	{r7}
 800e086:	b085      	sub	sp, #20
 800e088:	af00      	add	r7, sp, #0
 800e08a:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800e08c:	2300      	movs	r3, #0
 800e08e:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800e090:	e005      	b.n	800e09e <pbuf_clen+0x1a>
    ++len;
 800e092:	89fb      	ldrh	r3, [r7, #14]
 800e094:	3301      	adds	r3, #1
 800e096:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d1f6      	bne.n	800e092 <pbuf_clen+0xe>
  }
  return len;
 800e0a4:	89fb      	ldrh	r3, [r7, #14]
}
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	3714      	adds	r7, #20
 800e0aa:	46bd      	mov	sp, r7
 800e0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b0:	4770      	bx	lr
	...

0800e0b4 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800e0b4:	b580      	push	{r7, lr}
 800e0b6:	b082      	sub	sp, #8
 800e0b8:	af00      	add	r7, sp, #0
 800e0ba:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d010      	beq.n	800e0e4 <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	7b9b      	ldrb	r3, [r3, #14]
 800e0c6:	3301      	adds	r3, #1
 800e0c8:	b2da      	uxtb	r2, r3
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	7b9b      	ldrb	r3, [r3, #14]
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d106      	bne.n	800e0e4 <pbuf_ref+0x30>
 800e0d6:	4b05      	ldr	r3, [pc, #20]	; (800e0ec <pbuf_ref+0x38>)
 800e0d8:	f240 3242 	movw	r2, #834	; 0x342
 800e0dc:	4904      	ldr	r1, [pc, #16]	; (800e0f0 <pbuf_ref+0x3c>)
 800e0de:	4805      	ldr	r0, [pc, #20]	; (800e0f4 <pbuf_ref+0x40>)
 800e0e0:	f009 f9a8 	bl	8017434 <iprintf>
  }
}
 800e0e4:	bf00      	nop
 800e0e6:	3708      	adds	r7, #8
 800e0e8:	46bd      	mov	sp, r7
 800e0ea:	bd80      	pop	{r7, pc}
 800e0ec:	08019d44 	.word	0x08019d44
 800e0f0:	08019f24 	.word	0x08019f24
 800e0f4:	08019da4 	.word	0x08019da4

0800e0f8 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800e0f8:	b580      	push	{r7, lr}
 800e0fa:	b084      	sub	sp, #16
 800e0fc:	af00      	add	r7, sp, #0
 800e0fe:	6078      	str	r0, [r7, #4]
 800e100:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	2b00      	cmp	r3, #0
 800e106:	d002      	beq.n	800e10e <pbuf_cat+0x16>
 800e108:	683b      	ldr	r3, [r7, #0]
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	d107      	bne.n	800e11e <pbuf_cat+0x26>
 800e10e:	4b20      	ldr	r3, [pc, #128]	; (800e190 <pbuf_cat+0x98>)
 800e110:	f240 3259 	movw	r2, #857	; 0x359
 800e114:	491f      	ldr	r1, [pc, #124]	; (800e194 <pbuf_cat+0x9c>)
 800e116:	4820      	ldr	r0, [pc, #128]	; (800e198 <pbuf_cat+0xa0>)
 800e118:	f009 f98c 	bl	8017434 <iprintf>
 800e11c:	e034      	b.n	800e188 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	60fb      	str	r3, [r7, #12]
 800e122:	e00a      	b.n	800e13a <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	891a      	ldrh	r2, [r3, #8]
 800e128:	683b      	ldr	r3, [r7, #0]
 800e12a:	891b      	ldrh	r3, [r3, #8]
 800e12c:	4413      	add	r3, r2
 800e12e:	b29a      	uxth	r2, r3
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	60fb      	str	r3, [r7, #12]
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d1f0      	bne.n	800e124 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	891a      	ldrh	r2, [r3, #8]
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	895b      	ldrh	r3, [r3, #10]
 800e14a:	429a      	cmp	r2, r3
 800e14c:	d006      	beq.n	800e15c <pbuf_cat+0x64>
 800e14e:	4b10      	ldr	r3, [pc, #64]	; (800e190 <pbuf_cat+0x98>)
 800e150:	f240 3262 	movw	r2, #866	; 0x362
 800e154:	4911      	ldr	r1, [pc, #68]	; (800e19c <pbuf_cat+0xa4>)
 800e156:	4810      	ldr	r0, [pc, #64]	; (800e198 <pbuf_cat+0xa0>)
 800e158:	f009 f96c 	bl	8017434 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	681b      	ldr	r3, [r3, #0]
 800e160:	2b00      	cmp	r3, #0
 800e162:	d006      	beq.n	800e172 <pbuf_cat+0x7a>
 800e164:	4b0a      	ldr	r3, [pc, #40]	; (800e190 <pbuf_cat+0x98>)
 800e166:	f240 3263 	movw	r2, #867	; 0x363
 800e16a:	490d      	ldr	r1, [pc, #52]	; (800e1a0 <pbuf_cat+0xa8>)
 800e16c:	480a      	ldr	r0, [pc, #40]	; (800e198 <pbuf_cat+0xa0>)
 800e16e:	f009 f961 	bl	8017434 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	891a      	ldrh	r2, [r3, #8]
 800e176:	683b      	ldr	r3, [r7, #0]
 800e178:	891b      	ldrh	r3, [r3, #8]
 800e17a:	4413      	add	r3, r2
 800e17c:	b29a      	uxth	r2, r3
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800e182:	68fb      	ldr	r3, [r7, #12]
 800e184:	683a      	ldr	r2, [r7, #0]
 800e186:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800e188:	3710      	adds	r7, #16
 800e18a:	46bd      	mov	sp, r7
 800e18c:	bd80      	pop	{r7, pc}
 800e18e:	bf00      	nop
 800e190:	08019d44 	.word	0x08019d44
 800e194:	08019f38 	.word	0x08019f38
 800e198:	08019da4 	.word	0x08019da4
 800e19c:	08019f70 	.word	0x08019f70
 800e1a0:	08019fa0 	.word	0x08019fa0

0800e1a4 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800e1a4:	b580      	push	{r7, lr}
 800e1a6:	b082      	sub	sp, #8
 800e1a8:	af00      	add	r7, sp, #0
 800e1aa:	6078      	str	r0, [r7, #4]
 800e1ac:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800e1ae:	6839      	ldr	r1, [r7, #0]
 800e1b0:	6878      	ldr	r0, [r7, #4]
 800e1b2:	f7ff ffa1 	bl	800e0f8 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800e1b6:	6838      	ldr	r0, [r7, #0]
 800e1b8:	f7ff ff7c 	bl	800e0b4 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800e1bc:	bf00      	nop
 800e1be:	3708      	adds	r7, #8
 800e1c0:	46bd      	mov	sp, r7
 800e1c2:	bd80      	pop	{r7, pc}

0800e1c4 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800e1c4:	b580      	push	{r7, lr}
 800e1c6:	b086      	sub	sp, #24
 800e1c8:	af00      	add	r7, sp, #0
 800e1ca:	6078      	str	r0, [r7, #4]
 800e1cc:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800e1ce:	2300      	movs	r3, #0
 800e1d0:	617b      	str	r3, [r7, #20]
 800e1d2:	2300      	movs	r3, #0
 800e1d4:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d008      	beq.n	800e1ee <pbuf_copy+0x2a>
 800e1dc:	683b      	ldr	r3, [r7, #0]
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d005      	beq.n	800e1ee <pbuf_copy+0x2a>
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	891a      	ldrh	r2, [r3, #8]
 800e1e6:	683b      	ldr	r3, [r7, #0]
 800e1e8:	891b      	ldrh	r3, [r3, #8]
 800e1ea:	429a      	cmp	r2, r3
 800e1ec:	d209      	bcs.n	800e202 <pbuf_copy+0x3e>
 800e1ee:	4b57      	ldr	r3, [pc, #348]	; (800e34c <pbuf_copy+0x188>)
 800e1f0:	f240 32c9 	movw	r2, #969	; 0x3c9
 800e1f4:	4956      	ldr	r1, [pc, #344]	; (800e350 <pbuf_copy+0x18c>)
 800e1f6:	4857      	ldr	r0, [pc, #348]	; (800e354 <pbuf_copy+0x190>)
 800e1f8:	f009 f91c 	bl	8017434 <iprintf>
 800e1fc:	f06f 030f 	mvn.w	r3, #15
 800e200:	e09f      	b.n	800e342 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	895b      	ldrh	r3, [r3, #10]
 800e206:	461a      	mov	r2, r3
 800e208:	697b      	ldr	r3, [r7, #20]
 800e20a:	1ad2      	subs	r2, r2, r3
 800e20c:	683b      	ldr	r3, [r7, #0]
 800e20e:	895b      	ldrh	r3, [r3, #10]
 800e210:	4619      	mov	r1, r3
 800e212:	693b      	ldr	r3, [r7, #16]
 800e214:	1acb      	subs	r3, r1, r3
 800e216:	429a      	cmp	r2, r3
 800e218:	d306      	bcc.n	800e228 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800e21a:	683b      	ldr	r3, [r7, #0]
 800e21c:	895b      	ldrh	r3, [r3, #10]
 800e21e:	461a      	mov	r2, r3
 800e220:	693b      	ldr	r3, [r7, #16]
 800e222:	1ad3      	subs	r3, r2, r3
 800e224:	60fb      	str	r3, [r7, #12]
 800e226:	e005      	b.n	800e234 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	895b      	ldrh	r3, [r3, #10]
 800e22c:	461a      	mov	r2, r3
 800e22e:	697b      	ldr	r3, [r7, #20]
 800e230:	1ad3      	subs	r3, r2, r3
 800e232:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	685a      	ldr	r2, [r3, #4]
 800e238:	697b      	ldr	r3, [r7, #20]
 800e23a:	18d0      	adds	r0, r2, r3
 800e23c:	683b      	ldr	r3, [r7, #0]
 800e23e:	685a      	ldr	r2, [r3, #4]
 800e240:	693b      	ldr	r3, [r7, #16]
 800e242:	4413      	add	r3, r2
 800e244:	68fa      	ldr	r2, [r7, #12]
 800e246:	4619      	mov	r1, r3
 800e248:	f009 fa0d 	bl	8017666 <memcpy>
    offset_to += len;
 800e24c:	697a      	ldr	r2, [r7, #20]
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	4413      	add	r3, r2
 800e252:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800e254:	693a      	ldr	r2, [r7, #16]
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	4413      	add	r3, r2
 800e25a:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	895b      	ldrh	r3, [r3, #10]
 800e260:	461a      	mov	r2, r3
 800e262:	697b      	ldr	r3, [r7, #20]
 800e264:	4293      	cmp	r3, r2
 800e266:	d906      	bls.n	800e276 <pbuf_copy+0xb2>
 800e268:	4b38      	ldr	r3, [pc, #224]	; (800e34c <pbuf_copy+0x188>)
 800e26a:	f240 32d9 	movw	r2, #985	; 0x3d9
 800e26e:	493a      	ldr	r1, [pc, #232]	; (800e358 <pbuf_copy+0x194>)
 800e270:	4838      	ldr	r0, [pc, #224]	; (800e354 <pbuf_copy+0x190>)
 800e272:	f009 f8df 	bl	8017434 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800e276:	683b      	ldr	r3, [r7, #0]
 800e278:	895b      	ldrh	r3, [r3, #10]
 800e27a:	461a      	mov	r2, r3
 800e27c:	693b      	ldr	r3, [r7, #16]
 800e27e:	4293      	cmp	r3, r2
 800e280:	d906      	bls.n	800e290 <pbuf_copy+0xcc>
 800e282:	4b32      	ldr	r3, [pc, #200]	; (800e34c <pbuf_copy+0x188>)
 800e284:	f240 32da 	movw	r2, #986	; 0x3da
 800e288:	4934      	ldr	r1, [pc, #208]	; (800e35c <pbuf_copy+0x198>)
 800e28a:	4832      	ldr	r0, [pc, #200]	; (800e354 <pbuf_copy+0x190>)
 800e28c:	f009 f8d2 	bl	8017434 <iprintf>
    if (offset_from >= p_from->len) {
 800e290:	683b      	ldr	r3, [r7, #0]
 800e292:	895b      	ldrh	r3, [r3, #10]
 800e294:	461a      	mov	r2, r3
 800e296:	693b      	ldr	r3, [r7, #16]
 800e298:	4293      	cmp	r3, r2
 800e29a:	d304      	bcc.n	800e2a6 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800e29c:	2300      	movs	r3, #0
 800e29e:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800e2a0:	683b      	ldr	r3, [r7, #0]
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	895b      	ldrh	r3, [r3, #10]
 800e2aa:	461a      	mov	r2, r3
 800e2ac:	697b      	ldr	r3, [r7, #20]
 800e2ae:	4293      	cmp	r3, r2
 800e2b0:	d114      	bne.n	800e2dc <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800e2b2:	2300      	movs	r3, #0
 800e2b4:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	d10c      	bne.n	800e2dc <pbuf_copy+0x118>
 800e2c2:	683b      	ldr	r3, [r7, #0]
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d009      	beq.n	800e2dc <pbuf_copy+0x118>
 800e2c8:	4b20      	ldr	r3, [pc, #128]	; (800e34c <pbuf_copy+0x188>)
 800e2ca:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 800e2ce:	4924      	ldr	r1, [pc, #144]	; (800e360 <pbuf_copy+0x19c>)
 800e2d0:	4820      	ldr	r0, [pc, #128]	; (800e354 <pbuf_copy+0x190>)
 800e2d2:	f009 f8af 	bl	8017434 <iprintf>
 800e2d6:	f06f 030f 	mvn.w	r3, #15
 800e2da:	e032      	b.n	800e342 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800e2dc:	683b      	ldr	r3, [r7, #0]
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d013      	beq.n	800e30a <pbuf_copy+0x146>
 800e2e2:	683b      	ldr	r3, [r7, #0]
 800e2e4:	895a      	ldrh	r2, [r3, #10]
 800e2e6:	683b      	ldr	r3, [r7, #0]
 800e2e8:	891b      	ldrh	r3, [r3, #8]
 800e2ea:	429a      	cmp	r2, r3
 800e2ec:	d10d      	bne.n	800e30a <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800e2ee:	683b      	ldr	r3, [r7, #0]
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d009      	beq.n	800e30a <pbuf_copy+0x146>
 800e2f6:	4b15      	ldr	r3, [pc, #84]	; (800e34c <pbuf_copy+0x188>)
 800e2f8:	f240 32e9 	movw	r2, #1001	; 0x3e9
 800e2fc:	4919      	ldr	r1, [pc, #100]	; (800e364 <pbuf_copy+0x1a0>)
 800e2fe:	4815      	ldr	r0, [pc, #84]	; (800e354 <pbuf_copy+0x190>)
 800e300:	f009 f898 	bl	8017434 <iprintf>
 800e304:	f06f 0305 	mvn.w	r3, #5
 800e308:	e01b      	b.n	800e342 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d013      	beq.n	800e338 <pbuf_copy+0x174>
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	895a      	ldrh	r2, [r3, #10]
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	891b      	ldrh	r3, [r3, #8]
 800e318:	429a      	cmp	r2, r3
 800e31a:	d10d      	bne.n	800e338 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	2b00      	cmp	r3, #0
 800e322:	d009      	beq.n	800e338 <pbuf_copy+0x174>
 800e324:	4b09      	ldr	r3, [pc, #36]	; (800e34c <pbuf_copy+0x188>)
 800e326:	f240 32ee 	movw	r2, #1006	; 0x3ee
 800e32a:	490e      	ldr	r1, [pc, #56]	; (800e364 <pbuf_copy+0x1a0>)
 800e32c:	4809      	ldr	r0, [pc, #36]	; (800e354 <pbuf_copy+0x190>)
 800e32e:	f009 f881 	bl	8017434 <iprintf>
 800e332:	f06f 0305 	mvn.w	r3, #5
 800e336:	e004      	b.n	800e342 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800e338:	683b      	ldr	r3, [r7, #0]
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	f47f af61 	bne.w	800e202 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800e340:	2300      	movs	r3, #0
}
 800e342:	4618      	mov	r0, r3
 800e344:	3718      	adds	r7, #24
 800e346:	46bd      	mov	sp, r7
 800e348:	bd80      	pop	{r7, pc}
 800e34a:	bf00      	nop
 800e34c:	08019d44 	.word	0x08019d44
 800e350:	08019fec 	.word	0x08019fec
 800e354:	08019da4 	.word	0x08019da4
 800e358:	0801a01c 	.word	0x0801a01c
 800e35c:	0801a034 	.word	0x0801a034
 800e360:	0801a050 	.word	0x0801a050
 800e364:	0801a060 	.word	0x0801a060

0800e368 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800e368:	b580      	push	{r7, lr}
 800e36a:	b088      	sub	sp, #32
 800e36c:	af00      	add	r7, sp, #0
 800e36e:	60f8      	str	r0, [r7, #12]
 800e370:	60b9      	str	r1, [r7, #8]
 800e372:	4611      	mov	r1, r2
 800e374:	461a      	mov	r2, r3
 800e376:	460b      	mov	r3, r1
 800e378:	80fb      	strh	r3, [r7, #6]
 800e37a:	4613      	mov	r3, r2
 800e37c:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800e37e:	2300      	movs	r3, #0
 800e380:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800e382:	2300      	movs	r3, #0
 800e384:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800e386:	68fb      	ldr	r3, [r7, #12]
 800e388:	2b00      	cmp	r3, #0
 800e38a:	d108      	bne.n	800e39e <pbuf_copy_partial+0x36>
 800e38c:	4b2b      	ldr	r3, [pc, #172]	; (800e43c <pbuf_copy_partial+0xd4>)
 800e38e:	f240 420a 	movw	r2, #1034	; 0x40a
 800e392:	492b      	ldr	r1, [pc, #172]	; (800e440 <pbuf_copy_partial+0xd8>)
 800e394:	482b      	ldr	r0, [pc, #172]	; (800e444 <pbuf_copy_partial+0xdc>)
 800e396:	f009 f84d 	bl	8017434 <iprintf>
 800e39a:	2300      	movs	r3, #0
 800e39c:	e04a      	b.n	800e434 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800e39e:	68bb      	ldr	r3, [r7, #8]
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	d108      	bne.n	800e3b6 <pbuf_copy_partial+0x4e>
 800e3a4:	4b25      	ldr	r3, [pc, #148]	; (800e43c <pbuf_copy_partial+0xd4>)
 800e3a6:	f240 420b 	movw	r2, #1035	; 0x40b
 800e3aa:	4927      	ldr	r1, [pc, #156]	; (800e448 <pbuf_copy_partial+0xe0>)
 800e3ac:	4825      	ldr	r0, [pc, #148]	; (800e444 <pbuf_copy_partial+0xdc>)
 800e3ae:	f009 f841 	bl	8017434 <iprintf>
 800e3b2:	2300      	movs	r3, #0
 800e3b4:	e03e      	b.n	800e434 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	61fb      	str	r3, [r7, #28]
 800e3ba:	e034      	b.n	800e426 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800e3bc:	88bb      	ldrh	r3, [r7, #4]
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d00a      	beq.n	800e3d8 <pbuf_copy_partial+0x70>
 800e3c2:	69fb      	ldr	r3, [r7, #28]
 800e3c4:	895b      	ldrh	r3, [r3, #10]
 800e3c6:	88ba      	ldrh	r2, [r7, #4]
 800e3c8:	429a      	cmp	r2, r3
 800e3ca:	d305      	bcc.n	800e3d8 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800e3cc:	69fb      	ldr	r3, [r7, #28]
 800e3ce:	895b      	ldrh	r3, [r3, #10]
 800e3d0:	88ba      	ldrh	r2, [r7, #4]
 800e3d2:	1ad3      	subs	r3, r2, r3
 800e3d4:	80bb      	strh	r3, [r7, #4]
 800e3d6:	e023      	b.n	800e420 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800e3d8:	69fb      	ldr	r3, [r7, #28]
 800e3da:	895a      	ldrh	r2, [r3, #10]
 800e3dc:	88bb      	ldrh	r3, [r7, #4]
 800e3de:	1ad3      	subs	r3, r2, r3
 800e3e0:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800e3e2:	8b3a      	ldrh	r2, [r7, #24]
 800e3e4:	88fb      	ldrh	r3, [r7, #6]
 800e3e6:	429a      	cmp	r2, r3
 800e3e8:	d901      	bls.n	800e3ee <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800e3ea:	88fb      	ldrh	r3, [r7, #6]
 800e3ec:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800e3ee:	8b7b      	ldrh	r3, [r7, #26]
 800e3f0:	68ba      	ldr	r2, [r7, #8]
 800e3f2:	18d0      	adds	r0, r2, r3
 800e3f4:	69fb      	ldr	r3, [r7, #28]
 800e3f6:	685a      	ldr	r2, [r3, #4]
 800e3f8:	88bb      	ldrh	r3, [r7, #4]
 800e3fa:	4413      	add	r3, r2
 800e3fc:	8b3a      	ldrh	r2, [r7, #24]
 800e3fe:	4619      	mov	r1, r3
 800e400:	f009 f931 	bl	8017666 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800e404:	8afa      	ldrh	r2, [r7, #22]
 800e406:	8b3b      	ldrh	r3, [r7, #24]
 800e408:	4413      	add	r3, r2
 800e40a:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800e40c:	8b7a      	ldrh	r2, [r7, #26]
 800e40e:	8b3b      	ldrh	r3, [r7, #24]
 800e410:	4413      	add	r3, r2
 800e412:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800e414:	88fa      	ldrh	r2, [r7, #6]
 800e416:	8b3b      	ldrh	r3, [r7, #24]
 800e418:	1ad3      	subs	r3, r2, r3
 800e41a:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800e41c:	2300      	movs	r3, #0
 800e41e:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800e420:	69fb      	ldr	r3, [r7, #28]
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	61fb      	str	r3, [r7, #28]
 800e426:	88fb      	ldrh	r3, [r7, #6]
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d002      	beq.n	800e432 <pbuf_copy_partial+0xca>
 800e42c:	69fb      	ldr	r3, [r7, #28]
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d1c4      	bne.n	800e3bc <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800e432:	8afb      	ldrh	r3, [r7, #22]
}
 800e434:	4618      	mov	r0, r3
 800e436:	3720      	adds	r7, #32
 800e438:	46bd      	mov	sp, r7
 800e43a:	bd80      	pop	{r7, pc}
 800e43c:	08019d44 	.word	0x08019d44
 800e440:	0801a08c 	.word	0x0801a08c
 800e444:	08019da4 	.word	0x08019da4
 800e448:	0801a0ac 	.word	0x0801a0ac

0800e44c <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800e44c:	b580      	push	{r7, lr}
 800e44e:	b084      	sub	sp, #16
 800e450:	af00      	add	r7, sp, #0
 800e452:	4603      	mov	r3, r0
 800e454:	603a      	str	r2, [r7, #0]
 800e456:	71fb      	strb	r3, [r7, #7]
 800e458:	460b      	mov	r3, r1
 800e45a:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800e45c:	683b      	ldr	r3, [r7, #0]
 800e45e:	8919      	ldrh	r1, [r3, #8]
 800e460:	88ba      	ldrh	r2, [r7, #4]
 800e462:	79fb      	ldrb	r3, [r7, #7]
 800e464:	4618      	mov	r0, r3
 800e466:	f7ff faa1 	bl	800d9ac <pbuf_alloc>
 800e46a:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d101      	bne.n	800e476 <pbuf_clone+0x2a>
    return NULL;
 800e472:	2300      	movs	r3, #0
 800e474:	e011      	b.n	800e49a <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800e476:	6839      	ldr	r1, [r7, #0]
 800e478:	68f8      	ldr	r0, [r7, #12]
 800e47a:	f7ff fea3 	bl	800e1c4 <pbuf_copy>
 800e47e:	4603      	mov	r3, r0
 800e480:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800e482:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800e486:	2b00      	cmp	r3, #0
 800e488:	d006      	beq.n	800e498 <pbuf_clone+0x4c>
 800e48a:	4b06      	ldr	r3, [pc, #24]	; (800e4a4 <pbuf_clone+0x58>)
 800e48c:	f240 5224 	movw	r2, #1316	; 0x524
 800e490:	4905      	ldr	r1, [pc, #20]	; (800e4a8 <pbuf_clone+0x5c>)
 800e492:	4806      	ldr	r0, [pc, #24]	; (800e4ac <pbuf_clone+0x60>)
 800e494:	f008 ffce 	bl	8017434 <iprintf>
  return q;
 800e498:	68fb      	ldr	r3, [r7, #12]
}
 800e49a:	4618      	mov	r0, r3
 800e49c:	3710      	adds	r7, #16
 800e49e:	46bd      	mov	sp, r7
 800e4a0:	bd80      	pop	{r7, pc}
 800e4a2:	bf00      	nop
 800e4a4:	08019d44 	.word	0x08019d44
 800e4a8:	0801a1b8 	.word	0x0801a1b8
 800e4ac:	08019da4 	.word	0x08019da4

0800e4b0 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800e4b4:	f008 fa58 	bl	8016968 <rand>
 800e4b8:	4603      	mov	r3, r0
 800e4ba:	b29b      	uxth	r3, r3
 800e4bc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800e4c0:	b29b      	uxth	r3, r3
 800e4c2:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800e4c6:	b29a      	uxth	r2, r3
 800e4c8:	4b01      	ldr	r3, [pc, #4]	; (800e4d0 <tcp_init+0x20>)
 800e4ca:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800e4cc:	bf00      	nop
 800e4ce:	bd80      	pop	{r7, pc}
 800e4d0:	20000020 	.word	0x20000020

0800e4d4 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800e4d4:	b580      	push	{r7, lr}
 800e4d6:	b082      	sub	sp, #8
 800e4d8:	af00      	add	r7, sp, #0
 800e4da:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	7d1b      	ldrb	r3, [r3, #20]
 800e4e0:	2b01      	cmp	r3, #1
 800e4e2:	d105      	bne.n	800e4f0 <tcp_free+0x1c>
 800e4e4:	4b06      	ldr	r3, [pc, #24]	; (800e500 <tcp_free+0x2c>)
 800e4e6:	22d4      	movs	r2, #212	; 0xd4
 800e4e8:	4906      	ldr	r1, [pc, #24]	; (800e504 <tcp_free+0x30>)
 800e4ea:	4807      	ldr	r0, [pc, #28]	; (800e508 <tcp_free+0x34>)
 800e4ec:	f008 ffa2 	bl	8017434 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800e4f0:	6879      	ldr	r1, [r7, #4]
 800e4f2:	2001      	movs	r0, #1
 800e4f4:	f7fe fee8 	bl	800d2c8 <memp_free>
}
 800e4f8:	bf00      	nop
 800e4fa:	3708      	adds	r7, #8
 800e4fc:	46bd      	mov	sp, r7
 800e4fe:	bd80      	pop	{r7, pc}
 800e500:	0801a244 	.word	0x0801a244
 800e504:	0801a274 	.word	0x0801a274
 800e508:	0801a288 	.word	0x0801a288

0800e50c <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800e50c:	b580      	push	{r7, lr}
 800e50e:	b082      	sub	sp, #8
 800e510:	af00      	add	r7, sp, #0
 800e512:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	7d1b      	ldrb	r3, [r3, #20]
 800e518:	2b01      	cmp	r3, #1
 800e51a:	d105      	bne.n	800e528 <tcp_free_listen+0x1c>
 800e51c:	4b06      	ldr	r3, [pc, #24]	; (800e538 <tcp_free_listen+0x2c>)
 800e51e:	22df      	movs	r2, #223	; 0xdf
 800e520:	4906      	ldr	r1, [pc, #24]	; (800e53c <tcp_free_listen+0x30>)
 800e522:	4807      	ldr	r0, [pc, #28]	; (800e540 <tcp_free_listen+0x34>)
 800e524:	f008 ff86 	bl	8017434 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800e528:	6879      	ldr	r1, [r7, #4]
 800e52a:	2002      	movs	r0, #2
 800e52c:	f7fe fecc 	bl	800d2c8 <memp_free>
}
 800e530:	bf00      	nop
 800e532:	3708      	adds	r7, #8
 800e534:	46bd      	mov	sp, r7
 800e536:	bd80      	pop	{r7, pc}
 800e538:	0801a244 	.word	0x0801a244
 800e53c:	0801a2b0 	.word	0x0801a2b0
 800e540:	0801a288 	.word	0x0801a288

0800e544 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800e544:	b580      	push	{r7, lr}
 800e546:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800e548:	f000 fea2 	bl	800f290 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800e54c:	4b07      	ldr	r3, [pc, #28]	; (800e56c <tcp_tmr+0x28>)
 800e54e:	781b      	ldrb	r3, [r3, #0]
 800e550:	3301      	adds	r3, #1
 800e552:	b2da      	uxtb	r2, r3
 800e554:	4b05      	ldr	r3, [pc, #20]	; (800e56c <tcp_tmr+0x28>)
 800e556:	701a      	strb	r2, [r3, #0]
 800e558:	4b04      	ldr	r3, [pc, #16]	; (800e56c <tcp_tmr+0x28>)
 800e55a:	781b      	ldrb	r3, [r3, #0]
 800e55c:	f003 0301 	and.w	r3, r3, #1
 800e560:	2b00      	cmp	r3, #0
 800e562:	d001      	beq.n	800e568 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800e564:	f000 fb54 	bl	800ec10 <tcp_slowtmr>
  }
}
 800e568:	bf00      	nop
 800e56a:	bd80      	pop	{r7, pc}
 800e56c:	200089c5 	.word	0x200089c5

0800e570 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800e570:	b580      	push	{r7, lr}
 800e572:	b084      	sub	sp, #16
 800e574:	af00      	add	r7, sp, #0
 800e576:	6078      	str	r0, [r7, #4]
 800e578:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800e57a:	683b      	ldr	r3, [r7, #0]
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d105      	bne.n	800e58c <tcp_remove_listener+0x1c>
 800e580:	4b0d      	ldr	r3, [pc, #52]	; (800e5b8 <tcp_remove_listener+0x48>)
 800e582:	22ff      	movs	r2, #255	; 0xff
 800e584:	490d      	ldr	r1, [pc, #52]	; (800e5bc <tcp_remove_listener+0x4c>)
 800e586:	480e      	ldr	r0, [pc, #56]	; (800e5c0 <tcp_remove_listener+0x50>)
 800e588:	f008 ff54 	bl	8017434 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	60fb      	str	r3, [r7, #12]
 800e590:	e00a      	b.n	800e5a8 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800e592:	68fb      	ldr	r3, [r7, #12]
 800e594:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e596:	683a      	ldr	r2, [r7, #0]
 800e598:	429a      	cmp	r2, r3
 800e59a:	d102      	bne.n	800e5a2 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	2200      	movs	r2, #0
 800e5a0:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	68db      	ldr	r3, [r3, #12]
 800e5a6:	60fb      	str	r3, [r7, #12]
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d1f1      	bne.n	800e592 <tcp_remove_listener+0x22>
    }
  }
}
 800e5ae:	bf00      	nop
 800e5b0:	bf00      	nop
 800e5b2:	3710      	adds	r7, #16
 800e5b4:	46bd      	mov	sp, r7
 800e5b6:	bd80      	pop	{r7, pc}
 800e5b8:	0801a244 	.word	0x0801a244
 800e5bc:	0801a2cc 	.word	0x0801a2cc
 800e5c0:	0801a288 	.word	0x0801a288

0800e5c4 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800e5c4:	b580      	push	{r7, lr}
 800e5c6:	b084      	sub	sp, #16
 800e5c8:	af00      	add	r7, sp, #0
 800e5ca:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d106      	bne.n	800e5e0 <tcp_listen_closed+0x1c>
 800e5d2:	4b14      	ldr	r3, [pc, #80]	; (800e624 <tcp_listen_closed+0x60>)
 800e5d4:	f240 1211 	movw	r2, #273	; 0x111
 800e5d8:	4913      	ldr	r1, [pc, #76]	; (800e628 <tcp_listen_closed+0x64>)
 800e5da:	4814      	ldr	r0, [pc, #80]	; (800e62c <tcp_listen_closed+0x68>)
 800e5dc:	f008 ff2a 	bl	8017434 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	7d1b      	ldrb	r3, [r3, #20]
 800e5e4:	2b01      	cmp	r3, #1
 800e5e6:	d006      	beq.n	800e5f6 <tcp_listen_closed+0x32>
 800e5e8:	4b0e      	ldr	r3, [pc, #56]	; (800e624 <tcp_listen_closed+0x60>)
 800e5ea:	f44f 7289 	mov.w	r2, #274	; 0x112
 800e5ee:	4910      	ldr	r1, [pc, #64]	; (800e630 <tcp_listen_closed+0x6c>)
 800e5f0:	480e      	ldr	r0, [pc, #56]	; (800e62c <tcp_listen_closed+0x68>)
 800e5f2:	f008 ff1f 	bl	8017434 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800e5f6:	2301      	movs	r3, #1
 800e5f8:	60fb      	str	r3, [r7, #12]
 800e5fa:	e00b      	b.n	800e614 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800e5fc:	4a0d      	ldr	r2, [pc, #52]	; (800e634 <tcp_listen_closed+0x70>)
 800e5fe:	68fb      	ldr	r3, [r7, #12]
 800e600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	6879      	ldr	r1, [r7, #4]
 800e608:	4618      	mov	r0, r3
 800e60a:	f7ff ffb1 	bl	800e570 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	3301      	adds	r3, #1
 800e612:	60fb      	str	r3, [r7, #12]
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	2b03      	cmp	r3, #3
 800e618:	d9f0      	bls.n	800e5fc <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800e61a:	bf00      	nop
 800e61c:	bf00      	nop
 800e61e:	3710      	adds	r7, #16
 800e620:	46bd      	mov	sp, r7
 800e622:	bd80      	pop	{r7, pc}
 800e624:	0801a244 	.word	0x0801a244
 800e628:	0801a2f4 	.word	0x0801a2f4
 800e62c:	0801a288 	.word	0x0801a288
 800e630:	0801a300 	.word	0x0801a300
 800e634:	0801c240 	.word	0x0801c240

0800e638 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800e638:	b5b0      	push	{r4, r5, r7, lr}
 800e63a:	b088      	sub	sp, #32
 800e63c:	af04      	add	r7, sp, #16
 800e63e:	6078      	str	r0, [r7, #4]
 800e640:	460b      	mov	r3, r1
 800e642:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	2b00      	cmp	r3, #0
 800e648:	d106      	bne.n	800e658 <tcp_close_shutdown+0x20>
 800e64a:	4b63      	ldr	r3, [pc, #396]	; (800e7d8 <tcp_close_shutdown+0x1a0>)
 800e64c:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800e650:	4962      	ldr	r1, [pc, #392]	; (800e7dc <tcp_close_shutdown+0x1a4>)
 800e652:	4863      	ldr	r0, [pc, #396]	; (800e7e0 <tcp_close_shutdown+0x1a8>)
 800e654:	f008 feee 	bl	8017434 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800e658:	78fb      	ldrb	r3, [r7, #3]
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d066      	beq.n	800e72c <tcp_close_shutdown+0xf4>
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	7d1b      	ldrb	r3, [r3, #20]
 800e662:	2b04      	cmp	r3, #4
 800e664:	d003      	beq.n	800e66e <tcp_close_shutdown+0x36>
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	7d1b      	ldrb	r3, [r3, #20]
 800e66a:	2b07      	cmp	r3, #7
 800e66c:	d15e      	bne.n	800e72c <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e672:	2b00      	cmp	r3, #0
 800e674:	d104      	bne.n	800e680 <tcp_close_shutdown+0x48>
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e67a:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800e67e:	d055      	beq.n	800e72c <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	8b5b      	ldrh	r3, [r3, #26]
 800e684:	f003 0310 	and.w	r3, r3, #16
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d106      	bne.n	800e69a <tcp_close_shutdown+0x62>
 800e68c:	4b52      	ldr	r3, [pc, #328]	; (800e7d8 <tcp_close_shutdown+0x1a0>)
 800e68e:	f44f 72b2 	mov.w	r2, #356	; 0x164
 800e692:	4954      	ldr	r1, [pc, #336]	; (800e7e4 <tcp_close_shutdown+0x1ac>)
 800e694:	4852      	ldr	r0, [pc, #328]	; (800e7e0 <tcp_close_shutdown+0x1a8>)
 800e696:	f008 fecd 	bl	8017434 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800e6a2:	687d      	ldr	r5, [r7, #4]
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	3304      	adds	r3, #4
 800e6a8:	687a      	ldr	r2, [r7, #4]
 800e6aa:	8ad2      	ldrh	r2, [r2, #22]
 800e6ac:	6879      	ldr	r1, [r7, #4]
 800e6ae:	8b09      	ldrh	r1, [r1, #24]
 800e6b0:	9102      	str	r1, [sp, #8]
 800e6b2:	9201      	str	r2, [sp, #4]
 800e6b4:	9300      	str	r3, [sp, #0]
 800e6b6:	462b      	mov	r3, r5
 800e6b8:	4622      	mov	r2, r4
 800e6ba:	4601      	mov	r1, r0
 800e6bc:	6878      	ldr	r0, [r7, #4]
 800e6be:	f004 fe91 	bl	80133e4 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800e6c2:	6878      	ldr	r0, [r7, #4]
 800e6c4:	f001 f8c6 	bl	800f854 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800e6c8:	4b47      	ldr	r3, [pc, #284]	; (800e7e8 <tcp_close_shutdown+0x1b0>)
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	687a      	ldr	r2, [r7, #4]
 800e6ce:	429a      	cmp	r2, r3
 800e6d0:	d105      	bne.n	800e6de <tcp_close_shutdown+0xa6>
 800e6d2:	4b45      	ldr	r3, [pc, #276]	; (800e7e8 <tcp_close_shutdown+0x1b0>)
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	68db      	ldr	r3, [r3, #12]
 800e6d8:	4a43      	ldr	r2, [pc, #268]	; (800e7e8 <tcp_close_shutdown+0x1b0>)
 800e6da:	6013      	str	r3, [r2, #0]
 800e6dc:	e013      	b.n	800e706 <tcp_close_shutdown+0xce>
 800e6de:	4b42      	ldr	r3, [pc, #264]	; (800e7e8 <tcp_close_shutdown+0x1b0>)
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	60fb      	str	r3, [r7, #12]
 800e6e4:	e00c      	b.n	800e700 <tcp_close_shutdown+0xc8>
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	68db      	ldr	r3, [r3, #12]
 800e6ea:	687a      	ldr	r2, [r7, #4]
 800e6ec:	429a      	cmp	r2, r3
 800e6ee:	d104      	bne.n	800e6fa <tcp_close_shutdown+0xc2>
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	68da      	ldr	r2, [r3, #12]
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	60da      	str	r2, [r3, #12]
 800e6f8:	e005      	b.n	800e706 <tcp_close_shutdown+0xce>
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	68db      	ldr	r3, [r3, #12]
 800e6fe:	60fb      	str	r3, [r7, #12]
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	2b00      	cmp	r3, #0
 800e704:	d1ef      	bne.n	800e6e6 <tcp_close_shutdown+0xae>
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	2200      	movs	r2, #0
 800e70a:	60da      	str	r2, [r3, #12]
 800e70c:	4b37      	ldr	r3, [pc, #220]	; (800e7ec <tcp_close_shutdown+0x1b4>)
 800e70e:	2201      	movs	r2, #1
 800e710:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800e712:	4b37      	ldr	r3, [pc, #220]	; (800e7f0 <tcp_close_shutdown+0x1b8>)
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	687a      	ldr	r2, [r7, #4]
 800e718:	429a      	cmp	r2, r3
 800e71a:	d102      	bne.n	800e722 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800e71c:	f003 fd5e 	bl	80121dc <tcp_trigger_input_pcb_close>
 800e720:	e002      	b.n	800e728 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800e722:	6878      	ldr	r0, [r7, #4]
 800e724:	f7ff fed6 	bl	800e4d4 <tcp_free>
      }
      return ERR_OK;
 800e728:	2300      	movs	r3, #0
 800e72a:	e050      	b.n	800e7ce <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	7d1b      	ldrb	r3, [r3, #20]
 800e730:	2b02      	cmp	r3, #2
 800e732:	d03b      	beq.n	800e7ac <tcp_close_shutdown+0x174>
 800e734:	2b02      	cmp	r3, #2
 800e736:	dc44      	bgt.n	800e7c2 <tcp_close_shutdown+0x18a>
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d002      	beq.n	800e742 <tcp_close_shutdown+0x10a>
 800e73c:	2b01      	cmp	r3, #1
 800e73e:	d02a      	beq.n	800e796 <tcp_close_shutdown+0x15e>
 800e740:	e03f      	b.n	800e7c2 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	8adb      	ldrh	r3, [r3, #22]
 800e746:	2b00      	cmp	r3, #0
 800e748:	d021      	beq.n	800e78e <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800e74a:	4b2a      	ldr	r3, [pc, #168]	; (800e7f4 <tcp_close_shutdown+0x1bc>)
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	687a      	ldr	r2, [r7, #4]
 800e750:	429a      	cmp	r2, r3
 800e752:	d105      	bne.n	800e760 <tcp_close_shutdown+0x128>
 800e754:	4b27      	ldr	r3, [pc, #156]	; (800e7f4 <tcp_close_shutdown+0x1bc>)
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	68db      	ldr	r3, [r3, #12]
 800e75a:	4a26      	ldr	r2, [pc, #152]	; (800e7f4 <tcp_close_shutdown+0x1bc>)
 800e75c:	6013      	str	r3, [r2, #0]
 800e75e:	e013      	b.n	800e788 <tcp_close_shutdown+0x150>
 800e760:	4b24      	ldr	r3, [pc, #144]	; (800e7f4 <tcp_close_shutdown+0x1bc>)
 800e762:	681b      	ldr	r3, [r3, #0]
 800e764:	60bb      	str	r3, [r7, #8]
 800e766:	e00c      	b.n	800e782 <tcp_close_shutdown+0x14a>
 800e768:	68bb      	ldr	r3, [r7, #8]
 800e76a:	68db      	ldr	r3, [r3, #12]
 800e76c:	687a      	ldr	r2, [r7, #4]
 800e76e:	429a      	cmp	r2, r3
 800e770:	d104      	bne.n	800e77c <tcp_close_shutdown+0x144>
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	68da      	ldr	r2, [r3, #12]
 800e776:	68bb      	ldr	r3, [r7, #8]
 800e778:	60da      	str	r2, [r3, #12]
 800e77a:	e005      	b.n	800e788 <tcp_close_shutdown+0x150>
 800e77c:	68bb      	ldr	r3, [r7, #8]
 800e77e:	68db      	ldr	r3, [r3, #12]
 800e780:	60bb      	str	r3, [r7, #8]
 800e782:	68bb      	ldr	r3, [r7, #8]
 800e784:	2b00      	cmp	r3, #0
 800e786:	d1ef      	bne.n	800e768 <tcp_close_shutdown+0x130>
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	2200      	movs	r2, #0
 800e78c:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800e78e:	6878      	ldr	r0, [r7, #4]
 800e790:	f7ff fea0 	bl	800e4d4 <tcp_free>
      break;
 800e794:	e01a      	b.n	800e7cc <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800e796:	6878      	ldr	r0, [r7, #4]
 800e798:	f7ff ff14 	bl	800e5c4 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800e79c:	6879      	ldr	r1, [r7, #4]
 800e79e:	4816      	ldr	r0, [pc, #88]	; (800e7f8 <tcp_close_shutdown+0x1c0>)
 800e7a0:	f001 f8a8 	bl	800f8f4 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800e7a4:	6878      	ldr	r0, [r7, #4]
 800e7a6:	f7ff feb1 	bl	800e50c <tcp_free_listen>
      break;
 800e7aa:	e00f      	b.n	800e7cc <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800e7ac:	6879      	ldr	r1, [r7, #4]
 800e7ae:	480e      	ldr	r0, [pc, #56]	; (800e7e8 <tcp_close_shutdown+0x1b0>)
 800e7b0:	f001 f8a0 	bl	800f8f4 <tcp_pcb_remove>
 800e7b4:	4b0d      	ldr	r3, [pc, #52]	; (800e7ec <tcp_close_shutdown+0x1b4>)
 800e7b6:	2201      	movs	r2, #1
 800e7b8:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800e7ba:	6878      	ldr	r0, [r7, #4]
 800e7bc:	f7ff fe8a 	bl	800e4d4 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800e7c0:	e004      	b.n	800e7cc <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800e7c2:	6878      	ldr	r0, [r7, #4]
 800e7c4:	f000 f81a 	bl	800e7fc <tcp_close_shutdown_fin>
 800e7c8:	4603      	mov	r3, r0
 800e7ca:	e000      	b.n	800e7ce <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800e7cc:	2300      	movs	r3, #0
}
 800e7ce:	4618      	mov	r0, r3
 800e7d0:	3710      	adds	r7, #16
 800e7d2:	46bd      	mov	sp, r7
 800e7d4:	bdb0      	pop	{r4, r5, r7, pc}
 800e7d6:	bf00      	nop
 800e7d8:	0801a244 	.word	0x0801a244
 800e7dc:	0801a318 	.word	0x0801a318
 800e7e0:	0801a288 	.word	0x0801a288
 800e7e4:	0801a338 	.word	0x0801a338
 800e7e8:	200089bc 	.word	0x200089bc
 800e7ec:	200089c4 	.word	0x200089c4
 800e7f0:	200089fc 	.word	0x200089fc
 800e7f4:	200089b4 	.word	0x200089b4
 800e7f8:	200089b8 	.word	0x200089b8

0800e7fc <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800e7fc:	b580      	push	{r7, lr}
 800e7fe:	b084      	sub	sp, #16
 800e800:	af00      	add	r7, sp, #0
 800e802:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	2b00      	cmp	r3, #0
 800e808:	d106      	bne.n	800e818 <tcp_close_shutdown_fin+0x1c>
 800e80a:	4b2e      	ldr	r3, [pc, #184]	; (800e8c4 <tcp_close_shutdown_fin+0xc8>)
 800e80c:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 800e810:	492d      	ldr	r1, [pc, #180]	; (800e8c8 <tcp_close_shutdown_fin+0xcc>)
 800e812:	482e      	ldr	r0, [pc, #184]	; (800e8cc <tcp_close_shutdown_fin+0xd0>)
 800e814:	f008 fe0e 	bl	8017434 <iprintf>

  switch (pcb->state) {
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	7d1b      	ldrb	r3, [r3, #20]
 800e81c:	2b07      	cmp	r3, #7
 800e81e:	d020      	beq.n	800e862 <tcp_close_shutdown_fin+0x66>
 800e820:	2b07      	cmp	r3, #7
 800e822:	dc2b      	bgt.n	800e87c <tcp_close_shutdown_fin+0x80>
 800e824:	2b03      	cmp	r3, #3
 800e826:	d002      	beq.n	800e82e <tcp_close_shutdown_fin+0x32>
 800e828:	2b04      	cmp	r3, #4
 800e82a:	d00d      	beq.n	800e848 <tcp_close_shutdown_fin+0x4c>
 800e82c:	e026      	b.n	800e87c <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800e82e:	6878      	ldr	r0, [r7, #4]
 800e830:	f003 fee6 	bl	8012600 <tcp_send_fin>
 800e834:	4603      	mov	r3, r0
 800e836:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800e838:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d11f      	bne.n	800e880 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	2205      	movs	r2, #5
 800e844:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e846:	e01b      	b.n	800e880 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800e848:	6878      	ldr	r0, [r7, #4]
 800e84a:	f003 fed9 	bl	8012600 <tcp_send_fin>
 800e84e:	4603      	mov	r3, r0
 800e850:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800e852:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e856:	2b00      	cmp	r3, #0
 800e858:	d114      	bne.n	800e884 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	2205      	movs	r2, #5
 800e85e:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e860:	e010      	b.n	800e884 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800e862:	6878      	ldr	r0, [r7, #4]
 800e864:	f003 fecc 	bl	8012600 <tcp_send_fin>
 800e868:	4603      	mov	r3, r0
 800e86a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800e86c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e870:	2b00      	cmp	r3, #0
 800e872:	d109      	bne.n	800e888 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	2209      	movs	r2, #9
 800e878:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e87a:	e005      	b.n	800e888 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800e87c:	2300      	movs	r3, #0
 800e87e:	e01c      	b.n	800e8ba <tcp_close_shutdown_fin+0xbe>
      break;
 800e880:	bf00      	nop
 800e882:	e002      	b.n	800e88a <tcp_close_shutdown_fin+0x8e>
      break;
 800e884:	bf00      	nop
 800e886:	e000      	b.n	800e88a <tcp_close_shutdown_fin+0x8e>
      break;
 800e888:	bf00      	nop
  }

  if (err == ERR_OK) {
 800e88a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d103      	bne.n	800e89a <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800e892:	6878      	ldr	r0, [r7, #4]
 800e894:	f003 fff2 	bl	801287c <tcp_output>
 800e898:	e00d      	b.n	800e8b6 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800e89a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e89e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8a2:	d108      	bne.n	800e8b6 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	8b5b      	ldrh	r3, [r3, #26]
 800e8a8:	f043 0308 	orr.w	r3, r3, #8
 800e8ac:	b29a      	uxth	r2, r3
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800e8b2:	2300      	movs	r3, #0
 800e8b4:	e001      	b.n	800e8ba <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800e8b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e8ba:	4618      	mov	r0, r3
 800e8bc:	3710      	adds	r7, #16
 800e8be:	46bd      	mov	sp, r7
 800e8c0:	bd80      	pop	{r7, pc}
 800e8c2:	bf00      	nop
 800e8c4:	0801a244 	.word	0x0801a244
 800e8c8:	0801a2f4 	.word	0x0801a2f4
 800e8cc:	0801a288 	.word	0x0801a288

0800e8d0 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800e8d0:	b580      	push	{r7, lr}
 800e8d2:	b082      	sub	sp, #8
 800e8d4:	af00      	add	r7, sp, #0
 800e8d6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d109      	bne.n	800e8f2 <tcp_close+0x22>
 800e8de:	4b0f      	ldr	r3, [pc, #60]	; (800e91c <tcp_close+0x4c>)
 800e8e0:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 800e8e4:	490e      	ldr	r1, [pc, #56]	; (800e920 <tcp_close+0x50>)
 800e8e6:	480f      	ldr	r0, [pc, #60]	; (800e924 <tcp_close+0x54>)
 800e8e8:	f008 fda4 	bl	8017434 <iprintf>
 800e8ec:	f06f 030f 	mvn.w	r3, #15
 800e8f0:	e00f      	b.n	800e912 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	7d1b      	ldrb	r3, [r3, #20]
 800e8f6:	2b01      	cmp	r3, #1
 800e8f8:	d006      	beq.n	800e908 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	8b5b      	ldrh	r3, [r3, #26]
 800e8fe:	f043 0310 	orr.w	r3, r3, #16
 800e902:	b29a      	uxth	r2, r3
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800e908:	2101      	movs	r1, #1
 800e90a:	6878      	ldr	r0, [r7, #4]
 800e90c:	f7ff fe94 	bl	800e638 <tcp_close_shutdown>
 800e910:	4603      	mov	r3, r0
}
 800e912:	4618      	mov	r0, r3
 800e914:	3708      	adds	r7, #8
 800e916:	46bd      	mov	sp, r7
 800e918:	bd80      	pop	{r7, pc}
 800e91a:	bf00      	nop
 800e91c:	0801a244 	.word	0x0801a244
 800e920:	0801a354 	.word	0x0801a354
 800e924:	0801a288 	.word	0x0801a288

0800e928 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800e928:	b580      	push	{r7, lr}
 800e92a:	b08e      	sub	sp, #56	; 0x38
 800e92c:	af04      	add	r7, sp, #16
 800e92e:	6078      	str	r0, [r7, #4]
 800e930:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	2b00      	cmp	r3, #0
 800e936:	d107      	bne.n	800e948 <tcp_abandon+0x20>
 800e938:	4b52      	ldr	r3, [pc, #328]	; (800ea84 <tcp_abandon+0x15c>)
 800e93a:	f240 223d 	movw	r2, #573	; 0x23d
 800e93e:	4952      	ldr	r1, [pc, #328]	; (800ea88 <tcp_abandon+0x160>)
 800e940:	4852      	ldr	r0, [pc, #328]	; (800ea8c <tcp_abandon+0x164>)
 800e942:	f008 fd77 	bl	8017434 <iprintf>
 800e946:	e099      	b.n	800ea7c <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	7d1b      	ldrb	r3, [r3, #20]
 800e94c:	2b01      	cmp	r3, #1
 800e94e:	d106      	bne.n	800e95e <tcp_abandon+0x36>
 800e950:	4b4c      	ldr	r3, [pc, #304]	; (800ea84 <tcp_abandon+0x15c>)
 800e952:	f44f 7210 	mov.w	r2, #576	; 0x240
 800e956:	494e      	ldr	r1, [pc, #312]	; (800ea90 <tcp_abandon+0x168>)
 800e958:	484c      	ldr	r0, [pc, #304]	; (800ea8c <tcp_abandon+0x164>)
 800e95a:	f008 fd6b 	bl	8017434 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	7d1b      	ldrb	r3, [r3, #20]
 800e962:	2b0a      	cmp	r3, #10
 800e964:	d107      	bne.n	800e976 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800e966:	6879      	ldr	r1, [r7, #4]
 800e968:	484a      	ldr	r0, [pc, #296]	; (800ea94 <tcp_abandon+0x16c>)
 800e96a:	f000 ffc3 	bl	800f8f4 <tcp_pcb_remove>
    tcp_free(pcb);
 800e96e:	6878      	ldr	r0, [r7, #4]
 800e970:	f7ff fdb0 	bl	800e4d4 <tcp_free>
 800e974:	e082      	b.n	800ea7c <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800e976:	2300      	movs	r3, #0
 800e978:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 800e97a:	2300      	movs	r3, #0
 800e97c:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e982:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e988:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e990:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	691b      	ldr	r3, [r3, #16]
 800e996:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	7d1b      	ldrb	r3, [r3, #20]
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d126      	bne.n	800e9ee <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	8adb      	ldrh	r3, [r3, #22]
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d02e      	beq.n	800ea06 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800e9a8:	4b3b      	ldr	r3, [pc, #236]	; (800ea98 <tcp_abandon+0x170>)
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	687a      	ldr	r2, [r7, #4]
 800e9ae:	429a      	cmp	r2, r3
 800e9b0:	d105      	bne.n	800e9be <tcp_abandon+0x96>
 800e9b2:	4b39      	ldr	r3, [pc, #228]	; (800ea98 <tcp_abandon+0x170>)
 800e9b4:	681b      	ldr	r3, [r3, #0]
 800e9b6:	68db      	ldr	r3, [r3, #12]
 800e9b8:	4a37      	ldr	r2, [pc, #220]	; (800ea98 <tcp_abandon+0x170>)
 800e9ba:	6013      	str	r3, [r2, #0]
 800e9bc:	e013      	b.n	800e9e6 <tcp_abandon+0xbe>
 800e9be:	4b36      	ldr	r3, [pc, #216]	; (800ea98 <tcp_abandon+0x170>)
 800e9c0:	681b      	ldr	r3, [r3, #0]
 800e9c2:	61fb      	str	r3, [r7, #28]
 800e9c4:	e00c      	b.n	800e9e0 <tcp_abandon+0xb8>
 800e9c6:	69fb      	ldr	r3, [r7, #28]
 800e9c8:	68db      	ldr	r3, [r3, #12]
 800e9ca:	687a      	ldr	r2, [r7, #4]
 800e9cc:	429a      	cmp	r2, r3
 800e9ce:	d104      	bne.n	800e9da <tcp_abandon+0xb2>
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	68da      	ldr	r2, [r3, #12]
 800e9d4:	69fb      	ldr	r3, [r7, #28]
 800e9d6:	60da      	str	r2, [r3, #12]
 800e9d8:	e005      	b.n	800e9e6 <tcp_abandon+0xbe>
 800e9da:	69fb      	ldr	r3, [r7, #28]
 800e9dc:	68db      	ldr	r3, [r3, #12]
 800e9de:	61fb      	str	r3, [r7, #28]
 800e9e0:	69fb      	ldr	r3, [r7, #28]
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d1ef      	bne.n	800e9c6 <tcp_abandon+0x9e>
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	2200      	movs	r2, #0
 800e9ea:	60da      	str	r2, [r3, #12]
 800e9ec:	e00b      	b.n	800ea06 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800e9ee:	683b      	ldr	r3, [r7, #0]
 800e9f0:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	8adb      	ldrh	r3, [r3, #22]
 800e9f6:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800e9f8:	6879      	ldr	r1, [r7, #4]
 800e9fa:	4828      	ldr	r0, [pc, #160]	; (800ea9c <tcp_abandon+0x174>)
 800e9fc:	f000 ff7a 	bl	800f8f4 <tcp_pcb_remove>
 800ea00:	4b27      	ldr	r3, [pc, #156]	; (800eaa0 <tcp_abandon+0x178>)
 800ea02:	2201      	movs	r2, #1
 800ea04:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	d004      	beq.n	800ea18 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ea12:	4618      	mov	r0, r3
 800ea14:	f000 fd1c 	bl	800f450 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	d004      	beq.n	800ea2a <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ea24:	4618      	mov	r0, r3
 800ea26:	f000 fd13 	bl	800f450 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d004      	beq.n	800ea3c <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ea36:	4618      	mov	r0, r3
 800ea38:	f000 fd0a 	bl	800f450 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800ea3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d00e      	beq.n	800ea60 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800ea42:	6879      	ldr	r1, [r7, #4]
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	3304      	adds	r3, #4
 800ea48:	687a      	ldr	r2, [r7, #4]
 800ea4a:	8b12      	ldrh	r2, [r2, #24]
 800ea4c:	9202      	str	r2, [sp, #8]
 800ea4e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800ea50:	9201      	str	r2, [sp, #4]
 800ea52:	9300      	str	r3, [sp, #0]
 800ea54:	460b      	mov	r3, r1
 800ea56:	697a      	ldr	r2, [r7, #20]
 800ea58:	69b9      	ldr	r1, [r7, #24]
 800ea5a:	6878      	ldr	r0, [r7, #4]
 800ea5c:	f004 fcc2 	bl	80133e4 <tcp_rst>
    }
    last_state = pcb->state;
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	7d1b      	ldrb	r3, [r3, #20]
 800ea64:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800ea66:	6878      	ldr	r0, [r7, #4]
 800ea68:	f7ff fd34 	bl	800e4d4 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800ea6c:	693b      	ldr	r3, [r7, #16]
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d004      	beq.n	800ea7c <tcp_abandon+0x154>
 800ea72:	693b      	ldr	r3, [r7, #16]
 800ea74:	f06f 010c 	mvn.w	r1, #12
 800ea78:	68f8      	ldr	r0, [r7, #12]
 800ea7a:	4798      	blx	r3
  }
}
 800ea7c:	3728      	adds	r7, #40	; 0x28
 800ea7e:	46bd      	mov	sp, r7
 800ea80:	bd80      	pop	{r7, pc}
 800ea82:	bf00      	nop
 800ea84:	0801a244 	.word	0x0801a244
 800ea88:	0801a388 	.word	0x0801a388
 800ea8c:	0801a288 	.word	0x0801a288
 800ea90:	0801a3a4 	.word	0x0801a3a4
 800ea94:	200089c0 	.word	0x200089c0
 800ea98:	200089b4 	.word	0x200089b4
 800ea9c:	200089bc 	.word	0x200089bc
 800eaa0:	200089c4 	.word	0x200089c4

0800eaa4 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800eaa4:	b580      	push	{r7, lr}
 800eaa6:	b082      	sub	sp, #8
 800eaa8:	af00      	add	r7, sp, #0
 800eaaa:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800eaac:	2101      	movs	r1, #1
 800eaae:	6878      	ldr	r0, [r7, #4]
 800eab0:	f7ff ff3a 	bl	800e928 <tcp_abandon>
}
 800eab4:	bf00      	nop
 800eab6:	3708      	adds	r7, #8
 800eab8:	46bd      	mov	sp, r7
 800eaba:	bd80      	pop	{r7, pc}

0800eabc <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800eabc:	b580      	push	{r7, lr}
 800eabe:	b084      	sub	sp, #16
 800eac0:	af00      	add	r7, sp, #0
 800eac2:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d106      	bne.n	800ead8 <tcp_update_rcv_ann_wnd+0x1c>
 800eaca:	4b25      	ldr	r3, [pc, #148]	; (800eb60 <tcp_update_rcv_ann_wnd+0xa4>)
 800eacc:	f240 32a6 	movw	r2, #934	; 0x3a6
 800ead0:	4924      	ldr	r1, [pc, #144]	; (800eb64 <tcp_update_rcv_ann_wnd+0xa8>)
 800ead2:	4825      	ldr	r0, [pc, #148]	; (800eb68 <tcp_update_rcv_ann_wnd+0xac>)
 800ead4:	f008 fcae 	bl	8017434 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eadc:	687a      	ldr	r2, [r7, #4]
 800eade:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800eae0:	4413      	add	r3, r2
 800eae2:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eae8:	687a      	ldr	r2, [r7, #4]
 800eaea:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 800eaec:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 800eaf0:	bf28      	it	cs
 800eaf2:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 800eaf6:	b292      	uxth	r2, r2
 800eaf8:	4413      	add	r3, r2
 800eafa:	68fa      	ldr	r2, [r7, #12]
 800eafc:	1ad3      	subs	r3, r2, r3
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	db08      	blt.n	800eb14 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb0e:	68fa      	ldr	r2, [r7, #12]
 800eb10:	1ad3      	subs	r3, r2, r3
 800eb12:	e020      	b.n	800eb56 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb1c:	1ad3      	subs	r3, r2, r3
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	dd03      	ble.n	800eb2a <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	2200      	movs	r2, #0
 800eb26:	855a      	strh	r2, [r3, #42]	; 0x2a
 800eb28:	e014      	b.n	800eb54 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb32:	1ad3      	subs	r3, r2, r3
 800eb34:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800eb36:	68bb      	ldr	r3, [r7, #8]
 800eb38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eb3c:	d306      	bcc.n	800eb4c <tcp_update_rcv_ann_wnd+0x90>
 800eb3e:	4b08      	ldr	r3, [pc, #32]	; (800eb60 <tcp_update_rcv_ann_wnd+0xa4>)
 800eb40:	f240 32b6 	movw	r2, #950	; 0x3b6
 800eb44:	4909      	ldr	r1, [pc, #36]	; (800eb6c <tcp_update_rcv_ann_wnd+0xb0>)
 800eb46:	4808      	ldr	r0, [pc, #32]	; (800eb68 <tcp_update_rcv_ann_wnd+0xac>)
 800eb48:	f008 fc74 	bl	8017434 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800eb4c:	68bb      	ldr	r3, [r7, #8]
 800eb4e:	b29a      	uxth	r2, r3
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 800eb54:	2300      	movs	r3, #0
  }
}
 800eb56:	4618      	mov	r0, r3
 800eb58:	3710      	adds	r7, #16
 800eb5a:	46bd      	mov	sp, r7
 800eb5c:	bd80      	pop	{r7, pc}
 800eb5e:	bf00      	nop
 800eb60:	0801a244 	.word	0x0801a244
 800eb64:	0801a4a0 	.word	0x0801a4a0
 800eb68:	0801a288 	.word	0x0801a288
 800eb6c:	0801a4c4 	.word	0x0801a4c4

0800eb70 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800eb70:	b580      	push	{r7, lr}
 800eb72:	b084      	sub	sp, #16
 800eb74:	af00      	add	r7, sp, #0
 800eb76:	6078      	str	r0, [r7, #4]
 800eb78:	460b      	mov	r3, r1
 800eb7a:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d107      	bne.n	800eb92 <tcp_recved+0x22>
 800eb82:	4b1f      	ldr	r3, [pc, #124]	; (800ec00 <tcp_recved+0x90>)
 800eb84:	f240 32cf 	movw	r2, #975	; 0x3cf
 800eb88:	491e      	ldr	r1, [pc, #120]	; (800ec04 <tcp_recved+0x94>)
 800eb8a:	481f      	ldr	r0, [pc, #124]	; (800ec08 <tcp_recved+0x98>)
 800eb8c:	f008 fc52 	bl	8017434 <iprintf>
 800eb90:	e032      	b.n	800ebf8 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	7d1b      	ldrb	r3, [r3, #20]
 800eb96:	2b01      	cmp	r3, #1
 800eb98:	d106      	bne.n	800eba8 <tcp_recved+0x38>
 800eb9a:	4b19      	ldr	r3, [pc, #100]	; (800ec00 <tcp_recved+0x90>)
 800eb9c:	f240 32d2 	movw	r2, #978	; 0x3d2
 800eba0:	491a      	ldr	r1, [pc, #104]	; (800ec0c <tcp_recved+0x9c>)
 800eba2:	4819      	ldr	r0, [pc, #100]	; (800ec08 <tcp_recved+0x98>)
 800eba4:	f008 fc46 	bl	8017434 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800ebac:	887b      	ldrh	r3, [r7, #2]
 800ebae:	4413      	add	r3, r2
 800ebb0:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800ebb2:	89fb      	ldrh	r3, [r7, #14]
 800ebb4:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800ebb8:	d804      	bhi.n	800ebc4 <tcp_recved+0x54>
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ebbe:	89fa      	ldrh	r2, [r7, #14]
 800ebc0:	429a      	cmp	r2, r3
 800ebc2:	d204      	bcs.n	800ebce <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800ebca:	851a      	strh	r2, [r3, #40]	; 0x28
 800ebcc:	e002      	b.n	800ebd4 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	89fa      	ldrh	r2, [r7, #14]
 800ebd2:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800ebd4:	6878      	ldr	r0, [r7, #4]
 800ebd6:	f7ff ff71 	bl	800eabc <tcp_update_rcv_ann_wnd>
 800ebda:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800ebdc:	68bb      	ldr	r3, [r7, #8]
 800ebde:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 800ebe2:	d309      	bcc.n	800ebf8 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	8b5b      	ldrh	r3, [r3, #26]
 800ebe8:	f043 0302 	orr.w	r3, r3, #2
 800ebec:	b29a      	uxth	r2, r3
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800ebf2:	6878      	ldr	r0, [r7, #4]
 800ebf4:	f003 fe42 	bl	801287c <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800ebf8:	3710      	adds	r7, #16
 800ebfa:	46bd      	mov	sp, r7
 800ebfc:	bd80      	pop	{r7, pc}
 800ebfe:	bf00      	nop
 800ec00:	0801a244 	.word	0x0801a244
 800ec04:	0801a4e0 	.word	0x0801a4e0
 800ec08:	0801a288 	.word	0x0801a288
 800ec0c:	0801a4f8 	.word	0x0801a4f8

0800ec10 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800ec10:	b5b0      	push	{r4, r5, r7, lr}
 800ec12:	b090      	sub	sp, #64	; 0x40
 800ec14:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800ec16:	2300      	movs	r3, #0
 800ec18:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 800ec1c:	4b94      	ldr	r3, [pc, #592]	; (800ee70 <tcp_slowtmr+0x260>)
 800ec1e:	681b      	ldr	r3, [r3, #0]
 800ec20:	3301      	adds	r3, #1
 800ec22:	4a93      	ldr	r2, [pc, #588]	; (800ee70 <tcp_slowtmr+0x260>)
 800ec24:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800ec26:	4b93      	ldr	r3, [pc, #588]	; (800ee74 <tcp_slowtmr+0x264>)
 800ec28:	781b      	ldrb	r3, [r3, #0]
 800ec2a:	3301      	adds	r3, #1
 800ec2c:	b2da      	uxtb	r2, r3
 800ec2e:	4b91      	ldr	r3, [pc, #580]	; (800ee74 <tcp_slowtmr+0x264>)
 800ec30:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 800ec32:	2300      	movs	r3, #0
 800ec34:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 800ec36:	4b90      	ldr	r3, [pc, #576]	; (800ee78 <tcp_slowtmr+0x268>)
 800ec38:	681b      	ldr	r3, [r3, #0]
 800ec3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 800ec3c:	e29f      	b.n	800f17e <tcp_slowtmr+0x56e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800ec3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec40:	7d1b      	ldrb	r3, [r3, #20]
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d106      	bne.n	800ec54 <tcp_slowtmr+0x44>
 800ec46:	4b8d      	ldr	r3, [pc, #564]	; (800ee7c <tcp_slowtmr+0x26c>)
 800ec48:	f240 42be 	movw	r2, #1214	; 0x4be
 800ec4c:	498c      	ldr	r1, [pc, #560]	; (800ee80 <tcp_slowtmr+0x270>)
 800ec4e:	488d      	ldr	r0, [pc, #564]	; (800ee84 <tcp_slowtmr+0x274>)
 800ec50:	f008 fbf0 	bl	8017434 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800ec54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec56:	7d1b      	ldrb	r3, [r3, #20]
 800ec58:	2b01      	cmp	r3, #1
 800ec5a:	d106      	bne.n	800ec6a <tcp_slowtmr+0x5a>
 800ec5c:	4b87      	ldr	r3, [pc, #540]	; (800ee7c <tcp_slowtmr+0x26c>)
 800ec5e:	f240 42bf 	movw	r2, #1215	; 0x4bf
 800ec62:	4989      	ldr	r1, [pc, #548]	; (800ee88 <tcp_slowtmr+0x278>)
 800ec64:	4887      	ldr	r0, [pc, #540]	; (800ee84 <tcp_slowtmr+0x274>)
 800ec66:	f008 fbe5 	bl	8017434 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800ec6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec6c:	7d1b      	ldrb	r3, [r3, #20]
 800ec6e:	2b0a      	cmp	r3, #10
 800ec70:	d106      	bne.n	800ec80 <tcp_slowtmr+0x70>
 800ec72:	4b82      	ldr	r3, [pc, #520]	; (800ee7c <tcp_slowtmr+0x26c>)
 800ec74:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 800ec78:	4984      	ldr	r1, [pc, #528]	; (800ee8c <tcp_slowtmr+0x27c>)
 800ec7a:	4882      	ldr	r0, [pc, #520]	; (800ee84 <tcp_slowtmr+0x274>)
 800ec7c:	f008 fbda 	bl	8017434 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800ec80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec82:	7f9a      	ldrb	r2, [r3, #30]
 800ec84:	4b7b      	ldr	r3, [pc, #492]	; (800ee74 <tcp_slowtmr+0x264>)
 800ec86:	781b      	ldrb	r3, [r3, #0]
 800ec88:	429a      	cmp	r2, r3
 800ec8a:	d105      	bne.n	800ec98 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 800ec8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec8e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800ec90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec92:	68db      	ldr	r3, [r3, #12]
 800ec94:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 800ec96:	e272      	b.n	800f17e <tcp_slowtmr+0x56e>
    }
    pcb->last_timer = tcp_timer_ctr;
 800ec98:	4b76      	ldr	r3, [pc, #472]	; (800ee74 <tcp_slowtmr+0x264>)
 800ec9a:	781a      	ldrb	r2, [r3, #0]
 800ec9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec9e:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 800eca0:	2300      	movs	r3, #0
 800eca2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 800eca6:	2300      	movs	r3, #0
 800eca8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800ecac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ecae:	7d1b      	ldrb	r3, [r3, #20]
 800ecb0:	2b02      	cmp	r3, #2
 800ecb2:	d10a      	bne.n	800ecca <tcp_slowtmr+0xba>
 800ecb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ecb6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ecba:	2b05      	cmp	r3, #5
 800ecbc:	d905      	bls.n	800ecca <tcp_slowtmr+0xba>
      ++pcb_remove;
 800ecbe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ecc2:	3301      	adds	r3, #1
 800ecc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ecc8:	e11e      	b.n	800ef08 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800ecca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eccc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ecd0:	2b0b      	cmp	r3, #11
 800ecd2:	d905      	bls.n	800ece0 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 800ecd4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ecd8:	3301      	adds	r3, #1
 800ecda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ecde:	e113      	b.n	800ef08 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 800ece0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ece2:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d075      	beq.n	800edd6 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800ecea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ecec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ecee:	2b00      	cmp	r3, #0
 800ecf0:	d006      	beq.n	800ed00 <tcp_slowtmr+0xf0>
 800ecf2:	4b62      	ldr	r3, [pc, #392]	; (800ee7c <tcp_slowtmr+0x26c>)
 800ecf4:	f240 42d4 	movw	r2, #1236	; 0x4d4
 800ecf8:	4965      	ldr	r1, [pc, #404]	; (800ee90 <tcp_slowtmr+0x280>)
 800ecfa:	4862      	ldr	r0, [pc, #392]	; (800ee84 <tcp_slowtmr+0x274>)
 800ecfc:	f008 fb9a 	bl	8017434 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800ed00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d106      	bne.n	800ed16 <tcp_slowtmr+0x106>
 800ed08:	4b5c      	ldr	r3, [pc, #368]	; (800ee7c <tcp_slowtmr+0x26c>)
 800ed0a:	f240 42d5 	movw	r2, #1237	; 0x4d5
 800ed0e:	4961      	ldr	r1, [pc, #388]	; (800ee94 <tcp_slowtmr+0x284>)
 800ed10:	485c      	ldr	r0, [pc, #368]	; (800ee84 <tcp_slowtmr+0x274>)
 800ed12:	f008 fb8f 	bl	8017434 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800ed16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed18:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 800ed1c:	2b0b      	cmp	r3, #11
 800ed1e:	d905      	bls.n	800ed2c <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 800ed20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ed24:	3301      	adds	r3, #1
 800ed26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ed2a:	e0ed      	b.n	800ef08 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800ed2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed2e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800ed32:	3b01      	subs	r3, #1
 800ed34:	4a58      	ldr	r2, [pc, #352]	; (800ee98 <tcp_slowtmr+0x288>)
 800ed36:	5cd3      	ldrb	r3, [r2, r3]
 800ed38:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800ed3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed3c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800ed40:	7c7a      	ldrb	r2, [r7, #17]
 800ed42:	429a      	cmp	r2, r3
 800ed44:	d907      	bls.n	800ed56 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 800ed46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed48:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800ed4c:	3301      	adds	r3, #1
 800ed4e:	b2da      	uxtb	r2, r3
 800ed50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed52:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 800ed56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed58:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800ed5c:	7c7a      	ldrb	r2, [r7, #17]
 800ed5e:	429a      	cmp	r2, r3
 800ed60:	f200 80d2 	bhi.w	800ef08 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 800ed64:	2301      	movs	r3, #1
 800ed66:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 800ed68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed6a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800ed6e:	2b00      	cmp	r3, #0
 800ed70:	d108      	bne.n	800ed84 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800ed72:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ed74:	f004 fc2a 	bl	80135cc <tcp_zero_window_probe>
 800ed78:	4603      	mov	r3, r0
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d014      	beq.n	800eda8 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 800ed7e:	2300      	movs	r3, #0
 800ed80:	623b      	str	r3, [r7, #32]
 800ed82:	e011      	b.n	800eda8 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800ed84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed86:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800ed8a:	4619      	mov	r1, r3
 800ed8c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ed8e:	f003 faef 	bl	8012370 <tcp_split_unsent_seg>
 800ed92:	4603      	mov	r3, r0
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	d107      	bne.n	800eda8 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 800ed98:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ed9a:	f003 fd6f 	bl	801287c <tcp_output>
 800ed9e:	4603      	mov	r3, r0
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d101      	bne.n	800eda8 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 800eda4:	2300      	movs	r3, #0
 800eda6:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 800eda8:	6a3b      	ldr	r3, [r7, #32]
 800edaa:	2b00      	cmp	r3, #0
 800edac:	f000 80ac 	beq.w	800ef08 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 800edb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800edb2:	2200      	movs	r2, #0
 800edb4:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800edb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800edba:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800edbe:	2b06      	cmp	r3, #6
 800edc0:	f200 80a2 	bhi.w	800ef08 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 800edc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800edc6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800edca:	3301      	adds	r3, #1
 800edcc:	b2da      	uxtb	r2, r3
 800edce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800edd0:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 800edd4:	e098      	b.n	800ef08 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800edd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800edd8:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800eddc:	2b00      	cmp	r3, #0
 800edde:	db0f      	blt.n	800ee00 <tcp_slowtmr+0x1f0>
 800ede0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ede2:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800ede6:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800edea:	4293      	cmp	r3, r2
 800edec:	d008      	beq.n	800ee00 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 800edee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800edf0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800edf4:	b29b      	uxth	r3, r3
 800edf6:	3301      	adds	r3, #1
 800edf8:	b29b      	uxth	r3, r3
 800edfa:	b21a      	sxth	r2, r3
 800edfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800edfe:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 800ee00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee02:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 800ee06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee08:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800ee0c:	429a      	cmp	r2, r3
 800ee0e:	db7b      	blt.n	800ef08 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800ee10:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ee12:	f004 f827 	bl	8012e64 <tcp_rexmit_rto_prepare>
 800ee16:	4603      	mov	r3, r0
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d007      	beq.n	800ee2c <tcp_slowtmr+0x21c>
 800ee1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d171      	bne.n	800ef08 <tcp_slowtmr+0x2f8>
 800ee24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d06d      	beq.n	800ef08 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 800ee2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee2e:	7d1b      	ldrb	r3, [r3, #20]
 800ee30:	2b02      	cmp	r3, #2
 800ee32:	d03a      	beq.n	800eeaa <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800ee34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee36:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ee3a:	2b0c      	cmp	r3, #12
 800ee3c:	bf28      	it	cs
 800ee3e:	230c      	movcs	r3, #12
 800ee40:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800ee42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee44:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800ee48:	10db      	asrs	r3, r3, #3
 800ee4a:	b21b      	sxth	r3, r3
 800ee4c:	461a      	mov	r2, r3
 800ee4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee50:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800ee54:	4413      	add	r3, r2
 800ee56:	7efa      	ldrb	r2, [r7, #27]
 800ee58:	4910      	ldr	r1, [pc, #64]	; (800ee9c <tcp_slowtmr+0x28c>)
 800ee5a:	5c8a      	ldrb	r2, [r1, r2]
 800ee5c:	4093      	lsls	r3, r2
 800ee5e:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800ee60:	697b      	ldr	r3, [r7, #20]
 800ee62:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 800ee66:	4293      	cmp	r3, r2
 800ee68:	dc1a      	bgt.n	800eea0 <tcp_slowtmr+0x290>
 800ee6a:	697b      	ldr	r3, [r7, #20]
 800ee6c:	b21a      	sxth	r2, r3
 800ee6e:	e019      	b.n	800eea4 <tcp_slowtmr+0x294>
 800ee70:	200089b0 	.word	0x200089b0
 800ee74:	200089c6 	.word	0x200089c6
 800ee78:	200089bc 	.word	0x200089bc
 800ee7c:	0801a244 	.word	0x0801a244
 800ee80:	0801a588 	.word	0x0801a588
 800ee84:	0801a288 	.word	0x0801a288
 800ee88:	0801a5b4 	.word	0x0801a5b4
 800ee8c:	0801a5e0 	.word	0x0801a5e0
 800ee90:	0801a610 	.word	0x0801a610
 800ee94:	0801a644 	.word	0x0801a644
 800ee98:	0801c238 	.word	0x0801c238
 800ee9c:	0801c228 	.word	0x0801c228
 800eea0:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800eea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eea6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 800eeaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eeac:	2200      	movs	r2, #0
 800eeae:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800eeb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eeb2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800eeb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eeb8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800eebc:	4293      	cmp	r3, r2
 800eebe:	bf28      	it	cs
 800eec0:	4613      	movcs	r3, r2
 800eec2:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800eec4:	8a7b      	ldrh	r3, [r7, #18]
 800eec6:	085b      	lsrs	r3, r3, #1
 800eec8:	b29a      	uxth	r2, r3
 800eeca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eecc:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800eed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eed2:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800eed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eed8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800eeda:	005b      	lsls	r3, r3, #1
 800eedc:	b29b      	uxth	r3, r3
 800eede:	429a      	cmp	r2, r3
 800eee0:	d206      	bcs.n	800eef0 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800eee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eee4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800eee6:	005b      	lsls	r3, r3, #1
 800eee8:	b29a      	uxth	r2, r3
 800eeea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eeec:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 800eef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eef2:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800eef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eef6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 800eefa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eefc:	2200      	movs	r2, #0
 800eefe:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 800ef02:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ef04:	f004 f81e 	bl	8012f44 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 800ef08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef0a:	7d1b      	ldrb	r3, [r3, #20]
 800ef0c:	2b06      	cmp	r3, #6
 800ef0e:	d111      	bne.n	800ef34 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 800ef10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef12:	8b5b      	ldrh	r3, [r3, #26]
 800ef14:	f003 0310 	and.w	r3, r3, #16
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d00b      	beq.n	800ef34 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800ef1c:	4b9d      	ldr	r3, [pc, #628]	; (800f194 <tcp_slowtmr+0x584>)
 800ef1e:	681a      	ldr	r2, [r3, #0]
 800ef20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef22:	6a1b      	ldr	r3, [r3, #32]
 800ef24:	1ad3      	subs	r3, r2, r3
 800ef26:	2b28      	cmp	r3, #40	; 0x28
 800ef28:	d904      	bls.n	800ef34 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 800ef2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ef2e:	3301      	adds	r3, #1
 800ef30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800ef34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef36:	7a5b      	ldrb	r3, [r3, #9]
 800ef38:	f003 0308 	and.w	r3, r3, #8
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d04c      	beq.n	800efda <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 800ef40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef42:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800ef44:	2b04      	cmp	r3, #4
 800ef46:	d003      	beq.n	800ef50 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 800ef48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef4a:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800ef4c:	2b07      	cmp	r3, #7
 800ef4e:	d144      	bne.n	800efda <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800ef50:	4b90      	ldr	r3, [pc, #576]	; (800f194 <tcp_slowtmr+0x584>)
 800ef52:	681a      	ldr	r2, [r3, #0]
 800ef54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef56:	6a1b      	ldr	r3, [r3, #32]
 800ef58:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800ef5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ef60:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 800ef64:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 800ef68:	498b      	ldr	r1, [pc, #556]	; (800f198 <tcp_slowtmr+0x588>)
 800ef6a:	fba1 1303 	umull	r1, r3, r1, r3
 800ef6e:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800ef70:	429a      	cmp	r2, r3
 800ef72:	d90a      	bls.n	800ef8a <tcp_slowtmr+0x37a>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 800ef74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ef78:	3301      	adds	r3, #1
 800ef7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 800ef7e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ef82:	3301      	adds	r3, #1
 800ef84:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800ef88:	e027      	b.n	800efda <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800ef8a:	4b82      	ldr	r3, [pc, #520]	; (800f194 <tcp_slowtmr+0x584>)
 800ef8c:	681a      	ldr	r2, [r3, #0]
 800ef8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef90:	6a1b      	ldr	r3, [r3, #32]
 800ef92:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800ef94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef96:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 800ef9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef9c:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800efa0:	4618      	mov	r0, r3
 800efa2:	4b7e      	ldr	r3, [pc, #504]	; (800f19c <tcp_slowtmr+0x58c>)
 800efa4:	fb00 f303 	mul.w	r3, r0, r3
 800efa8:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800efaa:	497b      	ldr	r1, [pc, #492]	; (800f198 <tcp_slowtmr+0x588>)
 800efac:	fba1 1303 	umull	r1, r3, r1, r3
 800efb0:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800efb2:	429a      	cmp	r2, r3
 800efb4:	d911      	bls.n	800efda <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 800efb6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800efb8:	f004 fac8 	bl	801354c <tcp_keepalive>
 800efbc:	4603      	mov	r3, r0
 800efbe:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 800efc2:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d107      	bne.n	800efda <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 800efca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800efcc:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800efd0:	3301      	adds	r3, #1
 800efd2:	b2da      	uxtb	r2, r3
 800efd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800efd6:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 800efda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800efdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d011      	beq.n	800f006 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800efe2:	4b6c      	ldr	r3, [pc, #432]	; (800f194 <tcp_slowtmr+0x584>)
 800efe4:	681a      	ldr	r2, [r3, #0]
 800efe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800efe8:	6a1b      	ldr	r3, [r3, #32]
 800efea:	1ad2      	subs	r2, r2, r3
 800efec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800efee:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800eff2:	4619      	mov	r1, r3
 800eff4:	460b      	mov	r3, r1
 800eff6:	005b      	lsls	r3, r3, #1
 800eff8:	440b      	add	r3, r1
 800effa:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800effc:	429a      	cmp	r2, r3
 800effe:	d302      	bcc.n	800f006 <tcp_slowtmr+0x3f6>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 800f000:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f002:	f000 fddb 	bl	800fbbc <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 800f006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f008:	7d1b      	ldrb	r3, [r3, #20]
 800f00a:	2b03      	cmp	r3, #3
 800f00c:	d10b      	bne.n	800f026 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800f00e:	4b61      	ldr	r3, [pc, #388]	; (800f194 <tcp_slowtmr+0x584>)
 800f010:	681a      	ldr	r2, [r3, #0]
 800f012:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f014:	6a1b      	ldr	r3, [r3, #32]
 800f016:	1ad3      	subs	r3, r2, r3
 800f018:	2b28      	cmp	r3, #40	; 0x28
 800f01a:	d904      	bls.n	800f026 <tcp_slowtmr+0x416>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 800f01c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f020:	3301      	adds	r3, #1
 800f022:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 800f026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f028:	7d1b      	ldrb	r3, [r3, #20]
 800f02a:	2b09      	cmp	r3, #9
 800f02c:	d10b      	bne.n	800f046 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800f02e:	4b59      	ldr	r3, [pc, #356]	; (800f194 <tcp_slowtmr+0x584>)
 800f030:	681a      	ldr	r2, [r3, #0]
 800f032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f034:	6a1b      	ldr	r3, [r3, #32]
 800f036:	1ad3      	subs	r3, r2, r3
 800f038:	2bf0      	cmp	r3, #240	; 0xf0
 800f03a:	d904      	bls.n	800f046 <tcp_slowtmr+0x436>
        ++pcb_remove;
 800f03c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f040:	3301      	adds	r3, #1
 800f042:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800f046:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d060      	beq.n	800f110 <tcp_slowtmr+0x500>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 800f04e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f050:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f054:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 800f056:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f058:	f000 fbfc 	bl	800f854 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 800f05c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d010      	beq.n	800f084 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800f062:	4b4f      	ldr	r3, [pc, #316]	; (800f1a0 <tcp_slowtmr+0x590>)
 800f064:	681b      	ldr	r3, [r3, #0]
 800f066:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f068:	429a      	cmp	r2, r3
 800f06a:	d106      	bne.n	800f07a <tcp_slowtmr+0x46a>
 800f06c:	4b4d      	ldr	r3, [pc, #308]	; (800f1a4 <tcp_slowtmr+0x594>)
 800f06e:	f240 526d 	movw	r2, #1389	; 0x56d
 800f072:	494d      	ldr	r1, [pc, #308]	; (800f1a8 <tcp_slowtmr+0x598>)
 800f074:	484d      	ldr	r0, [pc, #308]	; (800f1ac <tcp_slowtmr+0x59c>)
 800f076:	f008 f9dd 	bl	8017434 <iprintf>
        prev->next = pcb->next;
 800f07a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f07c:	68da      	ldr	r2, [r3, #12]
 800f07e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f080:	60da      	str	r2, [r3, #12]
 800f082:	e00f      	b.n	800f0a4 <tcp_slowtmr+0x494>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800f084:	4b46      	ldr	r3, [pc, #280]	; (800f1a0 <tcp_slowtmr+0x590>)
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f08a:	429a      	cmp	r2, r3
 800f08c:	d006      	beq.n	800f09c <tcp_slowtmr+0x48c>
 800f08e:	4b45      	ldr	r3, [pc, #276]	; (800f1a4 <tcp_slowtmr+0x594>)
 800f090:	f240 5271 	movw	r2, #1393	; 0x571
 800f094:	4946      	ldr	r1, [pc, #280]	; (800f1b0 <tcp_slowtmr+0x5a0>)
 800f096:	4845      	ldr	r0, [pc, #276]	; (800f1ac <tcp_slowtmr+0x59c>)
 800f098:	f008 f9cc 	bl	8017434 <iprintf>
        tcp_active_pcbs = pcb->next;
 800f09c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f09e:	68db      	ldr	r3, [r3, #12]
 800f0a0:	4a3f      	ldr	r2, [pc, #252]	; (800f1a0 <tcp_slowtmr+0x590>)
 800f0a2:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 800f0a4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d013      	beq.n	800f0d4 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800f0ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0ae:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800f0b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0b2:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800f0b4:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 800f0b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0b8:	3304      	adds	r3, #4
 800f0ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f0bc:	8ad2      	ldrh	r2, [r2, #22]
 800f0be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f0c0:	8b09      	ldrh	r1, [r1, #24]
 800f0c2:	9102      	str	r1, [sp, #8]
 800f0c4:	9201      	str	r2, [sp, #4]
 800f0c6:	9300      	str	r3, [sp, #0]
 800f0c8:	462b      	mov	r3, r5
 800f0ca:	4622      	mov	r2, r4
 800f0cc:	4601      	mov	r1, r0
 800f0ce:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f0d0:	f004 f988 	bl	80133e4 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 800f0d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0d6:	691b      	ldr	r3, [r3, #16]
 800f0d8:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800f0da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0dc:	7d1b      	ldrb	r3, [r3, #20]
 800f0de:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800f0e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0e2:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800f0e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0e6:	68db      	ldr	r3, [r3, #12]
 800f0e8:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800f0ea:	6838      	ldr	r0, [r7, #0]
 800f0ec:	f7ff f9f2 	bl	800e4d4 <tcp_free>

      tcp_active_pcbs_changed = 0;
 800f0f0:	4b30      	ldr	r3, [pc, #192]	; (800f1b4 <tcp_slowtmr+0x5a4>)
 800f0f2:	2200      	movs	r2, #0
 800f0f4:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d004      	beq.n	800f106 <tcp_slowtmr+0x4f6>
 800f0fc:	68fb      	ldr	r3, [r7, #12]
 800f0fe:	f06f 010c 	mvn.w	r1, #12
 800f102:	68b8      	ldr	r0, [r7, #8]
 800f104:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800f106:	4b2b      	ldr	r3, [pc, #172]	; (800f1b4 <tcp_slowtmr+0x5a4>)
 800f108:	781b      	ldrb	r3, [r3, #0]
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	d037      	beq.n	800f17e <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 800f10e:	e590      	b.n	800ec32 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 800f110:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f112:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800f114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f116:	68db      	ldr	r3, [r3, #12]
 800f118:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 800f11a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f11c:	7f1b      	ldrb	r3, [r3, #28]
 800f11e:	3301      	adds	r3, #1
 800f120:	b2da      	uxtb	r2, r3
 800f122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f124:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800f126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f128:	7f1a      	ldrb	r2, [r3, #28]
 800f12a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f12c:	7f5b      	ldrb	r3, [r3, #29]
 800f12e:	429a      	cmp	r2, r3
 800f130:	d325      	bcc.n	800f17e <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 800f132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f134:	2200      	movs	r2, #0
 800f136:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 800f138:	4b1e      	ldr	r3, [pc, #120]	; (800f1b4 <tcp_slowtmr+0x5a4>)
 800f13a:	2200      	movs	r2, #0
 800f13c:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800f13e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f140:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f144:	2b00      	cmp	r3, #0
 800f146:	d00b      	beq.n	800f160 <tcp_slowtmr+0x550>
 800f148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f14a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f14e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f150:	6912      	ldr	r2, [r2, #16]
 800f152:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f154:	4610      	mov	r0, r2
 800f156:	4798      	blx	r3
 800f158:	4603      	mov	r3, r0
 800f15a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800f15e:	e002      	b.n	800f166 <tcp_slowtmr+0x556>
 800f160:	2300      	movs	r3, #0
 800f162:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 800f166:	4b13      	ldr	r3, [pc, #76]	; (800f1b4 <tcp_slowtmr+0x5a4>)
 800f168:	781b      	ldrb	r3, [r3, #0]
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d000      	beq.n	800f170 <tcp_slowtmr+0x560>
          goto tcp_slowtmr_start;
 800f16e:	e560      	b.n	800ec32 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800f170:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800f174:	2b00      	cmp	r3, #0
 800f176:	d102      	bne.n	800f17e <tcp_slowtmr+0x56e>
          tcp_output(prev);
 800f178:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f17a:	f003 fb7f 	bl	801287c <tcp_output>
  while (pcb != NULL) {
 800f17e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f180:	2b00      	cmp	r3, #0
 800f182:	f47f ad5c 	bne.w	800ec3e <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800f186:	2300      	movs	r3, #0
 800f188:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 800f18a:	4b0b      	ldr	r3, [pc, #44]	; (800f1b8 <tcp_slowtmr+0x5a8>)
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800f190:	e067      	b.n	800f262 <tcp_slowtmr+0x652>
 800f192:	bf00      	nop
 800f194:	200089b0 	.word	0x200089b0
 800f198:	10624dd3 	.word	0x10624dd3
 800f19c:	000124f8 	.word	0x000124f8
 800f1a0:	200089bc 	.word	0x200089bc
 800f1a4:	0801a244 	.word	0x0801a244
 800f1a8:	0801a67c 	.word	0x0801a67c
 800f1ac:	0801a288 	.word	0x0801a288
 800f1b0:	0801a6a8 	.word	0x0801a6a8
 800f1b4:	200089c4 	.word	0x200089c4
 800f1b8:	200089c0 	.word	0x200089c0
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800f1bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1be:	7d1b      	ldrb	r3, [r3, #20]
 800f1c0:	2b0a      	cmp	r3, #10
 800f1c2:	d006      	beq.n	800f1d2 <tcp_slowtmr+0x5c2>
 800f1c4:	4b2b      	ldr	r3, [pc, #172]	; (800f274 <tcp_slowtmr+0x664>)
 800f1c6:	f240 52a1 	movw	r2, #1441	; 0x5a1
 800f1ca:	492b      	ldr	r1, [pc, #172]	; (800f278 <tcp_slowtmr+0x668>)
 800f1cc:	482b      	ldr	r0, [pc, #172]	; (800f27c <tcp_slowtmr+0x66c>)
 800f1ce:	f008 f931 	bl	8017434 <iprintf>
    pcb_remove = 0;
 800f1d2:	2300      	movs	r3, #0
 800f1d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800f1d8:	4b29      	ldr	r3, [pc, #164]	; (800f280 <tcp_slowtmr+0x670>)
 800f1da:	681a      	ldr	r2, [r3, #0]
 800f1dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1de:	6a1b      	ldr	r3, [r3, #32]
 800f1e0:	1ad3      	subs	r3, r2, r3
 800f1e2:	2bf0      	cmp	r3, #240	; 0xf0
 800f1e4:	d904      	bls.n	800f1f0 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 800f1e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f1ea:	3301      	adds	r3, #1
 800f1ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800f1f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d02f      	beq.n	800f258 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800f1f8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f1fa:	f000 fb2b 	bl	800f854 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800f1fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f200:	2b00      	cmp	r3, #0
 800f202:	d010      	beq.n	800f226 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800f204:	4b1f      	ldr	r3, [pc, #124]	; (800f284 <tcp_slowtmr+0x674>)
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f20a:	429a      	cmp	r2, r3
 800f20c:	d106      	bne.n	800f21c <tcp_slowtmr+0x60c>
 800f20e:	4b19      	ldr	r3, [pc, #100]	; (800f274 <tcp_slowtmr+0x664>)
 800f210:	f240 52af 	movw	r2, #1455	; 0x5af
 800f214:	491c      	ldr	r1, [pc, #112]	; (800f288 <tcp_slowtmr+0x678>)
 800f216:	4819      	ldr	r0, [pc, #100]	; (800f27c <tcp_slowtmr+0x66c>)
 800f218:	f008 f90c 	bl	8017434 <iprintf>
        prev->next = pcb->next;
 800f21c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f21e:	68da      	ldr	r2, [r3, #12]
 800f220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f222:	60da      	str	r2, [r3, #12]
 800f224:	e00f      	b.n	800f246 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800f226:	4b17      	ldr	r3, [pc, #92]	; (800f284 <tcp_slowtmr+0x674>)
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f22c:	429a      	cmp	r2, r3
 800f22e:	d006      	beq.n	800f23e <tcp_slowtmr+0x62e>
 800f230:	4b10      	ldr	r3, [pc, #64]	; (800f274 <tcp_slowtmr+0x664>)
 800f232:	f240 52b3 	movw	r2, #1459	; 0x5b3
 800f236:	4915      	ldr	r1, [pc, #84]	; (800f28c <tcp_slowtmr+0x67c>)
 800f238:	4810      	ldr	r0, [pc, #64]	; (800f27c <tcp_slowtmr+0x66c>)
 800f23a:	f008 f8fb 	bl	8017434 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800f23e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f240:	68db      	ldr	r3, [r3, #12]
 800f242:	4a10      	ldr	r2, [pc, #64]	; (800f284 <tcp_slowtmr+0x674>)
 800f244:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800f246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f248:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800f24a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f24c:	68db      	ldr	r3, [r3, #12]
 800f24e:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800f250:	69f8      	ldr	r0, [r7, #28]
 800f252:	f7ff f93f 	bl	800e4d4 <tcp_free>
 800f256:	e004      	b.n	800f262 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 800f258:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f25a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800f25c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f25e:	68db      	ldr	r3, [r3, #12]
 800f260:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800f262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f264:	2b00      	cmp	r3, #0
 800f266:	d1a9      	bne.n	800f1bc <tcp_slowtmr+0x5ac>
    }
  }
}
 800f268:	bf00      	nop
 800f26a:	bf00      	nop
 800f26c:	3730      	adds	r7, #48	; 0x30
 800f26e:	46bd      	mov	sp, r7
 800f270:	bdb0      	pop	{r4, r5, r7, pc}
 800f272:	bf00      	nop
 800f274:	0801a244 	.word	0x0801a244
 800f278:	0801a6d4 	.word	0x0801a6d4
 800f27c:	0801a288 	.word	0x0801a288
 800f280:	200089b0 	.word	0x200089b0
 800f284:	200089c0 	.word	0x200089c0
 800f288:	0801a704 	.word	0x0801a704
 800f28c:	0801a72c 	.word	0x0801a72c

0800f290 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800f290:	b580      	push	{r7, lr}
 800f292:	b082      	sub	sp, #8
 800f294:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800f296:	4b2d      	ldr	r3, [pc, #180]	; (800f34c <tcp_fasttmr+0xbc>)
 800f298:	781b      	ldrb	r3, [r3, #0]
 800f29a:	3301      	adds	r3, #1
 800f29c:	b2da      	uxtb	r2, r3
 800f29e:	4b2b      	ldr	r3, [pc, #172]	; (800f34c <tcp_fasttmr+0xbc>)
 800f2a0:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800f2a2:	4b2b      	ldr	r3, [pc, #172]	; (800f350 <tcp_fasttmr+0xc0>)
 800f2a4:	681b      	ldr	r3, [r3, #0]
 800f2a6:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800f2a8:	e048      	b.n	800f33c <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	7f9a      	ldrb	r2, [r3, #30]
 800f2ae:	4b27      	ldr	r3, [pc, #156]	; (800f34c <tcp_fasttmr+0xbc>)
 800f2b0:	781b      	ldrb	r3, [r3, #0]
 800f2b2:	429a      	cmp	r2, r3
 800f2b4:	d03f      	beq.n	800f336 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800f2b6:	4b25      	ldr	r3, [pc, #148]	; (800f34c <tcp_fasttmr+0xbc>)
 800f2b8:	781a      	ldrb	r2, [r3, #0]
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	8b5b      	ldrh	r3, [r3, #26]
 800f2c2:	f003 0301 	and.w	r3, r3, #1
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	d010      	beq.n	800f2ec <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	8b5b      	ldrh	r3, [r3, #26]
 800f2ce:	f043 0302 	orr.w	r3, r3, #2
 800f2d2:	b29a      	uxth	r2, r3
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800f2d8:	6878      	ldr	r0, [r7, #4]
 800f2da:	f003 facf 	bl	801287c <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	8b5b      	ldrh	r3, [r3, #26]
 800f2e2:	f023 0303 	bic.w	r3, r3, #3
 800f2e6:	b29a      	uxth	r2, r3
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	8b5b      	ldrh	r3, [r3, #26]
 800f2f0:	f003 0308 	and.w	r3, r3, #8
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d009      	beq.n	800f30c <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	8b5b      	ldrh	r3, [r3, #26]
 800f2fc:	f023 0308 	bic.w	r3, r3, #8
 800f300:	b29a      	uxth	r2, r3
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800f306:	6878      	ldr	r0, [r7, #4]
 800f308:	f7ff fa78 	bl	800e7fc <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	68db      	ldr	r3, [r3, #12]
 800f310:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f316:	2b00      	cmp	r3, #0
 800f318:	d00a      	beq.n	800f330 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800f31a:	4b0e      	ldr	r3, [pc, #56]	; (800f354 <tcp_fasttmr+0xc4>)
 800f31c:	2200      	movs	r2, #0
 800f31e:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800f320:	6878      	ldr	r0, [r7, #4]
 800f322:	f000 f819 	bl	800f358 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800f326:	4b0b      	ldr	r3, [pc, #44]	; (800f354 <tcp_fasttmr+0xc4>)
 800f328:	781b      	ldrb	r3, [r3, #0]
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d000      	beq.n	800f330 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800f32e:	e7b8      	b.n	800f2a2 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800f330:	683b      	ldr	r3, [r7, #0]
 800f332:	607b      	str	r3, [r7, #4]
 800f334:	e002      	b.n	800f33c <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	68db      	ldr	r3, [r3, #12]
 800f33a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d1b3      	bne.n	800f2aa <tcp_fasttmr+0x1a>
    }
  }
}
 800f342:	bf00      	nop
 800f344:	bf00      	nop
 800f346:	3708      	adds	r7, #8
 800f348:	46bd      	mov	sp, r7
 800f34a:	bd80      	pop	{r7, pc}
 800f34c:	200089c6 	.word	0x200089c6
 800f350:	200089bc 	.word	0x200089bc
 800f354:	200089c4 	.word	0x200089c4

0800f358 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800f358:	b590      	push	{r4, r7, lr}
 800f35a:	b085      	sub	sp, #20
 800f35c:	af00      	add	r7, sp, #0
 800f35e:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	2b00      	cmp	r3, #0
 800f364:	d109      	bne.n	800f37a <tcp_process_refused_data+0x22>
 800f366:	4b37      	ldr	r3, [pc, #220]	; (800f444 <tcp_process_refused_data+0xec>)
 800f368:	f240 6209 	movw	r2, #1545	; 0x609
 800f36c:	4936      	ldr	r1, [pc, #216]	; (800f448 <tcp_process_refused_data+0xf0>)
 800f36e:	4837      	ldr	r0, [pc, #220]	; (800f44c <tcp_process_refused_data+0xf4>)
 800f370:	f008 f860 	bl	8017434 <iprintf>
 800f374:	f06f 030f 	mvn.w	r3, #15
 800f378:	e060      	b.n	800f43c <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f37e:	7b5b      	ldrb	r3, [r3, #13]
 800f380:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f386:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	2200      	movs	r2, #0
 800f38c:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f394:	2b00      	cmp	r3, #0
 800f396:	d00b      	beq.n	800f3b0 <tcp_process_refused_data+0x58>
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	6918      	ldr	r0, [r3, #16]
 800f3a2:	2300      	movs	r3, #0
 800f3a4:	68ba      	ldr	r2, [r7, #8]
 800f3a6:	6879      	ldr	r1, [r7, #4]
 800f3a8:	47a0      	blx	r4
 800f3aa:	4603      	mov	r3, r0
 800f3ac:	73fb      	strb	r3, [r7, #15]
 800f3ae:	e007      	b.n	800f3c0 <tcp_process_refused_data+0x68>
 800f3b0:	2300      	movs	r3, #0
 800f3b2:	68ba      	ldr	r2, [r7, #8]
 800f3b4:	6879      	ldr	r1, [r7, #4]
 800f3b6:	2000      	movs	r0, #0
 800f3b8:	f000 f8a4 	bl	800f504 <tcp_recv_null>
 800f3bc:	4603      	mov	r3, r0
 800f3be:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800f3c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d12a      	bne.n	800f41e <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800f3c8:	7bbb      	ldrb	r3, [r7, #14]
 800f3ca:	f003 0320 	and.w	r3, r3, #32
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	d033      	beq.n	800f43a <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f3d6:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800f3da:	d005      	beq.n	800f3e8 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f3e0:	3301      	adds	r3, #1
 800f3e2:	b29a      	uxth	r2, r3
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d00b      	beq.n	800f40a <tcp_process_refused_data+0xb2>
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	6918      	ldr	r0, [r3, #16]
 800f3fc:	2300      	movs	r3, #0
 800f3fe:	2200      	movs	r2, #0
 800f400:	6879      	ldr	r1, [r7, #4]
 800f402:	47a0      	blx	r4
 800f404:	4603      	mov	r3, r0
 800f406:	73fb      	strb	r3, [r7, #15]
 800f408:	e001      	b.n	800f40e <tcp_process_refused_data+0xb6>
 800f40a:	2300      	movs	r3, #0
 800f40c:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800f40e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f412:	f113 0f0d 	cmn.w	r3, #13
 800f416:	d110      	bne.n	800f43a <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800f418:	f06f 030c 	mvn.w	r3, #12
 800f41c:	e00e      	b.n	800f43c <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800f41e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f422:	f113 0f0d 	cmn.w	r3, #13
 800f426:	d102      	bne.n	800f42e <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800f428:	f06f 030c 	mvn.w	r3, #12
 800f42c:	e006      	b.n	800f43c <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	68ba      	ldr	r2, [r7, #8]
 800f432:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 800f434:	f06f 0304 	mvn.w	r3, #4
 800f438:	e000      	b.n	800f43c <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800f43a:	2300      	movs	r3, #0
}
 800f43c:	4618      	mov	r0, r3
 800f43e:	3714      	adds	r7, #20
 800f440:	46bd      	mov	sp, r7
 800f442:	bd90      	pop	{r4, r7, pc}
 800f444:	0801a244 	.word	0x0801a244
 800f448:	0801a754 	.word	0x0801a754
 800f44c:	0801a288 	.word	0x0801a288

0800f450 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800f450:	b580      	push	{r7, lr}
 800f452:	b084      	sub	sp, #16
 800f454:	af00      	add	r7, sp, #0
 800f456:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800f458:	e007      	b.n	800f46a <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	681b      	ldr	r3, [r3, #0]
 800f45e:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800f460:	6878      	ldr	r0, [r7, #4]
 800f462:	f000 f80a 	bl	800f47a <tcp_seg_free>
    seg = next;
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	d1f4      	bne.n	800f45a <tcp_segs_free+0xa>
  }
}
 800f470:	bf00      	nop
 800f472:	bf00      	nop
 800f474:	3710      	adds	r7, #16
 800f476:	46bd      	mov	sp, r7
 800f478:	bd80      	pop	{r7, pc}

0800f47a <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800f47a:	b580      	push	{r7, lr}
 800f47c:	b082      	sub	sp, #8
 800f47e:	af00      	add	r7, sp, #0
 800f480:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	2b00      	cmp	r3, #0
 800f486:	d00c      	beq.n	800f4a2 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	685b      	ldr	r3, [r3, #4]
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	d004      	beq.n	800f49a <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	685b      	ldr	r3, [r3, #4]
 800f494:	4618      	mov	r0, r3
 800f496:	f7fe fd6d 	bl	800df74 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800f49a:	6879      	ldr	r1, [r7, #4]
 800f49c:	2003      	movs	r0, #3
 800f49e:	f7fd ff13 	bl	800d2c8 <memp_free>
  }
}
 800f4a2:	bf00      	nop
 800f4a4:	3708      	adds	r7, #8
 800f4a6:	46bd      	mov	sp, r7
 800f4a8:	bd80      	pop	{r7, pc}
	...

0800f4ac <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800f4ac:	b580      	push	{r7, lr}
 800f4ae:	b084      	sub	sp, #16
 800f4b0:	af00      	add	r7, sp, #0
 800f4b2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d106      	bne.n	800f4c8 <tcp_seg_copy+0x1c>
 800f4ba:	4b0f      	ldr	r3, [pc, #60]	; (800f4f8 <tcp_seg_copy+0x4c>)
 800f4bc:	f240 6282 	movw	r2, #1666	; 0x682
 800f4c0:	490e      	ldr	r1, [pc, #56]	; (800f4fc <tcp_seg_copy+0x50>)
 800f4c2:	480f      	ldr	r0, [pc, #60]	; (800f500 <tcp_seg_copy+0x54>)
 800f4c4:	f007 ffb6 	bl	8017434 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800f4c8:	2003      	movs	r0, #3
 800f4ca:	f7fd fe8d 	bl	800d1e8 <memp_malloc>
 800f4ce:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800f4d0:	68fb      	ldr	r3, [r7, #12]
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d101      	bne.n	800f4da <tcp_seg_copy+0x2e>
    return NULL;
 800f4d6:	2300      	movs	r3, #0
 800f4d8:	e00a      	b.n	800f4f0 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800f4da:	2210      	movs	r2, #16
 800f4dc:	6879      	ldr	r1, [r7, #4]
 800f4de:	68f8      	ldr	r0, [r7, #12]
 800f4e0:	f008 f8c1 	bl	8017666 <memcpy>
  pbuf_ref(cseg->p);
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	685b      	ldr	r3, [r3, #4]
 800f4e8:	4618      	mov	r0, r3
 800f4ea:	f7fe fde3 	bl	800e0b4 <pbuf_ref>
  return cseg;
 800f4ee:	68fb      	ldr	r3, [r7, #12]
}
 800f4f0:	4618      	mov	r0, r3
 800f4f2:	3710      	adds	r7, #16
 800f4f4:	46bd      	mov	sp, r7
 800f4f6:	bd80      	pop	{r7, pc}
 800f4f8:	0801a244 	.word	0x0801a244
 800f4fc:	0801a798 	.word	0x0801a798
 800f500:	0801a288 	.word	0x0801a288

0800f504 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800f504:	b580      	push	{r7, lr}
 800f506:	b084      	sub	sp, #16
 800f508:	af00      	add	r7, sp, #0
 800f50a:	60f8      	str	r0, [r7, #12]
 800f50c:	60b9      	str	r1, [r7, #8]
 800f50e:	607a      	str	r2, [r7, #4]
 800f510:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800f512:	68bb      	ldr	r3, [r7, #8]
 800f514:	2b00      	cmp	r3, #0
 800f516:	d109      	bne.n	800f52c <tcp_recv_null+0x28>
 800f518:	4b12      	ldr	r3, [pc, #72]	; (800f564 <tcp_recv_null+0x60>)
 800f51a:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 800f51e:	4912      	ldr	r1, [pc, #72]	; (800f568 <tcp_recv_null+0x64>)
 800f520:	4812      	ldr	r0, [pc, #72]	; (800f56c <tcp_recv_null+0x68>)
 800f522:	f007 ff87 	bl	8017434 <iprintf>
 800f526:	f06f 030f 	mvn.w	r3, #15
 800f52a:	e016      	b.n	800f55a <tcp_recv_null+0x56>

  if (p != NULL) {
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	2b00      	cmp	r3, #0
 800f530:	d009      	beq.n	800f546 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	891b      	ldrh	r3, [r3, #8]
 800f536:	4619      	mov	r1, r3
 800f538:	68b8      	ldr	r0, [r7, #8]
 800f53a:	f7ff fb19 	bl	800eb70 <tcp_recved>
    pbuf_free(p);
 800f53e:	6878      	ldr	r0, [r7, #4]
 800f540:	f7fe fd18 	bl	800df74 <pbuf_free>
 800f544:	e008      	b.n	800f558 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800f546:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d104      	bne.n	800f558 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800f54e:	68b8      	ldr	r0, [r7, #8]
 800f550:	f7ff f9be 	bl	800e8d0 <tcp_close>
 800f554:	4603      	mov	r3, r0
 800f556:	e000      	b.n	800f55a <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800f558:	2300      	movs	r3, #0
}
 800f55a:	4618      	mov	r0, r3
 800f55c:	3710      	adds	r7, #16
 800f55e:	46bd      	mov	sp, r7
 800f560:	bd80      	pop	{r7, pc}
 800f562:	bf00      	nop
 800f564:	0801a244 	.word	0x0801a244
 800f568:	0801a7b4 	.word	0x0801a7b4
 800f56c:	0801a288 	.word	0x0801a288

0800f570 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800f570:	b580      	push	{r7, lr}
 800f572:	b086      	sub	sp, #24
 800f574:	af00      	add	r7, sp, #0
 800f576:	4603      	mov	r3, r0
 800f578:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800f57a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f57e:	2b00      	cmp	r3, #0
 800f580:	db01      	blt.n	800f586 <tcp_kill_prio+0x16>
 800f582:	79fb      	ldrb	r3, [r7, #7]
 800f584:	e000      	b.n	800f588 <tcp_kill_prio+0x18>
 800f586:	237f      	movs	r3, #127	; 0x7f
 800f588:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800f58a:	7afb      	ldrb	r3, [r7, #11]
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d034      	beq.n	800f5fa <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800f590:	7afb      	ldrb	r3, [r7, #11]
 800f592:	3b01      	subs	r3, #1
 800f594:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800f596:	2300      	movs	r3, #0
 800f598:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800f59a:	2300      	movs	r3, #0
 800f59c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f59e:	4b19      	ldr	r3, [pc, #100]	; (800f604 <tcp_kill_prio+0x94>)
 800f5a0:	681b      	ldr	r3, [r3, #0]
 800f5a2:	617b      	str	r3, [r7, #20]
 800f5a4:	e01f      	b.n	800f5e6 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800f5a6:	697b      	ldr	r3, [r7, #20]
 800f5a8:	7d5b      	ldrb	r3, [r3, #21]
 800f5aa:	7afa      	ldrb	r2, [r7, #11]
 800f5ac:	429a      	cmp	r2, r3
 800f5ae:	d80c      	bhi.n	800f5ca <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800f5b0:	697b      	ldr	r3, [r7, #20]
 800f5b2:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800f5b4:	7afa      	ldrb	r2, [r7, #11]
 800f5b6:	429a      	cmp	r2, r3
 800f5b8:	d112      	bne.n	800f5e0 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800f5ba:	4b13      	ldr	r3, [pc, #76]	; (800f608 <tcp_kill_prio+0x98>)
 800f5bc:	681a      	ldr	r2, [r3, #0]
 800f5be:	697b      	ldr	r3, [r7, #20]
 800f5c0:	6a1b      	ldr	r3, [r3, #32]
 800f5c2:	1ad3      	subs	r3, r2, r3
 800f5c4:	68fa      	ldr	r2, [r7, #12]
 800f5c6:	429a      	cmp	r2, r3
 800f5c8:	d80a      	bhi.n	800f5e0 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800f5ca:	4b0f      	ldr	r3, [pc, #60]	; (800f608 <tcp_kill_prio+0x98>)
 800f5cc:	681a      	ldr	r2, [r3, #0]
 800f5ce:	697b      	ldr	r3, [r7, #20]
 800f5d0:	6a1b      	ldr	r3, [r3, #32]
 800f5d2:	1ad3      	subs	r3, r2, r3
 800f5d4:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800f5d6:	697b      	ldr	r3, [r7, #20]
 800f5d8:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800f5da:	697b      	ldr	r3, [r7, #20]
 800f5dc:	7d5b      	ldrb	r3, [r3, #21]
 800f5de:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f5e0:	697b      	ldr	r3, [r7, #20]
 800f5e2:	68db      	ldr	r3, [r3, #12]
 800f5e4:	617b      	str	r3, [r7, #20]
 800f5e6:	697b      	ldr	r3, [r7, #20]
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	d1dc      	bne.n	800f5a6 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800f5ec:	693b      	ldr	r3, [r7, #16]
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d004      	beq.n	800f5fc <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800f5f2:	6938      	ldr	r0, [r7, #16]
 800f5f4:	f7ff fa56 	bl	800eaa4 <tcp_abort>
 800f5f8:	e000      	b.n	800f5fc <tcp_kill_prio+0x8c>
    return;
 800f5fa:	bf00      	nop
  }
}
 800f5fc:	3718      	adds	r7, #24
 800f5fe:	46bd      	mov	sp, r7
 800f600:	bd80      	pop	{r7, pc}
 800f602:	bf00      	nop
 800f604:	200089bc 	.word	0x200089bc
 800f608:	200089b0 	.word	0x200089b0

0800f60c <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800f60c:	b580      	push	{r7, lr}
 800f60e:	b086      	sub	sp, #24
 800f610:	af00      	add	r7, sp, #0
 800f612:	4603      	mov	r3, r0
 800f614:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800f616:	79fb      	ldrb	r3, [r7, #7]
 800f618:	2b08      	cmp	r3, #8
 800f61a:	d009      	beq.n	800f630 <tcp_kill_state+0x24>
 800f61c:	79fb      	ldrb	r3, [r7, #7]
 800f61e:	2b09      	cmp	r3, #9
 800f620:	d006      	beq.n	800f630 <tcp_kill_state+0x24>
 800f622:	4b1a      	ldr	r3, [pc, #104]	; (800f68c <tcp_kill_state+0x80>)
 800f624:	f240 62dd 	movw	r2, #1757	; 0x6dd
 800f628:	4919      	ldr	r1, [pc, #100]	; (800f690 <tcp_kill_state+0x84>)
 800f62a:	481a      	ldr	r0, [pc, #104]	; (800f694 <tcp_kill_state+0x88>)
 800f62c:	f007 ff02 	bl	8017434 <iprintf>

  inactivity = 0;
 800f630:	2300      	movs	r3, #0
 800f632:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800f634:	2300      	movs	r3, #0
 800f636:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f638:	4b17      	ldr	r3, [pc, #92]	; (800f698 <tcp_kill_state+0x8c>)
 800f63a:	681b      	ldr	r3, [r3, #0]
 800f63c:	617b      	str	r3, [r7, #20]
 800f63e:	e017      	b.n	800f670 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800f640:	697b      	ldr	r3, [r7, #20]
 800f642:	7d1b      	ldrb	r3, [r3, #20]
 800f644:	79fa      	ldrb	r2, [r7, #7]
 800f646:	429a      	cmp	r2, r3
 800f648:	d10f      	bne.n	800f66a <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800f64a:	4b14      	ldr	r3, [pc, #80]	; (800f69c <tcp_kill_state+0x90>)
 800f64c:	681a      	ldr	r2, [r3, #0]
 800f64e:	697b      	ldr	r3, [r7, #20]
 800f650:	6a1b      	ldr	r3, [r3, #32]
 800f652:	1ad3      	subs	r3, r2, r3
 800f654:	68fa      	ldr	r2, [r7, #12]
 800f656:	429a      	cmp	r2, r3
 800f658:	d807      	bhi.n	800f66a <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800f65a:	4b10      	ldr	r3, [pc, #64]	; (800f69c <tcp_kill_state+0x90>)
 800f65c:	681a      	ldr	r2, [r3, #0]
 800f65e:	697b      	ldr	r3, [r7, #20]
 800f660:	6a1b      	ldr	r3, [r3, #32]
 800f662:	1ad3      	subs	r3, r2, r3
 800f664:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800f666:	697b      	ldr	r3, [r7, #20]
 800f668:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f66a:	697b      	ldr	r3, [r7, #20]
 800f66c:	68db      	ldr	r3, [r3, #12]
 800f66e:	617b      	str	r3, [r7, #20]
 800f670:	697b      	ldr	r3, [r7, #20]
 800f672:	2b00      	cmp	r3, #0
 800f674:	d1e4      	bne.n	800f640 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800f676:	693b      	ldr	r3, [r7, #16]
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d003      	beq.n	800f684 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800f67c:	2100      	movs	r1, #0
 800f67e:	6938      	ldr	r0, [r7, #16]
 800f680:	f7ff f952 	bl	800e928 <tcp_abandon>
  }
}
 800f684:	bf00      	nop
 800f686:	3718      	adds	r7, #24
 800f688:	46bd      	mov	sp, r7
 800f68a:	bd80      	pop	{r7, pc}
 800f68c:	0801a244 	.word	0x0801a244
 800f690:	0801a7d0 	.word	0x0801a7d0
 800f694:	0801a288 	.word	0x0801a288
 800f698:	200089bc 	.word	0x200089bc
 800f69c:	200089b0 	.word	0x200089b0

0800f6a0 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800f6a0:	b580      	push	{r7, lr}
 800f6a2:	b084      	sub	sp, #16
 800f6a4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800f6a6:	2300      	movs	r3, #0
 800f6a8:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800f6aa:	2300      	movs	r3, #0
 800f6ac:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f6ae:	4b12      	ldr	r3, [pc, #72]	; (800f6f8 <tcp_kill_timewait+0x58>)
 800f6b0:	681b      	ldr	r3, [r3, #0]
 800f6b2:	60fb      	str	r3, [r7, #12]
 800f6b4:	e012      	b.n	800f6dc <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800f6b6:	4b11      	ldr	r3, [pc, #68]	; (800f6fc <tcp_kill_timewait+0x5c>)
 800f6b8:	681a      	ldr	r2, [r3, #0]
 800f6ba:	68fb      	ldr	r3, [r7, #12]
 800f6bc:	6a1b      	ldr	r3, [r3, #32]
 800f6be:	1ad3      	subs	r3, r2, r3
 800f6c0:	687a      	ldr	r2, [r7, #4]
 800f6c2:	429a      	cmp	r2, r3
 800f6c4:	d807      	bhi.n	800f6d6 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800f6c6:	4b0d      	ldr	r3, [pc, #52]	; (800f6fc <tcp_kill_timewait+0x5c>)
 800f6c8:	681a      	ldr	r2, [r3, #0]
 800f6ca:	68fb      	ldr	r3, [r7, #12]
 800f6cc:	6a1b      	ldr	r3, [r3, #32]
 800f6ce:	1ad3      	subs	r3, r2, r3
 800f6d0:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f6d6:	68fb      	ldr	r3, [r7, #12]
 800f6d8:	68db      	ldr	r3, [r3, #12]
 800f6da:	60fb      	str	r3, [r7, #12]
 800f6dc:	68fb      	ldr	r3, [r7, #12]
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	d1e9      	bne.n	800f6b6 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800f6e2:	68bb      	ldr	r3, [r7, #8]
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d002      	beq.n	800f6ee <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800f6e8:	68b8      	ldr	r0, [r7, #8]
 800f6ea:	f7ff f9db 	bl	800eaa4 <tcp_abort>
  }
}
 800f6ee:	bf00      	nop
 800f6f0:	3710      	adds	r7, #16
 800f6f2:	46bd      	mov	sp, r7
 800f6f4:	bd80      	pop	{r7, pc}
 800f6f6:	bf00      	nop
 800f6f8:	200089c0 	.word	0x200089c0
 800f6fc:	200089b0 	.word	0x200089b0

0800f700 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800f700:	b580      	push	{r7, lr}
 800f702:	b082      	sub	sp, #8
 800f704:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800f706:	4b10      	ldr	r3, [pc, #64]	; (800f748 <tcp_handle_closepend+0x48>)
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800f70c:	e014      	b.n	800f738 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	68db      	ldr	r3, [r3, #12]
 800f712:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	8b5b      	ldrh	r3, [r3, #26]
 800f718:	f003 0308 	and.w	r3, r3, #8
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	d009      	beq.n	800f734 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	8b5b      	ldrh	r3, [r3, #26]
 800f724:	f023 0308 	bic.w	r3, r3, #8
 800f728:	b29a      	uxth	r2, r3
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800f72e:	6878      	ldr	r0, [r7, #4]
 800f730:	f7ff f864 	bl	800e7fc <tcp_close_shutdown_fin>
    }
    pcb = next;
 800f734:	683b      	ldr	r3, [r7, #0]
 800f736:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d1e7      	bne.n	800f70e <tcp_handle_closepend+0xe>
  }
}
 800f73e:	bf00      	nop
 800f740:	bf00      	nop
 800f742:	3708      	adds	r7, #8
 800f744:	46bd      	mov	sp, r7
 800f746:	bd80      	pop	{r7, pc}
 800f748:	200089bc 	.word	0x200089bc

0800f74c <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800f74c:	b580      	push	{r7, lr}
 800f74e:	b084      	sub	sp, #16
 800f750:	af00      	add	r7, sp, #0
 800f752:	4603      	mov	r3, r0
 800f754:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800f756:	2001      	movs	r0, #1
 800f758:	f7fd fd46 	bl	800d1e8 <memp_malloc>
 800f75c:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800f75e:	68fb      	ldr	r3, [r7, #12]
 800f760:	2b00      	cmp	r3, #0
 800f762:	d126      	bne.n	800f7b2 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800f764:	f7ff ffcc 	bl	800f700 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800f768:	f7ff ff9a 	bl	800f6a0 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800f76c:	2001      	movs	r0, #1
 800f76e:	f7fd fd3b 	bl	800d1e8 <memp_malloc>
 800f772:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800f774:	68fb      	ldr	r3, [r7, #12]
 800f776:	2b00      	cmp	r3, #0
 800f778:	d11b      	bne.n	800f7b2 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800f77a:	2009      	movs	r0, #9
 800f77c:	f7ff ff46 	bl	800f60c <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800f780:	2001      	movs	r0, #1
 800f782:	f7fd fd31 	bl	800d1e8 <memp_malloc>
 800f786:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800f788:	68fb      	ldr	r3, [r7, #12]
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d111      	bne.n	800f7b2 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800f78e:	2008      	movs	r0, #8
 800f790:	f7ff ff3c 	bl	800f60c <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800f794:	2001      	movs	r0, #1
 800f796:	f7fd fd27 	bl	800d1e8 <memp_malloc>
 800f79a:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d107      	bne.n	800f7b2 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800f7a2:	79fb      	ldrb	r3, [r7, #7]
 800f7a4:	4618      	mov	r0, r3
 800f7a6:	f7ff fee3 	bl	800f570 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800f7aa:	2001      	movs	r0, #1
 800f7ac:	f7fd fd1c 	bl	800d1e8 <memp_malloc>
 800f7b0:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800f7b2:	68fb      	ldr	r3, [r7, #12]
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d03f      	beq.n	800f838 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800f7b8:	229c      	movs	r2, #156	; 0x9c
 800f7ba:	2100      	movs	r1, #0
 800f7bc:	68f8      	ldr	r0, [r7, #12]
 800f7be:	f007 fed8 	bl	8017572 <memset>
    pcb->prio = prio;
 800f7c2:	68fb      	ldr	r3, [r7, #12]
 800f7c4:	79fa      	ldrb	r2, [r7, #7]
 800f7c6:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800f7c8:	68fb      	ldr	r3, [r7, #12]
 800f7ca:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800f7ce:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800f7d2:	68fb      	ldr	r3, [r7, #12]
 800f7d4:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800f7d8:	855a      	strh	r2, [r3, #42]	; 0x2a
 800f7da:	68fb      	ldr	r3, [r7, #12]
 800f7dc:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800f7de:	68fb      	ldr	r3, [r7, #12]
 800f7e0:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 800f7e2:	68fb      	ldr	r3, [r7, #12]
 800f7e4:	22ff      	movs	r2, #255	; 0xff
 800f7e6:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800f7e8:	68fb      	ldr	r3, [r7, #12]
 800f7ea:	f44f 7206 	mov.w	r2, #536	; 0x218
 800f7ee:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800f7f0:	68fb      	ldr	r3, [r7, #12]
 800f7f2:	2206      	movs	r2, #6
 800f7f4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800f7f8:	68fb      	ldr	r3, [r7, #12]
 800f7fa:	2206      	movs	r2, #6
 800f7fc:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 800f7fe:	68fb      	ldr	r3, [r7, #12]
 800f800:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f804:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 800f806:	68fb      	ldr	r3, [r7, #12]
 800f808:	2201      	movs	r2, #1
 800f80a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 800f80e:	4b0d      	ldr	r3, [pc, #52]	; (800f844 <tcp_alloc+0xf8>)
 800f810:	681a      	ldr	r2, [r3, #0]
 800f812:	68fb      	ldr	r3, [r7, #12]
 800f814:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800f816:	4b0c      	ldr	r3, [pc, #48]	; (800f848 <tcp_alloc+0xfc>)
 800f818:	781a      	ldrb	r2, [r3, #0]
 800f81a:	68fb      	ldr	r3, [r7, #12]
 800f81c:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800f81e:	68fb      	ldr	r3, [r7, #12]
 800f820:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800f824:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800f828:	68fb      	ldr	r3, [r7, #12]
 800f82a:	4a08      	ldr	r2, [pc, #32]	; (800f84c <tcp_alloc+0x100>)
 800f82c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	4a07      	ldr	r2, [pc, #28]	; (800f850 <tcp_alloc+0x104>)
 800f834:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800f838:	68fb      	ldr	r3, [r7, #12]
}
 800f83a:	4618      	mov	r0, r3
 800f83c:	3710      	adds	r7, #16
 800f83e:	46bd      	mov	sp, r7
 800f840:	bd80      	pop	{r7, pc}
 800f842:	bf00      	nop
 800f844:	200089b0 	.word	0x200089b0
 800f848:	200089c6 	.word	0x200089c6
 800f84c:	0800f505 	.word	0x0800f505
 800f850:	006ddd00 	.word	0x006ddd00

0800f854 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800f854:	b580      	push	{r7, lr}
 800f856:	b082      	sub	sp, #8
 800f858:	af00      	add	r7, sp, #0
 800f85a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d107      	bne.n	800f872 <tcp_pcb_purge+0x1e>
 800f862:	4b21      	ldr	r3, [pc, #132]	; (800f8e8 <tcp_pcb_purge+0x94>)
 800f864:	f640 0251 	movw	r2, #2129	; 0x851
 800f868:	4920      	ldr	r1, [pc, #128]	; (800f8ec <tcp_pcb_purge+0x98>)
 800f86a:	4821      	ldr	r0, [pc, #132]	; (800f8f0 <tcp_pcb_purge+0x9c>)
 800f86c:	f007 fde2 	bl	8017434 <iprintf>
 800f870:	e037      	b.n	800f8e2 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	7d1b      	ldrb	r3, [r3, #20]
 800f876:	2b00      	cmp	r3, #0
 800f878:	d033      	beq.n	800f8e2 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800f87e:	2b0a      	cmp	r3, #10
 800f880:	d02f      	beq.n	800f8e2 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800f886:	2b01      	cmp	r3, #1
 800f888:	d02b      	beq.n	800f8e2 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f88e:	2b00      	cmp	r3, #0
 800f890:	d007      	beq.n	800f8a2 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f896:	4618      	mov	r0, r3
 800f898:	f7fe fb6c 	bl	800df74 <pbuf_free>
      pcb->refused_data = NULL;
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	2200      	movs	r2, #0
 800f8a0:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d002      	beq.n	800f8b0 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800f8aa:	6878      	ldr	r0, [r7, #4]
 800f8ac:	f000 f986 	bl	800fbbc <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800f8b0:	687b      	ldr	r3, [r7, #4]
 800f8b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f8b6:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f8bc:	4618      	mov	r0, r3
 800f8be:	f7ff fdc7 	bl	800f450 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f8c6:	4618      	mov	r0, r3
 800f8c8:	f7ff fdc2 	bl	800f450 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	2200      	movs	r2, #0
 800f8d0:	66da      	str	r2, [r3, #108]	; 0x6c
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	2200      	movs	r2, #0
 800f8de:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800f8e2:	3708      	adds	r7, #8
 800f8e4:	46bd      	mov	sp, r7
 800f8e6:	bd80      	pop	{r7, pc}
 800f8e8:	0801a244 	.word	0x0801a244
 800f8ec:	0801a890 	.word	0x0801a890
 800f8f0:	0801a288 	.word	0x0801a288

0800f8f4 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800f8f4:	b580      	push	{r7, lr}
 800f8f6:	b084      	sub	sp, #16
 800f8f8:	af00      	add	r7, sp, #0
 800f8fa:	6078      	str	r0, [r7, #4]
 800f8fc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800f8fe:	683b      	ldr	r3, [r7, #0]
 800f900:	2b00      	cmp	r3, #0
 800f902:	d106      	bne.n	800f912 <tcp_pcb_remove+0x1e>
 800f904:	4b3e      	ldr	r3, [pc, #248]	; (800fa00 <tcp_pcb_remove+0x10c>)
 800f906:	f640 0283 	movw	r2, #2179	; 0x883
 800f90a:	493e      	ldr	r1, [pc, #248]	; (800fa04 <tcp_pcb_remove+0x110>)
 800f90c:	483e      	ldr	r0, [pc, #248]	; (800fa08 <tcp_pcb_remove+0x114>)
 800f90e:	f007 fd91 	bl	8017434 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	2b00      	cmp	r3, #0
 800f916:	d106      	bne.n	800f926 <tcp_pcb_remove+0x32>
 800f918:	4b39      	ldr	r3, [pc, #228]	; (800fa00 <tcp_pcb_remove+0x10c>)
 800f91a:	f640 0284 	movw	r2, #2180	; 0x884
 800f91e:	493b      	ldr	r1, [pc, #236]	; (800fa0c <tcp_pcb_remove+0x118>)
 800f920:	4839      	ldr	r0, [pc, #228]	; (800fa08 <tcp_pcb_remove+0x114>)
 800f922:	f007 fd87 	bl	8017434 <iprintf>

  TCP_RMV(pcblist, pcb);
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	683a      	ldr	r2, [r7, #0]
 800f92c:	429a      	cmp	r2, r3
 800f92e:	d105      	bne.n	800f93c <tcp_pcb_remove+0x48>
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	681b      	ldr	r3, [r3, #0]
 800f934:	68da      	ldr	r2, [r3, #12]
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	601a      	str	r2, [r3, #0]
 800f93a:	e013      	b.n	800f964 <tcp_pcb_remove+0x70>
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	681b      	ldr	r3, [r3, #0]
 800f940:	60fb      	str	r3, [r7, #12]
 800f942:	e00c      	b.n	800f95e <tcp_pcb_remove+0x6a>
 800f944:	68fb      	ldr	r3, [r7, #12]
 800f946:	68db      	ldr	r3, [r3, #12]
 800f948:	683a      	ldr	r2, [r7, #0]
 800f94a:	429a      	cmp	r2, r3
 800f94c:	d104      	bne.n	800f958 <tcp_pcb_remove+0x64>
 800f94e:	683b      	ldr	r3, [r7, #0]
 800f950:	68da      	ldr	r2, [r3, #12]
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	60da      	str	r2, [r3, #12]
 800f956:	e005      	b.n	800f964 <tcp_pcb_remove+0x70>
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	68db      	ldr	r3, [r3, #12]
 800f95c:	60fb      	str	r3, [r7, #12]
 800f95e:	68fb      	ldr	r3, [r7, #12]
 800f960:	2b00      	cmp	r3, #0
 800f962:	d1ef      	bne.n	800f944 <tcp_pcb_remove+0x50>
 800f964:	683b      	ldr	r3, [r7, #0]
 800f966:	2200      	movs	r2, #0
 800f968:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800f96a:	6838      	ldr	r0, [r7, #0]
 800f96c:	f7ff ff72 	bl	800f854 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800f970:	683b      	ldr	r3, [r7, #0]
 800f972:	7d1b      	ldrb	r3, [r3, #20]
 800f974:	2b0a      	cmp	r3, #10
 800f976:	d013      	beq.n	800f9a0 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800f978:	683b      	ldr	r3, [r7, #0]
 800f97a:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800f97c:	2b01      	cmp	r3, #1
 800f97e:	d00f      	beq.n	800f9a0 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800f980:	683b      	ldr	r3, [r7, #0]
 800f982:	8b5b      	ldrh	r3, [r3, #26]
 800f984:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d009      	beq.n	800f9a0 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800f98c:	683b      	ldr	r3, [r7, #0]
 800f98e:	8b5b      	ldrh	r3, [r3, #26]
 800f990:	f043 0302 	orr.w	r3, r3, #2
 800f994:	b29a      	uxth	r2, r3
 800f996:	683b      	ldr	r3, [r7, #0]
 800f998:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800f99a:	6838      	ldr	r0, [r7, #0]
 800f99c:	f002 ff6e 	bl	801287c <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800f9a0:	683b      	ldr	r3, [r7, #0]
 800f9a2:	7d1b      	ldrb	r3, [r3, #20]
 800f9a4:	2b01      	cmp	r3, #1
 800f9a6:	d020      	beq.n	800f9ea <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800f9a8:	683b      	ldr	r3, [r7, #0]
 800f9aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	d006      	beq.n	800f9be <tcp_pcb_remove+0xca>
 800f9b0:	4b13      	ldr	r3, [pc, #76]	; (800fa00 <tcp_pcb_remove+0x10c>)
 800f9b2:	f640 0293 	movw	r2, #2195	; 0x893
 800f9b6:	4916      	ldr	r1, [pc, #88]	; (800fa10 <tcp_pcb_remove+0x11c>)
 800f9b8:	4813      	ldr	r0, [pc, #76]	; (800fa08 <tcp_pcb_remove+0x114>)
 800f9ba:	f007 fd3b 	bl	8017434 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800f9be:	683b      	ldr	r3, [r7, #0]
 800f9c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d006      	beq.n	800f9d4 <tcp_pcb_remove+0xe0>
 800f9c6:	4b0e      	ldr	r3, [pc, #56]	; (800fa00 <tcp_pcb_remove+0x10c>)
 800f9c8:	f640 0294 	movw	r2, #2196	; 0x894
 800f9cc:	4911      	ldr	r1, [pc, #68]	; (800fa14 <tcp_pcb_remove+0x120>)
 800f9ce:	480e      	ldr	r0, [pc, #56]	; (800fa08 <tcp_pcb_remove+0x114>)
 800f9d0:	f007 fd30 	bl	8017434 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800f9d4:	683b      	ldr	r3, [r7, #0]
 800f9d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	d006      	beq.n	800f9ea <tcp_pcb_remove+0xf6>
 800f9dc:	4b08      	ldr	r3, [pc, #32]	; (800fa00 <tcp_pcb_remove+0x10c>)
 800f9de:	f640 0296 	movw	r2, #2198	; 0x896
 800f9e2:	490d      	ldr	r1, [pc, #52]	; (800fa18 <tcp_pcb_remove+0x124>)
 800f9e4:	4808      	ldr	r0, [pc, #32]	; (800fa08 <tcp_pcb_remove+0x114>)
 800f9e6:	f007 fd25 	bl	8017434 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800f9ea:	683b      	ldr	r3, [r7, #0]
 800f9ec:	2200      	movs	r2, #0
 800f9ee:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800f9f0:	683b      	ldr	r3, [r7, #0]
 800f9f2:	2200      	movs	r2, #0
 800f9f4:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800f9f6:	bf00      	nop
 800f9f8:	3710      	adds	r7, #16
 800f9fa:	46bd      	mov	sp, r7
 800f9fc:	bd80      	pop	{r7, pc}
 800f9fe:	bf00      	nop
 800fa00:	0801a244 	.word	0x0801a244
 800fa04:	0801a8ac 	.word	0x0801a8ac
 800fa08:	0801a288 	.word	0x0801a288
 800fa0c:	0801a8c8 	.word	0x0801a8c8
 800fa10:	0801a8e8 	.word	0x0801a8e8
 800fa14:	0801a900 	.word	0x0801a900
 800fa18:	0801a91c 	.word	0x0801a91c

0800fa1c <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800fa1c:	b580      	push	{r7, lr}
 800fa1e:	b082      	sub	sp, #8
 800fa20:	af00      	add	r7, sp, #0
 800fa22:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d106      	bne.n	800fa38 <tcp_next_iss+0x1c>
 800fa2a:	4b0a      	ldr	r3, [pc, #40]	; (800fa54 <tcp_next_iss+0x38>)
 800fa2c:	f640 02af 	movw	r2, #2223	; 0x8af
 800fa30:	4909      	ldr	r1, [pc, #36]	; (800fa58 <tcp_next_iss+0x3c>)
 800fa32:	480a      	ldr	r0, [pc, #40]	; (800fa5c <tcp_next_iss+0x40>)
 800fa34:	f007 fcfe 	bl	8017434 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800fa38:	4b09      	ldr	r3, [pc, #36]	; (800fa60 <tcp_next_iss+0x44>)
 800fa3a:	681a      	ldr	r2, [r3, #0]
 800fa3c:	4b09      	ldr	r3, [pc, #36]	; (800fa64 <tcp_next_iss+0x48>)
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	4413      	add	r3, r2
 800fa42:	4a07      	ldr	r2, [pc, #28]	; (800fa60 <tcp_next_iss+0x44>)
 800fa44:	6013      	str	r3, [r2, #0]
  return iss;
 800fa46:	4b06      	ldr	r3, [pc, #24]	; (800fa60 <tcp_next_iss+0x44>)
 800fa48:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800fa4a:	4618      	mov	r0, r3
 800fa4c:	3708      	adds	r7, #8
 800fa4e:	46bd      	mov	sp, r7
 800fa50:	bd80      	pop	{r7, pc}
 800fa52:	bf00      	nop
 800fa54:	0801a244 	.word	0x0801a244
 800fa58:	0801a934 	.word	0x0801a934
 800fa5c:	0801a288 	.word	0x0801a288
 800fa60:	20000024 	.word	0x20000024
 800fa64:	200089b0 	.word	0x200089b0

0800fa68 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800fa68:	b580      	push	{r7, lr}
 800fa6a:	b086      	sub	sp, #24
 800fa6c:	af00      	add	r7, sp, #0
 800fa6e:	4603      	mov	r3, r0
 800fa70:	60b9      	str	r1, [r7, #8]
 800fa72:	607a      	str	r2, [r7, #4]
 800fa74:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	d106      	bne.n	800fa8a <tcp_eff_send_mss_netif+0x22>
 800fa7c:	4b14      	ldr	r3, [pc, #80]	; (800fad0 <tcp_eff_send_mss_netif+0x68>)
 800fa7e:	f640 02c5 	movw	r2, #2245	; 0x8c5
 800fa82:	4914      	ldr	r1, [pc, #80]	; (800fad4 <tcp_eff_send_mss_netif+0x6c>)
 800fa84:	4814      	ldr	r0, [pc, #80]	; (800fad8 <tcp_eff_send_mss_netif+0x70>)
 800fa86:	f007 fcd5 	bl	8017434 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800fa8a:	68bb      	ldr	r3, [r7, #8]
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d101      	bne.n	800fa94 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800fa90:	89fb      	ldrh	r3, [r7, #14]
 800fa92:	e019      	b.n	800fac8 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800fa94:	68bb      	ldr	r3, [r7, #8]
 800fa96:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800fa98:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800fa9a:	8afb      	ldrh	r3, [r7, #22]
 800fa9c:	2b00      	cmp	r3, #0
 800fa9e:	d012      	beq.n	800fac6 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800faa0:	2328      	movs	r3, #40	; 0x28
 800faa2:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800faa4:	8afa      	ldrh	r2, [r7, #22]
 800faa6:	8abb      	ldrh	r3, [r7, #20]
 800faa8:	429a      	cmp	r2, r3
 800faaa:	d904      	bls.n	800fab6 <tcp_eff_send_mss_netif+0x4e>
 800faac:	8afa      	ldrh	r2, [r7, #22]
 800faae:	8abb      	ldrh	r3, [r7, #20]
 800fab0:	1ad3      	subs	r3, r2, r3
 800fab2:	b29b      	uxth	r3, r3
 800fab4:	e000      	b.n	800fab8 <tcp_eff_send_mss_netif+0x50>
 800fab6:	2300      	movs	r3, #0
 800fab8:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800faba:	8a7a      	ldrh	r2, [r7, #18]
 800fabc:	89fb      	ldrh	r3, [r7, #14]
 800fabe:	4293      	cmp	r3, r2
 800fac0:	bf28      	it	cs
 800fac2:	4613      	movcs	r3, r2
 800fac4:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800fac6:	89fb      	ldrh	r3, [r7, #14]
}
 800fac8:	4618      	mov	r0, r3
 800faca:	3718      	adds	r7, #24
 800facc:	46bd      	mov	sp, r7
 800face:	bd80      	pop	{r7, pc}
 800fad0:	0801a244 	.word	0x0801a244
 800fad4:	0801a950 	.word	0x0801a950
 800fad8:	0801a288 	.word	0x0801a288

0800fadc <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800fadc:	b580      	push	{r7, lr}
 800fade:	b084      	sub	sp, #16
 800fae0:	af00      	add	r7, sp, #0
 800fae2:	6078      	str	r0, [r7, #4]
 800fae4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800fae6:	683b      	ldr	r3, [r7, #0]
 800fae8:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	2b00      	cmp	r3, #0
 800faee:	d119      	bne.n	800fb24 <tcp_netif_ip_addr_changed_pcblist+0x48>
 800faf0:	4b10      	ldr	r3, [pc, #64]	; (800fb34 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800faf2:	f44f 6210 	mov.w	r2, #2304	; 0x900
 800faf6:	4910      	ldr	r1, [pc, #64]	; (800fb38 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800faf8:	4810      	ldr	r0, [pc, #64]	; (800fb3c <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800fafa:	f007 fc9b 	bl	8017434 <iprintf>

  while (pcb != NULL) {
 800fafe:	e011      	b.n	800fb24 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	681a      	ldr	r2, [r3, #0]
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	429a      	cmp	r2, r3
 800fb0a:	d108      	bne.n	800fb1e <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800fb0c:	68fb      	ldr	r3, [r7, #12]
 800fb0e:	68db      	ldr	r3, [r3, #12]
 800fb10:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800fb12:	68f8      	ldr	r0, [r7, #12]
 800fb14:	f7fe ffc6 	bl	800eaa4 <tcp_abort>
      pcb = next;
 800fb18:	68bb      	ldr	r3, [r7, #8]
 800fb1a:	60fb      	str	r3, [r7, #12]
 800fb1c:	e002      	b.n	800fb24 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800fb1e:	68fb      	ldr	r3, [r7, #12]
 800fb20:	68db      	ldr	r3, [r3, #12]
 800fb22:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	d1ea      	bne.n	800fb00 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800fb2a:	bf00      	nop
 800fb2c:	bf00      	nop
 800fb2e:	3710      	adds	r7, #16
 800fb30:	46bd      	mov	sp, r7
 800fb32:	bd80      	pop	{r7, pc}
 800fb34:	0801a244 	.word	0x0801a244
 800fb38:	0801a978 	.word	0x0801a978
 800fb3c:	0801a288 	.word	0x0801a288

0800fb40 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800fb40:	b580      	push	{r7, lr}
 800fb42:	b084      	sub	sp, #16
 800fb44:	af00      	add	r7, sp, #0
 800fb46:	6078      	str	r0, [r7, #4]
 800fb48:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	d02a      	beq.n	800fba6 <tcp_netif_ip_addr_changed+0x66>
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	681b      	ldr	r3, [r3, #0]
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	d026      	beq.n	800fba6 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800fb58:	4b15      	ldr	r3, [pc, #84]	; (800fbb0 <tcp_netif_ip_addr_changed+0x70>)
 800fb5a:	681b      	ldr	r3, [r3, #0]
 800fb5c:	4619      	mov	r1, r3
 800fb5e:	6878      	ldr	r0, [r7, #4]
 800fb60:	f7ff ffbc 	bl	800fadc <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800fb64:	4b13      	ldr	r3, [pc, #76]	; (800fbb4 <tcp_netif_ip_addr_changed+0x74>)
 800fb66:	681b      	ldr	r3, [r3, #0]
 800fb68:	4619      	mov	r1, r3
 800fb6a:	6878      	ldr	r0, [r7, #4]
 800fb6c:	f7ff ffb6 	bl	800fadc <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800fb70:	683b      	ldr	r3, [r7, #0]
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	d017      	beq.n	800fba6 <tcp_netif_ip_addr_changed+0x66>
 800fb76:	683b      	ldr	r3, [r7, #0]
 800fb78:	681b      	ldr	r3, [r3, #0]
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d013      	beq.n	800fba6 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800fb7e:	4b0e      	ldr	r3, [pc, #56]	; (800fbb8 <tcp_netif_ip_addr_changed+0x78>)
 800fb80:	681b      	ldr	r3, [r3, #0]
 800fb82:	60fb      	str	r3, [r7, #12]
 800fb84:	e00c      	b.n	800fba0 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	681a      	ldr	r2, [r3, #0]
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	429a      	cmp	r2, r3
 800fb90:	d103      	bne.n	800fb9a <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800fb92:	683b      	ldr	r3, [r7, #0]
 800fb94:	681a      	ldr	r2, [r3, #0]
 800fb96:	68fb      	ldr	r3, [r7, #12]
 800fb98:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	68db      	ldr	r3, [r3, #12]
 800fb9e:	60fb      	str	r3, [r7, #12]
 800fba0:	68fb      	ldr	r3, [r7, #12]
 800fba2:	2b00      	cmp	r3, #0
 800fba4:	d1ef      	bne.n	800fb86 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800fba6:	bf00      	nop
 800fba8:	3710      	adds	r7, #16
 800fbaa:	46bd      	mov	sp, r7
 800fbac:	bd80      	pop	{r7, pc}
 800fbae:	bf00      	nop
 800fbb0:	200089bc 	.word	0x200089bc
 800fbb4:	200089b4 	.word	0x200089b4
 800fbb8:	200089b8 	.word	0x200089b8

0800fbbc <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800fbbc:	b580      	push	{r7, lr}
 800fbbe:	b082      	sub	sp, #8
 800fbc0:	af00      	add	r7, sp, #0
 800fbc2:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	d007      	beq.n	800fbdc <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fbd0:	4618      	mov	r0, r3
 800fbd2:	f7ff fc3d 	bl	800f450 <tcp_segs_free>
    pcb->ooseq = NULL;
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	2200      	movs	r2, #0
 800fbda:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800fbdc:	bf00      	nop
 800fbde:	3708      	adds	r7, #8
 800fbe0:	46bd      	mov	sp, r7
 800fbe2:	bd80      	pop	{r7, pc}

0800fbe4 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800fbe4:	b590      	push	{r4, r7, lr}
 800fbe6:	b08d      	sub	sp, #52	; 0x34
 800fbe8:	af04      	add	r7, sp, #16
 800fbea:	6078      	str	r0, [r7, #4]
 800fbec:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	d105      	bne.n	800fc00 <tcp_input+0x1c>
 800fbf4:	4b9b      	ldr	r3, [pc, #620]	; (800fe64 <tcp_input+0x280>)
 800fbf6:	2283      	movs	r2, #131	; 0x83
 800fbf8:	499b      	ldr	r1, [pc, #620]	; (800fe68 <tcp_input+0x284>)
 800fbfa:	489c      	ldr	r0, [pc, #624]	; (800fe6c <tcp_input+0x288>)
 800fbfc:	f007 fc1a 	bl	8017434 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	685b      	ldr	r3, [r3, #4]
 800fc04:	4a9a      	ldr	r2, [pc, #616]	; (800fe70 <tcp_input+0x28c>)
 800fc06:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	895b      	ldrh	r3, [r3, #10]
 800fc0c:	2b13      	cmp	r3, #19
 800fc0e:	f240 83d1 	bls.w	80103b4 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800fc12:	4b98      	ldr	r3, [pc, #608]	; (800fe74 <tcp_input+0x290>)
 800fc14:	695b      	ldr	r3, [r3, #20]
 800fc16:	4a97      	ldr	r2, [pc, #604]	; (800fe74 <tcp_input+0x290>)
 800fc18:	6812      	ldr	r2, [r2, #0]
 800fc1a:	4611      	mov	r1, r2
 800fc1c:	4618      	mov	r0, r3
 800fc1e:	f005 ff4d 	bl	8015abc <ip4_addr_isbroadcast_u32>
 800fc22:	4603      	mov	r3, r0
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	f040 83c7 	bne.w	80103b8 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800fc2a:	4b92      	ldr	r3, [pc, #584]	; (800fe74 <tcp_input+0x290>)
 800fc2c:	695b      	ldr	r3, [r3, #20]
 800fc2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800fc32:	2be0      	cmp	r3, #224	; 0xe0
 800fc34:	f000 83c0 	beq.w	80103b8 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800fc38:	4b8d      	ldr	r3, [pc, #564]	; (800fe70 <tcp_input+0x28c>)
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	899b      	ldrh	r3, [r3, #12]
 800fc3e:	b29b      	uxth	r3, r3
 800fc40:	4618      	mov	r0, r3
 800fc42:	f7fc fe5a 	bl	800c8fa <lwip_htons>
 800fc46:	4603      	mov	r3, r0
 800fc48:	0b1b      	lsrs	r3, r3, #12
 800fc4a:	b29b      	uxth	r3, r3
 800fc4c:	b2db      	uxtb	r3, r3
 800fc4e:	009b      	lsls	r3, r3, #2
 800fc50:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800fc52:	7cbb      	ldrb	r3, [r7, #18]
 800fc54:	2b13      	cmp	r3, #19
 800fc56:	f240 83b1 	bls.w	80103bc <tcp_input+0x7d8>
 800fc5a:	7cbb      	ldrb	r3, [r7, #18]
 800fc5c:	b29a      	uxth	r2, r3
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	891b      	ldrh	r3, [r3, #8]
 800fc62:	429a      	cmp	r2, r3
 800fc64:	f200 83aa 	bhi.w	80103bc <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800fc68:	7cbb      	ldrb	r3, [r7, #18]
 800fc6a:	b29b      	uxth	r3, r3
 800fc6c:	3b14      	subs	r3, #20
 800fc6e:	b29a      	uxth	r2, r3
 800fc70:	4b81      	ldr	r3, [pc, #516]	; (800fe78 <tcp_input+0x294>)
 800fc72:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800fc74:	4b81      	ldr	r3, [pc, #516]	; (800fe7c <tcp_input+0x298>)
 800fc76:	2200      	movs	r2, #0
 800fc78:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	895a      	ldrh	r2, [r3, #10]
 800fc7e:	7cbb      	ldrb	r3, [r7, #18]
 800fc80:	b29b      	uxth	r3, r3
 800fc82:	429a      	cmp	r2, r3
 800fc84:	d309      	bcc.n	800fc9a <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800fc86:	4b7c      	ldr	r3, [pc, #496]	; (800fe78 <tcp_input+0x294>)
 800fc88:	881a      	ldrh	r2, [r3, #0]
 800fc8a:	4b7d      	ldr	r3, [pc, #500]	; (800fe80 <tcp_input+0x29c>)
 800fc8c:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800fc8e:	7cbb      	ldrb	r3, [r7, #18]
 800fc90:	4619      	mov	r1, r3
 800fc92:	6878      	ldr	r0, [r7, #4]
 800fc94:	f7fe f8e8 	bl	800de68 <pbuf_remove_header>
 800fc98:	e04e      	b.n	800fd38 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d105      	bne.n	800fcae <tcp_input+0xca>
 800fca2:	4b70      	ldr	r3, [pc, #448]	; (800fe64 <tcp_input+0x280>)
 800fca4:	22c2      	movs	r2, #194	; 0xc2
 800fca6:	4977      	ldr	r1, [pc, #476]	; (800fe84 <tcp_input+0x2a0>)
 800fca8:	4870      	ldr	r0, [pc, #448]	; (800fe6c <tcp_input+0x288>)
 800fcaa:	f007 fbc3 	bl	8017434 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800fcae:	2114      	movs	r1, #20
 800fcb0:	6878      	ldr	r0, [r7, #4]
 800fcb2:	f7fe f8d9 	bl	800de68 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	895a      	ldrh	r2, [r3, #10]
 800fcba:	4b71      	ldr	r3, [pc, #452]	; (800fe80 <tcp_input+0x29c>)
 800fcbc:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800fcbe:	4b6e      	ldr	r3, [pc, #440]	; (800fe78 <tcp_input+0x294>)
 800fcc0:	881a      	ldrh	r2, [r3, #0]
 800fcc2:	4b6f      	ldr	r3, [pc, #444]	; (800fe80 <tcp_input+0x29c>)
 800fcc4:	881b      	ldrh	r3, [r3, #0]
 800fcc6:	1ad3      	subs	r3, r2, r3
 800fcc8:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800fcca:	4b6d      	ldr	r3, [pc, #436]	; (800fe80 <tcp_input+0x29c>)
 800fccc:	881b      	ldrh	r3, [r3, #0]
 800fcce:	4619      	mov	r1, r3
 800fcd0:	6878      	ldr	r0, [r7, #4]
 800fcd2:	f7fe f8c9 	bl	800de68 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	681b      	ldr	r3, [r3, #0]
 800fcda:	895b      	ldrh	r3, [r3, #10]
 800fcdc:	8a3a      	ldrh	r2, [r7, #16]
 800fcde:	429a      	cmp	r2, r3
 800fce0:	f200 836e 	bhi.w	80103c0 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	681b      	ldr	r3, [r3, #0]
 800fce8:	685b      	ldr	r3, [r3, #4]
 800fcea:	4a64      	ldr	r2, [pc, #400]	; (800fe7c <tcp_input+0x298>)
 800fcec:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	681b      	ldr	r3, [r3, #0]
 800fcf2:	8a3a      	ldrh	r2, [r7, #16]
 800fcf4:	4611      	mov	r1, r2
 800fcf6:	4618      	mov	r0, r3
 800fcf8:	f7fe f8b6 	bl	800de68 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	891a      	ldrh	r2, [r3, #8]
 800fd00:	8a3b      	ldrh	r3, [r7, #16]
 800fd02:	1ad3      	subs	r3, r2, r3
 800fd04:	b29a      	uxth	r2, r3
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	895b      	ldrh	r3, [r3, #10]
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d005      	beq.n	800fd1e <tcp_input+0x13a>
 800fd12:	4b54      	ldr	r3, [pc, #336]	; (800fe64 <tcp_input+0x280>)
 800fd14:	22df      	movs	r2, #223	; 0xdf
 800fd16:	495c      	ldr	r1, [pc, #368]	; (800fe88 <tcp_input+0x2a4>)
 800fd18:	4854      	ldr	r0, [pc, #336]	; (800fe6c <tcp_input+0x288>)
 800fd1a:	f007 fb8b 	bl	8017434 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	891a      	ldrh	r2, [r3, #8]
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	681b      	ldr	r3, [r3, #0]
 800fd26:	891b      	ldrh	r3, [r3, #8]
 800fd28:	429a      	cmp	r2, r3
 800fd2a:	d005      	beq.n	800fd38 <tcp_input+0x154>
 800fd2c:	4b4d      	ldr	r3, [pc, #308]	; (800fe64 <tcp_input+0x280>)
 800fd2e:	22e0      	movs	r2, #224	; 0xe0
 800fd30:	4956      	ldr	r1, [pc, #344]	; (800fe8c <tcp_input+0x2a8>)
 800fd32:	484e      	ldr	r0, [pc, #312]	; (800fe6c <tcp_input+0x288>)
 800fd34:	f007 fb7e 	bl	8017434 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800fd38:	4b4d      	ldr	r3, [pc, #308]	; (800fe70 <tcp_input+0x28c>)
 800fd3a:	681b      	ldr	r3, [r3, #0]
 800fd3c:	881b      	ldrh	r3, [r3, #0]
 800fd3e:	b29b      	uxth	r3, r3
 800fd40:	4a4b      	ldr	r2, [pc, #300]	; (800fe70 <tcp_input+0x28c>)
 800fd42:	6814      	ldr	r4, [r2, #0]
 800fd44:	4618      	mov	r0, r3
 800fd46:	f7fc fdd8 	bl	800c8fa <lwip_htons>
 800fd4a:	4603      	mov	r3, r0
 800fd4c:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800fd4e:	4b48      	ldr	r3, [pc, #288]	; (800fe70 <tcp_input+0x28c>)
 800fd50:	681b      	ldr	r3, [r3, #0]
 800fd52:	885b      	ldrh	r3, [r3, #2]
 800fd54:	b29b      	uxth	r3, r3
 800fd56:	4a46      	ldr	r2, [pc, #280]	; (800fe70 <tcp_input+0x28c>)
 800fd58:	6814      	ldr	r4, [r2, #0]
 800fd5a:	4618      	mov	r0, r3
 800fd5c:	f7fc fdcd 	bl	800c8fa <lwip_htons>
 800fd60:	4603      	mov	r3, r0
 800fd62:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800fd64:	4b42      	ldr	r3, [pc, #264]	; (800fe70 <tcp_input+0x28c>)
 800fd66:	681b      	ldr	r3, [r3, #0]
 800fd68:	685b      	ldr	r3, [r3, #4]
 800fd6a:	4a41      	ldr	r2, [pc, #260]	; (800fe70 <tcp_input+0x28c>)
 800fd6c:	6814      	ldr	r4, [r2, #0]
 800fd6e:	4618      	mov	r0, r3
 800fd70:	f7fc fdd8 	bl	800c924 <lwip_htonl>
 800fd74:	4603      	mov	r3, r0
 800fd76:	6063      	str	r3, [r4, #4]
 800fd78:	6863      	ldr	r3, [r4, #4]
 800fd7a:	4a45      	ldr	r2, [pc, #276]	; (800fe90 <tcp_input+0x2ac>)
 800fd7c:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800fd7e:	4b3c      	ldr	r3, [pc, #240]	; (800fe70 <tcp_input+0x28c>)
 800fd80:	681b      	ldr	r3, [r3, #0]
 800fd82:	689b      	ldr	r3, [r3, #8]
 800fd84:	4a3a      	ldr	r2, [pc, #232]	; (800fe70 <tcp_input+0x28c>)
 800fd86:	6814      	ldr	r4, [r2, #0]
 800fd88:	4618      	mov	r0, r3
 800fd8a:	f7fc fdcb 	bl	800c924 <lwip_htonl>
 800fd8e:	4603      	mov	r3, r0
 800fd90:	60a3      	str	r3, [r4, #8]
 800fd92:	68a3      	ldr	r3, [r4, #8]
 800fd94:	4a3f      	ldr	r2, [pc, #252]	; (800fe94 <tcp_input+0x2b0>)
 800fd96:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800fd98:	4b35      	ldr	r3, [pc, #212]	; (800fe70 <tcp_input+0x28c>)
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	89db      	ldrh	r3, [r3, #14]
 800fd9e:	b29b      	uxth	r3, r3
 800fda0:	4a33      	ldr	r2, [pc, #204]	; (800fe70 <tcp_input+0x28c>)
 800fda2:	6814      	ldr	r4, [r2, #0]
 800fda4:	4618      	mov	r0, r3
 800fda6:	f7fc fda8 	bl	800c8fa <lwip_htons>
 800fdaa:	4603      	mov	r3, r0
 800fdac:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800fdae:	4b30      	ldr	r3, [pc, #192]	; (800fe70 <tcp_input+0x28c>)
 800fdb0:	681b      	ldr	r3, [r3, #0]
 800fdb2:	899b      	ldrh	r3, [r3, #12]
 800fdb4:	b29b      	uxth	r3, r3
 800fdb6:	4618      	mov	r0, r3
 800fdb8:	f7fc fd9f 	bl	800c8fa <lwip_htons>
 800fdbc:	4603      	mov	r3, r0
 800fdbe:	b2db      	uxtb	r3, r3
 800fdc0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fdc4:	b2da      	uxtb	r2, r3
 800fdc6:	4b34      	ldr	r3, [pc, #208]	; (800fe98 <tcp_input+0x2b4>)
 800fdc8:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	891a      	ldrh	r2, [r3, #8]
 800fdce:	4b33      	ldr	r3, [pc, #204]	; (800fe9c <tcp_input+0x2b8>)
 800fdd0:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800fdd2:	4b31      	ldr	r3, [pc, #196]	; (800fe98 <tcp_input+0x2b4>)
 800fdd4:	781b      	ldrb	r3, [r3, #0]
 800fdd6:	f003 0303 	and.w	r3, r3, #3
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d00c      	beq.n	800fdf8 <tcp_input+0x214>
    tcplen++;
 800fdde:	4b2f      	ldr	r3, [pc, #188]	; (800fe9c <tcp_input+0x2b8>)
 800fde0:	881b      	ldrh	r3, [r3, #0]
 800fde2:	3301      	adds	r3, #1
 800fde4:	b29a      	uxth	r2, r3
 800fde6:	4b2d      	ldr	r3, [pc, #180]	; (800fe9c <tcp_input+0x2b8>)
 800fde8:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	891a      	ldrh	r2, [r3, #8]
 800fdee:	4b2b      	ldr	r3, [pc, #172]	; (800fe9c <tcp_input+0x2b8>)
 800fdf0:	881b      	ldrh	r3, [r3, #0]
 800fdf2:	429a      	cmp	r2, r3
 800fdf4:	f200 82e6 	bhi.w	80103c4 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800fdf8:	2300      	movs	r3, #0
 800fdfa:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800fdfc:	4b28      	ldr	r3, [pc, #160]	; (800fea0 <tcp_input+0x2bc>)
 800fdfe:	681b      	ldr	r3, [r3, #0]
 800fe00:	61fb      	str	r3, [r7, #28]
 800fe02:	e09d      	b.n	800ff40 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800fe04:	69fb      	ldr	r3, [r7, #28]
 800fe06:	7d1b      	ldrb	r3, [r3, #20]
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d105      	bne.n	800fe18 <tcp_input+0x234>
 800fe0c:	4b15      	ldr	r3, [pc, #84]	; (800fe64 <tcp_input+0x280>)
 800fe0e:	22fb      	movs	r2, #251	; 0xfb
 800fe10:	4924      	ldr	r1, [pc, #144]	; (800fea4 <tcp_input+0x2c0>)
 800fe12:	4816      	ldr	r0, [pc, #88]	; (800fe6c <tcp_input+0x288>)
 800fe14:	f007 fb0e 	bl	8017434 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800fe18:	69fb      	ldr	r3, [r7, #28]
 800fe1a:	7d1b      	ldrb	r3, [r3, #20]
 800fe1c:	2b0a      	cmp	r3, #10
 800fe1e:	d105      	bne.n	800fe2c <tcp_input+0x248>
 800fe20:	4b10      	ldr	r3, [pc, #64]	; (800fe64 <tcp_input+0x280>)
 800fe22:	22fc      	movs	r2, #252	; 0xfc
 800fe24:	4920      	ldr	r1, [pc, #128]	; (800fea8 <tcp_input+0x2c4>)
 800fe26:	4811      	ldr	r0, [pc, #68]	; (800fe6c <tcp_input+0x288>)
 800fe28:	f007 fb04 	bl	8017434 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800fe2c:	69fb      	ldr	r3, [r7, #28]
 800fe2e:	7d1b      	ldrb	r3, [r3, #20]
 800fe30:	2b01      	cmp	r3, #1
 800fe32:	d105      	bne.n	800fe40 <tcp_input+0x25c>
 800fe34:	4b0b      	ldr	r3, [pc, #44]	; (800fe64 <tcp_input+0x280>)
 800fe36:	22fd      	movs	r2, #253	; 0xfd
 800fe38:	491c      	ldr	r1, [pc, #112]	; (800feac <tcp_input+0x2c8>)
 800fe3a:	480c      	ldr	r0, [pc, #48]	; (800fe6c <tcp_input+0x288>)
 800fe3c:	f007 fafa 	bl	8017434 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800fe40:	69fb      	ldr	r3, [r7, #28]
 800fe42:	7a1b      	ldrb	r3, [r3, #8]
 800fe44:	2b00      	cmp	r3, #0
 800fe46:	d033      	beq.n	800feb0 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800fe48:	69fb      	ldr	r3, [r7, #28]
 800fe4a:	7a1a      	ldrb	r2, [r3, #8]
 800fe4c:	4b09      	ldr	r3, [pc, #36]	; (800fe74 <tcp_input+0x290>)
 800fe4e:	685b      	ldr	r3, [r3, #4]
 800fe50:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fe54:	3301      	adds	r3, #1
 800fe56:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800fe58:	429a      	cmp	r2, r3
 800fe5a:	d029      	beq.n	800feb0 <tcp_input+0x2cc>
      prev = pcb;
 800fe5c:	69fb      	ldr	r3, [r7, #28]
 800fe5e:	61bb      	str	r3, [r7, #24]
      continue;
 800fe60:	e06b      	b.n	800ff3a <tcp_input+0x356>
 800fe62:	bf00      	nop
 800fe64:	0801a9ac 	.word	0x0801a9ac
 800fe68:	0801a9e0 	.word	0x0801a9e0
 800fe6c:	0801a9f8 	.word	0x0801a9f8
 800fe70:	200089d8 	.word	0x200089d8
 800fe74:	20005440 	.word	0x20005440
 800fe78:	200089dc 	.word	0x200089dc
 800fe7c:	200089e0 	.word	0x200089e0
 800fe80:	200089de 	.word	0x200089de
 800fe84:	0801aa20 	.word	0x0801aa20
 800fe88:	0801aa30 	.word	0x0801aa30
 800fe8c:	0801aa3c 	.word	0x0801aa3c
 800fe90:	200089e8 	.word	0x200089e8
 800fe94:	200089ec 	.word	0x200089ec
 800fe98:	200089f4 	.word	0x200089f4
 800fe9c:	200089f2 	.word	0x200089f2
 800fea0:	200089bc 	.word	0x200089bc
 800fea4:	0801aa5c 	.word	0x0801aa5c
 800fea8:	0801aa84 	.word	0x0801aa84
 800feac:	0801aab0 	.word	0x0801aab0
    }

    if (pcb->remote_port == tcphdr->src &&
 800feb0:	69fb      	ldr	r3, [r7, #28]
 800feb2:	8b1a      	ldrh	r2, [r3, #24]
 800feb4:	4b72      	ldr	r3, [pc, #456]	; (8010080 <tcp_input+0x49c>)
 800feb6:	681b      	ldr	r3, [r3, #0]
 800feb8:	881b      	ldrh	r3, [r3, #0]
 800feba:	b29b      	uxth	r3, r3
 800febc:	429a      	cmp	r2, r3
 800febe:	d13a      	bne.n	800ff36 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800fec0:	69fb      	ldr	r3, [r7, #28]
 800fec2:	8ada      	ldrh	r2, [r3, #22]
 800fec4:	4b6e      	ldr	r3, [pc, #440]	; (8010080 <tcp_input+0x49c>)
 800fec6:	681b      	ldr	r3, [r3, #0]
 800fec8:	885b      	ldrh	r3, [r3, #2]
 800feca:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800fecc:	429a      	cmp	r2, r3
 800fece:	d132      	bne.n	800ff36 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800fed0:	69fb      	ldr	r3, [r7, #28]
 800fed2:	685a      	ldr	r2, [r3, #4]
 800fed4:	4b6b      	ldr	r3, [pc, #428]	; (8010084 <tcp_input+0x4a0>)
 800fed6:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800fed8:	429a      	cmp	r2, r3
 800feda:	d12c      	bne.n	800ff36 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800fedc:	69fb      	ldr	r3, [r7, #28]
 800fede:	681a      	ldr	r2, [r3, #0]
 800fee0:	4b68      	ldr	r3, [pc, #416]	; (8010084 <tcp_input+0x4a0>)
 800fee2:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800fee4:	429a      	cmp	r2, r3
 800fee6:	d126      	bne.n	800ff36 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800fee8:	69fb      	ldr	r3, [r7, #28]
 800feea:	68db      	ldr	r3, [r3, #12]
 800feec:	69fa      	ldr	r2, [r7, #28]
 800feee:	429a      	cmp	r2, r3
 800fef0:	d106      	bne.n	800ff00 <tcp_input+0x31c>
 800fef2:	4b65      	ldr	r3, [pc, #404]	; (8010088 <tcp_input+0x4a4>)
 800fef4:	f240 120d 	movw	r2, #269	; 0x10d
 800fef8:	4964      	ldr	r1, [pc, #400]	; (801008c <tcp_input+0x4a8>)
 800fefa:	4865      	ldr	r0, [pc, #404]	; (8010090 <tcp_input+0x4ac>)
 800fefc:	f007 fa9a 	bl	8017434 <iprintf>
      if (prev != NULL) {
 800ff00:	69bb      	ldr	r3, [r7, #24]
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	d00a      	beq.n	800ff1c <tcp_input+0x338>
        prev->next = pcb->next;
 800ff06:	69fb      	ldr	r3, [r7, #28]
 800ff08:	68da      	ldr	r2, [r3, #12]
 800ff0a:	69bb      	ldr	r3, [r7, #24]
 800ff0c:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800ff0e:	4b61      	ldr	r3, [pc, #388]	; (8010094 <tcp_input+0x4b0>)
 800ff10:	681a      	ldr	r2, [r3, #0]
 800ff12:	69fb      	ldr	r3, [r7, #28]
 800ff14:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800ff16:	4a5f      	ldr	r2, [pc, #380]	; (8010094 <tcp_input+0x4b0>)
 800ff18:	69fb      	ldr	r3, [r7, #28]
 800ff1a:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800ff1c:	69fb      	ldr	r3, [r7, #28]
 800ff1e:	68db      	ldr	r3, [r3, #12]
 800ff20:	69fa      	ldr	r2, [r7, #28]
 800ff22:	429a      	cmp	r2, r3
 800ff24:	d111      	bne.n	800ff4a <tcp_input+0x366>
 800ff26:	4b58      	ldr	r3, [pc, #352]	; (8010088 <tcp_input+0x4a4>)
 800ff28:	f240 1215 	movw	r2, #277	; 0x115
 800ff2c:	495a      	ldr	r1, [pc, #360]	; (8010098 <tcp_input+0x4b4>)
 800ff2e:	4858      	ldr	r0, [pc, #352]	; (8010090 <tcp_input+0x4ac>)
 800ff30:	f007 fa80 	bl	8017434 <iprintf>
      break;
 800ff34:	e009      	b.n	800ff4a <tcp_input+0x366>
    }
    prev = pcb;
 800ff36:	69fb      	ldr	r3, [r7, #28]
 800ff38:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ff3a:	69fb      	ldr	r3, [r7, #28]
 800ff3c:	68db      	ldr	r3, [r3, #12]
 800ff3e:	61fb      	str	r3, [r7, #28]
 800ff40:	69fb      	ldr	r3, [r7, #28]
 800ff42:	2b00      	cmp	r3, #0
 800ff44:	f47f af5e 	bne.w	800fe04 <tcp_input+0x220>
 800ff48:	e000      	b.n	800ff4c <tcp_input+0x368>
      break;
 800ff4a:	bf00      	nop
  }

  if (pcb == NULL) {
 800ff4c:	69fb      	ldr	r3, [r7, #28]
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	f040 80aa 	bne.w	80100a8 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800ff54:	4b51      	ldr	r3, [pc, #324]	; (801009c <tcp_input+0x4b8>)
 800ff56:	681b      	ldr	r3, [r3, #0]
 800ff58:	61fb      	str	r3, [r7, #28]
 800ff5a:	e03f      	b.n	800ffdc <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800ff5c:	69fb      	ldr	r3, [r7, #28]
 800ff5e:	7d1b      	ldrb	r3, [r3, #20]
 800ff60:	2b0a      	cmp	r3, #10
 800ff62:	d006      	beq.n	800ff72 <tcp_input+0x38e>
 800ff64:	4b48      	ldr	r3, [pc, #288]	; (8010088 <tcp_input+0x4a4>)
 800ff66:	f240 121f 	movw	r2, #287	; 0x11f
 800ff6a:	494d      	ldr	r1, [pc, #308]	; (80100a0 <tcp_input+0x4bc>)
 800ff6c:	4848      	ldr	r0, [pc, #288]	; (8010090 <tcp_input+0x4ac>)
 800ff6e:	f007 fa61 	bl	8017434 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800ff72:	69fb      	ldr	r3, [r7, #28]
 800ff74:	7a1b      	ldrb	r3, [r3, #8]
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	d009      	beq.n	800ff8e <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800ff7a:	69fb      	ldr	r3, [r7, #28]
 800ff7c:	7a1a      	ldrb	r2, [r3, #8]
 800ff7e:	4b41      	ldr	r3, [pc, #260]	; (8010084 <tcp_input+0x4a0>)
 800ff80:	685b      	ldr	r3, [r3, #4]
 800ff82:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800ff86:	3301      	adds	r3, #1
 800ff88:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800ff8a:	429a      	cmp	r2, r3
 800ff8c:	d122      	bne.n	800ffd4 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800ff8e:	69fb      	ldr	r3, [r7, #28]
 800ff90:	8b1a      	ldrh	r2, [r3, #24]
 800ff92:	4b3b      	ldr	r3, [pc, #236]	; (8010080 <tcp_input+0x49c>)
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	881b      	ldrh	r3, [r3, #0]
 800ff98:	b29b      	uxth	r3, r3
 800ff9a:	429a      	cmp	r2, r3
 800ff9c:	d11b      	bne.n	800ffd6 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800ff9e:	69fb      	ldr	r3, [r7, #28]
 800ffa0:	8ada      	ldrh	r2, [r3, #22]
 800ffa2:	4b37      	ldr	r3, [pc, #220]	; (8010080 <tcp_input+0x49c>)
 800ffa4:	681b      	ldr	r3, [r3, #0]
 800ffa6:	885b      	ldrh	r3, [r3, #2]
 800ffa8:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800ffaa:	429a      	cmp	r2, r3
 800ffac:	d113      	bne.n	800ffd6 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800ffae:	69fb      	ldr	r3, [r7, #28]
 800ffb0:	685a      	ldr	r2, [r3, #4]
 800ffb2:	4b34      	ldr	r3, [pc, #208]	; (8010084 <tcp_input+0x4a0>)
 800ffb4:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800ffb6:	429a      	cmp	r2, r3
 800ffb8:	d10d      	bne.n	800ffd6 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800ffba:	69fb      	ldr	r3, [r7, #28]
 800ffbc:	681a      	ldr	r2, [r3, #0]
 800ffbe:	4b31      	ldr	r3, [pc, #196]	; (8010084 <tcp_input+0x4a0>)
 800ffc0:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800ffc2:	429a      	cmp	r2, r3
 800ffc4:	d107      	bne.n	800ffd6 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800ffc6:	69f8      	ldr	r0, [r7, #28]
 800ffc8:	f000 fb56 	bl	8010678 <tcp_timewait_input>
        }
        pbuf_free(p);
 800ffcc:	6878      	ldr	r0, [r7, #4]
 800ffce:	f7fd ffd1 	bl	800df74 <pbuf_free>
        return;
 800ffd2:	e1fd      	b.n	80103d0 <tcp_input+0x7ec>
        continue;
 800ffd4:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800ffd6:	69fb      	ldr	r3, [r7, #28]
 800ffd8:	68db      	ldr	r3, [r3, #12]
 800ffda:	61fb      	str	r3, [r7, #28]
 800ffdc:	69fb      	ldr	r3, [r7, #28]
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d1bc      	bne.n	800ff5c <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800ffe2:	2300      	movs	r3, #0
 800ffe4:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800ffe6:	4b2f      	ldr	r3, [pc, #188]	; (80100a4 <tcp_input+0x4c0>)
 800ffe8:	681b      	ldr	r3, [r3, #0]
 800ffea:	617b      	str	r3, [r7, #20]
 800ffec:	e02a      	b.n	8010044 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800ffee:	697b      	ldr	r3, [r7, #20]
 800fff0:	7a1b      	ldrb	r3, [r3, #8]
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d00c      	beq.n	8010010 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800fff6:	697b      	ldr	r3, [r7, #20]
 800fff8:	7a1a      	ldrb	r2, [r3, #8]
 800fffa:	4b22      	ldr	r3, [pc, #136]	; (8010084 <tcp_input+0x4a0>)
 800fffc:	685b      	ldr	r3, [r3, #4]
 800fffe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010002:	3301      	adds	r3, #1
 8010004:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8010006:	429a      	cmp	r2, r3
 8010008:	d002      	beq.n	8010010 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 801000a:	697b      	ldr	r3, [r7, #20]
 801000c:	61bb      	str	r3, [r7, #24]
        continue;
 801000e:	e016      	b.n	801003e <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8010010:	697b      	ldr	r3, [r7, #20]
 8010012:	8ada      	ldrh	r2, [r3, #22]
 8010014:	4b1a      	ldr	r3, [pc, #104]	; (8010080 <tcp_input+0x49c>)
 8010016:	681b      	ldr	r3, [r3, #0]
 8010018:	885b      	ldrh	r3, [r3, #2]
 801001a:	b29b      	uxth	r3, r3
 801001c:	429a      	cmp	r2, r3
 801001e:	d10c      	bne.n	801003a <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8010020:	697b      	ldr	r3, [r7, #20]
 8010022:	681a      	ldr	r2, [r3, #0]
 8010024:	4b17      	ldr	r3, [pc, #92]	; (8010084 <tcp_input+0x4a0>)
 8010026:	695b      	ldr	r3, [r3, #20]
 8010028:	429a      	cmp	r2, r3
 801002a:	d00f      	beq.n	801004c <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 801002c:	697b      	ldr	r3, [r7, #20]
 801002e:	2b00      	cmp	r3, #0
 8010030:	d00d      	beq.n	801004e <tcp_input+0x46a>
 8010032:	697b      	ldr	r3, [r7, #20]
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	2b00      	cmp	r3, #0
 8010038:	d009      	beq.n	801004e <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 801003a:	697b      	ldr	r3, [r7, #20]
 801003c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801003e:	697b      	ldr	r3, [r7, #20]
 8010040:	68db      	ldr	r3, [r3, #12]
 8010042:	617b      	str	r3, [r7, #20]
 8010044:	697b      	ldr	r3, [r7, #20]
 8010046:	2b00      	cmp	r3, #0
 8010048:	d1d1      	bne.n	800ffee <tcp_input+0x40a>
 801004a:	e000      	b.n	801004e <tcp_input+0x46a>
            break;
 801004c:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 801004e:	697b      	ldr	r3, [r7, #20]
 8010050:	2b00      	cmp	r3, #0
 8010052:	d029      	beq.n	80100a8 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8010054:	69bb      	ldr	r3, [r7, #24]
 8010056:	2b00      	cmp	r3, #0
 8010058:	d00a      	beq.n	8010070 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801005a:	697b      	ldr	r3, [r7, #20]
 801005c:	68da      	ldr	r2, [r3, #12]
 801005e:	69bb      	ldr	r3, [r7, #24]
 8010060:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8010062:	4b10      	ldr	r3, [pc, #64]	; (80100a4 <tcp_input+0x4c0>)
 8010064:	681a      	ldr	r2, [r3, #0]
 8010066:	697b      	ldr	r3, [r7, #20]
 8010068:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801006a:	4a0e      	ldr	r2, [pc, #56]	; (80100a4 <tcp_input+0x4c0>)
 801006c:	697b      	ldr	r3, [r7, #20]
 801006e:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8010070:	6978      	ldr	r0, [r7, #20]
 8010072:	f000 fa03 	bl	801047c <tcp_listen_input>
      }
      pbuf_free(p);
 8010076:	6878      	ldr	r0, [r7, #4]
 8010078:	f7fd ff7c 	bl	800df74 <pbuf_free>
      return;
 801007c:	e1a8      	b.n	80103d0 <tcp_input+0x7ec>
 801007e:	bf00      	nop
 8010080:	200089d8 	.word	0x200089d8
 8010084:	20005440 	.word	0x20005440
 8010088:	0801a9ac 	.word	0x0801a9ac
 801008c:	0801aad8 	.word	0x0801aad8
 8010090:	0801a9f8 	.word	0x0801a9f8
 8010094:	200089bc 	.word	0x200089bc
 8010098:	0801ab04 	.word	0x0801ab04
 801009c:	200089c0 	.word	0x200089c0
 80100a0:	0801ab30 	.word	0x0801ab30
 80100a4:	200089b8 	.word	0x200089b8
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 80100a8:	69fb      	ldr	r3, [r7, #28]
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	f000 8158 	beq.w	8010360 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 80100b0:	4b95      	ldr	r3, [pc, #596]	; (8010308 <tcp_input+0x724>)
 80100b2:	2200      	movs	r2, #0
 80100b4:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	891a      	ldrh	r2, [r3, #8]
 80100ba:	4b93      	ldr	r3, [pc, #588]	; (8010308 <tcp_input+0x724>)
 80100bc:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 80100be:	4a92      	ldr	r2, [pc, #584]	; (8010308 <tcp_input+0x724>)
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 80100c4:	4b91      	ldr	r3, [pc, #580]	; (801030c <tcp_input+0x728>)
 80100c6:	681b      	ldr	r3, [r3, #0]
 80100c8:	4a8f      	ldr	r2, [pc, #572]	; (8010308 <tcp_input+0x724>)
 80100ca:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 80100cc:	4b90      	ldr	r3, [pc, #576]	; (8010310 <tcp_input+0x72c>)
 80100ce:	2200      	movs	r2, #0
 80100d0:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 80100d2:	4b90      	ldr	r3, [pc, #576]	; (8010314 <tcp_input+0x730>)
 80100d4:	2200      	movs	r2, #0
 80100d6:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 80100d8:	4b8f      	ldr	r3, [pc, #572]	; (8010318 <tcp_input+0x734>)
 80100da:	2200      	movs	r2, #0
 80100dc:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 80100de:	4b8f      	ldr	r3, [pc, #572]	; (801031c <tcp_input+0x738>)
 80100e0:	781b      	ldrb	r3, [r3, #0]
 80100e2:	f003 0308 	and.w	r3, r3, #8
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	d006      	beq.n	80100f8 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	7b5b      	ldrb	r3, [r3, #13]
 80100ee:	f043 0301 	orr.w	r3, r3, #1
 80100f2:	b2da      	uxtb	r2, r3
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 80100f8:	69fb      	ldr	r3, [r7, #28]
 80100fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	d017      	beq.n	8010130 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8010100:	69f8      	ldr	r0, [r7, #28]
 8010102:	f7ff f929 	bl	800f358 <tcp_process_refused_data>
 8010106:	4603      	mov	r3, r0
 8010108:	f113 0f0d 	cmn.w	r3, #13
 801010c:	d007      	beq.n	801011e <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801010e:	69fb      	ldr	r3, [r7, #28]
 8010110:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8010112:	2b00      	cmp	r3, #0
 8010114:	d00c      	beq.n	8010130 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8010116:	4b82      	ldr	r3, [pc, #520]	; (8010320 <tcp_input+0x73c>)
 8010118:	881b      	ldrh	r3, [r3, #0]
 801011a:	2b00      	cmp	r3, #0
 801011c:	d008      	beq.n	8010130 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 801011e:	69fb      	ldr	r3, [r7, #28]
 8010120:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010122:	2b00      	cmp	r3, #0
 8010124:	f040 80e3 	bne.w	80102ee <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8010128:	69f8      	ldr	r0, [r7, #28]
 801012a:	f003 f9ad 	bl	8013488 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 801012e:	e0de      	b.n	80102ee <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 8010130:	4a7c      	ldr	r2, [pc, #496]	; (8010324 <tcp_input+0x740>)
 8010132:	69fb      	ldr	r3, [r7, #28]
 8010134:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8010136:	69f8      	ldr	r0, [r7, #28]
 8010138:	f000 fb18 	bl	801076c <tcp_process>
 801013c:	4603      	mov	r3, r0
 801013e:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8010140:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010144:	f113 0f0d 	cmn.w	r3, #13
 8010148:	f000 80d3 	beq.w	80102f2 <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 801014c:	4b71      	ldr	r3, [pc, #452]	; (8010314 <tcp_input+0x730>)
 801014e:	781b      	ldrb	r3, [r3, #0]
 8010150:	f003 0308 	and.w	r3, r3, #8
 8010154:	2b00      	cmp	r3, #0
 8010156:	d015      	beq.n	8010184 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8010158:	69fb      	ldr	r3, [r7, #28]
 801015a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801015e:	2b00      	cmp	r3, #0
 8010160:	d008      	beq.n	8010174 <tcp_input+0x590>
 8010162:	69fb      	ldr	r3, [r7, #28]
 8010164:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010168:	69fa      	ldr	r2, [r7, #28]
 801016a:	6912      	ldr	r2, [r2, #16]
 801016c:	f06f 010d 	mvn.w	r1, #13
 8010170:	4610      	mov	r0, r2
 8010172:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8010174:	69f9      	ldr	r1, [r7, #28]
 8010176:	486c      	ldr	r0, [pc, #432]	; (8010328 <tcp_input+0x744>)
 8010178:	f7ff fbbc 	bl	800f8f4 <tcp_pcb_remove>
        tcp_free(pcb);
 801017c:	69f8      	ldr	r0, [r7, #28]
 801017e:	f7fe f9a9 	bl	800e4d4 <tcp_free>
 8010182:	e0da      	b.n	801033a <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8010184:	2300      	movs	r3, #0
 8010186:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8010188:	4b63      	ldr	r3, [pc, #396]	; (8010318 <tcp_input+0x734>)
 801018a:	881b      	ldrh	r3, [r3, #0]
 801018c:	2b00      	cmp	r3, #0
 801018e:	d01d      	beq.n	80101cc <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8010190:	4b61      	ldr	r3, [pc, #388]	; (8010318 <tcp_input+0x734>)
 8010192:	881b      	ldrh	r3, [r3, #0]
 8010194:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8010196:	69fb      	ldr	r3, [r7, #28]
 8010198:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801019c:	2b00      	cmp	r3, #0
 801019e:	d00a      	beq.n	80101b6 <tcp_input+0x5d2>
 80101a0:	69fb      	ldr	r3, [r7, #28]
 80101a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80101a6:	69fa      	ldr	r2, [r7, #28]
 80101a8:	6910      	ldr	r0, [r2, #16]
 80101aa:	89fa      	ldrh	r2, [r7, #14]
 80101ac:	69f9      	ldr	r1, [r7, #28]
 80101ae:	4798      	blx	r3
 80101b0:	4603      	mov	r3, r0
 80101b2:	74fb      	strb	r3, [r7, #19]
 80101b4:	e001      	b.n	80101ba <tcp_input+0x5d6>
 80101b6:	2300      	movs	r3, #0
 80101b8:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80101ba:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80101be:	f113 0f0d 	cmn.w	r3, #13
 80101c2:	f000 8098 	beq.w	80102f6 <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 80101c6:	4b54      	ldr	r3, [pc, #336]	; (8010318 <tcp_input+0x734>)
 80101c8:	2200      	movs	r2, #0
 80101ca:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 80101cc:	69f8      	ldr	r0, [r7, #28]
 80101ce:	f000 f915 	bl	80103fc <tcp_input_delayed_close>
 80101d2:	4603      	mov	r3, r0
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	f040 8090 	bne.w	80102fa <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 80101da:	4b4d      	ldr	r3, [pc, #308]	; (8010310 <tcp_input+0x72c>)
 80101dc:	681b      	ldr	r3, [r3, #0]
 80101de:	2b00      	cmp	r3, #0
 80101e0:	d041      	beq.n	8010266 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 80101e2:	69fb      	ldr	r3, [r7, #28]
 80101e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	d006      	beq.n	80101f8 <tcp_input+0x614>
 80101ea:	4b50      	ldr	r3, [pc, #320]	; (801032c <tcp_input+0x748>)
 80101ec:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 80101f0:	494f      	ldr	r1, [pc, #316]	; (8010330 <tcp_input+0x74c>)
 80101f2:	4850      	ldr	r0, [pc, #320]	; (8010334 <tcp_input+0x750>)
 80101f4:	f007 f91e 	bl	8017434 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 80101f8:	69fb      	ldr	r3, [r7, #28]
 80101fa:	8b5b      	ldrh	r3, [r3, #26]
 80101fc:	f003 0310 	and.w	r3, r3, #16
 8010200:	2b00      	cmp	r3, #0
 8010202:	d008      	beq.n	8010216 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8010204:	4b42      	ldr	r3, [pc, #264]	; (8010310 <tcp_input+0x72c>)
 8010206:	681b      	ldr	r3, [r3, #0]
 8010208:	4618      	mov	r0, r3
 801020a:	f7fd feb3 	bl	800df74 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 801020e:	69f8      	ldr	r0, [r7, #28]
 8010210:	f7fe fc48 	bl	800eaa4 <tcp_abort>
            goto aborted;
 8010214:	e091      	b.n	801033a <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8010216:	69fb      	ldr	r3, [r7, #28]
 8010218:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801021c:	2b00      	cmp	r3, #0
 801021e:	d00c      	beq.n	801023a <tcp_input+0x656>
 8010220:	69fb      	ldr	r3, [r7, #28]
 8010222:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8010226:	69fb      	ldr	r3, [r7, #28]
 8010228:	6918      	ldr	r0, [r3, #16]
 801022a:	4b39      	ldr	r3, [pc, #228]	; (8010310 <tcp_input+0x72c>)
 801022c:	681a      	ldr	r2, [r3, #0]
 801022e:	2300      	movs	r3, #0
 8010230:	69f9      	ldr	r1, [r7, #28]
 8010232:	47a0      	blx	r4
 8010234:	4603      	mov	r3, r0
 8010236:	74fb      	strb	r3, [r7, #19]
 8010238:	e008      	b.n	801024c <tcp_input+0x668>
 801023a:	4b35      	ldr	r3, [pc, #212]	; (8010310 <tcp_input+0x72c>)
 801023c:	681a      	ldr	r2, [r3, #0]
 801023e:	2300      	movs	r3, #0
 8010240:	69f9      	ldr	r1, [r7, #28]
 8010242:	2000      	movs	r0, #0
 8010244:	f7ff f95e 	bl	800f504 <tcp_recv_null>
 8010248:	4603      	mov	r3, r0
 801024a:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 801024c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010250:	f113 0f0d 	cmn.w	r3, #13
 8010254:	d053      	beq.n	80102fe <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8010256:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801025a:	2b00      	cmp	r3, #0
 801025c:	d003      	beq.n	8010266 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 801025e:	4b2c      	ldr	r3, [pc, #176]	; (8010310 <tcp_input+0x72c>)
 8010260:	681a      	ldr	r2, [r3, #0]
 8010262:	69fb      	ldr	r3, [r7, #28]
 8010264:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8010266:	4b2b      	ldr	r3, [pc, #172]	; (8010314 <tcp_input+0x730>)
 8010268:	781b      	ldrb	r3, [r3, #0]
 801026a:	f003 0320 	and.w	r3, r3, #32
 801026e:	2b00      	cmp	r3, #0
 8010270:	d030      	beq.n	80102d4 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 8010272:	69fb      	ldr	r3, [r7, #28]
 8010274:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010276:	2b00      	cmp	r3, #0
 8010278:	d009      	beq.n	801028e <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 801027a:	69fb      	ldr	r3, [r7, #28]
 801027c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801027e:	7b5a      	ldrb	r2, [r3, #13]
 8010280:	69fb      	ldr	r3, [r7, #28]
 8010282:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010284:	f042 0220 	orr.w	r2, r2, #32
 8010288:	b2d2      	uxtb	r2, r2
 801028a:	735a      	strb	r2, [r3, #13]
 801028c:	e022      	b.n	80102d4 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801028e:	69fb      	ldr	r3, [r7, #28]
 8010290:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010292:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8010296:	d005      	beq.n	80102a4 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8010298:	69fb      	ldr	r3, [r7, #28]
 801029a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801029c:	3301      	adds	r3, #1
 801029e:	b29a      	uxth	r2, r3
 80102a0:	69fb      	ldr	r3, [r7, #28]
 80102a2:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 80102a4:	69fb      	ldr	r3, [r7, #28]
 80102a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80102aa:	2b00      	cmp	r3, #0
 80102ac:	d00b      	beq.n	80102c6 <tcp_input+0x6e2>
 80102ae:	69fb      	ldr	r3, [r7, #28]
 80102b0:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80102b4:	69fb      	ldr	r3, [r7, #28]
 80102b6:	6918      	ldr	r0, [r3, #16]
 80102b8:	2300      	movs	r3, #0
 80102ba:	2200      	movs	r2, #0
 80102bc:	69f9      	ldr	r1, [r7, #28]
 80102be:	47a0      	blx	r4
 80102c0:	4603      	mov	r3, r0
 80102c2:	74fb      	strb	r3, [r7, #19]
 80102c4:	e001      	b.n	80102ca <tcp_input+0x6e6>
 80102c6:	2300      	movs	r3, #0
 80102c8:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80102ca:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80102ce:	f113 0f0d 	cmn.w	r3, #13
 80102d2:	d016      	beq.n	8010302 <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 80102d4:	4b13      	ldr	r3, [pc, #76]	; (8010324 <tcp_input+0x740>)
 80102d6:	2200      	movs	r2, #0
 80102d8:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 80102da:	69f8      	ldr	r0, [r7, #28]
 80102dc:	f000 f88e 	bl	80103fc <tcp_input_delayed_close>
 80102e0:	4603      	mov	r3, r0
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d128      	bne.n	8010338 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 80102e6:	69f8      	ldr	r0, [r7, #28]
 80102e8:	f002 fac8 	bl	801287c <tcp_output>
 80102ec:	e025      	b.n	801033a <tcp_input+0x756>
        goto aborted;
 80102ee:	bf00      	nop
 80102f0:	e023      	b.n	801033a <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 80102f2:	bf00      	nop
 80102f4:	e021      	b.n	801033a <tcp_input+0x756>
              goto aborted;
 80102f6:	bf00      	nop
 80102f8:	e01f      	b.n	801033a <tcp_input+0x756>
          goto aborted;
 80102fa:	bf00      	nop
 80102fc:	e01d      	b.n	801033a <tcp_input+0x756>
            goto aborted;
 80102fe:	bf00      	nop
 8010300:	e01b      	b.n	801033a <tcp_input+0x756>
              goto aborted;
 8010302:	bf00      	nop
 8010304:	e019      	b.n	801033a <tcp_input+0x756>
 8010306:	bf00      	nop
 8010308:	200089c8 	.word	0x200089c8
 801030c:	200089d8 	.word	0x200089d8
 8010310:	200089f8 	.word	0x200089f8
 8010314:	200089f5 	.word	0x200089f5
 8010318:	200089f0 	.word	0x200089f0
 801031c:	200089f4 	.word	0x200089f4
 8010320:	200089f2 	.word	0x200089f2
 8010324:	200089fc 	.word	0x200089fc
 8010328:	200089bc 	.word	0x200089bc
 801032c:	0801a9ac 	.word	0x0801a9ac
 8010330:	0801ab60 	.word	0x0801ab60
 8010334:	0801a9f8 	.word	0x0801a9f8
          goto aborted;
 8010338:	bf00      	nop
    tcp_input_pcb = NULL;
 801033a:	4b27      	ldr	r3, [pc, #156]	; (80103d8 <tcp_input+0x7f4>)
 801033c:	2200      	movs	r2, #0
 801033e:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8010340:	4b26      	ldr	r3, [pc, #152]	; (80103dc <tcp_input+0x7f8>)
 8010342:	2200      	movs	r2, #0
 8010344:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8010346:	4b26      	ldr	r3, [pc, #152]	; (80103e0 <tcp_input+0x7fc>)
 8010348:	685b      	ldr	r3, [r3, #4]
 801034a:	2b00      	cmp	r3, #0
 801034c:	d03f      	beq.n	80103ce <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 801034e:	4b24      	ldr	r3, [pc, #144]	; (80103e0 <tcp_input+0x7fc>)
 8010350:	685b      	ldr	r3, [r3, #4]
 8010352:	4618      	mov	r0, r3
 8010354:	f7fd fe0e 	bl	800df74 <pbuf_free>
      inseg.p = NULL;
 8010358:	4b21      	ldr	r3, [pc, #132]	; (80103e0 <tcp_input+0x7fc>)
 801035a:	2200      	movs	r2, #0
 801035c:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 801035e:	e036      	b.n	80103ce <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8010360:	4b20      	ldr	r3, [pc, #128]	; (80103e4 <tcp_input+0x800>)
 8010362:	681b      	ldr	r3, [r3, #0]
 8010364:	899b      	ldrh	r3, [r3, #12]
 8010366:	b29b      	uxth	r3, r3
 8010368:	4618      	mov	r0, r3
 801036a:	f7fc fac6 	bl	800c8fa <lwip_htons>
 801036e:	4603      	mov	r3, r0
 8010370:	b2db      	uxtb	r3, r3
 8010372:	f003 0304 	and.w	r3, r3, #4
 8010376:	2b00      	cmp	r3, #0
 8010378:	d118      	bne.n	80103ac <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801037a:	4b1b      	ldr	r3, [pc, #108]	; (80103e8 <tcp_input+0x804>)
 801037c:	6819      	ldr	r1, [r3, #0]
 801037e:	4b1b      	ldr	r3, [pc, #108]	; (80103ec <tcp_input+0x808>)
 8010380:	881b      	ldrh	r3, [r3, #0]
 8010382:	461a      	mov	r2, r3
 8010384:	4b1a      	ldr	r3, [pc, #104]	; (80103f0 <tcp_input+0x80c>)
 8010386:	681b      	ldr	r3, [r3, #0]
 8010388:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801038a:	4b16      	ldr	r3, [pc, #88]	; (80103e4 <tcp_input+0x800>)
 801038c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801038e:	885b      	ldrh	r3, [r3, #2]
 8010390:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010392:	4a14      	ldr	r2, [pc, #80]	; (80103e4 <tcp_input+0x800>)
 8010394:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010396:	8812      	ldrh	r2, [r2, #0]
 8010398:	b292      	uxth	r2, r2
 801039a:	9202      	str	r2, [sp, #8]
 801039c:	9301      	str	r3, [sp, #4]
 801039e:	4b15      	ldr	r3, [pc, #84]	; (80103f4 <tcp_input+0x810>)
 80103a0:	9300      	str	r3, [sp, #0]
 80103a2:	4b15      	ldr	r3, [pc, #84]	; (80103f8 <tcp_input+0x814>)
 80103a4:	4602      	mov	r2, r0
 80103a6:	2000      	movs	r0, #0
 80103a8:	f003 f81c 	bl	80133e4 <tcp_rst>
    pbuf_free(p);
 80103ac:	6878      	ldr	r0, [r7, #4]
 80103ae:	f7fd fde1 	bl	800df74 <pbuf_free>
  return;
 80103b2:	e00c      	b.n	80103ce <tcp_input+0x7ea>
    goto dropped;
 80103b4:	bf00      	nop
 80103b6:	e006      	b.n	80103c6 <tcp_input+0x7e2>
    goto dropped;
 80103b8:	bf00      	nop
 80103ba:	e004      	b.n	80103c6 <tcp_input+0x7e2>
    goto dropped;
 80103bc:	bf00      	nop
 80103be:	e002      	b.n	80103c6 <tcp_input+0x7e2>
      goto dropped;
 80103c0:	bf00      	nop
 80103c2:	e000      	b.n	80103c6 <tcp_input+0x7e2>
      goto dropped;
 80103c4:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 80103c6:	6878      	ldr	r0, [r7, #4]
 80103c8:	f7fd fdd4 	bl	800df74 <pbuf_free>
 80103cc:	e000      	b.n	80103d0 <tcp_input+0x7ec>
  return;
 80103ce:	bf00      	nop
}
 80103d0:	3724      	adds	r7, #36	; 0x24
 80103d2:	46bd      	mov	sp, r7
 80103d4:	bd90      	pop	{r4, r7, pc}
 80103d6:	bf00      	nop
 80103d8:	200089fc 	.word	0x200089fc
 80103dc:	200089f8 	.word	0x200089f8
 80103e0:	200089c8 	.word	0x200089c8
 80103e4:	200089d8 	.word	0x200089d8
 80103e8:	200089ec 	.word	0x200089ec
 80103ec:	200089f2 	.word	0x200089f2
 80103f0:	200089e8 	.word	0x200089e8
 80103f4:	20005450 	.word	0x20005450
 80103f8:	20005454 	.word	0x20005454

080103fc <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 80103fc:	b580      	push	{r7, lr}
 80103fe:	b082      	sub	sp, #8
 8010400:	af00      	add	r7, sp, #0
 8010402:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	2b00      	cmp	r3, #0
 8010408:	d106      	bne.n	8010418 <tcp_input_delayed_close+0x1c>
 801040a:	4b17      	ldr	r3, [pc, #92]	; (8010468 <tcp_input_delayed_close+0x6c>)
 801040c:	f240 225a 	movw	r2, #602	; 0x25a
 8010410:	4916      	ldr	r1, [pc, #88]	; (801046c <tcp_input_delayed_close+0x70>)
 8010412:	4817      	ldr	r0, [pc, #92]	; (8010470 <tcp_input_delayed_close+0x74>)
 8010414:	f007 f80e 	bl	8017434 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8010418:	4b16      	ldr	r3, [pc, #88]	; (8010474 <tcp_input_delayed_close+0x78>)
 801041a:	781b      	ldrb	r3, [r3, #0]
 801041c:	f003 0310 	and.w	r3, r3, #16
 8010420:	2b00      	cmp	r3, #0
 8010422:	d01c      	beq.n	801045e <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	8b5b      	ldrh	r3, [r3, #26]
 8010428:	f003 0310 	and.w	r3, r3, #16
 801042c:	2b00      	cmp	r3, #0
 801042e:	d10d      	bne.n	801044c <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010436:	2b00      	cmp	r3, #0
 8010438:	d008      	beq.n	801044c <tcp_input_delayed_close+0x50>
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010440:	687a      	ldr	r2, [r7, #4]
 8010442:	6912      	ldr	r2, [r2, #16]
 8010444:	f06f 010e 	mvn.w	r1, #14
 8010448:	4610      	mov	r0, r2
 801044a:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801044c:	6879      	ldr	r1, [r7, #4]
 801044e:	480a      	ldr	r0, [pc, #40]	; (8010478 <tcp_input_delayed_close+0x7c>)
 8010450:	f7ff fa50 	bl	800f8f4 <tcp_pcb_remove>
    tcp_free(pcb);
 8010454:	6878      	ldr	r0, [r7, #4]
 8010456:	f7fe f83d 	bl	800e4d4 <tcp_free>
    return 1;
 801045a:	2301      	movs	r3, #1
 801045c:	e000      	b.n	8010460 <tcp_input_delayed_close+0x64>
  }
  return 0;
 801045e:	2300      	movs	r3, #0
}
 8010460:	4618      	mov	r0, r3
 8010462:	3708      	adds	r7, #8
 8010464:	46bd      	mov	sp, r7
 8010466:	bd80      	pop	{r7, pc}
 8010468:	0801a9ac 	.word	0x0801a9ac
 801046c:	0801ab7c 	.word	0x0801ab7c
 8010470:	0801a9f8 	.word	0x0801a9f8
 8010474:	200089f5 	.word	0x200089f5
 8010478:	200089bc 	.word	0x200089bc

0801047c <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 801047c:	b590      	push	{r4, r7, lr}
 801047e:	b08b      	sub	sp, #44	; 0x2c
 8010480:	af04      	add	r7, sp, #16
 8010482:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8010484:	4b6f      	ldr	r3, [pc, #444]	; (8010644 <tcp_listen_input+0x1c8>)
 8010486:	781b      	ldrb	r3, [r3, #0]
 8010488:	f003 0304 	and.w	r3, r3, #4
 801048c:	2b00      	cmp	r3, #0
 801048e:	f040 80d2 	bne.w	8010636 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	2b00      	cmp	r3, #0
 8010496:	d106      	bne.n	80104a6 <tcp_listen_input+0x2a>
 8010498:	4b6b      	ldr	r3, [pc, #428]	; (8010648 <tcp_listen_input+0x1cc>)
 801049a:	f240 2281 	movw	r2, #641	; 0x281
 801049e:	496b      	ldr	r1, [pc, #428]	; (801064c <tcp_listen_input+0x1d0>)
 80104a0:	486b      	ldr	r0, [pc, #428]	; (8010650 <tcp_listen_input+0x1d4>)
 80104a2:	f006 ffc7 	bl	8017434 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 80104a6:	4b67      	ldr	r3, [pc, #412]	; (8010644 <tcp_listen_input+0x1c8>)
 80104a8:	781b      	ldrb	r3, [r3, #0]
 80104aa:	f003 0310 	and.w	r3, r3, #16
 80104ae:	2b00      	cmp	r3, #0
 80104b0:	d019      	beq.n	80104e6 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80104b2:	4b68      	ldr	r3, [pc, #416]	; (8010654 <tcp_listen_input+0x1d8>)
 80104b4:	6819      	ldr	r1, [r3, #0]
 80104b6:	4b68      	ldr	r3, [pc, #416]	; (8010658 <tcp_listen_input+0x1dc>)
 80104b8:	881b      	ldrh	r3, [r3, #0]
 80104ba:	461a      	mov	r2, r3
 80104bc:	4b67      	ldr	r3, [pc, #412]	; (801065c <tcp_listen_input+0x1e0>)
 80104be:	681b      	ldr	r3, [r3, #0]
 80104c0:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80104c2:	4b67      	ldr	r3, [pc, #412]	; (8010660 <tcp_listen_input+0x1e4>)
 80104c4:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80104c6:	885b      	ldrh	r3, [r3, #2]
 80104c8:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80104ca:	4a65      	ldr	r2, [pc, #404]	; (8010660 <tcp_listen_input+0x1e4>)
 80104cc:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80104ce:	8812      	ldrh	r2, [r2, #0]
 80104d0:	b292      	uxth	r2, r2
 80104d2:	9202      	str	r2, [sp, #8]
 80104d4:	9301      	str	r3, [sp, #4]
 80104d6:	4b63      	ldr	r3, [pc, #396]	; (8010664 <tcp_listen_input+0x1e8>)
 80104d8:	9300      	str	r3, [sp, #0]
 80104da:	4b63      	ldr	r3, [pc, #396]	; (8010668 <tcp_listen_input+0x1ec>)
 80104dc:	4602      	mov	r2, r0
 80104de:	6878      	ldr	r0, [r7, #4]
 80104e0:	f002 ff80 	bl	80133e4 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 80104e4:	e0a9      	b.n	801063a <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 80104e6:	4b57      	ldr	r3, [pc, #348]	; (8010644 <tcp_listen_input+0x1c8>)
 80104e8:	781b      	ldrb	r3, [r3, #0]
 80104ea:	f003 0302 	and.w	r3, r3, #2
 80104ee:	2b00      	cmp	r3, #0
 80104f0:	f000 80a3 	beq.w	801063a <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	7d5b      	ldrb	r3, [r3, #21]
 80104f8:	4618      	mov	r0, r3
 80104fa:	f7ff f927 	bl	800f74c <tcp_alloc>
 80104fe:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8010500:	697b      	ldr	r3, [r7, #20]
 8010502:	2b00      	cmp	r3, #0
 8010504:	d111      	bne.n	801052a <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	699b      	ldr	r3, [r3, #24]
 801050a:	2b00      	cmp	r3, #0
 801050c:	d00a      	beq.n	8010524 <tcp_listen_input+0xa8>
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	699b      	ldr	r3, [r3, #24]
 8010512:	687a      	ldr	r2, [r7, #4]
 8010514:	6910      	ldr	r0, [r2, #16]
 8010516:	f04f 32ff 	mov.w	r2, #4294967295
 801051a:	2100      	movs	r1, #0
 801051c:	4798      	blx	r3
 801051e:	4603      	mov	r3, r0
 8010520:	73bb      	strb	r3, [r7, #14]
      return;
 8010522:	e08b      	b.n	801063c <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8010524:	23f0      	movs	r3, #240	; 0xf0
 8010526:	73bb      	strb	r3, [r7, #14]
      return;
 8010528:	e088      	b.n	801063c <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 801052a:	4b50      	ldr	r3, [pc, #320]	; (801066c <tcp_listen_input+0x1f0>)
 801052c:	695a      	ldr	r2, [r3, #20]
 801052e:	697b      	ldr	r3, [r7, #20]
 8010530:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8010532:	4b4e      	ldr	r3, [pc, #312]	; (801066c <tcp_listen_input+0x1f0>)
 8010534:	691a      	ldr	r2, [r3, #16]
 8010536:	697b      	ldr	r3, [r7, #20]
 8010538:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	8ada      	ldrh	r2, [r3, #22]
 801053e:	697b      	ldr	r3, [r7, #20]
 8010540:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8010542:	4b47      	ldr	r3, [pc, #284]	; (8010660 <tcp_listen_input+0x1e4>)
 8010544:	681b      	ldr	r3, [r3, #0]
 8010546:	881b      	ldrh	r3, [r3, #0]
 8010548:	b29a      	uxth	r2, r3
 801054a:	697b      	ldr	r3, [r7, #20]
 801054c:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 801054e:	697b      	ldr	r3, [r7, #20]
 8010550:	2203      	movs	r2, #3
 8010552:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8010554:	4b41      	ldr	r3, [pc, #260]	; (801065c <tcp_listen_input+0x1e0>)
 8010556:	681b      	ldr	r3, [r3, #0]
 8010558:	1c5a      	adds	r2, r3, #1
 801055a:	697b      	ldr	r3, [r7, #20]
 801055c:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 801055e:	697b      	ldr	r3, [r7, #20]
 8010560:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010562:	697b      	ldr	r3, [r7, #20]
 8010564:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8010566:	6978      	ldr	r0, [r7, #20]
 8010568:	f7ff fa58 	bl	800fa1c <tcp_next_iss>
 801056c:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 801056e:	697b      	ldr	r3, [r7, #20]
 8010570:	693a      	ldr	r2, [r7, #16]
 8010572:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8010574:	697b      	ldr	r3, [r7, #20]
 8010576:	693a      	ldr	r2, [r7, #16]
 8010578:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 801057a:	697b      	ldr	r3, [r7, #20]
 801057c:	693a      	ldr	r2, [r7, #16]
 801057e:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8010580:	697b      	ldr	r3, [r7, #20]
 8010582:	693a      	ldr	r2, [r7, #16]
 8010584:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8010586:	4b35      	ldr	r3, [pc, #212]	; (801065c <tcp_listen_input+0x1e0>)
 8010588:	681b      	ldr	r3, [r3, #0]
 801058a:	1e5a      	subs	r2, r3, #1
 801058c:	697b      	ldr	r3, [r7, #20]
 801058e:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	691a      	ldr	r2, [r3, #16]
 8010594:	697b      	ldr	r3, [r7, #20]
 8010596:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8010598:	697b      	ldr	r3, [r7, #20]
 801059a:	687a      	ldr	r2, [r7, #4]
 801059c:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	7a5b      	ldrb	r3, [r3, #9]
 80105a2:	f003 030c 	and.w	r3, r3, #12
 80105a6:	b2da      	uxtb	r2, r3
 80105a8:	697b      	ldr	r3, [r7, #20]
 80105aa:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	7a1a      	ldrb	r2, [r3, #8]
 80105b0:	697b      	ldr	r3, [r7, #20]
 80105b2:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 80105b4:	4b2e      	ldr	r3, [pc, #184]	; (8010670 <tcp_listen_input+0x1f4>)
 80105b6:	681a      	ldr	r2, [r3, #0]
 80105b8:	697b      	ldr	r3, [r7, #20]
 80105ba:	60da      	str	r2, [r3, #12]
 80105bc:	4a2c      	ldr	r2, [pc, #176]	; (8010670 <tcp_listen_input+0x1f4>)
 80105be:	697b      	ldr	r3, [r7, #20]
 80105c0:	6013      	str	r3, [r2, #0]
 80105c2:	f003 f8d1 	bl	8013768 <tcp_timer_needed>
 80105c6:	4b2b      	ldr	r3, [pc, #172]	; (8010674 <tcp_listen_input+0x1f8>)
 80105c8:	2201      	movs	r2, #1
 80105ca:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 80105cc:	6978      	ldr	r0, [r7, #20]
 80105ce:	f001 fd8f 	bl	80120f0 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 80105d2:	4b23      	ldr	r3, [pc, #140]	; (8010660 <tcp_listen_input+0x1e4>)
 80105d4:	681b      	ldr	r3, [r3, #0]
 80105d6:	89db      	ldrh	r3, [r3, #14]
 80105d8:	b29a      	uxth	r2, r3
 80105da:	697b      	ldr	r3, [r7, #20]
 80105dc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 80105e0:	697b      	ldr	r3, [r7, #20]
 80105e2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80105e6:	697b      	ldr	r3, [r7, #20]
 80105e8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 80105ec:	697b      	ldr	r3, [r7, #20]
 80105ee:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 80105f0:	697b      	ldr	r3, [r7, #20]
 80105f2:	3304      	adds	r3, #4
 80105f4:	4618      	mov	r0, r3
 80105f6:	f004 ffcb 	bl	8015590 <ip4_route>
 80105fa:	4601      	mov	r1, r0
 80105fc:	697b      	ldr	r3, [r7, #20]
 80105fe:	3304      	adds	r3, #4
 8010600:	461a      	mov	r2, r3
 8010602:	4620      	mov	r0, r4
 8010604:	f7ff fa30 	bl	800fa68 <tcp_eff_send_mss_netif>
 8010608:	4603      	mov	r3, r0
 801060a:	461a      	mov	r2, r3
 801060c:	697b      	ldr	r3, [r7, #20]
 801060e:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8010610:	2112      	movs	r1, #18
 8010612:	6978      	ldr	r0, [r7, #20]
 8010614:	f002 f844 	bl	80126a0 <tcp_enqueue_flags>
 8010618:	4603      	mov	r3, r0
 801061a:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 801061c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010620:	2b00      	cmp	r3, #0
 8010622:	d004      	beq.n	801062e <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8010624:	2100      	movs	r1, #0
 8010626:	6978      	ldr	r0, [r7, #20]
 8010628:	f7fe f97e 	bl	800e928 <tcp_abandon>
      return;
 801062c:	e006      	b.n	801063c <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 801062e:	6978      	ldr	r0, [r7, #20]
 8010630:	f002 f924 	bl	801287c <tcp_output>
  return;
 8010634:	e001      	b.n	801063a <tcp_listen_input+0x1be>
    return;
 8010636:	bf00      	nop
 8010638:	e000      	b.n	801063c <tcp_listen_input+0x1c0>
  return;
 801063a:	bf00      	nop
}
 801063c:	371c      	adds	r7, #28
 801063e:	46bd      	mov	sp, r7
 8010640:	bd90      	pop	{r4, r7, pc}
 8010642:	bf00      	nop
 8010644:	200089f4 	.word	0x200089f4
 8010648:	0801a9ac 	.word	0x0801a9ac
 801064c:	0801aba4 	.word	0x0801aba4
 8010650:	0801a9f8 	.word	0x0801a9f8
 8010654:	200089ec 	.word	0x200089ec
 8010658:	200089f2 	.word	0x200089f2
 801065c:	200089e8 	.word	0x200089e8
 8010660:	200089d8 	.word	0x200089d8
 8010664:	20005450 	.word	0x20005450
 8010668:	20005454 	.word	0x20005454
 801066c:	20005440 	.word	0x20005440
 8010670:	200089bc 	.word	0x200089bc
 8010674:	200089c4 	.word	0x200089c4

08010678 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8010678:	b580      	push	{r7, lr}
 801067a:	b086      	sub	sp, #24
 801067c:	af04      	add	r7, sp, #16
 801067e:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8010680:	4b2f      	ldr	r3, [pc, #188]	; (8010740 <tcp_timewait_input+0xc8>)
 8010682:	781b      	ldrb	r3, [r3, #0]
 8010684:	f003 0304 	and.w	r3, r3, #4
 8010688:	2b00      	cmp	r3, #0
 801068a:	d153      	bne.n	8010734 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	2b00      	cmp	r3, #0
 8010690:	d106      	bne.n	80106a0 <tcp_timewait_input+0x28>
 8010692:	4b2c      	ldr	r3, [pc, #176]	; (8010744 <tcp_timewait_input+0xcc>)
 8010694:	f240 22ee 	movw	r2, #750	; 0x2ee
 8010698:	492b      	ldr	r1, [pc, #172]	; (8010748 <tcp_timewait_input+0xd0>)
 801069a:	482c      	ldr	r0, [pc, #176]	; (801074c <tcp_timewait_input+0xd4>)
 801069c:	f006 feca 	bl	8017434 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 80106a0:	4b27      	ldr	r3, [pc, #156]	; (8010740 <tcp_timewait_input+0xc8>)
 80106a2:	781b      	ldrb	r3, [r3, #0]
 80106a4:	f003 0302 	and.w	r3, r3, #2
 80106a8:	2b00      	cmp	r3, #0
 80106aa:	d02a      	beq.n	8010702 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 80106ac:	4b28      	ldr	r3, [pc, #160]	; (8010750 <tcp_timewait_input+0xd8>)
 80106ae:	681a      	ldr	r2, [r3, #0]
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80106b4:	1ad3      	subs	r3, r2, r3
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	db2d      	blt.n	8010716 <tcp_timewait_input+0x9e>
 80106ba:	4b25      	ldr	r3, [pc, #148]	; (8010750 <tcp_timewait_input+0xd8>)
 80106bc:	681a      	ldr	r2, [r3, #0]
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80106c2:	6879      	ldr	r1, [r7, #4]
 80106c4:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80106c6:	440b      	add	r3, r1
 80106c8:	1ad3      	subs	r3, r2, r3
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	dc23      	bgt.n	8010716 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80106ce:	4b21      	ldr	r3, [pc, #132]	; (8010754 <tcp_timewait_input+0xdc>)
 80106d0:	6819      	ldr	r1, [r3, #0]
 80106d2:	4b21      	ldr	r3, [pc, #132]	; (8010758 <tcp_timewait_input+0xe0>)
 80106d4:	881b      	ldrh	r3, [r3, #0]
 80106d6:	461a      	mov	r2, r3
 80106d8:	4b1d      	ldr	r3, [pc, #116]	; (8010750 <tcp_timewait_input+0xd8>)
 80106da:	681b      	ldr	r3, [r3, #0]
 80106dc:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80106de:	4b1f      	ldr	r3, [pc, #124]	; (801075c <tcp_timewait_input+0xe4>)
 80106e0:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80106e2:	885b      	ldrh	r3, [r3, #2]
 80106e4:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80106e6:	4a1d      	ldr	r2, [pc, #116]	; (801075c <tcp_timewait_input+0xe4>)
 80106e8:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80106ea:	8812      	ldrh	r2, [r2, #0]
 80106ec:	b292      	uxth	r2, r2
 80106ee:	9202      	str	r2, [sp, #8]
 80106f0:	9301      	str	r3, [sp, #4]
 80106f2:	4b1b      	ldr	r3, [pc, #108]	; (8010760 <tcp_timewait_input+0xe8>)
 80106f4:	9300      	str	r3, [sp, #0]
 80106f6:	4b1b      	ldr	r3, [pc, #108]	; (8010764 <tcp_timewait_input+0xec>)
 80106f8:	4602      	mov	r2, r0
 80106fa:	6878      	ldr	r0, [r7, #4]
 80106fc:	f002 fe72 	bl	80133e4 <tcp_rst>
      return;
 8010700:	e01b      	b.n	801073a <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8010702:	4b0f      	ldr	r3, [pc, #60]	; (8010740 <tcp_timewait_input+0xc8>)
 8010704:	781b      	ldrb	r3, [r3, #0]
 8010706:	f003 0301 	and.w	r3, r3, #1
 801070a:	2b00      	cmp	r3, #0
 801070c:	d003      	beq.n	8010716 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 801070e:	4b16      	ldr	r3, [pc, #88]	; (8010768 <tcp_timewait_input+0xf0>)
 8010710:	681a      	ldr	r2, [r3, #0]
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8010716:	4b10      	ldr	r3, [pc, #64]	; (8010758 <tcp_timewait_input+0xe0>)
 8010718:	881b      	ldrh	r3, [r3, #0]
 801071a:	2b00      	cmp	r3, #0
 801071c:	d00c      	beq.n	8010738 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	8b5b      	ldrh	r3, [r3, #26]
 8010722:	f043 0302 	orr.w	r3, r3, #2
 8010726:	b29a      	uxth	r2, r3
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801072c:	6878      	ldr	r0, [r7, #4]
 801072e:	f002 f8a5 	bl	801287c <tcp_output>
  }
  return;
 8010732:	e001      	b.n	8010738 <tcp_timewait_input+0xc0>
    return;
 8010734:	bf00      	nop
 8010736:	e000      	b.n	801073a <tcp_timewait_input+0xc2>
  return;
 8010738:	bf00      	nop
}
 801073a:	3708      	adds	r7, #8
 801073c:	46bd      	mov	sp, r7
 801073e:	bd80      	pop	{r7, pc}
 8010740:	200089f4 	.word	0x200089f4
 8010744:	0801a9ac 	.word	0x0801a9ac
 8010748:	0801abc4 	.word	0x0801abc4
 801074c:	0801a9f8 	.word	0x0801a9f8
 8010750:	200089e8 	.word	0x200089e8
 8010754:	200089ec 	.word	0x200089ec
 8010758:	200089f2 	.word	0x200089f2
 801075c:	200089d8 	.word	0x200089d8
 8010760:	20005450 	.word	0x20005450
 8010764:	20005454 	.word	0x20005454
 8010768:	200089b0 	.word	0x200089b0

0801076c <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 801076c:	b590      	push	{r4, r7, lr}
 801076e:	b08d      	sub	sp, #52	; 0x34
 8010770:	af04      	add	r7, sp, #16
 8010772:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8010774:	2300      	movs	r3, #0
 8010776:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8010778:	2300      	movs	r3, #0
 801077a:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 801077c:	687b      	ldr	r3, [r7, #4]
 801077e:	2b00      	cmp	r3, #0
 8010780:	d106      	bne.n	8010790 <tcp_process+0x24>
 8010782:	4b9d      	ldr	r3, [pc, #628]	; (80109f8 <tcp_process+0x28c>)
 8010784:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8010788:	499c      	ldr	r1, [pc, #624]	; (80109fc <tcp_process+0x290>)
 801078a:	489d      	ldr	r0, [pc, #628]	; (8010a00 <tcp_process+0x294>)
 801078c:	f006 fe52 	bl	8017434 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8010790:	4b9c      	ldr	r3, [pc, #624]	; (8010a04 <tcp_process+0x298>)
 8010792:	781b      	ldrb	r3, [r3, #0]
 8010794:	f003 0304 	and.w	r3, r3, #4
 8010798:	2b00      	cmp	r3, #0
 801079a:	d04e      	beq.n	801083a <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	7d1b      	ldrb	r3, [r3, #20]
 80107a0:	2b02      	cmp	r3, #2
 80107a2:	d108      	bne.n	80107b6 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80107a8:	4b97      	ldr	r3, [pc, #604]	; (8010a08 <tcp_process+0x29c>)
 80107aa:	681b      	ldr	r3, [r3, #0]
 80107ac:	429a      	cmp	r2, r3
 80107ae:	d123      	bne.n	80107f8 <tcp_process+0x8c>
        acceptable = 1;
 80107b0:	2301      	movs	r3, #1
 80107b2:	76fb      	strb	r3, [r7, #27]
 80107b4:	e020      	b.n	80107f8 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80107ba:	4b94      	ldr	r3, [pc, #592]	; (8010a0c <tcp_process+0x2a0>)
 80107bc:	681b      	ldr	r3, [r3, #0]
 80107be:	429a      	cmp	r2, r3
 80107c0:	d102      	bne.n	80107c8 <tcp_process+0x5c>
        acceptable = 1;
 80107c2:	2301      	movs	r3, #1
 80107c4:	76fb      	strb	r3, [r7, #27]
 80107c6:	e017      	b.n	80107f8 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80107c8:	4b90      	ldr	r3, [pc, #576]	; (8010a0c <tcp_process+0x2a0>)
 80107ca:	681a      	ldr	r2, [r3, #0]
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80107d0:	1ad3      	subs	r3, r2, r3
 80107d2:	2b00      	cmp	r3, #0
 80107d4:	db10      	blt.n	80107f8 <tcp_process+0x8c>
 80107d6:	4b8d      	ldr	r3, [pc, #564]	; (8010a0c <tcp_process+0x2a0>)
 80107d8:	681a      	ldr	r2, [r3, #0]
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80107de:	6879      	ldr	r1, [r7, #4]
 80107e0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80107e2:	440b      	add	r3, r1
 80107e4:	1ad3      	subs	r3, r2, r3
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	dc06      	bgt.n	80107f8 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	8b5b      	ldrh	r3, [r3, #26]
 80107ee:	f043 0302 	orr.w	r3, r3, #2
 80107f2:	b29a      	uxth	r2, r3
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 80107f8:	7efb      	ldrb	r3, [r7, #27]
 80107fa:	2b00      	cmp	r3, #0
 80107fc:	d01b      	beq.n	8010836 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	7d1b      	ldrb	r3, [r3, #20]
 8010802:	2b00      	cmp	r3, #0
 8010804:	d106      	bne.n	8010814 <tcp_process+0xa8>
 8010806:	4b7c      	ldr	r3, [pc, #496]	; (80109f8 <tcp_process+0x28c>)
 8010808:	f44f 724e 	mov.w	r2, #824	; 0x338
 801080c:	4980      	ldr	r1, [pc, #512]	; (8010a10 <tcp_process+0x2a4>)
 801080e:	487c      	ldr	r0, [pc, #496]	; (8010a00 <tcp_process+0x294>)
 8010810:	f006 fe10 	bl	8017434 <iprintf>
      recv_flags |= TF_RESET;
 8010814:	4b7f      	ldr	r3, [pc, #508]	; (8010a14 <tcp_process+0x2a8>)
 8010816:	781b      	ldrb	r3, [r3, #0]
 8010818:	f043 0308 	orr.w	r3, r3, #8
 801081c:	b2da      	uxtb	r2, r3
 801081e:	4b7d      	ldr	r3, [pc, #500]	; (8010a14 <tcp_process+0x2a8>)
 8010820:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	8b5b      	ldrh	r3, [r3, #26]
 8010826:	f023 0301 	bic.w	r3, r3, #1
 801082a:	b29a      	uxth	r2, r3
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8010830:	f06f 030d 	mvn.w	r3, #13
 8010834:	e37a      	b.n	8010f2c <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8010836:	2300      	movs	r3, #0
 8010838:	e378      	b.n	8010f2c <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 801083a:	4b72      	ldr	r3, [pc, #456]	; (8010a04 <tcp_process+0x298>)
 801083c:	781b      	ldrb	r3, [r3, #0]
 801083e:	f003 0302 	and.w	r3, r3, #2
 8010842:	2b00      	cmp	r3, #0
 8010844:	d010      	beq.n	8010868 <tcp_process+0xfc>
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	7d1b      	ldrb	r3, [r3, #20]
 801084a:	2b02      	cmp	r3, #2
 801084c:	d00c      	beq.n	8010868 <tcp_process+0xfc>
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	7d1b      	ldrb	r3, [r3, #20]
 8010852:	2b03      	cmp	r3, #3
 8010854:	d008      	beq.n	8010868 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	8b5b      	ldrh	r3, [r3, #26]
 801085a:	f043 0302 	orr.w	r3, r3, #2
 801085e:	b29a      	uxth	r2, r3
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8010864:	2300      	movs	r3, #0
 8010866:	e361      	b.n	8010f2c <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	8b5b      	ldrh	r3, [r3, #26]
 801086c:	f003 0310 	and.w	r3, r3, #16
 8010870:	2b00      	cmp	r3, #0
 8010872:	d103      	bne.n	801087c <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8010874:	4b68      	ldr	r3, [pc, #416]	; (8010a18 <tcp_process+0x2ac>)
 8010876:	681a      	ldr	r2, [r3, #0]
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	2200      	movs	r2, #0
 8010880:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	2200      	movs	r2, #0
 8010888:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 801088c:	6878      	ldr	r0, [r7, #4]
 801088e:	f001 fc2f 	bl	80120f0 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	7d1b      	ldrb	r3, [r3, #20]
 8010896:	3b02      	subs	r3, #2
 8010898:	2b07      	cmp	r3, #7
 801089a:	f200 8337 	bhi.w	8010f0c <tcp_process+0x7a0>
 801089e:	a201      	add	r2, pc, #4	; (adr r2, 80108a4 <tcp_process+0x138>)
 80108a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80108a4:	080108c5 	.word	0x080108c5
 80108a8:	08010af5 	.word	0x08010af5
 80108ac:	08010c6d 	.word	0x08010c6d
 80108b0:	08010c97 	.word	0x08010c97
 80108b4:	08010dbb 	.word	0x08010dbb
 80108b8:	08010c6d 	.word	0x08010c6d
 80108bc:	08010e47 	.word	0x08010e47
 80108c0:	08010ed7 	.word	0x08010ed7
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 80108c4:	4b4f      	ldr	r3, [pc, #316]	; (8010a04 <tcp_process+0x298>)
 80108c6:	781b      	ldrb	r3, [r3, #0]
 80108c8:	f003 0310 	and.w	r3, r3, #16
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	f000 80e4 	beq.w	8010a9a <tcp_process+0x32e>
 80108d2:	4b4c      	ldr	r3, [pc, #304]	; (8010a04 <tcp_process+0x298>)
 80108d4:	781b      	ldrb	r3, [r3, #0]
 80108d6:	f003 0302 	and.w	r3, r3, #2
 80108da:	2b00      	cmp	r3, #0
 80108dc:	f000 80dd 	beq.w	8010a9a <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80108e4:	1c5a      	adds	r2, r3, #1
 80108e6:	4b48      	ldr	r3, [pc, #288]	; (8010a08 <tcp_process+0x29c>)
 80108e8:	681b      	ldr	r3, [r3, #0]
 80108ea:	429a      	cmp	r2, r3
 80108ec:	f040 80d5 	bne.w	8010a9a <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 80108f0:	4b46      	ldr	r3, [pc, #280]	; (8010a0c <tcp_process+0x2a0>)
 80108f2:	681b      	ldr	r3, [r3, #0]
 80108f4:	1c5a      	adds	r2, r3, #1
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8010902:	4b41      	ldr	r3, [pc, #260]	; (8010a08 <tcp_process+0x29c>)
 8010904:	681a      	ldr	r2, [r3, #0]
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 801090a:	4b44      	ldr	r3, [pc, #272]	; (8010a1c <tcp_process+0x2b0>)
 801090c:	681b      	ldr	r3, [r3, #0]
 801090e:	89db      	ldrh	r3, [r3, #14]
 8010910:	b29a      	uxth	r2, r3
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8010924:	4b39      	ldr	r3, [pc, #228]	; (8010a0c <tcp_process+0x2a0>)
 8010926:	681b      	ldr	r3, [r3, #0]
 8010928:	1e5a      	subs	r2, r3, #1
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	2204      	movs	r2, #4
 8010932:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	3304      	adds	r3, #4
 801093c:	4618      	mov	r0, r3
 801093e:	f004 fe27 	bl	8015590 <ip4_route>
 8010942:	4601      	mov	r1, r0
 8010944:	687b      	ldr	r3, [r7, #4]
 8010946:	3304      	adds	r3, #4
 8010948:	461a      	mov	r2, r3
 801094a:	4620      	mov	r0, r4
 801094c:	f7ff f88c 	bl	800fa68 <tcp_eff_send_mss_netif>
 8010950:	4603      	mov	r3, r0
 8010952:	461a      	mov	r2, r3
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801095c:	009a      	lsls	r2, r3, #2
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010962:	005b      	lsls	r3, r3, #1
 8010964:	f241 111c 	movw	r1, #4380	; 0x111c
 8010968:	428b      	cmp	r3, r1
 801096a:	bf38      	it	cc
 801096c:	460b      	movcc	r3, r1
 801096e:	429a      	cmp	r2, r3
 8010970:	d204      	bcs.n	801097c <tcp_process+0x210>
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010976:	009b      	lsls	r3, r3, #2
 8010978:	b29b      	uxth	r3, r3
 801097a:	e00d      	b.n	8010998 <tcp_process+0x22c>
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010980:	005b      	lsls	r3, r3, #1
 8010982:	f241 121c 	movw	r2, #4380	; 0x111c
 8010986:	4293      	cmp	r3, r2
 8010988:	d904      	bls.n	8010994 <tcp_process+0x228>
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801098e:	005b      	lsls	r3, r3, #1
 8010990:	b29b      	uxth	r3, r3
 8010992:	e001      	b.n	8010998 <tcp_process+0x22c>
 8010994:	f241 131c 	movw	r3, #4380	; 0x111c
 8010998:	687a      	ldr	r2, [r7, #4]
 801099a:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80109a4:	2b00      	cmp	r3, #0
 80109a6:	d106      	bne.n	80109b6 <tcp_process+0x24a>
 80109a8:	4b13      	ldr	r3, [pc, #76]	; (80109f8 <tcp_process+0x28c>)
 80109aa:	f44f 725b 	mov.w	r2, #876	; 0x36c
 80109ae:	491c      	ldr	r1, [pc, #112]	; (8010a20 <tcp_process+0x2b4>)
 80109b0:	4813      	ldr	r0, [pc, #76]	; (8010a00 <tcp_process+0x294>)
 80109b2:	f006 fd3f 	bl	8017434 <iprintf>
        --pcb->snd_queuelen;
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80109bc:	3b01      	subs	r3, #1
 80109be:	b29a      	uxth	r2, r3
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80109ca:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 80109cc:	69fb      	ldr	r3, [r7, #28]
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d12a      	bne.n	8010a28 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 80109d2:	687b      	ldr	r3, [r7, #4]
 80109d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80109d6:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 80109d8:	69fb      	ldr	r3, [r7, #28]
 80109da:	2b00      	cmp	r3, #0
 80109dc:	d106      	bne.n	80109ec <tcp_process+0x280>
 80109de:	4b06      	ldr	r3, [pc, #24]	; (80109f8 <tcp_process+0x28c>)
 80109e0:	f44f 725d 	mov.w	r2, #884	; 0x374
 80109e4:	490f      	ldr	r1, [pc, #60]	; (8010a24 <tcp_process+0x2b8>)
 80109e6:	4806      	ldr	r0, [pc, #24]	; (8010a00 <tcp_process+0x294>)
 80109e8:	f006 fd24 	bl	8017434 <iprintf>
          pcb->unsent = rseg->next;
 80109ec:	69fb      	ldr	r3, [r7, #28]
 80109ee:	681a      	ldr	r2, [r3, #0]
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	66da      	str	r2, [r3, #108]	; 0x6c
 80109f4:	e01c      	b.n	8010a30 <tcp_process+0x2c4>
 80109f6:	bf00      	nop
 80109f8:	0801a9ac 	.word	0x0801a9ac
 80109fc:	0801abe4 	.word	0x0801abe4
 8010a00:	0801a9f8 	.word	0x0801a9f8
 8010a04:	200089f4 	.word	0x200089f4
 8010a08:	200089ec 	.word	0x200089ec
 8010a0c:	200089e8 	.word	0x200089e8
 8010a10:	0801ac00 	.word	0x0801ac00
 8010a14:	200089f5 	.word	0x200089f5
 8010a18:	200089b0 	.word	0x200089b0
 8010a1c:	200089d8 	.word	0x200089d8
 8010a20:	0801ac20 	.word	0x0801ac20
 8010a24:	0801ac38 	.word	0x0801ac38
        } else {
          pcb->unacked = rseg->next;
 8010a28:	69fb      	ldr	r3, [r7, #28]
 8010a2a:	681a      	ldr	r2, [r3, #0]
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 8010a30:	69f8      	ldr	r0, [r7, #28]
 8010a32:	f7fe fd22 	bl	800f47a <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010a3a:	2b00      	cmp	r3, #0
 8010a3c:	d104      	bne.n	8010a48 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010a44:	861a      	strh	r2, [r3, #48]	; 0x30
 8010a46:	e006      	b.n	8010a56 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8010a48:	687b      	ldr	r3, [r7, #4]
 8010a4a:	2200      	movs	r2, #0
 8010a4c:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	2200      	movs	r2, #0
 8010a52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010a5c:	2b00      	cmp	r3, #0
 8010a5e:	d00a      	beq.n	8010a76 <tcp_process+0x30a>
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010a66:	687a      	ldr	r2, [r7, #4]
 8010a68:	6910      	ldr	r0, [r2, #16]
 8010a6a:	2200      	movs	r2, #0
 8010a6c:	6879      	ldr	r1, [r7, #4]
 8010a6e:	4798      	blx	r3
 8010a70:	4603      	mov	r3, r0
 8010a72:	76bb      	strb	r3, [r7, #26]
 8010a74:	e001      	b.n	8010a7a <tcp_process+0x30e>
 8010a76:	2300      	movs	r3, #0
 8010a78:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8010a7a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8010a7e:	f113 0f0d 	cmn.w	r3, #13
 8010a82:	d102      	bne.n	8010a8a <tcp_process+0x31e>
          return ERR_ABRT;
 8010a84:	f06f 030c 	mvn.w	r3, #12
 8010a88:	e250      	b.n	8010f2c <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8010a8a:	687b      	ldr	r3, [r7, #4]
 8010a8c:	8b5b      	ldrh	r3, [r3, #26]
 8010a8e:	f043 0302 	orr.w	r3, r3, #2
 8010a92:	b29a      	uxth	r2, r3
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8010a98:	e23a      	b.n	8010f10 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8010a9a:	4b98      	ldr	r3, [pc, #608]	; (8010cfc <tcp_process+0x590>)
 8010a9c:	781b      	ldrb	r3, [r3, #0]
 8010a9e:	f003 0310 	and.w	r3, r3, #16
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	f000 8234 	beq.w	8010f10 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010aa8:	4b95      	ldr	r3, [pc, #596]	; (8010d00 <tcp_process+0x594>)
 8010aaa:	6819      	ldr	r1, [r3, #0]
 8010aac:	4b95      	ldr	r3, [pc, #596]	; (8010d04 <tcp_process+0x598>)
 8010aae:	881b      	ldrh	r3, [r3, #0]
 8010ab0:	461a      	mov	r2, r3
 8010ab2:	4b95      	ldr	r3, [pc, #596]	; (8010d08 <tcp_process+0x59c>)
 8010ab4:	681b      	ldr	r3, [r3, #0]
 8010ab6:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010ab8:	4b94      	ldr	r3, [pc, #592]	; (8010d0c <tcp_process+0x5a0>)
 8010aba:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010abc:	885b      	ldrh	r3, [r3, #2]
 8010abe:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010ac0:	4a92      	ldr	r2, [pc, #584]	; (8010d0c <tcp_process+0x5a0>)
 8010ac2:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010ac4:	8812      	ldrh	r2, [r2, #0]
 8010ac6:	b292      	uxth	r2, r2
 8010ac8:	9202      	str	r2, [sp, #8]
 8010aca:	9301      	str	r3, [sp, #4]
 8010acc:	4b90      	ldr	r3, [pc, #576]	; (8010d10 <tcp_process+0x5a4>)
 8010ace:	9300      	str	r3, [sp, #0]
 8010ad0:	4b90      	ldr	r3, [pc, #576]	; (8010d14 <tcp_process+0x5a8>)
 8010ad2:	4602      	mov	r2, r0
 8010ad4:	6878      	ldr	r0, [r7, #4]
 8010ad6:	f002 fc85 	bl	80133e4 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8010ae0:	2b05      	cmp	r3, #5
 8010ae2:	f200 8215 	bhi.w	8010f10 <tcp_process+0x7a4>
          pcb->rtime = 0;
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	2200      	movs	r2, #0
 8010aea:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8010aec:	6878      	ldr	r0, [r7, #4]
 8010aee:	f002 fa51 	bl	8012f94 <tcp_rexmit_rto>
      break;
 8010af2:	e20d      	b.n	8010f10 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8010af4:	4b81      	ldr	r3, [pc, #516]	; (8010cfc <tcp_process+0x590>)
 8010af6:	781b      	ldrb	r3, [r3, #0]
 8010af8:	f003 0310 	and.w	r3, r3, #16
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	f000 80a1 	beq.w	8010c44 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010b02:	4b7f      	ldr	r3, [pc, #508]	; (8010d00 <tcp_process+0x594>)
 8010b04:	681a      	ldr	r2, [r3, #0]
 8010b06:	687b      	ldr	r3, [r7, #4]
 8010b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010b0a:	1ad3      	subs	r3, r2, r3
 8010b0c:	3b01      	subs	r3, #1
 8010b0e:	2b00      	cmp	r3, #0
 8010b10:	db7e      	blt.n	8010c10 <tcp_process+0x4a4>
 8010b12:	4b7b      	ldr	r3, [pc, #492]	; (8010d00 <tcp_process+0x594>)
 8010b14:	681a      	ldr	r2, [r3, #0]
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010b1a:	1ad3      	subs	r3, r2, r3
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	dc77      	bgt.n	8010c10 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	2204      	movs	r2, #4
 8010b24:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	d102      	bne.n	8010b34 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8010b2e:	23fa      	movs	r3, #250	; 0xfa
 8010b30:	76bb      	strb	r3, [r7, #26]
 8010b32:	e01d      	b.n	8010b70 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010b38:	699b      	ldr	r3, [r3, #24]
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	d106      	bne.n	8010b4c <tcp_process+0x3e0>
 8010b3e:	4b76      	ldr	r3, [pc, #472]	; (8010d18 <tcp_process+0x5ac>)
 8010b40:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8010b44:	4975      	ldr	r1, [pc, #468]	; (8010d1c <tcp_process+0x5b0>)
 8010b46:	4876      	ldr	r0, [pc, #472]	; (8010d20 <tcp_process+0x5b4>)
 8010b48:	f006 fc74 	bl	8017434 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010b50:	699b      	ldr	r3, [r3, #24]
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	d00a      	beq.n	8010b6c <tcp_process+0x400>
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010b5a:	699b      	ldr	r3, [r3, #24]
 8010b5c:	687a      	ldr	r2, [r7, #4]
 8010b5e:	6910      	ldr	r0, [r2, #16]
 8010b60:	2200      	movs	r2, #0
 8010b62:	6879      	ldr	r1, [r7, #4]
 8010b64:	4798      	blx	r3
 8010b66:	4603      	mov	r3, r0
 8010b68:	76bb      	strb	r3, [r7, #26]
 8010b6a:	e001      	b.n	8010b70 <tcp_process+0x404>
 8010b6c:	23f0      	movs	r3, #240	; 0xf0
 8010b6e:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8010b70:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	d00a      	beq.n	8010b8e <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8010b78:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8010b7c:	f113 0f0d 	cmn.w	r3, #13
 8010b80:	d002      	beq.n	8010b88 <tcp_process+0x41c>
              tcp_abort(pcb);
 8010b82:	6878      	ldr	r0, [r7, #4]
 8010b84:	f7fd ff8e 	bl	800eaa4 <tcp_abort>
            }
            return ERR_ABRT;
 8010b88:	f06f 030c 	mvn.w	r3, #12
 8010b8c:	e1ce      	b.n	8010f2c <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8010b8e:	6878      	ldr	r0, [r7, #4]
 8010b90:	f000 fae0 	bl	8011154 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8010b94:	4b63      	ldr	r3, [pc, #396]	; (8010d24 <tcp_process+0x5b8>)
 8010b96:	881b      	ldrh	r3, [r3, #0]
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	d005      	beq.n	8010ba8 <tcp_process+0x43c>
            recv_acked--;
 8010b9c:	4b61      	ldr	r3, [pc, #388]	; (8010d24 <tcp_process+0x5b8>)
 8010b9e:	881b      	ldrh	r3, [r3, #0]
 8010ba0:	3b01      	subs	r3, #1
 8010ba2:	b29a      	uxth	r2, r3
 8010ba4:	4b5f      	ldr	r3, [pc, #380]	; (8010d24 <tcp_process+0x5b8>)
 8010ba6:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8010ba8:	687b      	ldr	r3, [r7, #4]
 8010baa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010bac:	009a      	lsls	r2, r3, #2
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010bb2:	005b      	lsls	r3, r3, #1
 8010bb4:	f241 111c 	movw	r1, #4380	; 0x111c
 8010bb8:	428b      	cmp	r3, r1
 8010bba:	bf38      	it	cc
 8010bbc:	460b      	movcc	r3, r1
 8010bbe:	429a      	cmp	r2, r3
 8010bc0:	d204      	bcs.n	8010bcc <tcp_process+0x460>
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010bc6:	009b      	lsls	r3, r3, #2
 8010bc8:	b29b      	uxth	r3, r3
 8010bca:	e00d      	b.n	8010be8 <tcp_process+0x47c>
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010bd0:	005b      	lsls	r3, r3, #1
 8010bd2:	f241 121c 	movw	r2, #4380	; 0x111c
 8010bd6:	4293      	cmp	r3, r2
 8010bd8:	d904      	bls.n	8010be4 <tcp_process+0x478>
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010bde:	005b      	lsls	r3, r3, #1
 8010be0:	b29b      	uxth	r3, r3
 8010be2:	e001      	b.n	8010be8 <tcp_process+0x47c>
 8010be4:	f241 131c 	movw	r3, #4380	; 0x111c
 8010be8:	687a      	ldr	r2, [r7, #4]
 8010bea:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8010bee:	4b4e      	ldr	r3, [pc, #312]	; (8010d28 <tcp_process+0x5bc>)
 8010bf0:	781b      	ldrb	r3, [r3, #0]
 8010bf2:	f003 0320 	and.w	r3, r3, #32
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d037      	beq.n	8010c6a <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	8b5b      	ldrh	r3, [r3, #26]
 8010bfe:	f043 0302 	orr.w	r3, r3, #2
 8010c02:	b29a      	uxth	r2, r3
 8010c04:	687b      	ldr	r3, [r7, #4]
 8010c06:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	2207      	movs	r2, #7
 8010c0c:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8010c0e:	e02c      	b.n	8010c6a <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010c10:	4b3b      	ldr	r3, [pc, #236]	; (8010d00 <tcp_process+0x594>)
 8010c12:	6819      	ldr	r1, [r3, #0]
 8010c14:	4b3b      	ldr	r3, [pc, #236]	; (8010d04 <tcp_process+0x598>)
 8010c16:	881b      	ldrh	r3, [r3, #0]
 8010c18:	461a      	mov	r2, r3
 8010c1a:	4b3b      	ldr	r3, [pc, #236]	; (8010d08 <tcp_process+0x59c>)
 8010c1c:	681b      	ldr	r3, [r3, #0]
 8010c1e:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010c20:	4b3a      	ldr	r3, [pc, #232]	; (8010d0c <tcp_process+0x5a0>)
 8010c22:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010c24:	885b      	ldrh	r3, [r3, #2]
 8010c26:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010c28:	4a38      	ldr	r2, [pc, #224]	; (8010d0c <tcp_process+0x5a0>)
 8010c2a:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010c2c:	8812      	ldrh	r2, [r2, #0]
 8010c2e:	b292      	uxth	r2, r2
 8010c30:	9202      	str	r2, [sp, #8]
 8010c32:	9301      	str	r3, [sp, #4]
 8010c34:	4b36      	ldr	r3, [pc, #216]	; (8010d10 <tcp_process+0x5a4>)
 8010c36:	9300      	str	r3, [sp, #0]
 8010c38:	4b36      	ldr	r3, [pc, #216]	; (8010d14 <tcp_process+0x5a8>)
 8010c3a:	4602      	mov	r2, r0
 8010c3c:	6878      	ldr	r0, [r7, #4]
 8010c3e:	f002 fbd1 	bl	80133e4 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8010c42:	e167      	b.n	8010f14 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8010c44:	4b2d      	ldr	r3, [pc, #180]	; (8010cfc <tcp_process+0x590>)
 8010c46:	781b      	ldrb	r3, [r3, #0]
 8010c48:	f003 0302 	and.w	r3, r3, #2
 8010c4c:	2b00      	cmp	r3, #0
 8010c4e:	f000 8161 	beq.w	8010f14 <tcp_process+0x7a8>
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010c56:	1e5a      	subs	r2, r3, #1
 8010c58:	4b2b      	ldr	r3, [pc, #172]	; (8010d08 <tcp_process+0x59c>)
 8010c5a:	681b      	ldr	r3, [r3, #0]
 8010c5c:	429a      	cmp	r2, r3
 8010c5e:	f040 8159 	bne.w	8010f14 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8010c62:	6878      	ldr	r0, [r7, #4]
 8010c64:	f002 f9b8 	bl	8012fd8 <tcp_rexmit>
      break;
 8010c68:	e154      	b.n	8010f14 <tcp_process+0x7a8>
 8010c6a:	e153      	b.n	8010f14 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8010c6c:	6878      	ldr	r0, [r7, #4]
 8010c6e:	f000 fa71 	bl	8011154 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8010c72:	4b2d      	ldr	r3, [pc, #180]	; (8010d28 <tcp_process+0x5bc>)
 8010c74:	781b      	ldrb	r3, [r3, #0]
 8010c76:	f003 0320 	and.w	r3, r3, #32
 8010c7a:	2b00      	cmp	r3, #0
 8010c7c:	f000 814c 	beq.w	8010f18 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8010c80:	687b      	ldr	r3, [r7, #4]
 8010c82:	8b5b      	ldrh	r3, [r3, #26]
 8010c84:	f043 0302 	orr.w	r3, r3, #2
 8010c88:	b29a      	uxth	r2, r3
 8010c8a:	687b      	ldr	r3, [r7, #4]
 8010c8c:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	2207      	movs	r2, #7
 8010c92:	751a      	strb	r2, [r3, #20]
      }
      break;
 8010c94:	e140      	b.n	8010f18 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8010c96:	6878      	ldr	r0, [r7, #4]
 8010c98:	f000 fa5c 	bl	8011154 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8010c9c:	4b22      	ldr	r3, [pc, #136]	; (8010d28 <tcp_process+0x5bc>)
 8010c9e:	781b      	ldrb	r3, [r3, #0]
 8010ca0:	f003 0320 	and.w	r3, r3, #32
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	d071      	beq.n	8010d8c <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8010ca8:	4b14      	ldr	r3, [pc, #80]	; (8010cfc <tcp_process+0x590>)
 8010caa:	781b      	ldrb	r3, [r3, #0]
 8010cac:	f003 0310 	and.w	r3, r3, #16
 8010cb0:	2b00      	cmp	r3, #0
 8010cb2:	d060      	beq.n	8010d76 <tcp_process+0x60a>
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010cb8:	4b11      	ldr	r3, [pc, #68]	; (8010d00 <tcp_process+0x594>)
 8010cba:	681b      	ldr	r3, [r3, #0]
 8010cbc:	429a      	cmp	r2, r3
 8010cbe:	d15a      	bne.n	8010d76 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	d156      	bne.n	8010d76 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	8b5b      	ldrh	r3, [r3, #26]
 8010ccc:	f043 0302 	orr.w	r3, r3, #2
 8010cd0:	b29a      	uxth	r2, r3
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8010cd6:	6878      	ldr	r0, [r7, #4]
 8010cd8:	f7fe fdbc 	bl	800f854 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8010cdc:	4b13      	ldr	r3, [pc, #76]	; (8010d2c <tcp_process+0x5c0>)
 8010cde:	681b      	ldr	r3, [r3, #0]
 8010ce0:	687a      	ldr	r2, [r7, #4]
 8010ce2:	429a      	cmp	r2, r3
 8010ce4:	d105      	bne.n	8010cf2 <tcp_process+0x586>
 8010ce6:	4b11      	ldr	r3, [pc, #68]	; (8010d2c <tcp_process+0x5c0>)
 8010ce8:	681b      	ldr	r3, [r3, #0]
 8010cea:	68db      	ldr	r3, [r3, #12]
 8010cec:	4a0f      	ldr	r2, [pc, #60]	; (8010d2c <tcp_process+0x5c0>)
 8010cee:	6013      	str	r3, [r2, #0]
 8010cf0:	e02e      	b.n	8010d50 <tcp_process+0x5e4>
 8010cf2:	4b0e      	ldr	r3, [pc, #56]	; (8010d2c <tcp_process+0x5c0>)
 8010cf4:	681b      	ldr	r3, [r3, #0]
 8010cf6:	617b      	str	r3, [r7, #20]
 8010cf8:	e027      	b.n	8010d4a <tcp_process+0x5de>
 8010cfa:	bf00      	nop
 8010cfc:	200089f4 	.word	0x200089f4
 8010d00:	200089ec 	.word	0x200089ec
 8010d04:	200089f2 	.word	0x200089f2
 8010d08:	200089e8 	.word	0x200089e8
 8010d0c:	200089d8 	.word	0x200089d8
 8010d10:	20005450 	.word	0x20005450
 8010d14:	20005454 	.word	0x20005454
 8010d18:	0801a9ac 	.word	0x0801a9ac
 8010d1c:	0801ac4c 	.word	0x0801ac4c
 8010d20:	0801a9f8 	.word	0x0801a9f8
 8010d24:	200089f0 	.word	0x200089f0
 8010d28:	200089f5 	.word	0x200089f5
 8010d2c:	200089bc 	.word	0x200089bc
 8010d30:	697b      	ldr	r3, [r7, #20]
 8010d32:	68db      	ldr	r3, [r3, #12]
 8010d34:	687a      	ldr	r2, [r7, #4]
 8010d36:	429a      	cmp	r2, r3
 8010d38:	d104      	bne.n	8010d44 <tcp_process+0x5d8>
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	68da      	ldr	r2, [r3, #12]
 8010d3e:	697b      	ldr	r3, [r7, #20]
 8010d40:	60da      	str	r2, [r3, #12]
 8010d42:	e005      	b.n	8010d50 <tcp_process+0x5e4>
 8010d44:	697b      	ldr	r3, [r7, #20]
 8010d46:	68db      	ldr	r3, [r3, #12]
 8010d48:	617b      	str	r3, [r7, #20]
 8010d4a:	697b      	ldr	r3, [r7, #20]
 8010d4c:	2b00      	cmp	r3, #0
 8010d4e:	d1ef      	bne.n	8010d30 <tcp_process+0x5c4>
 8010d50:	687b      	ldr	r3, [r7, #4]
 8010d52:	2200      	movs	r2, #0
 8010d54:	60da      	str	r2, [r3, #12]
 8010d56:	4b77      	ldr	r3, [pc, #476]	; (8010f34 <tcp_process+0x7c8>)
 8010d58:	2201      	movs	r2, #1
 8010d5a:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	220a      	movs	r2, #10
 8010d60:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8010d62:	4b75      	ldr	r3, [pc, #468]	; (8010f38 <tcp_process+0x7cc>)
 8010d64:	681a      	ldr	r2, [r3, #0]
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	60da      	str	r2, [r3, #12]
 8010d6a:	4a73      	ldr	r2, [pc, #460]	; (8010f38 <tcp_process+0x7cc>)
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	6013      	str	r3, [r2, #0]
 8010d70:	f002 fcfa 	bl	8013768 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8010d74:	e0d2      	b.n	8010f1c <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	8b5b      	ldrh	r3, [r3, #26]
 8010d7a:	f043 0302 	orr.w	r3, r3, #2
 8010d7e:	b29a      	uxth	r2, r3
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	2208      	movs	r2, #8
 8010d88:	751a      	strb	r2, [r3, #20]
      break;
 8010d8a:	e0c7      	b.n	8010f1c <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8010d8c:	4b6b      	ldr	r3, [pc, #428]	; (8010f3c <tcp_process+0x7d0>)
 8010d8e:	781b      	ldrb	r3, [r3, #0]
 8010d90:	f003 0310 	and.w	r3, r3, #16
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	f000 80c1 	beq.w	8010f1c <tcp_process+0x7b0>
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010d9e:	4b68      	ldr	r3, [pc, #416]	; (8010f40 <tcp_process+0x7d4>)
 8010da0:	681b      	ldr	r3, [r3, #0]
 8010da2:	429a      	cmp	r2, r3
 8010da4:	f040 80ba 	bne.w	8010f1c <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	f040 80b5 	bne.w	8010f1c <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	2206      	movs	r2, #6
 8010db6:	751a      	strb	r2, [r3, #20]
      break;
 8010db8:	e0b0      	b.n	8010f1c <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8010dba:	6878      	ldr	r0, [r7, #4]
 8010dbc:	f000 f9ca 	bl	8011154 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8010dc0:	4b60      	ldr	r3, [pc, #384]	; (8010f44 <tcp_process+0x7d8>)
 8010dc2:	781b      	ldrb	r3, [r3, #0]
 8010dc4:	f003 0320 	and.w	r3, r3, #32
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	f000 80a9 	beq.w	8010f20 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	8b5b      	ldrh	r3, [r3, #26]
 8010dd2:	f043 0302 	orr.w	r3, r3, #2
 8010dd6:	b29a      	uxth	r2, r3
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8010ddc:	6878      	ldr	r0, [r7, #4]
 8010dde:	f7fe fd39 	bl	800f854 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8010de2:	4b59      	ldr	r3, [pc, #356]	; (8010f48 <tcp_process+0x7dc>)
 8010de4:	681b      	ldr	r3, [r3, #0]
 8010de6:	687a      	ldr	r2, [r7, #4]
 8010de8:	429a      	cmp	r2, r3
 8010dea:	d105      	bne.n	8010df8 <tcp_process+0x68c>
 8010dec:	4b56      	ldr	r3, [pc, #344]	; (8010f48 <tcp_process+0x7dc>)
 8010dee:	681b      	ldr	r3, [r3, #0]
 8010df0:	68db      	ldr	r3, [r3, #12]
 8010df2:	4a55      	ldr	r2, [pc, #340]	; (8010f48 <tcp_process+0x7dc>)
 8010df4:	6013      	str	r3, [r2, #0]
 8010df6:	e013      	b.n	8010e20 <tcp_process+0x6b4>
 8010df8:	4b53      	ldr	r3, [pc, #332]	; (8010f48 <tcp_process+0x7dc>)
 8010dfa:	681b      	ldr	r3, [r3, #0]
 8010dfc:	613b      	str	r3, [r7, #16]
 8010dfe:	e00c      	b.n	8010e1a <tcp_process+0x6ae>
 8010e00:	693b      	ldr	r3, [r7, #16]
 8010e02:	68db      	ldr	r3, [r3, #12]
 8010e04:	687a      	ldr	r2, [r7, #4]
 8010e06:	429a      	cmp	r2, r3
 8010e08:	d104      	bne.n	8010e14 <tcp_process+0x6a8>
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	68da      	ldr	r2, [r3, #12]
 8010e0e:	693b      	ldr	r3, [r7, #16]
 8010e10:	60da      	str	r2, [r3, #12]
 8010e12:	e005      	b.n	8010e20 <tcp_process+0x6b4>
 8010e14:	693b      	ldr	r3, [r7, #16]
 8010e16:	68db      	ldr	r3, [r3, #12]
 8010e18:	613b      	str	r3, [r7, #16]
 8010e1a:	693b      	ldr	r3, [r7, #16]
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d1ef      	bne.n	8010e00 <tcp_process+0x694>
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	2200      	movs	r2, #0
 8010e24:	60da      	str	r2, [r3, #12]
 8010e26:	4b43      	ldr	r3, [pc, #268]	; (8010f34 <tcp_process+0x7c8>)
 8010e28:	2201      	movs	r2, #1
 8010e2a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	220a      	movs	r2, #10
 8010e30:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8010e32:	4b41      	ldr	r3, [pc, #260]	; (8010f38 <tcp_process+0x7cc>)
 8010e34:	681a      	ldr	r2, [r3, #0]
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	60da      	str	r2, [r3, #12]
 8010e3a:	4a3f      	ldr	r2, [pc, #252]	; (8010f38 <tcp_process+0x7cc>)
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	6013      	str	r3, [r2, #0]
 8010e40:	f002 fc92 	bl	8013768 <tcp_timer_needed>
      }
      break;
 8010e44:	e06c      	b.n	8010f20 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8010e46:	6878      	ldr	r0, [r7, #4]
 8010e48:	f000 f984 	bl	8011154 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8010e4c:	4b3b      	ldr	r3, [pc, #236]	; (8010f3c <tcp_process+0x7d0>)
 8010e4e:	781b      	ldrb	r3, [r3, #0]
 8010e50:	f003 0310 	and.w	r3, r3, #16
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	d065      	beq.n	8010f24 <tcp_process+0x7b8>
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010e5c:	4b38      	ldr	r3, [pc, #224]	; (8010f40 <tcp_process+0x7d4>)
 8010e5e:	681b      	ldr	r3, [r3, #0]
 8010e60:	429a      	cmp	r2, r3
 8010e62:	d15f      	bne.n	8010f24 <tcp_process+0x7b8>
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d15b      	bne.n	8010f24 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8010e6c:	6878      	ldr	r0, [r7, #4]
 8010e6e:	f7fe fcf1 	bl	800f854 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8010e72:	4b35      	ldr	r3, [pc, #212]	; (8010f48 <tcp_process+0x7dc>)
 8010e74:	681b      	ldr	r3, [r3, #0]
 8010e76:	687a      	ldr	r2, [r7, #4]
 8010e78:	429a      	cmp	r2, r3
 8010e7a:	d105      	bne.n	8010e88 <tcp_process+0x71c>
 8010e7c:	4b32      	ldr	r3, [pc, #200]	; (8010f48 <tcp_process+0x7dc>)
 8010e7e:	681b      	ldr	r3, [r3, #0]
 8010e80:	68db      	ldr	r3, [r3, #12]
 8010e82:	4a31      	ldr	r2, [pc, #196]	; (8010f48 <tcp_process+0x7dc>)
 8010e84:	6013      	str	r3, [r2, #0]
 8010e86:	e013      	b.n	8010eb0 <tcp_process+0x744>
 8010e88:	4b2f      	ldr	r3, [pc, #188]	; (8010f48 <tcp_process+0x7dc>)
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	60fb      	str	r3, [r7, #12]
 8010e8e:	e00c      	b.n	8010eaa <tcp_process+0x73e>
 8010e90:	68fb      	ldr	r3, [r7, #12]
 8010e92:	68db      	ldr	r3, [r3, #12]
 8010e94:	687a      	ldr	r2, [r7, #4]
 8010e96:	429a      	cmp	r2, r3
 8010e98:	d104      	bne.n	8010ea4 <tcp_process+0x738>
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	68da      	ldr	r2, [r3, #12]
 8010e9e:	68fb      	ldr	r3, [r7, #12]
 8010ea0:	60da      	str	r2, [r3, #12]
 8010ea2:	e005      	b.n	8010eb0 <tcp_process+0x744>
 8010ea4:	68fb      	ldr	r3, [r7, #12]
 8010ea6:	68db      	ldr	r3, [r3, #12]
 8010ea8:	60fb      	str	r3, [r7, #12]
 8010eaa:	68fb      	ldr	r3, [r7, #12]
 8010eac:	2b00      	cmp	r3, #0
 8010eae:	d1ef      	bne.n	8010e90 <tcp_process+0x724>
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	2200      	movs	r2, #0
 8010eb4:	60da      	str	r2, [r3, #12]
 8010eb6:	4b1f      	ldr	r3, [pc, #124]	; (8010f34 <tcp_process+0x7c8>)
 8010eb8:	2201      	movs	r2, #1
 8010eba:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	220a      	movs	r2, #10
 8010ec0:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8010ec2:	4b1d      	ldr	r3, [pc, #116]	; (8010f38 <tcp_process+0x7cc>)
 8010ec4:	681a      	ldr	r2, [r3, #0]
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	60da      	str	r2, [r3, #12]
 8010eca:	4a1b      	ldr	r2, [pc, #108]	; (8010f38 <tcp_process+0x7cc>)
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	6013      	str	r3, [r2, #0]
 8010ed0:	f002 fc4a 	bl	8013768 <tcp_timer_needed>
      }
      break;
 8010ed4:	e026      	b.n	8010f24 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8010ed6:	6878      	ldr	r0, [r7, #4]
 8010ed8:	f000 f93c 	bl	8011154 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8010edc:	4b17      	ldr	r3, [pc, #92]	; (8010f3c <tcp_process+0x7d0>)
 8010ede:	781b      	ldrb	r3, [r3, #0]
 8010ee0:	f003 0310 	and.w	r3, r3, #16
 8010ee4:	2b00      	cmp	r3, #0
 8010ee6:	d01f      	beq.n	8010f28 <tcp_process+0x7bc>
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010eec:	4b14      	ldr	r3, [pc, #80]	; (8010f40 <tcp_process+0x7d4>)
 8010eee:	681b      	ldr	r3, [r3, #0]
 8010ef0:	429a      	cmp	r2, r3
 8010ef2:	d119      	bne.n	8010f28 <tcp_process+0x7bc>
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010ef8:	2b00      	cmp	r3, #0
 8010efa:	d115      	bne.n	8010f28 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8010efc:	4b11      	ldr	r3, [pc, #68]	; (8010f44 <tcp_process+0x7d8>)
 8010efe:	781b      	ldrb	r3, [r3, #0]
 8010f00:	f043 0310 	orr.w	r3, r3, #16
 8010f04:	b2da      	uxtb	r2, r3
 8010f06:	4b0f      	ldr	r3, [pc, #60]	; (8010f44 <tcp_process+0x7d8>)
 8010f08:	701a      	strb	r2, [r3, #0]
      }
      break;
 8010f0a:	e00d      	b.n	8010f28 <tcp_process+0x7bc>
    default:
      break;
 8010f0c:	bf00      	nop
 8010f0e:	e00c      	b.n	8010f2a <tcp_process+0x7be>
      break;
 8010f10:	bf00      	nop
 8010f12:	e00a      	b.n	8010f2a <tcp_process+0x7be>
      break;
 8010f14:	bf00      	nop
 8010f16:	e008      	b.n	8010f2a <tcp_process+0x7be>
      break;
 8010f18:	bf00      	nop
 8010f1a:	e006      	b.n	8010f2a <tcp_process+0x7be>
      break;
 8010f1c:	bf00      	nop
 8010f1e:	e004      	b.n	8010f2a <tcp_process+0x7be>
      break;
 8010f20:	bf00      	nop
 8010f22:	e002      	b.n	8010f2a <tcp_process+0x7be>
      break;
 8010f24:	bf00      	nop
 8010f26:	e000      	b.n	8010f2a <tcp_process+0x7be>
      break;
 8010f28:	bf00      	nop
  }
  return ERR_OK;
 8010f2a:	2300      	movs	r3, #0
}
 8010f2c:	4618      	mov	r0, r3
 8010f2e:	3724      	adds	r7, #36	; 0x24
 8010f30:	46bd      	mov	sp, r7
 8010f32:	bd90      	pop	{r4, r7, pc}
 8010f34:	200089c4 	.word	0x200089c4
 8010f38:	200089c0 	.word	0x200089c0
 8010f3c:	200089f4 	.word	0x200089f4
 8010f40:	200089ec 	.word	0x200089ec
 8010f44:	200089f5 	.word	0x200089f5
 8010f48:	200089bc 	.word	0x200089bc

08010f4c <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8010f4c:	b590      	push	{r4, r7, lr}
 8010f4e:	b085      	sub	sp, #20
 8010f50:	af00      	add	r7, sp, #0
 8010f52:	6078      	str	r0, [r7, #4]
 8010f54:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8010f56:	687b      	ldr	r3, [r7, #4]
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d106      	bne.n	8010f6a <tcp_oos_insert_segment+0x1e>
 8010f5c:	4b3b      	ldr	r3, [pc, #236]	; (801104c <tcp_oos_insert_segment+0x100>)
 8010f5e:	f240 421f 	movw	r2, #1055	; 0x41f
 8010f62:	493b      	ldr	r1, [pc, #236]	; (8011050 <tcp_oos_insert_segment+0x104>)
 8010f64:	483b      	ldr	r0, [pc, #236]	; (8011054 <tcp_oos_insert_segment+0x108>)
 8010f66:	f006 fa65 	bl	8017434 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	68db      	ldr	r3, [r3, #12]
 8010f6e:	899b      	ldrh	r3, [r3, #12]
 8010f70:	b29b      	uxth	r3, r3
 8010f72:	4618      	mov	r0, r3
 8010f74:	f7fb fcc1 	bl	800c8fa <lwip_htons>
 8010f78:	4603      	mov	r3, r0
 8010f7a:	b2db      	uxtb	r3, r3
 8010f7c:	f003 0301 	and.w	r3, r3, #1
 8010f80:	2b00      	cmp	r3, #0
 8010f82:	d028      	beq.n	8010fd6 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8010f84:	6838      	ldr	r0, [r7, #0]
 8010f86:	f7fe fa63 	bl	800f450 <tcp_segs_free>
    next = NULL;
 8010f8a:	2300      	movs	r3, #0
 8010f8c:	603b      	str	r3, [r7, #0]
 8010f8e:	e056      	b.n	801103e <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8010f90:	683b      	ldr	r3, [r7, #0]
 8010f92:	68db      	ldr	r3, [r3, #12]
 8010f94:	899b      	ldrh	r3, [r3, #12]
 8010f96:	b29b      	uxth	r3, r3
 8010f98:	4618      	mov	r0, r3
 8010f9a:	f7fb fcae 	bl	800c8fa <lwip_htons>
 8010f9e:	4603      	mov	r3, r0
 8010fa0:	b2db      	uxtb	r3, r3
 8010fa2:	f003 0301 	and.w	r3, r3, #1
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	d00d      	beq.n	8010fc6 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	68db      	ldr	r3, [r3, #12]
 8010fae:	899b      	ldrh	r3, [r3, #12]
 8010fb0:	b29c      	uxth	r4, r3
 8010fb2:	2001      	movs	r0, #1
 8010fb4:	f7fb fca1 	bl	800c8fa <lwip_htons>
 8010fb8:	4603      	mov	r3, r0
 8010fba:	461a      	mov	r2, r3
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	68db      	ldr	r3, [r3, #12]
 8010fc0:	4322      	orrs	r2, r4
 8010fc2:	b292      	uxth	r2, r2
 8010fc4:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8010fc6:	683b      	ldr	r3, [r7, #0]
 8010fc8:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8010fca:	683b      	ldr	r3, [r7, #0]
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8010fd0:	68f8      	ldr	r0, [r7, #12]
 8010fd2:	f7fe fa52 	bl	800f47a <tcp_seg_free>
    while (next &&
 8010fd6:	683b      	ldr	r3, [r7, #0]
 8010fd8:	2b00      	cmp	r3, #0
 8010fda:	d00e      	beq.n	8010ffa <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	891b      	ldrh	r3, [r3, #8]
 8010fe0:	461a      	mov	r2, r3
 8010fe2:	4b1d      	ldr	r3, [pc, #116]	; (8011058 <tcp_oos_insert_segment+0x10c>)
 8010fe4:	681b      	ldr	r3, [r3, #0]
 8010fe6:	441a      	add	r2, r3
 8010fe8:	683b      	ldr	r3, [r7, #0]
 8010fea:	68db      	ldr	r3, [r3, #12]
 8010fec:	685b      	ldr	r3, [r3, #4]
 8010fee:	6839      	ldr	r1, [r7, #0]
 8010ff0:	8909      	ldrh	r1, [r1, #8]
 8010ff2:	440b      	add	r3, r1
 8010ff4:	1ad3      	subs	r3, r2, r3
    while (next &&
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	daca      	bge.n	8010f90 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8010ffa:	683b      	ldr	r3, [r7, #0]
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d01e      	beq.n	801103e <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	891b      	ldrh	r3, [r3, #8]
 8011004:	461a      	mov	r2, r3
 8011006:	4b14      	ldr	r3, [pc, #80]	; (8011058 <tcp_oos_insert_segment+0x10c>)
 8011008:	681b      	ldr	r3, [r3, #0]
 801100a:	441a      	add	r2, r3
 801100c:	683b      	ldr	r3, [r7, #0]
 801100e:	68db      	ldr	r3, [r3, #12]
 8011010:	685b      	ldr	r3, [r3, #4]
 8011012:	1ad3      	subs	r3, r2, r3
    if (next &&
 8011014:	2b00      	cmp	r3, #0
 8011016:	dd12      	ble.n	801103e <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8011018:	683b      	ldr	r3, [r7, #0]
 801101a:	68db      	ldr	r3, [r3, #12]
 801101c:	685b      	ldr	r3, [r3, #4]
 801101e:	b29a      	uxth	r2, r3
 8011020:	4b0d      	ldr	r3, [pc, #52]	; (8011058 <tcp_oos_insert_segment+0x10c>)
 8011022:	681b      	ldr	r3, [r3, #0]
 8011024:	b29b      	uxth	r3, r3
 8011026:	1ad3      	subs	r3, r2, r3
 8011028:	b29a      	uxth	r2, r3
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	685a      	ldr	r2, [r3, #4]
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	891b      	ldrh	r3, [r3, #8]
 8011036:	4619      	mov	r1, r3
 8011038:	4610      	mov	r0, r2
 801103a:	f7fc fe15 	bl	800dc68 <pbuf_realloc>
    }
  }
  cseg->next = next;
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	683a      	ldr	r2, [r7, #0]
 8011042:	601a      	str	r2, [r3, #0]
}
 8011044:	bf00      	nop
 8011046:	3714      	adds	r7, #20
 8011048:	46bd      	mov	sp, r7
 801104a:	bd90      	pop	{r4, r7, pc}
 801104c:	0801a9ac 	.word	0x0801a9ac
 8011050:	0801ac6c 	.word	0x0801ac6c
 8011054:	0801a9f8 	.word	0x0801a9f8
 8011058:	200089e8 	.word	0x200089e8

0801105c <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 801105c:	b5b0      	push	{r4, r5, r7, lr}
 801105e:	b086      	sub	sp, #24
 8011060:	af00      	add	r7, sp, #0
 8011062:	60f8      	str	r0, [r7, #12]
 8011064:	60b9      	str	r1, [r7, #8]
 8011066:	607a      	str	r2, [r7, #4]
 8011068:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801106a:	e03e      	b.n	80110ea <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 801106c:	68bb      	ldr	r3, [r7, #8]
 801106e:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8011070:	68bb      	ldr	r3, [r7, #8]
 8011072:	681b      	ldr	r3, [r3, #0]
 8011074:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8011076:	697b      	ldr	r3, [r7, #20]
 8011078:	685b      	ldr	r3, [r3, #4]
 801107a:	4618      	mov	r0, r3
 801107c:	f7fd f802 	bl	800e084 <pbuf_clen>
 8011080:	4603      	mov	r3, r0
 8011082:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8011084:	68fb      	ldr	r3, [r7, #12]
 8011086:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801108a:	8a7a      	ldrh	r2, [r7, #18]
 801108c:	429a      	cmp	r2, r3
 801108e:	d906      	bls.n	801109e <tcp_free_acked_segments+0x42>
 8011090:	4b2a      	ldr	r3, [pc, #168]	; (801113c <tcp_free_acked_segments+0xe0>)
 8011092:	f240 4257 	movw	r2, #1111	; 0x457
 8011096:	492a      	ldr	r1, [pc, #168]	; (8011140 <tcp_free_acked_segments+0xe4>)
 8011098:	482a      	ldr	r0, [pc, #168]	; (8011144 <tcp_free_acked_segments+0xe8>)
 801109a:	f006 f9cb 	bl	8017434 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801109e:	68fb      	ldr	r3, [r7, #12]
 80110a0:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 80110a4:	8a7b      	ldrh	r3, [r7, #18]
 80110a6:	1ad3      	subs	r3, r2, r3
 80110a8:	b29a      	uxth	r2, r3
 80110aa:	68fb      	ldr	r3, [r7, #12]
 80110ac:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80110b0:	697b      	ldr	r3, [r7, #20]
 80110b2:	891a      	ldrh	r2, [r3, #8]
 80110b4:	4b24      	ldr	r3, [pc, #144]	; (8011148 <tcp_free_acked_segments+0xec>)
 80110b6:	881b      	ldrh	r3, [r3, #0]
 80110b8:	4413      	add	r3, r2
 80110ba:	b29a      	uxth	r2, r3
 80110bc:	4b22      	ldr	r3, [pc, #136]	; (8011148 <tcp_free_acked_segments+0xec>)
 80110be:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 80110c0:	6978      	ldr	r0, [r7, #20]
 80110c2:	f7fe f9da 	bl	800f47a <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 80110c6:	68fb      	ldr	r3, [r7, #12]
 80110c8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80110cc:	2b00      	cmp	r3, #0
 80110ce:	d00c      	beq.n	80110ea <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 80110d0:	68bb      	ldr	r3, [r7, #8]
 80110d2:	2b00      	cmp	r3, #0
 80110d4:	d109      	bne.n	80110ea <tcp_free_acked_segments+0x8e>
 80110d6:	683b      	ldr	r3, [r7, #0]
 80110d8:	2b00      	cmp	r3, #0
 80110da:	d106      	bne.n	80110ea <tcp_free_acked_segments+0x8e>
 80110dc:	4b17      	ldr	r3, [pc, #92]	; (801113c <tcp_free_acked_segments+0xe0>)
 80110de:	f240 4261 	movw	r2, #1121	; 0x461
 80110e2:	491a      	ldr	r1, [pc, #104]	; (801114c <tcp_free_acked_segments+0xf0>)
 80110e4:	4817      	ldr	r0, [pc, #92]	; (8011144 <tcp_free_acked_segments+0xe8>)
 80110e6:	f006 f9a5 	bl	8017434 <iprintf>
  while (seg_list != NULL &&
 80110ea:	68bb      	ldr	r3, [r7, #8]
 80110ec:	2b00      	cmp	r3, #0
 80110ee:	d020      	beq.n	8011132 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 80110f0:	68bb      	ldr	r3, [r7, #8]
 80110f2:	68db      	ldr	r3, [r3, #12]
 80110f4:	685b      	ldr	r3, [r3, #4]
 80110f6:	4618      	mov	r0, r3
 80110f8:	f7fb fc14 	bl	800c924 <lwip_htonl>
 80110fc:	4604      	mov	r4, r0
 80110fe:	68bb      	ldr	r3, [r7, #8]
 8011100:	891b      	ldrh	r3, [r3, #8]
 8011102:	461d      	mov	r5, r3
 8011104:	68bb      	ldr	r3, [r7, #8]
 8011106:	68db      	ldr	r3, [r3, #12]
 8011108:	899b      	ldrh	r3, [r3, #12]
 801110a:	b29b      	uxth	r3, r3
 801110c:	4618      	mov	r0, r3
 801110e:	f7fb fbf4 	bl	800c8fa <lwip_htons>
 8011112:	4603      	mov	r3, r0
 8011114:	b2db      	uxtb	r3, r3
 8011116:	f003 0303 	and.w	r3, r3, #3
 801111a:	2b00      	cmp	r3, #0
 801111c:	d001      	beq.n	8011122 <tcp_free_acked_segments+0xc6>
 801111e:	2301      	movs	r3, #1
 8011120:	e000      	b.n	8011124 <tcp_free_acked_segments+0xc8>
 8011122:	2300      	movs	r3, #0
 8011124:	442b      	add	r3, r5
 8011126:	18e2      	adds	r2, r4, r3
 8011128:	4b09      	ldr	r3, [pc, #36]	; (8011150 <tcp_free_acked_segments+0xf4>)
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 801112e:	2b00      	cmp	r3, #0
 8011130:	dd9c      	ble.n	801106c <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8011132:	68bb      	ldr	r3, [r7, #8]
}
 8011134:	4618      	mov	r0, r3
 8011136:	3718      	adds	r7, #24
 8011138:	46bd      	mov	sp, r7
 801113a:	bdb0      	pop	{r4, r5, r7, pc}
 801113c:	0801a9ac 	.word	0x0801a9ac
 8011140:	0801ac94 	.word	0x0801ac94
 8011144:	0801a9f8 	.word	0x0801a9f8
 8011148:	200089f0 	.word	0x200089f0
 801114c:	0801acbc 	.word	0x0801acbc
 8011150:	200089ec 	.word	0x200089ec

08011154 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8011154:	b5b0      	push	{r4, r5, r7, lr}
 8011156:	b094      	sub	sp, #80	; 0x50
 8011158:	af00      	add	r7, sp, #0
 801115a:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 801115c:	2300      	movs	r3, #0
 801115e:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8011160:	687b      	ldr	r3, [r7, #4]
 8011162:	2b00      	cmp	r3, #0
 8011164:	d106      	bne.n	8011174 <tcp_receive+0x20>
 8011166:	4b91      	ldr	r3, [pc, #580]	; (80113ac <tcp_receive+0x258>)
 8011168:	f240 427b 	movw	r2, #1147	; 0x47b
 801116c:	4990      	ldr	r1, [pc, #576]	; (80113b0 <tcp_receive+0x25c>)
 801116e:	4891      	ldr	r0, [pc, #580]	; (80113b4 <tcp_receive+0x260>)
 8011170:	f006 f960 	bl	8017434 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	7d1b      	ldrb	r3, [r3, #20]
 8011178:	2b03      	cmp	r3, #3
 801117a:	d806      	bhi.n	801118a <tcp_receive+0x36>
 801117c:	4b8b      	ldr	r3, [pc, #556]	; (80113ac <tcp_receive+0x258>)
 801117e:	f240 427c 	movw	r2, #1148	; 0x47c
 8011182:	498d      	ldr	r1, [pc, #564]	; (80113b8 <tcp_receive+0x264>)
 8011184:	488b      	ldr	r0, [pc, #556]	; (80113b4 <tcp_receive+0x260>)
 8011186:	f006 f955 	bl	8017434 <iprintf>

  if (flags & TCP_ACK) {
 801118a:	4b8c      	ldr	r3, [pc, #560]	; (80113bc <tcp_receive+0x268>)
 801118c:	781b      	ldrb	r3, [r3, #0]
 801118e:	f003 0310 	and.w	r3, r3, #16
 8011192:	2b00      	cmp	r3, #0
 8011194:	f000 8264 	beq.w	8011660 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801119e:	461a      	mov	r2, r3
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80111a4:	4413      	add	r3, r2
 80111a6:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80111ac:	4b84      	ldr	r3, [pc, #528]	; (80113c0 <tcp_receive+0x26c>)
 80111ae:	681b      	ldr	r3, [r3, #0]
 80111b0:	1ad3      	subs	r3, r2, r3
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	db1b      	blt.n	80111ee <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80111ba:	4b81      	ldr	r3, [pc, #516]	; (80113c0 <tcp_receive+0x26c>)
 80111bc:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80111be:	429a      	cmp	r2, r3
 80111c0:	d106      	bne.n	80111d0 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80111c6:	4b7f      	ldr	r3, [pc, #508]	; (80113c4 <tcp_receive+0x270>)
 80111c8:	681b      	ldr	r3, [r3, #0]
 80111ca:	1ad3      	subs	r3, r2, r3
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	db0e      	blt.n	80111ee <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80111d4:	4b7b      	ldr	r3, [pc, #492]	; (80113c4 <tcp_receive+0x270>)
 80111d6:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80111d8:	429a      	cmp	r2, r3
 80111da:	d125      	bne.n	8011228 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80111dc:	4b7a      	ldr	r3, [pc, #488]	; (80113c8 <tcp_receive+0x274>)
 80111de:	681b      	ldr	r3, [r3, #0]
 80111e0:	89db      	ldrh	r3, [r3, #14]
 80111e2:	b29a      	uxth	r2, r3
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80111ea:	429a      	cmp	r2, r3
 80111ec:	d91c      	bls.n	8011228 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 80111ee:	4b76      	ldr	r3, [pc, #472]	; (80113c8 <tcp_receive+0x274>)
 80111f0:	681b      	ldr	r3, [r3, #0]
 80111f2:	89db      	ldrh	r3, [r3, #14]
 80111f4:	b29a      	uxth	r2, r3
 80111f6:	687b      	ldr	r3, [r7, #4]
 80111f8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8011202:	687b      	ldr	r3, [r7, #4]
 8011204:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011208:	429a      	cmp	r2, r3
 801120a:	d205      	bcs.n	8011218 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 801120c:	687b      	ldr	r3, [r7, #4]
 801120e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8011218:	4b69      	ldr	r3, [pc, #420]	; (80113c0 <tcp_receive+0x26c>)
 801121a:	681a      	ldr	r2, [r3, #0]
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8011220:	4b68      	ldr	r3, [pc, #416]	; (80113c4 <tcp_receive+0x270>)
 8011222:	681a      	ldr	r2, [r3, #0]
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8011228:	4b66      	ldr	r3, [pc, #408]	; (80113c4 <tcp_receive+0x270>)
 801122a:	681a      	ldr	r2, [r3, #0]
 801122c:	687b      	ldr	r3, [r7, #4]
 801122e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011230:	1ad3      	subs	r3, r2, r3
 8011232:	2b00      	cmp	r3, #0
 8011234:	dc58      	bgt.n	80112e8 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8011236:	4b65      	ldr	r3, [pc, #404]	; (80113cc <tcp_receive+0x278>)
 8011238:	881b      	ldrh	r3, [r3, #0]
 801123a:	2b00      	cmp	r3, #0
 801123c:	d14b      	bne.n	80112d6 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011242:	687a      	ldr	r2, [r7, #4]
 8011244:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8011248:	4413      	add	r3, r2
 801124a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801124c:	429a      	cmp	r2, r3
 801124e:	d142      	bne.n	80112d6 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011256:	2b00      	cmp	r3, #0
 8011258:	db3d      	blt.n	80112d6 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801125e:	4b59      	ldr	r3, [pc, #356]	; (80113c4 <tcp_receive+0x270>)
 8011260:	681b      	ldr	r3, [r3, #0]
 8011262:	429a      	cmp	r2, r3
 8011264:	d137      	bne.n	80112d6 <tcp_receive+0x182>
              found_dupack = 1;
 8011266:	2301      	movs	r3, #1
 8011268:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8011270:	2bff      	cmp	r3, #255	; 0xff
 8011272:	d007      	beq.n	8011284 <tcp_receive+0x130>
                ++pcb->dupacks;
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801127a:	3301      	adds	r3, #1
 801127c:	b2da      	uxtb	r2, r3
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801128a:	2b03      	cmp	r3, #3
 801128c:	d91b      	bls.n	80112c6 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011298:	4413      	add	r3, r2
 801129a:	b29a      	uxth	r2, r3
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80112a2:	429a      	cmp	r2, r3
 80112a4:	d30a      	bcc.n	80112bc <tcp_receive+0x168>
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80112b0:	4413      	add	r3, r2
 80112b2:	b29a      	uxth	r2, r3
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80112ba:	e004      	b.n	80112c6 <tcp_receive+0x172>
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80112c2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80112cc:	2b02      	cmp	r3, #2
 80112ce:	d902      	bls.n	80112d6 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 80112d0:	6878      	ldr	r0, [r7, #4]
 80112d2:	f001 feed 	bl	80130b0 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 80112d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80112d8:	2b00      	cmp	r3, #0
 80112da:	f040 8161 	bne.w	80115a0 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	2200      	movs	r2, #0
 80112e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80112e6:	e15b      	b.n	80115a0 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80112e8:	4b36      	ldr	r3, [pc, #216]	; (80113c4 <tcp_receive+0x270>)
 80112ea:	681a      	ldr	r2, [r3, #0]
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80112f0:	1ad3      	subs	r3, r2, r3
 80112f2:	3b01      	subs	r3, #1
 80112f4:	2b00      	cmp	r3, #0
 80112f6:	f2c0 814e 	blt.w	8011596 <tcp_receive+0x442>
 80112fa:	4b32      	ldr	r3, [pc, #200]	; (80113c4 <tcp_receive+0x270>)
 80112fc:	681a      	ldr	r2, [r3, #0]
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011302:	1ad3      	subs	r3, r2, r3
 8011304:	2b00      	cmp	r3, #0
 8011306:	f300 8146 	bgt.w	8011596 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 801130a:	687b      	ldr	r3, [r7, #4]
 801130c:	8b5b      	ldrh	r3, [r3, #26]
 801130e:	f003 0304 	and.w	r3, r3, #4
 8011312:	2b00      	cmp	r3, #0
 8011314:	d010      	beq.n	8011338 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	8b5b      	ldrh	r3, [r3, #26]
 801131a:	f023 0304 	bic.w	r3, r3, #4
 801131e:	b29a      	uxth	r2, r3
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	2200      	movs	r2, #0
 8011334:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	2200      	movs	r2, #0
 801133c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8011346:	10db      	asrs	r3, r3, #3
 8011348:	b21b      	sxth	r3, r3
 801134a:	b29a      	uxth	r2, r3
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8011352:	b29b      	uxth	r3, r3
 8011354:	4413      	add	r3, r2
 8011356:	b29b      	uxth	r3, r3
 8011358:	b21a      	sxth	r2, r3
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8011360:	4b18      	ldr	r3, [pc, #96]	; (80113c4 <tcp_receive+0x270>)
 8011362:	681b      	ldr	r3, [r3, #0]
 8011364:	b29a      	uxth	r2, r3
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801136a:	b29b      	uxth	r3, r3
 801136c:	1ad3      	subs	r3, r2, r3
 801136e:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	2200      	movs	r2, #0
 8011374:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8011378:	4b12      	ldr	r3, [pc, #72]	; (80113c4 <tcp_receive+0x270>)
 801137a:	681a      	ldr	r2, [r3, #0]
 801137c:	687b      	ldr	r3, [r7, #4]
 801137e:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	7d1b      	ldrb	r3, [r3, #20]
 8011384:	2b03      	cmp	r3, #3
 8011386:	f240 8097 	bls.w	80114b8 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 801138a:	687b      	ldr	r3, [r7, #4]
 801138c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8011396:	429a      	cmp	r2, r3
 8011398:	d245      	bcs.n	8011426 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801139a:	687b      	ldr	r3, [r7, #4]
 801139c:	8b5b      	ldrh	r3, [r3, #26]
 801139e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	d014      	beq.n	80113d0 <tcp_receive+0x27c>
 80113a6:	2301      	movs	r3, #1
 80113a8:	e013      	b.n	80113d2 <tcp_receive+0x27e>
 80113aa:	bf00      	nop
 80113ac:	0801a9ac 	.word	0x0801a9ac
 80113b0:	0801acdc 	.word	0x0801acdc
 80113b4:	0801a9f8 	.word	0x0801a9f8
 80113b8:	0801acf8 	.word	0x0801acf8
 80113bc:	200089f4 	.word	0x200089f4
 80113c0:	200089e8 	.word	0x200089e8
 80113c4:	200089ec 	.word	0x200089ec
 80113c8:	200089d8 	.word	0x200089d8
 80113cc:	200089f2 	.word	0x200089f2
 80113d0:	2302      	movs	r3, #2
 80113d2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 80113d6:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80113da:	b29a      	uxth	r2, r3
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80113e0:	fb12 f303 	smulbb	r3, r2, r3
 80113e4:	b29b      	uxth	r3, r3
 80113e6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80113e8:	4293      	cmp	r3, r2
 80113ea:	bf28      	it	cs
 80113ec:	4613      	movcs	r3, r2
 80113ee:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80113f6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80113f8:	4413      	add	r3, r2
 80113fa:	b29a      	uxth	r2, r3
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8011402:	429a      	cmp	r2, r3
 8011404:	d309      	bcc.n	801141a <tcp_receive+0x2c6>
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801140c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801140e:	4413      	add	r3, r2
 8011410:	b29a      	uxth	r2, r3
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8011418:	e04e      	b.n	80114b8 <tcp_receive+0x364>
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011420:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8011424:	e048      	b.n	80114b8 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801142c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801142e:	4413      	add	r3, r2
 8011430:	b29a      	uxth	r2, r3
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8011438:	429a      	cmp	r2, r3
 801143a:	d309      	bcc.n	8011450 <tcp_receive+0x2fc>
 801143c:	687b      	ldr	r3, [r7, #4]
 801143e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8011442:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8011444:	4413      	add	r3, r2
 8011446:	b29a      	uxth	r2, r3
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 801144e:	e004      	b.n	801145a <tcp_receive+0x306>
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011456:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8011466:	429a      	cmp	r2, r3
 8011468:	d326      	bcc.n	80114b8 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8011476:	1ad3      	subs	r3, r2, r3
 8011478:	b29a      	uxth	r2, r3
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801148a:	4413      	add	r3, r2
 801148c:	b29a      	uxth	r2, r3
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8011494:	429a      	cmp	r2, r3
 8011496:	d30a      	bcc.n	80114ae <tcp_receive+0x35a>
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80114a2:	4413      	add	r3, r2
 80114a4:	b29a      	uxth	r2, r3
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80114ac:	e004      	b.n	80114b8 <tcp_receive+0x364>
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80114b4:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80114c0:	4a98      	ldr	r2, [pc, #608]	; (8011724 <tcp_receive+0x5d0>)
 80114c2:	6878      	ldr	r0, [r7, #4]
 80114c4:	f7ff fdca 	bl	801105c <tcp_free_acked_segments>
 80114c8:	4602      	mov	r2, r0
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 80114ce:	687b      	ldr	r3, [r7, #4]
 80114d0:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80114d6:	4a94      	ldr	r2, [pc, #592]	; (8011728 <tcp_receive+0x5d4>)
 80114d8:	6878      	ldr	r0, [r7, #4]
 80114da:	f7ff fdbf 	bl	801105c <tcp_free_acked_segments>
 80114de:	4602      	mov	r2, r0
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	d104      	bne.n	80114f6 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80114f2:	861a      	strh	r2, [r3, #48]	; 0x30
 80114f4:	e002      	b.n	80114fc <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	2200      	movs	r2, #0
 80114fa:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	2200      	movs	r2, #0
 8011500:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011506:	2b00      	cmp	r3, #0
 8011508:	d103      	bne.n	8011512 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	2200      	movs	r2, #0
 801150e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8011518:	4b84      	ldr	r3, [pc, #528]	; (801172c <tcp_receive+0x5d8>)
 801151a:	881b      	ldrh	r3, [r3, #0]
 801151c:	4413      	add	r3, r2
 801151e:	b29a      	uxth	r2, r3
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8011526:	687b      	ldr	r3, [r7, #4]
 8011528:	8b5b      	ldrh	r3, [r3, #26]
 801152a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801152e:	2b00      	cmp	r3, #0
 8011530:	d035      	beq.n	801159e <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011536:	2b00      	cmp	r3, #0
 8011538:	d118      	bne.n	801156c <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801153e:	2b00      	cmp	r3, #0
 8011540:	d00c      	beq.n	801155c <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8011542:	687b      	ldr	r3, [r7, #4]
 8011544:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801154a:	68db      	ldr	r3, [r3, #12]
 801154c:	685b      	ldr	r3, [r3, #4]
 801154e:	4618      	mov	r0, r3
 8011550:	f7fb f9e8 	bl	800c924 <lwip_htonl>
 8011554:	4603      	mov	r3, r0
 8011556:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8011558:	2b00      	cmp	r3, #0
 801155a:	dc20      	bgt.n	801159e <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 801155c:	687b      	ldr	r3, [r7, #4]
 801155e:	8b5b      	ldrh	r3, [r3, #26]
 8011560:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8011564:	b29a      	uxth	r2, r3
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801156a:	e018      	b.n	801159e <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011574:	68db      	ldr	r3, [r3, #12]
 8011576:	685b      	ldr	r3, [r3, #4]
 8011578:	4618      	mov	r0, r3
 801157a:	f7fb f9d3 	bl	800c924 <lwip_htonl>
 801157e:	4603      	mov	r3, r0
 8011580:	1ae3      	subs	r3, r4, r3
 8011582:	2b00      	cmp	r3, #0
 8011584:	dc0b      	bgt.n	801159e <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	8b5b      	ldrh	r3, [r3, #26]
 801158a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801158e:	b29a      	uxth	r2, r3
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8011594:	e003      	b.n	801159e <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8011596:	6878      	ldr	r0, [r7, #4]
 8011598:	f001 ff76 	bl	8013488 <tcp_send_empty_ack>
 801159c:	e000      	b.n	80115a0 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801159e:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	d05b      	beq.n	8011660 <tcp_receive+0x50c>
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80115ac:	4b60      	ldr	r3, [pc, #384]	; (8011730 <tcp_receive+0x5dc>)
 80115ae:	681b      	ldr	r3, [r3, #0]
 80115b0:	1ad3      	subs	r3, r2, r3
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	da54      	bge.n	8011660 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 80115b6:	4b5f      	ldr	r3, [pc, #380]	; (8011734 <tcp_receive+0x5e0>)
 80115b8:	681b      	ldr	r3, [r3, #0]
 80115ba:	b29a      	uxth	r2, r3
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80115c0:	b29b      	uxth	r3, r3
 80115c2:	1ad3      	subs	r3, r2, r3
 80115c4:	b29b      	uxth	r3, r3
 80115c6:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 80115ca:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80115d4:	10db      	asrs	r3, r3, #3
 80115d6:	b21b      	sxth	r3, r3
 80115d8:	b29b      	uxth	r3, r3
 80115da:	1ad3      	subs	r3, r2, r3
 80115dc:	b29b      	uxth	r3, r3
 80115de:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80115e8:	b29a      	uxth	r2, r3
 80115ea:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80115ee:	4413      	add	r3, r2
 80115f0:	b29b      	uxth	r3, r3
 80115f2:	b21a      	sxth	r2, r3
 80115f4:	687b      	ldr	r3, [r7, #4]
 80115f6:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 80115f8:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	da05      	bge.n	801160c <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8011600:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8011604:	425b      	negs	r3, r3
 8011606:	b29b      	uxth	r3, r3
 8011608:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 801160c:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8011616:	109b      	asrs	r3, r3, #2
 8011618:	b21b      	sxth	r3, r3
 801161a:	b29b      	uxth	r3, r3
 801161c:	1ad3      	subs	r3, r2, r3
 801161e:	b29b      	uxth	r3, r3
 8011620:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8011624:	687b      	ldr	r3, [r7, #4]
 8011626:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801162a:	b29a      	uxth	r2, r3
 801162c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8011630:	4413      	add	r3, r2
 8011632:	b29b      	uxth	r3, r3
 8011634:	b21a      	sxth	r2, r3
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801163a:	687b      	ldr	r3, [r7, #4]
 801163c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8011640:	10db      	asrs	r3, r3, #3
 8011642:	b21b      	sxth	r3, r3
 8011644:	b29a      	uxth	r2, r3
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801164c:	b29b      	uxth	r3, r3
 801164e:	4413      	add	r3, r2
 8011650:	b29b      	uxth	r3, r3
 8011652:	b21a      	sxth	r2, r3
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	2200      	movs	r2, #0
 801165e:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8011660:	4b35      	ldr	r3, [pc, #212]	; (8011738 <tcp_receive+0x5e4>)
 8011662:	881b      	ldrh	r3, [r3, #0]
 8011664:	2b00      	cmp	r3, #0
 8011666:	f000 84e2 	beq.w	801202e <tcp_receive+0xeda>
 801166a:	687b      	ldr	r3, [r7, #4]
 801166c:	7d1b      	ldrb	r3, [r3, #20]
 801166e:	2b06      	cmp	r3, #6
 8011670:	f200 84dd 	bhi.w	801202e <tcp_receive+0xeda>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011678:	4b30      	ldr	r3, [pc, #192]	; (801173c <tcp_receive+0x5e8>)
 801167a:	681b      	ldr	r3, [r3, #0]
 801167c:	1ad3      	subs	r3, r2, r3
 801167e:	3b01      	subs	r3, #1
 8011680:	2b00      	cmp	r3, #0
 8011682:	f2c0 808f 	blt.w	80117a4 <tcp_receive+0x650>
 8011686:	687b      	ldr	r3, [r7, #4]
 8011688:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801168a:	4b2b      	ldr	r3, [pc, #172]	; (8011738 <tcp_receive+0x5e4>)
 801168c:	881b      	ldrh	r3, [r3, #0]
 801168e:	4619      	mov	r1, r3
 8011690:	4b2a      	ldr	r3, [pc, #168]	; (801173c <tcp_receive+0x5e8>)
 8011692:	681b      	ldr	r3, [r3, #0]
 8011694:	440b      	add	r3, r1
 8011696:	1ad3      	subs	r3, r2, r3
 8011698:	3301      	adds	r3, #1
 801169a:	2b00      	cmp	r3, #0
 801169c:	f300 8082 	bgt.w	80117a4 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 80116a0:	4b27      	ldr	r3, [pc, #156]	; (8011740 <tcp_receive+0x5ec>)
 80116a2:	685b      	ldr	r3, [r3, #4]
 80116a4:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80116aa:	4b24      	ldr	r3, [pc, #144]	; (801173c <tcp_receive+0x5e8>)
 80116ac:	681b      	ldr	r3, [r3, #0]
 80116ae:	1ad3      	subs	r3, r2, r3
 80116b0:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 80116b2:	4b23      	ldr	r3, [pc, #140]	; (8011740 <tcp_receive+0x5ec>)
 80116b4:	685b      	ldr	r3, [r3, #4]
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d106      	bne.n	80116c8 <tcp_receive+0x574>
 80116ba:	4b22      	ldr	r3, [pc, #136]	; (8011744 <tcp_receive+0x5f0>)
 80116bc:	f240 5294 	movw	r2, #1428	; 0x594
 80116c0:	4921      	ldr	r1, [pc, #132]	; (8011748 <tcp_receive+0x5f4>)
 80116c2:	4822      	ldr	r0, [pc, #136]	; (801174c <tcp_receive+0x5f8>)
 80116c4:	f005 feb6 	bl	8017434 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 80116c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116ca:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80116ce:	4293      	cmp	r3, r2
 80116d0:	d906      	bls.n	80116e0 <tcp_receive+0x58c>
 80116d2:	4b1c      	ldr	r3, [pc, #112]	; (8011744 <tcp_receive+0x5f0>)
 80116d4:	f240 5295 	movw	r2, #1429	; 0x595
 80116d8:	491d      	ldr	r1, [pc, #116]	; (8011750 <tcp_receive+0x5fc>)
 80116da:	481c      	ldr	r0, [pc, #112]	; (801174c <tcp_receive+0x5f8>)
 80116dc:	f005 feaa 	bl	8017434 <iprintf>
      off = (u16_t)off32;
 80116e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116e2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 80116e6:	4b16      	ldr	r3, [pc, #88]	; (8011740 <tcp_receive+0x5ec>)
 80116e8:	685b      	ldr	r3, [r3, #4]
 80116ea:	891b      	ldrh	r3, [r3, #8]
 80116ec:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80116f0:	429a      	cmp	r2, r3
 80116f2:	d906      	bls.n	8011702 <tcp_receive+0x5ae>
 80116f4:	4b13      	ldr	r3, [pc, #76]	; (8011744 <tcp_receive+0x5f0>)
 80116f6:	f240 5297 	movw	r2, #1431	; 0x597
 80116fa:	4916      	ldr	r1, [pc, #88]	; (8011754 <tcp_receive+0x600>)
 80116fc:	4813      	ldr	r0, [pc, #76]	; (801174c <tcp_receive+0x5f8>)
 80116fe:	f005 fe99 	bl	8017434 <iprintf>
      inseg.len -= off;
 8011702:	4b0f      	ldr	r3, [pc, #60]	; (8011740 <tcp_receive+0x5ec>)
 8011704:	891a      	ldrh	r2, [r3, #8]
 8011706:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801170a:	1ad3      	subs	r3, r2, r3
 801170c:	b29a      	uxth	r2, r3
 801170e:	4b0c      	ldr	r3, [pc, #48]	; (8011740 <tcp_receive+0x5ec>)
 8011710:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8011712:	4b0b      	ldr	r3, [pc, #44]	; (8011740 <tcp_receive+0x5ec>)
 8011714:	685b      	ldr	r3, [r3, #4]
 8011716:	891a      	ldrh	r2, [r3, #8]
 8011718:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801171c:	1ad3      	subs	r3, r2, r3
 801171e:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8011720:	e02a      	b.n	8011778 <tcp_receive+0x624>
 8011722:	bf00      	nop
 8011724:	0801ad14 	.word	0x0801ad14
 8011728:	0801ad1c 	.word	0x0801ad1c
 801172c:	200089f0 	.word	0x200089f0
 8011730:	200089ec 	.word	0x200089ec
 8011734:	200089b0 	.word	0x200089b0
 8011738:	200089f2 	.word	0x200089f2
 801173c:	200089e8 	.word	0x200089e8
 8011740:	200089c8 	.word	0x200089c8
 8011744:	0801a9ac 	.word	0x0801a9ac
 8011748:	0801ad24 	.word	0x0801ad24
 801174c:	0801a9f8 	.word	0x0801a9f8
 8011750:	0801ad34 	.word	0x0801ad34
 8011754:	0801ad44 	.word	0x0801ad44
        off -= p->len;
 8011758:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801175a:	895b      	ldrh	r3, [r3, #10]
 801175c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8011760:	1ad3      	subs	r3, r2, r3
 8011762:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8011766:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011768:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801176a:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 801176c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801176e:	2200      	movs	r2, #0
 8011770:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8011772:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011774:	681b      	ldr	r3, [r3, #0]
 8011776:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8011778:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801177a:	895b      	ldrh	r3, [r3, #10]
 801177c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8011780:	429a      	cmp	r2, r3
 8011782:	d8e9      	bhi.n	8011758 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8011784:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8011788:	4619      	mov	r1, r3
 801178a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 801178c:	f7fc fb6c 	bl	800de68 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8011790:	687b      	ldr	r3, [r7, #4]
 8011792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011794:	4a91      	ldr	r2, [pc, #580]	; (80119dc <tcp_receive+0x888>)
 8011796:	6013      	str	r3, [r2, #0]
 8011798:	4b91      	ldr	r3, [pc, #580]	; (80119e0 <tcp_receive+0x88c>)
 801179a:	68db      	ldr	r3, [r3, #12]
 801179c:	4a8f      	ldr	r2, [pc, #572]	; (80119dc <tcp_receive+0x888>)
 801179e:	6812      	ldr	r2, [r2, #0]
 80117a0:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80117a2:	e00d      	b.n	80117c0 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 80117a4:	4b8d      	ldr	r3, [pc, #564]	; (80119dc <tcp_receive+0x888>)
 80117a6:	681a      	ldr	r2, [r3, #0]
 80117a8:	687b      	ldr	r3, [r7, #4]
 80117aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80117ac:	1ad3      	subs	r3, r2, r3
 80117ae:	2b00      	cmp	r3, #0
 80117b0:	da06      	bge.n	80117c0 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	8b5b      	ldrh	r3, [r3, #26]
 80117b6:	f043 0302 	orr.w	r3, r3, #2
 80117ba:	b29a      	uxth	r2, r3
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80117c0:	4b86      	ldr	r3, [pc, #536]	; (80119dc <tcp_receive+0x888>)
 80117c2:	681a      	ldr	r2, [r3, #0]
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80117c8:	1ad3      	subs	r3, r2, r3
 80117ca:	2b00      	cmp	r3, #0
 80117cc:	f2c0 842a 	blt.w	8012024 <tcp_receive+0xed0>
 80117d0:	4b82      	ldr	r3, [pc, #520]	; (80119dc <tcp_receive+0x888>)
 80117d2:	681a      	ldr	r2, [r3, #0]
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80117d8:	6879      	ldr	r1, [r7, #4]
 80117da:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80117dc:	440b      	add	r3, r1
 80117de:	1ad3      	subs	r3, r2, r3
 80117e0:	3301      	adds	r3, #1
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	f300 841e 	bgt.w	8012024 <tcp_receive+0xed0>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 80117e8:	687b      	ldr	r3, [r7, #4]
 80117ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80117ec:	4b7b      	ldr	r3, [pc, #492]	; (80119dc <tcp_receive+0x888>)
 80117ee:	681b      	ldr	r3, [r3, #0]
 80117f0:	429a      	cmp	r2, r3
 80117f2:	f040 829a 	bne.w	8011d2a <tcp_receive+0xbd6>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 80117f6:	4b7a      	ldr	r3, [pc, #488]	; (80119e0 <tcp_receive+0x88c>)
 80117f8:	891c      	ldrh	r4, [r3, #8]
 80117fa:	4b79      	ldr	r3, [pc, #484]	; (80119e0 <tcp_receive+0x88c>)
 80117fc:	68db      	ldr	r3, [r3, #12]
 80117fe:	899b      	ldrh	r3, [r3, #12]
 8011800:	b29b      	uxth	r3, r3
 8011802:	4618      	mov	r0, r3
 8011804:	f7fb f879 	bl	800c8fa <lwip_htons>
 8011808:	4603      	mov	r3, r0
 801180a:	b2db      	uxtb	r3, r3
 801180c:	f003 0303 	and.w	r3, r3, #3
 8011810:	2b00      	cmp	r3, #0
 8011812:	d001      	beq.n	8011818 <tcp_receive+0x6c4>
 8011814:	2301      	movs	r3, #1
 8011816:	e000      	b.n	801181a <tcp_receive+0x6c6>
 8011818:	2300      	movs	r3, #0
 801181a:	4423      	add	r3, r4
 801181c:	b29a      	uxth	r2, r3
 801181e:	4b71      	ldr	r3, [pc, #452]	; (80119e4 <tcp_receive+0x890>)
 8011820:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011826:	4b6f      	ldr	r3, [pc, #444]	; (80119e4 <tcp_receive+0x890>)
 8011828:	881b      	ldrh	r3, [r3, #0]
 801182a:	429a      	cmp	r2, r3
 801182c:	d275      	bcs.n	801191a <tcp_receive+0x7c6>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801182e:	4b6c      	ldr	r3, [pc, #432]	; (80119e0 <tcp_receive+0x88c>)
 8011830:	68db      	ldr	r3, [r3, #12]
 8011832:	899b      	ldrh	r3, [r3, #12]
 8011834:	b29b      	uxth	r3, r3
 8011836:	4618      	mov	r0, r3
 8011838:	f7fb f85f 	bl	800c8fa <lwip_htons>
 801183c:	4603      	mov	r3, r0
 801183e:	b2db      	uxtb	r3, r3
 8011840:	f003 0301 	and.w	r3, r3, #1
 8011844:	2b00      	cmp	r3, #0
 8011846:	d01f      	beq.n	8011888 <tcp_receive+0x734>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8011848:	4b65      	ldr	r3, [pc, #404]	; (80119e0 <tcp_receive+0x88c>)
 801184a:	68db      	ldr	r3, [r3, #12]
 801184c:	899b      	ldrh	r3, [r3, #12]
 801184e:	b29b      	uxth	r3, r3
 8011850:	b21b      	sxth	r3, r3
 8011852:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8011856:	b21c      	sxth	r4, r3
 8011858:	4b61      	ldr	r3, [pc, #388]	; (80119e0 <tcp_receive+0x88c>)
 801185a:	68db      	ldr	r3, [r3, #12]
 801185c:	899b      	ldrh	r3, [r3, #12]
 801185e:	b29b      	uxth	r3, r3
 8011860:	4618      	mov	r0, r3
 8011862:	f7fb f84a 	bl	800c8fa <lwip_htons>
 8011866:	4603      	mov	r3, r0
 8011868:	b2db      	uxtb	r3, r3
 801186a:	b29b      	uxth	r3, r3
 801186c:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8011870:	b29b      	uxth	r3, r3
 8011872:	4618      	mov	r0, r3
 8011874:	f7fb f841 	bl	800c8fa <lwip_htons>
 8011878:	4603      	mov	r3, r0
 801187a:	b21b      	sxth	r3, r3
 801187c:	4323      	orrs	r3, r4
 801187e:	b21a      	sxth	r2, r3
 8011880:	4b57      	ldr	r3, [pc, #348]	; (80119e0 <tcp_receive+0x88c>)
 8011882:	68db      	ldr	r3, [r3, #12]
 8011884:	b292      	uxth	r2, r2
 8011886:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8011888:	687b      	ldr	r3, [r7, #4]
 801188a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801188c:	4b54      	ldr	r3, [pc, #336]	; (80119e0 <tcp_receive+0x88c>)
 801188e:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8011890:	4b53      	ldr	r3, [pc, #332]	; (80119e0 <tcp_receive+0x88c>)
 8011892:	68db      	ldr	r3, [r3, #12]
 8011894:	899b      	ldrh	r3, [r3, #12]
 8011896:	b29b      	uxth	r3, r3
 8011898:	4618      	mov	r0, r3
 801189a:	f7fb f82e 	bl	800c8fa <lwip_htons>
 801189e:	4603      	mov	r3, r0
 80118a0:	b2db      	uxtb	r3, r3
 80118a2:	f003 0302 	and.w	r3, r3, #2
 80118a6:	2b00      	cmp	r3, #0
 80118a8:	d005      	beq.n	80118b6 <tcp_receive+0x762>
            inseg.len -= 1;
 80118aa:	4b4d      	ldr	r3, [pc, #308]	; (80119e0 <tcp_receive+0x88c>)
 80118ac:	891b      	ldrh	r3, [r3, #8]
 80118ae:	3b01      	subs	r3, #1
 80118b0:	b29a      	uxth	r2, r3
 80118b2:	4b4b      	ldr	r3, [pc, #300]	; (80119e0 <tcp_receive+0x88c>)
 80118b4:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 80118b6:	4b4a      	ldr	r3, [pc, #296]	; (80119e0 <tcp_receive+0x88c>)
 80118b8:	685b      	ldr	r3, [r3, #4]
 80118ba:	4a49      	ldr	r2, [pc, #292]	; (80119e0 <tcp_receive+0x88c>)
 80118bc:	8912      	ldrh	r2, [r2, #8]
 80118be:	4611      	mov	r1, r2
 80118c0:	4618      	mov	r0, r3
 80118c2:	f7fc f9d1 	bl	800dc68 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 80118c6:	4b46      	ldr	r3, [pc, #280]	; (80119e0 <tcp_receive+0x88c>)
 80118c8:	891c      	ldrh	r4, [r3, #8]
 80118ca:	4b45      	ldr	r3, [pc, #276]	; (80119e0 <tcp_receive+0x88c>)
 80118cc:	68db      	ldr	r3, [r3, #12]
 80118ce:	899b      	ldrh	r3, [r3, #12]
 80118d0:	b29b      	uxth	r3, r3
 80118d2:	4618      	mov	r0, r3
 80118d4:	f7fb f811 	bl	800c8fa <lwip_htons>
 80118d8:	4603      	mov	r3, r0
 80118da:	b2db      	uxtb	r3, r3
 80118dc:	f003 0303 	and.w	r3, r3, #3
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	d001      	beq.n	80118e8 <tcp_receive+0x794>
 80118e4:	2301      	movs	r3, #1
 80118e6:	e000      	b.n	80118ea <tcp_receive+0x796>
 80118e8:	2300      	movs	r3, #0
 80118ea:	4423      	add	r3, r4
 80118ec:	b29a      	uxth	r2, r3
 80118ee:	4b3d      	ldr	r3, [pc, #244]	; (80119e4 <tcp_receive+0x890>)
 80118f0:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80118f2:	4b3c      	ldr	r3, [pc, #240]	; (80119e4 <tcp_receive+0x890>)
 80118f4:	881b      	ldrh	r3, [r3, #0]
 80118f6:	461a      	mov	r2, r3
 80118f8:	4b38      	ldr	r3, [pc, #224]	; (80119dc <tcp_receive+0x888>)
 80118fa:	681b      	ldr	r3, [r3, #0]
 80118fc:	441a      	add	r2, r3
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011902:	6879      	ldr	r1, [r7, #4]
 8011904:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8011906:	440b      	add	r3, r1
 8011908:	429a      	cmp	r2, r3
 801190a:	d006      	beq.n	801191a <tcp_receive+0x7c6>
 801190c:	4b36      	ldr	r3, [pc, #216]	; (80119e8 <tcp_receive+0x894>)
 801190e:	f240 52cb 	movw	r2, #1483	; 0x5cb
 8011912:	4936      	ldr	r1, [pc, #216]	; (80119ec <tcp_receive+0x898>)
 8011914:	4836      	ldr	r0, [pc, #216]	; (80119f0 <tcp_receive+0x89c>)
 8011916:	f005 fd8d 	bl	8017434 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801191e:	2b00      	cmp	r3, #0
 8011920:	f000 80e7 	beq.w	8011af2 <tcp_receive+0x99e>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8011924:	4b2e      	ldr	r3, [pc, #184]	; (80119e0 <tcp_receive+0x88c>)
 8011926:	68db      	ldr	r3, [r3, #12]
 8011928:	899b      	ldrh	r3, [r3, #12]
 801192a:	b29b      	uxth	r3, r3
 801192c:	4618      	mov	r0, r3
 801192e:	f7fa ffe4 	bl	800c8fa <lwip_htons>
 8011932:	4603      	mov	r3, r0
 8011934:	b2db      	uxtb	r3, r3
 8011936:	f003 0301 	and.w	r3, r3, #1
 801193a:	2b00      	cmp	r3, #0
 801193c:	d010      	beq.n	8011960 <tcp_receive+0x80c>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 801193e:	e00a      	b.n	8011956 <tcp_receive+0x802>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011944:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801194a:	681a      	ldr	r2, [r3, #0]
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8011950:	68f8      	ldr	r0, [r7, #12]
 8011952:	f7fd fd92 	bl	800f47a <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801195a:	2b00      	cmp	r3, #0
 801195c:	d1f0      	bne.n	8011940 <tcp_receive+0x7ec>
 801195e:	e0c8      	b.n	8011af2 <tcp_receive+0x99e>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011964:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8011966:	e052      	b.n	8011a0e <tcp_receive+0x8ba>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8011968:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801196a:	68db      	ldr	r3, [r3, #12]
 801196c:	899b      	ldrh	r3, [r3, #12]
 801196e:	b29b      	uxth	r3, r3
 8011970:	4618      	mov	r0, r3
 8011972:	f7fa ffc2 	bl	800c8fa <lwip_htons>
 8011976:	4603      	mov	r3, r0
 8011978:	b2db      	uxtb	r3, r3
 801197a:	f003 0301 	and.w	r3, r3, #1
 801197e:	2b00      	cmp	r3, #0
 8011980:	d03d      	beq.n	80119fe <tcp_receive+0x8aa>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8011982:	4b17      	ldr	r3, [pc, #92]	; (80119e0 <tcp_receive+0x88c>)
 8011984:	68db      	ldr	r3, [r3, #12]
 8011986:	899b      	ldrh	r3, [r3, #12]
 8011988:	b29b      	uxth	r3, r3
 801198a:	4618      	mov	r0, r3
 801198c:	f7fa ffb5 	bl	800c8fa <lwip_htons>
 8011990:	4603      	mov	r3, r0
 8011992:	b2db      	uxtb	r3, r3
 8011994:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8011998:	2b00      	cmp	r3, #0
 801199a:	d130      	bne.n	80119fe <tcp_receive+0x8aa>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801199c:	4b10      	ldr	r3, [pc, #64]	; (80119e0 <tcp_receive+0x88c>)
 801199e:	68db      	ldr	r3, [r3, #12]
 80119a0:	899b      	ldrh	r3, [r3, #12]
 80119a2:	b29c      	uxth	r4, r3
 80119a4:	2001      	movs	r0, #1
 80119a6:	f7fa ffa8 	bl	800c8fa <lwip_htons>
 80119aa:	4603      	mov	r3, r0
 80119ac:	461a      	mov	r2, r3
 80119ae:	4b0c      	ldr	r3, [pc, #48]	; (80119e0 <tcp_receive+0x88c>)
 80119b0:	68db      	ldr	r3, [r3, #12]
 80119b2:	4322      	orrs	r2, r4
 80119b4:	b292      	uxth	r2, r2
 80119b6:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 80119b8:	4b09      	ldr	r3, [pc, #36]	; (80119e0 <tcp_receive+0x88c>)
 80119ba:	891c      	ldrh	r4, [r3, #8]
 80119bc:	4b08      	ldr	r3, [pc, #32]	; (80119e0 <tcp_receive+0x88c>)
 80119be:	68db      	ldr	r3, [r3, #12]
 80119c0:	899b      	ldrh	r3, [r3, #12]
 80119c2:	b29b      	uxth	r3, r3
 80119c4:	4618      	mov	r0, r3
 80119c6:	f7fa ff98 	bl	800c8fa <lwip_htons>
 80119ca:	4603      	mov	r3, r0
 80119cc:	b2db      	uxtb	r3, r3
 80119ce:	f003 0303 	and.w	r3, r3, #3
 80119d2:	2b00      	cmp	r3, #0
 80119d4:	d00e      	beq.n	80119f4 <tcp_receive+0x8a0>
 80119d6:	2301      	movs	r3, #1
 80119d8:	e00d      	b.n	80119f6 <tcp_receive+0x8a2>
 80119da:	bf00      	nop
 80119dc:	200089e8 	.word	0x200089e8
 80119e0:	200089c8 	.word	0x200089c8
 80119e4:	200089f2 	.word	0x200089f2
 80119e8:	0801a9ac 	.word	0x0801a9ac
 80119ec:	0801ad54 	.word	0x0801ad54
 80119f0:	0801a9f8 	.word	0x0801a9f8
 80119f4:	2300      	movs	r3, #0
 80119f6:	4423      	add	r3, r4
 80119f8:	b29a      	uxth	r2, r3
 80119fa:	4b98      	ldr	r3, [pc, #608]	; (8011c5c <tcp_receive+0xb08>)
 80119fc:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 80119fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011a00:	613b      	str	r3, [r7, #16]
              next = next->next;
 8011a02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011a04:	681b      	ldr	r3, [r3, #0]
 8011a06:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8011a08:	6938      	ldr	r0, [r7, #16]
 8011a0a:	f7fd fd36 	bl	800f47a <tcp_seg_free>
            while (next &&
 8011a0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011a10:	2b00      	cmp	r3, #0
 8011a12:	d00e      	beq.n	8011a32 <tcp_receive+0x8de>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8011a14:	4b91      	ldr	r3, [pc, #580]	; (8011c5c <tcp_receive+0xb08>)
 8011a16:	881b      	ldrh	r3, [r3, #0]
 8011a18:	461a      	mov	r2, r3
 8011a1a:	4b91      	ldr	r3, [pc, #580]	; (8011c60 <tcp_receive+0xb0c>)
 8011a1c:	681b      	ldr	r3, [r3, #0]
 8011a1e:	441a      	add	r2, r3
 8011a20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011a22:	68db      	ldr	r3, [r3, #12]
 8011a24:	685b      	ldr	r3, [r3, #4]
 8011a26:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011a28:	8909      	ldrh	r1, [r1, #8]
 8011a2a:	440b      	add	r3, r1
 8011a2c:	1ad3      	subs	r3, r2, r3
            while (next &&
 8011a2e:	2b00      	cmp	r3, #0
 8011a30:	da9a      	bge.n	8011968 <tcp_receive+0x814>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8011a32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011a34:	2b00      	cmp	r3, #0
 8011a36:	d059      	beq.n	8011aec <tcp_receive+0x998>
                TCP_SEQ_GT(seqno + tcplen,
 8011a38:	4b88      	ldr	r3, [pc, #544]	; (8011c5c <tcp_receive+0xb08>)
 8011a3a:	881b      	ldrh	r3, [r3, #0]
 8011a3c:	461a      	mov	r2, r3
 8011a3e:	4b88      	ldr	r3, [pc, #544]	; (8011c60 <tcp_receive+0xb0c>)
 8011a40:	681b      	ldr	r3, [r3, #0]
 8011a42:	441a      	add	r2, r3
 8011a44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011a46:	68db      	ldr	r3, [r3, #12]
 8011a48:	685b      	ldr	r3, [r3, #4]
 8011a4a:	1ad3      	subs	r3, r2, r3
            if (next &&
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	dd4d      	ble.n	8011aec <tcp_receive+0x998>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8011a50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011a52:	68db      	ldr	r3, [r3, #12]
 8011a54:	685b      	ldr	r3, [r3, #4]
 8011a56:	b29a      	uxth	r2, r3
 8011a58:	4b81      	ldr	r3, [pc, #516]	; (8011c60 <tcp_receive+0xb0c>)
 8011a5a:	681b      	ldr	r3, [r3, #0]
 8011a5c:	b29b      	uxth	r3, r3
 8011a5e:	1ad3      	subs	r3, r2, r3
 8011a60:	b29a      	uxth	r2, r3
 8011a62:	4b80      	ldr	r3, [pc, #512]	; (8011c64 <tcp_receive+0xb10>)
 8011a64:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8011a66:	4b7f      	ldr	r3, [pc, #508]	; (8011c64 <tcp_receive+0xb10>)
 8011a68:	68db      	ldr	r3, [r3, #12]
 8011a6a:	899b      	ldrh	r3, [r3, #12]
 8011a6c:	b29b      	uxth	r3, r3
 8011a6e:	4618      	mov	r0, r3
 8011a70:	f7fa ff43 	bl	800c8fa <lwip_htons>
 8011a74:	4603      	mov	r3, r0
 8011a76:	b2db      	uxtb	r3, r3
 8011a78:	f003 0302 	and.w	r3, r3, #2
 8011a7c:	2b00      	cmp	r3, #0
 8011a7e:	d005      	beq.n	8011a8c <tcp_receive+0x938>
                inseg.len -= 1;
 8011a80:	4b78      	ldr	r3, [pc, #480]	; (8011c64 <tcp_receive+0xb10>)
 8011a82:	891b      	ldrh	r3, [r3, #8]
 8011a84:	3b01      	subs	r3, #1
 8011a86:	b29a      	uxth	r2, r3
 8011a88:	4b76      	ldr	r3, [pc, #472]	; (8011c64 <tcp_receive+0xb10>)
 8011a8a:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8011a8c:	4b75      	ldr	r3, [pc, #468]	; (8011c64 <tcp_receive+0xb10>)
 8011a8e:	685b      	ldr	r3, [r3, #4]
 8011a90:	4a74      	ldr	r2, [pc, #464]	; (8011c64 <tcp_receive+0xb10>)
 8011a92:	8912      	ldrh	r2, [r2, #8]
 8011a94:	4611      	mov	r1, r2
 8011a96:	4618      	mov	r0, r3
 8011a98:	f7fc f8e6 	bl	800dc68 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8011a9c:	4b71      	ldr	r3, [pc, #452]	; (8011c64 <tcp_receive+0xb10>)
 8011a9e:	891c      	ldrh	r4, [r3, #8]
 8011aa0:	4b70      	ldr	r3, [pc, #448]	; (8011c64 <tcp_receive+0xb10>)
 8011aa2:	68db      	ldr	r3, [r3, #12]
 8011aa4:	899b      	ldrh	r3, [r3, #12]
 8011aa6:	b29b      	uxth	r3, r3
 8011aa8:	4618      	mov	r0, r3
 8011aaa:	f7fa ff26 	bl	800c8fa <lwip_htons>
 8011aae:	4603      	mov	r3, r0
 8011ab0:	b2db      	uxtb	r3, r3
 8011ab2:	f003 0303 	and.w	r3, r3, #3
 8011ab6:	2b00      	cmp	r3, #0
 8011ab8:	d001      	beq.n	8011abe <tcp_receive+0x96a>
 8011aba:	2301      	movs	r3, #1
 8011abc:	e000      	b.n	8011ac0 <tcp_receive+0x96c>
 8011abe:	2300      	movs	r3, #0
 8011ac0:	4423      	add	r3, r4
 8011ac2:	b29a      	uxth	r2, r3
 8011ac4:	4b65      	ldr	r3, [pc, #404]	; (8011c5c <tcp_receive+0xb08>)
 8011ac6:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8011ac8:	4b64      	ldr	r3, [pc, #400]	; (8011c5c <tcp_receive+0xb08>)
 8011aca:	881b      	ldrh	r3, [r3, #0]
 8011acc:	461a      	mov	r2, r3
 8011ace:	4b64      	ldr	r3, [pc, #400]	; (8011c60 <tcp_receive+0xb0c>)
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	441a      	add	r2, r3
 8011ad4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011ad6:	68db      	ldr	r3, [r3, #12]
 8011ad8:	685b      	ldr	r3, [r3, #4]
 8011ada:	429a      	cmp	r2, r3
 8011adc:	d006      	beq.n	8011aec <tcp_receive+0x998>
 8011ade:	4b62      	ldr	r3, [pc, #392]	; (8011c68 <tcp_receive+0xb14>)
 8011ae0:	f240 52fc 	movw	r2, #1532	; 0x5fc
 8011ae4:	4961      	ldr	r1, [pc, #388]	; (8011c6c <tcp_receive+0xb18>)
 8011ae6:	4862      	ldr	r0, [pc, #392]	; (8011c70 <tcp_receive+0xb1c>)
 8011ae8:	f005 fca4 	bl	8017434 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011af0:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8011af2:	4b5a      	ldr	r3, [pc, #360]	; (8011c5c <tcp_receive+0xb08>)
 8011af4:	881b      	ldrh	r3, [r3, #0]
 8011af6:	461a      	mov	r2, r3
 8011af8:	4b59      	ldr	r3, [pc, #356]	; (8011c60 <tcp_receive+0xb0c>)
 8011afa:	681b      	ldr	r3, [r3, #0]
 8011afc:	441a      	add	r2, r3
 8011afe:	687b      	ldr	r3, [r7, #4]
 8011b00:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8011b02:	687b      	ldr	r3, [r7, #4]
 8011b04:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011b06:	4b55      	ldr	r3, [pc, #340]	; (8011c5c <tcp_receive+0xb08>)
 8011b08:	881b      	ldrh	r3, [r3, #0]
 8011b0a:	429a      	cmp	r2, r3
 8011b0c:	d206      	bcs.n	8011b1c <tcp_receive+0x9c8>
 8011b0e:	4b56      	ldr	r3, [pc, #344]	; (8011c68 <tcp_receive+0xb14>)
 8011b10:	f240 6207 	movw	r2, #1543	; 0x607
 8011b14:	4957      	ldr	r1, [pc, #348]	; (8011c74 <tcp_receive+0xb20>)
 8011b16:	4856      	ldr	r0, [pc, #344]	; (8011c70 <tcp_receive+0xb1c>)
 8011b18:	f005 fc8c 	bl	8017434 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011b20:	4b4e      	ldr	r3, [pc, #312]	; (8011c5c <tcp_receive+0xb08>)
 8011b22:	881b      	ldrh	r3, [r3, #0]
 8011b24:	1ad3      	subs	r3, r2, r3
 8011b26:	b29a      	uxth	r2, r3
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8011b2c:	6878      	ldr	r0, [r7, #4]
 8011b2e:	f7fc ffc5 	bl	800eabc <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8011b32:	4b4c      	ldr	r3, [pc, #304]	; (8011c64 <tcp_receive+0xb10>)
 8011b34:	685b      	ldr	r3, [r3, #4]
 8011b36:	891b      	ldrh	r3, [r3, #8]
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	d006      	beq.n	8011b4a <tcp_receive+0x9f6>
          recv_data = inseg.p;
 8011b3c:	4b49      	ldr	r3, [pc, #292]	; (8011c64 <tcp_receive+0xb10>)
 8011b3e:	685b      	ldr	r3, [r3, #4]
 8011b40:	4a4d      	ldr	r2, [pc, #308]	; (8011c78 <tcp_receive+0xb24>)
 8011b42:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8011b44:	4b47      	ldr	r3, [pc, #284]	; (8011c64 <tcp_receive+0xb10>)
 8011b46:	2200      	movs	r2, #0
 8011b48:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8011b4a:	4b46      	ldr	r3, [pc, #280]	; (8011c64 <tcp_receive+0xb10>)
 8011b4c:	68db      	ldr	r3, [r3, #12]
 8011b4e:	899b      	ldrh	r3, [r3, #12]
 8011b50:	b29b      	uxth	r3, r3
 8011b52:	4618      	mov	r0, r3
 8011b54:	f7fa fed1 	bl	800c8fa <lwip_htons>
 8011b58:	4603      	mov	r3, r0
 8011b5a:	b2db      	uxtb	r3, r3
 8011b5c:	f003 0301 	and.w	r3, r3, #1
 8011b60:	2b00      	cmp	r3, #0
 8011b62:	f000 80b8 	beq.w	8011cd6 <tcp_receive+0xb82>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8011b66:	4b45      	ldr	r3, [pc, #276]	; (8011c7c <tcp_receive+0xb28>)
 8011b68:	781b      	ldrb	r3, [r3, #0]
 8011b6a:	f043 0320 	orr.w	r3, r3, #32
 8011b6e:	b2da      	uxtb	r2, r3
 8011b70:	4b42      	ldr	r3, [pc, #264]	; (8011c7c <tcp_receive+0xb28>)
 8011b72:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8011b74:	e0af      	b.n	8011cd6 <tcp_receive+0xb82>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011b7a:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011b80:	68db      	ldr	r3, [r3, #12]
 8011b82:	685b      	ldr	r3, [r3, #4]
 8011b84:	4a36      	ldr	r2, [pc, #216]	; (8011c60 <tcp_receive+0xb0c>)
 8011b86:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8011b88:	68bb      	ldr	r3, [r7, #8]
 8011b8a:	891b      	ldrh	r3, [r3, #8]
 8011b8c:	461c      	mov	r4, r3
 8011b8e:	68bb      	ldr	r3, [r7, #8]
 8011b90:	68db      	ldr	r3, [r3, #12]
 8011b92:	899b      	ldrh	r3, [r3, #12]
 8011b94:	b29b      	uxth	r3, r3
 8011b96:	4618      	mov	r0, r3
 8011b98:	f7fa feaf 	bl	800c8fa <lwip_htons>
 8011b9c:	4603      	mov	r3, r0
 8011b9e:	b2db      	uxtb	r3, r3
 8011ba0:	f003 0303 	and.w	r3, r3, #3
 8011ba4:	2b00      	cmp	r3, #0
 8011ba6:	d001      	beq.n	8011bac <tcp_receive+0xa58>
 8011ba8:	2301      	movs	r3, #1
 8011baa:	e000      	b.n	8011bae <tcp_receive+0xa5a>
 8011bac:	2300      	movs	r3, #0
 8011bae:	191a      	adds	r2, r3, r4
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011bb4:	441a      	add	r2, r3
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011bbe:	461c      	mov	r4, r3
 8011bc0:	68bb      	ldr	r3, [r7, #8]
 8011bc2:	891b      	ldrh	r3, [r3, #8]
 8011bc4:	461d      	mov	r5, r3
 8011bc6:	68bb      	ldr	r3, [r7, #8]
 8011bc8:	68db      	ldr	r3, [r3, #12]
 8011bca:	899b      	ldrh	r3, [r3, #12]
 8011bcc:	b29b      	uxth	r3, r3
 8011bce:	4618      	mov	r0, r3
 8011bd0:	f7fa fe93 	bl	800c8fa <lwip_htons>
 8011bd4:	4603      	mov	r3, r0
 8011bd6:	b2db      	uxtb	r3, r3
 8011bd8:	f003 0303 	and.w	r3, r3, #3
 8011bdc:	2b00      	cmp	r3, #0
 8011bde:	d001      	beq.n	8011be4 <tcp_receive+0xa90>
 8011be0:	2301      	movs	r3, #1
 8011be2:	e000      	b.n	8011be6 <tcp_receive+0xa92>
 8011be4:	2300      	movs	r3, #0
 8011be6:	442b      	add	r3, r5
 8011be8:	429c      	cmp	r4, r3
 8011bea:	d206      	bcs.n	8011bfa <tcp_receive+0xaa6>
 8011bec:	4b1e      	ldr	r3, [pc, #120]	; (8011c68 <tcp_receive+0xb14>)
 8011bee:	f240 622b 	movw	r2, #1579	; 0x62b
 8011bf2:	4923      	ldr	r1, [pc, #140]	; (8011c80 <tcp_receive+0xb2c>)
 8011bf4:	481e      	ldr	r0, [pc, #120]	; (8011c70 <tcp_receive+0xb1c>)
 8011bf6:	f005 fc1d 	bl	8017434 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8011bfa:	68bb      	ldr	r3, [r7, #8]
 8011bfc:	891b      	ldrh	r3, [r3, #8]
 8011bfe:	461c      	mov	r4, r3
 8011c00:	68bb      	ldr	r3, [r7, #8]
 8011c02:	68db      	ldr	r3, [r3, #12]
 8011c04:	899b      	ldrh	r3, [r3, #12]
 8011c06:	b29b      	uxth	r3, r3
 8011c08:	4618      	mov	r0, r3
 8011c0a:	f7fa fe76 	bl	800c8fa <lwip_htons>
 8011c0e:	4603      	mov	r3, r0
 8011c10:	b2db      	uxtb	r3, r3
 8011c12:	f003 0303 	and.w	r3, r3, #3
 8011c16:	2b00      	cmp	r3, #0
 8011c18:	d001      	beq.n	8011c1e <tcp_receive+0xaca>
 8011c1a:	2301      	movs	r3, #1
 8011c1c:	e000      	b.n	8011c20 <tcp_receive+0xacc>
 8011c1e:	2300      	movs	r3, #0
 8011c20:	1919      	adds	r1, r3, r4
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011c26:	b28b      	uxth	r3, r1
 8011c28:	1ad3      	subs	r3, r2, r3
 8011c2a:	b29a      	uxth	r2, r3
 8011c2c:	687b      	ldr	r3, [r7, #4]
 8011c2e:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8011c30:	6878      	ldr	r0, [r7, #4]
 8011c32:	f7fc ff43 	bl	800eabc <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8011c36:	68bb      	ldr	r3, [r7, #8]
 8011c38:	685b      	ldr	r3, [r3, #4]
 8011c3a:	891b      	ldrh	r3, [r3, #8]
 8011c3c:	2b00      	cmp	r3, #0
 8011c3e:	d028      	beq.n	8011c92 <tcp_receive+0xb3e>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8011c40:	4b0d      	ldr	r3, [pc, #52]	; (8011c78 <tcp_receive+0xb24>)
 8011c42:	681b      	ldr	r3, [r3, #0]
 8011c44:	2b00      	cmp	r3, #0
 8011c46:	d01d      	beq.n	8011c84 <tcp_receive+0xb30>
              pbuf_cat(recv_data, cseg->p);
 8011c48:	4b0b      	ldr	r3, [pc, #44]	; (8011c78 <tcp_receive+0xb24>)
 8011c4a:	681a      	ldr	r2, [r3, #0]
 8011c4c:	68bb      	ldr	r3, [r7, #8]
 8011c4e:	685b      	ldr	r3, [r3, #4]
 8011c50:	4619      	mov	r1, r3
 8011c52:	4610      	mov	r0, r2
 8011c54:	f7fc fa50 	bl	800e0f8 <pbuf_cat>
 8011c58:	e018      	b.n	8011c8c <tcp_receive+0xb38>
 8011c5a:	bf00      	nop
 8011c5c:	200089f2 	.word	0x200089f2
 8011c60:	200089e8 	.word	0x200089e8
 8011c64:	200089c8 	.word	0x200089c8
 8011c68:	0801a9ac 	.word	0x0801a9ac
 8011c6c:	0801ad8c 	.word	0x0801ad8c
 8011c70:	0801a9f8 	.word	0x0801a9f8
 8011c74:	0801adc8 	.word	0x0801adc8
 8011c78:	200089f8 	.word	0x200089f8
 8011c7c:	200089f5 	.word	0x200089f5
 8011c80:	0801ade8 	.word	0x0801ade8
            } else {
              recv_data = cseg->p;
 8011c84:	68bb      	ldr	r3, [r7, #8]
 8011c86:	685b      	ldr	r3, [r3, #4]
 8011c88:	4a70      	ldr	r2, [pc, #448]	; (8011e4c <tcp_receive+0xcf8>)
 8011c8a:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8011c8c:	68bb      	ldr	r3, [r7, #8]
 8011c8e:	2200      	movs	r2, #0
 8011c90:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8011c92:	68bb      	ldr	r3, [r7, #8]
 8011c94:	68db      	ldr	r3, [r3, #12]
 8011c96:	899b      	ldrh	r3, [r3, #12]
 8011c98:	b29b      	uxth	r3, r3
 8011c9a:	4618      	mov	r0, r3
 8011c9c:	f7fa fe2d 	bl	800c8fa <lwip_htons>
 8011ca0:	4603      	mov	r3, r0
 8011ca2:	b2db      	uxtb	r3, r3
 8011ca4:	f003 0301 	and.w	r3, r3, #1
 8011ca8:	2b00      	cmp	r3, #0
 8011caa:	d00d      	beq.n	8011cc8 <tcp_receive+0xb74>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8011cac:	4b68      	ldr	r3, [pc, #416]	; (8011e50 <tcp_receive+0xcfc>)
 8011cae:	781b      	ldrb	r3, [r3, #0]
 8011cb0:	f043 0320 	orr.w	r3, r3, #32
 8011cb4:	b2da      	uxtb	r2, r3
 8011cb6:	4b66      	ldr	r3, [pc, #408]	; (8011e50 <tcp_receive+0xcfc>)
 8011cb8:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	7d1b      	ldrb	r3, [r3, #20]
 8011cbe:	2b04      	cmp	r3, #4
 8011cc0:	d102      	bne.n	8011cc8 <tcp_receive+0xb74>
              pcb->state = CLOSE_WAIT;
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	2207      	movs	r2, #7
 8011cc6:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8011cc8:	68bb      	ldr	r3, [r7, #8]
 8011cca:	681a      	ldr	r2, [r3, #0]
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8011cd0:	68b8      	ldr	r0, [r7, #8]
 8011cd2:	f7fd fbd2 	bl	800f47a <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011cda:	2b00      	cmp	r3, #0
 8011cdc:	d008      	beq.n	8011cf0 <tcp_receive+0xb9c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011ce2:	68db      	ldr	r3, [r3, #12]
 8011ce4:	685a      	ldr	r2, [r3, #4]
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 8011cea:	429a      	cmp	r2, r3
 8011cec:	f43f af43 	beq.w	8011b76 <tcp_receive+0xa22>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8011cf0:	687b      	ldr	r3, [r7, #4]
 8011cf2:	8b5b      	ldrh	r3, [r3, #26]
 8011cf4:	f003 0301 	and.w	r3, r3, #1
 8011cf8:	2b00      	cmp	r3, #0
 8011cfa:	d00e      	beq.n	8011d1a <tcp_receive+0xbc6>
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	8b5b      	ldrh	r3, [r3, #26]
 8011d00:	f023 0301 	bic.w	r3, r3, #1
 8011d04:	b29a      	uxth	r2, r3
 8011d06:	687b      	ldr	r3, [r7, #4]
 8011d08:	835a      	strh	r2, [r3, #26]
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	8b5b      	ldrh	r3, [r3, #26]
 8011d0e:	f043 0302 	orr.w	r3, r3, #2
 8011d12:	b29a      	uxth	r2, r3
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8011d18:	e188      	b.n	801202c <tcp_receive+0xed8>
        tcp_ack(pcb);
 8011d1a:	687b      	ldr	r3, [r7, #4]
 8011d1c:	8b5b      	ldrh	r3, [r3, #26]
 8011d1e:	f043 0301 	orr.w	r3, r3, #1
 8011d22:	b29a      	uxth	r2, r3
 8011d24:	687b      	ldr	r3, [r7, #4]
 8011d26:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8011d28:	e180      	b.n	801202c <tcp_receive+0xed8>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8011d2a:	687b      	ldr	r3, [r7, #4]
 8011d2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011d2e:	2b00      	cmp	r3, #0
 8011d30:	d106      	bne.n	8011d40 <tcp_receive+0xbec>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8011d32:	4848      	ldr	r0, [pc, #288]	; (8011e54 <tcp_receive+0xd00>)
 8011d34:	f7fd fbba 	bl	800f4ac <tcp_seg_copy>
 8011d38:	4602      	mov	r2, r0
 8011d3a:	687b      	ldr	r3, [r7, #4]
 8011d3c:	675a      	str	r2, [r3, #116]	; 0x74
 8011d3e:	e16d      	b.n	801201c <tcp_receive+0xec8>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8011d40:	2300      	movs	r3, #0
 8011d42:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8011d44:	687b      	ldr	r3, [r7, #4]
 8011d46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011d48:	63bb      	str	r3, [r7, #56]	; 0x38
 8011d4a:	e157      	b.n	8011ffc <tcp_receive+0xea8>
            if (seqno == next->tcphdr->seqno) {
 8011d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d4e:	68db      	ldr	r3, [r3, #12]
 8011d50:	685a      	ldr	r2, [r3, #4]
 8011d52:	4b41      	ldr	r3, [pc, #260]	; (8011e58 <tcp_receive+0xd04>)
 8011d54:	681b      	ldr	r3, [r3, #0]
 8011d56:	429a      	cmp	r2, r3
 8011d58:	d11d      	bne.n	8011d96 <tcp_receive+0xc42>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8011d5a:	4b3e      	ldr	r3, [pc, #248]	; (8011e54 <tcp_receive+0xd00>)
 8011d5c:	891a      	ldrh	r2, [r3, #8]
 8011d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d60:	891b      	ldrh	r3, [r3, #8]
 8011d62:	429a      	cmp	r2, r3
 8011d64:	f240 814f 	bls.w	8012006 <tcp_receive+0xeb2>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8011d68:	483a      	ldr	r0, [pc, #232]	; (8011e54 <tcp_receive+0xd00>)
 8011d6a:	f7fd fb9f 	bl	800f4ac <tcp_seg_copy>
 8011d6e:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8011d70:	697b      	ldr	r3, [r7, #20]
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	f000 8149 	beq.w	801200a <tcp_receive+0xeb6>
                  if (prev != NULL) {
 8011d78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	d003      	beq.n	8011d86 <tcp_receive+0xc32>
                    prev->next = cseg;
 8011d7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011d80:	697a      	ldr	r2, [r7, #20]
 8011d82:	601a      	str	r2, [r3, #0]
 8011d84:	e002      	b.n	8011d8c <tcp_receive+0xc38>
                  } else {
                    pcb->ooseq = cseg;
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	697a      	ldr	r2, [r7, #20]
 8011d8a:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8011d8c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011d8e:	6978      	ldr	r0, [r7, #20]
 8011d90:	f7ff f8dc 	bl	8010f4c <tcp_oos_insert_segment>
                }
                break;
 8011d94:	e139      	b.n	801200a <tcp_receive+0xeb6>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8011d96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011d98:	2b00      	cmp	r3, #0
 8011d9a:	d117      	bne.n	8011dcc <tcp_receive+0xc78>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8011d9c:	4b2e      	ldr	r3, [pc, #184]	; (8011e58 <tcp_receive+0xd04>)
 8011d9e:	681a      	ldr	r2, [r3, #0]
 8011da0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011da2:	68db      	ldr	r3, [r3, #12]
 8011da4:	685b      	ldr	r3, [r3, #4]
 8011da6:	1ad3      	subs	r3, r2, r3
 8011da8:	2b00      	cmp	r3, #0
 8011daa:	da57      	bge.n	8011e5c <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8011dac:	4829      	ldr	r0, [pc, #164]	; (8011e54 <tcp_receive+0xd00>)
 8011dae:	f7fd fb7d 	bl	800f4ac <tcp_seg_copy>
 8011db2:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8011db4:	69bb      	ldr	r3, [r7, #24]
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	f000 8129 	beq.w	801200e <tcp_receive+0xeba>
                    pcb->ooseq = cseg;
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	69ba      	ldr	r2, [r7, #24]
 8011dc0:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 8011dc2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011dc4:	69b8      	ldr	r0, [r7, #24]
 8011dc6:	f7ff f8c1 	bl	8010f4c <tcp_oos_insert_segment>
                  }
                  break;
 8011dca:	e120      	b.n	801200e <tcp_receive+0xeba>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8011dcc:	4b22      	ldr	r3, [pc, #136]	; (8011e58 <tcp_receive+0xd04>)
 8011dce:	681a      	ldr	r2, [r3, #0]
 8011dd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011dd2:	68db      	ldr	r3, [r3, #12]
 8011dd4:	685b      	ldr	r3, [r3, #4]
 8011dd6:	1ad3      	subs	r3, r2, r3
 8011dd8:	3b01      	subs	r3, #1
 8011dda:	2b00      	cmp	r3, #0
 8011ddc:	db3e      	blt.n	8011e5c <tcp_receive+0xd08>
 8011dde:	4b1e      	ldr	r3, [pc, #120]	; (8011e58 <tcp_receive+0xd04>)
 8011de0:	681a      	ldr	r2, [r3, #0]
 8011de2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011de4:	68db      	ldr	r3, [r3, #12]
 8011de6:	685b      	ldr	r3, [r3, #4]
 8011de8:	1ad3      	subs	r3, r2, r3
 8011dea:	3301      	adds	r3, #1
 8011dec:	2b00      	cmp	r3, #0
 8011dee:	dc35      	bgt.n	8011e5c <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8011df0:	4818      	ldr	r0, [pc, #96]	; (8011e54 <tcp_receive+0xd00>)
 8011df2:	f7fd fb5b 	bl	800f4ac <tcp_seg_copy>
 8011df6:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8011df8:	69fb      	ldr	r3, [r7, #28]
 8011dfa:	2b00      	cmp	r3, #0
 8011dfc:	f000 8109 	beq.w	8012012 <tcp_receive+0xebe>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8011e00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011e02:	68db      	ldr	r3, [r3, #12]
 8011e04:	685b      	ldr	r3, [r3, #4]
 8011e06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011e08:	8912      	ldrh	r2, [r2, #8]
 8011e0a:	441a      	add	r2, r3
 8011e0c:	4b12      	ldr	r3, [pc, #72]	; (8011e58 <tcp_receive+0xd04>)
 8011e0e:	681b      	ldr	r3, [r3, #0]
 8011e10:	1ad3      	subs	r3, r2, r3
 8011e12:	2b00      	cmp	r3, #0
 8011e14:	dd12      	ble.n	8011e3c <tcp_receive+0xce8>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8011e16:	4b10      	ldr	r3, [pc, #64]	; (8011e58 <tcp_receive+0xd04>)
 8011e18:	681b      	ldr	r3, [r3, #0]
 8011e1a:	b29a      	uxth	r2, r3
 8011e1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011e1e:	68db      	ldr	r3, [r3, #12]
 8011e20:	685b      	ldr	r3, [r3, #4]
 8011e22:	b29b      	uxth	r3, r3
 8011e24:	1ad3      	subs	r3, r2, r3
 8011e26:	b29a      	uxth	r2, r3
 8011e28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011e2a:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8011e2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011e2e:	685a      	ldr	r2, [r3, #4]
 8011e30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011e32:	891b      	ldrh	r3, [r3, #8]
 8011e34:	4619      	mov	r1, r3
 8011e36:	4610      	mov	r0, r2
 8011e38:	f7fb ff16 	bl	800dc68 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8011e3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011e3e:	69fa      	ldr	r2, [r7, #28]
 8011e40:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8011e42:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011e44:	69f8      	ldr	r0, [r7, #28]
 8011e46:	f7ff f881 	bl	8010f4c <tcp_oos_insert_segment>
                  }
                  break;
 8011e4a:	e0e2      	b.n	8012012 <tcp_receive+0xebe>
 8011e4c:	200089f8 	.word	0x200089f8
 8011e50:	200089f5 	.word	0x200089f5
 8011e54:	200089c8 	.word	0x200089c8
 8011e58:	200089e8 	.word	0x200089e8
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8011e5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011e5e:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8011e60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011e62:	681b      	ldr	r3, [r3, #0]
 8011e64:	2b00      	cmp	r3, #0
 8011e66:	f040 80c6 	bne.w	8011ff6 <tcp_receive+0xea2>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8011e6a:	4b80      	ldr	r3, [pc, #512]	; (801206c <tcp_receive+0xf18>)
 8011e6c:	681a      	ldr	r2, [r3, #0]
 8011e6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011e70:	68db      	ldr	r3, [r3, #12]
 8011e72:	685b      	ldr	r3, [r3, #4]
 8011e74:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	f340 80bd 	ble.w	8011ff6 <tcp_receive+0xea2>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8011e7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011e7e:	68db      	ldr	r3, [r3, #12]
 8011e80:	899b      	ldrh	r3, [r3, #12]
 8011e82:	b29b      	uxth	r3, r3
 8011e84:	4618      	mov	r0, r3
 8011e86:	f7fa fd38 	bl	800c8fa <lwip_htons>
 8011e8a:	4603      	mov	r3, r0
 8011e8c:	b2db      	uxtb	r3, r3
 8011e8e:	f003 0301 	and.w	r3, r3, #1
 8011e92:	2b00      	cmp	r3, #0
 8011e94:	f040 80bf 	bne.w	8012016 <tcp_receive+0xec2>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8011e98:	4875      	ldr	r0, [pc, #468]	; (8012070 <tcp_receive+0xf1c>)
 8011e9a:	f7fd fb07 	bl	800f4ac <tcp_seg_copy>
 8011e9e:	4602      	mov	r2, r0
 8011ea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ea2:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8011ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ea6:	681b      	ldr	r3, [r3, #0]
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	f000 80b6 	beq.w	801201a <tcp_receive+0xec6>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8011eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011eb0:	68db      	ldr	r3, [r3, #12]
 8011eb2:	685b      	ldr	r3, [r3, #4]
 8011eb4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011eb6:	8912      	ldrh	r2, [r2, #8]
 8011eb8:	441a      	add	r2, r3
 8011eba:	4b6c      	ldr	r3, [pc, #432]	; (801206c <tcp_receive+0xf18>)
 8011ebc:	681b      	ldr	r3, [r3, #0]
 8011ebe:	1ad3      	subs	r3, r2, r3
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	dd12      	ble.n	8011eea <tcp_receive+0xd96>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8011ec4:	4b69      	ldr	r3, [pc, #420]	; (801206c <tcp_receive+0xf18>)
 8011ec6:	681b      	ldr	r3, [r3, #0]
 8011ec8:	b29a      	uxth	r2, r3
 8011eca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ecc:	68db      	ldr	r3, [r3, #12]
 8011ece:	685b      	ldr	r3, [r3, #4]
 8011ed0:	b29b      	uxth	r3, r3
 8011ed2:	1ad3      	subs	r3, r2, r3
 8011ed4:	b29a      	uxth	r2, r3
 8011ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ed8:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8011eda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011edc:	685a      	ldr	r2, [r3, #4]
 8011ede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ee0:	891b      	ldrh	r3, [r3, #8]
 8011ee2:	4619      	mov	r1, r3
 8011ee4:	4610      	mov	r0, r2
 8011ee6:	f7fb febf 	bl	800dc68 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8011eea:	4b62      	ldr	r3, [pc, #392]	; (8012074 <tcp_receive+0xf20>)
 8011eec:	881b      	ldrh	r3, [r3, #0]
 8011eee:	461a      	mov	r2, r3
 8011ef0:	4b5e      	ldr	r3, [pc, #376]	; (801206c <tcp_receive+0xf18>)
 8011ef2:	681b      	ldr	r3, [r3, #0]
 8011ef4:	441a      	add	r2, r3
 8011ef6:	687b      	ldr	r3, [r7, #4]
 8011ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011efa:	6879      	ldr	r1, [r7, #4]
 8011efc:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8011efe:	440b      	add	r3, r1
 8011f00:	1ad3      	subs	r3, r2, r3
 8011f02:	2b00      	cmp	r3, #0
 8011f04:	f340 8089 	ble.w	801201a <tcp_receive+0xec6>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8011f08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f0a:	681b      	ldr	r3, [r3, #0]
 8011f0c:	68db      	ldr	r3, [r3, #12]
 8011f0e:	899b      	ldrh	r3, [r3, #12]
 8011f10:	b29b      	uxth	r3, r3
 8011f12:	4618      	mov	r0, r3
 8011f14:	f7fa fcf1 	bl	800c8fa <lwip_htons>
 8011f18:	4603      	mov	r3, r0
 8011f1a:	b2db      	uxtb	r3, r3
 8011f1c:	f003 0301 	and.w	r3, r3, #1
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d022      	beq.n	8011f6a <tcp_receive+0xe16>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8011f24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f26:	681b      	ldr	r3, [r3, #0]
 8011f28:	68db      	ldr	r3, [r3, #12]
 8011f2a:	899b      	ldrh	r3, [r3, #12]
 8011f2c:	b29b      	uxth	r3, r3
 8011f2e:	b21b      	sxth	r3, r3
 8011f30:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8011f34:	b21c      	sxth	r4, r3
 8011f36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f38:	681b      	ldr	r3, [r3, #0]
 8011f3a:	68db      	ldr	r3, [r3, #12]
 8011f3c:	899b      	ldrh	r3, [r3, #12]
 8011f3e:	b29b      	uxth	r3, r3
 8011f40:	4618      	mov	r0, r3
 8011f42:	f7fa fcda 	bl	800c8fa <lwip_htons>
 8011f46:	4603      	mov	r3, r0
 8011f48:	b2db      	uxtb	r3, r3
 8011f4a:	b29b      	uxth	r3, r3
 8011f4c:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8011f50:	b29b      	uxth	r3, r3
 8011f52:	4618      	mov	r0, r3
 8011f54:	f7fa fcd1 	bl	800c8fa <lwip_htons>
 8011f58:	4603      	mov	r3, r0
 8011f5a:	b21b      	sxth	r3, r3
 8011f5c:	4323      	orrs	r3, r4
 8011f5e:	b21a      	sxth	r2, r3
 8011f60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f62:	681b      	ldr	r3, [r3, #0]
 8011f64:	68db      	ldr	r3, [r3, #12]
 8011f66:	b292      	uxth	r2, r2
 8011f68:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8011f6a:	687b      	ldr	r3, [r7, #4]
 8011f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011f6e:	b29a      	uxth	r2, r3
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011f74:	4413      	add	r3, r2
 8011f76:	b299      	uxth	r1, r3
 8011f78:	4b3c      	ldr	r3, [pc, #240]	; (801206c <tcp_receive+0xf18>)
 8011f7a:	681b      	ldr	r3, [r3, #0]
 8011f7c:	b29a      	uxth	r2, r3
 8011f7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f80:	681b      	ldr	r3, [r3, #0]
 8011f82:	1a8a      	subs	r2, r1, r2
 8011f84:	b292      	uxth	r2, r2
 8011f86:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8011f88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f8a:	681b      	ldr	r3, [r3, #0]
 8011f8c:	685a      	ldr	r2, [r3, #4]
 8011f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f90:	681b      	ldr	r3, [r3, #0]
 8011f92:	891b      	ldrh	r3, [r3, #8]
 8011f94:	4619      	mov	r1, r3
 8011f96:	4610      	mov	r0, r2
 8011f98:	f7fb fe66 	bl	800dc68 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8011f9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f9e:	681b      	ldr	r3, [r3, #0]
 8011fa0:	891c      	ldrh	r4, [r3, #8]
 8011fa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011fa4:	681b      	ldr	r3, [r3, #0]
 8011fa6:	68db      	ldr	r3, [r3, #12]
 8011fa8:	899b      	ldrh	r3, [r3, #12]
 8011faa:	b29b      	uxth	r3, r3
 8011fac:	4618      	mov	r0, r3
 8011fae:	f7fa fca4 	bl	800c8fa <lwip_htons>
 8011fb2:	4603      	mov	r3, r0
 8011fb4:	b2db      	uxtb	r3, r3
 8011fb6:	f003 0303 	and.w	r3, r3, #3
 8011fba:	2b00      	cmp	r3, #0
 8011fbc:	d001      	beq.n	8011fc2 <tcp_receive+0xe6e>
 8011fbe:	2301      	movs	r3, #1
 8011fc0:	e000      	b.n	8011fc4 <tcp_receive+0xe70>
 8011fc2:	2300      	movs	r3, #0
 8011fc4:	4423      	add	r3, r4
 8011fc6:	b29a      	uxth	r2, r3
 8011fc8:	4b2a      	ldr	r3, [pc, #168]	; (8012074 <tcp_receive+0xf20>)
 8011fca:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8011fcc:	4b29      	ldr	r3, [pc, #164]	; (8012074 <tcp_receive+0xf20>)
 8011fce:	881b      	ldrh	r3, [r3, #0]
 8011fd0:	461a      	mov	r2, r3
 8011fd2:	4b26      	ldr	r3, [pc, #152]	; (801206c <tcp_receive+0xf18>)
 8011fd4:	681b      	ldr	r3, [r3, #0]
 8011fd6:	441a      	add	r2, r3
 8011fd8:	687b      	ldr	r3, [r7, #4]
 8011fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011fdc:	6879      	ldr	r1, [r7, #4]
 8011fde:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8011fe0:	440b      	add	r3, r1
 8011fe2:	429a      	cmp	r2, r3
 8011fe4:	d019      	beq.n	801201a <tcp_receive+0xec6>
 8011fe6:	4b24      	ldr	r3, [pc, #144]	; (8012078 <tcp_receive+0xf24>)
 8011fe8:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 8011fec:	4923      	ldr	r1, [pc, #140]	; (801207c <tcp_receive+0xf28>)
 8011fee:	4824      	ldr	r0, [pc, #144]	; (8012080 <tcp_receive+0xf2c>)
 8011ff0:	f005 fa20 	bl	8017434 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8011ff4:	e011      	b.n	801201a <tcp_receive+0xec6>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8011ff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ff8:	681b      	ldr	r3, [r3, #0]
 8011ffa:	63bb      	str	r3, [r7, #56]	; 0x38
 8011ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ffe:	2b00      	cmp	r3, #0
 8012000:	f47f aea4 	bne.w	8011d4c <tcp_receive+0xbf8>
 8012004:	e00a      	b.n	801201c <tcp_receive+0xec8>
                break;
 8012006:	bf00      	nop
 8012008:	e008      	b.n	801201c <tcp_receive+0xec8>
                break;
 801200a:	bf00      	nop
 801200c:	e006      	b.n	801201c <tcp_receive+0xec8>
                  break;
 801200e:	bf00      	nop
 8012010:	e004      	b.n	801201c <tcp_receive+0xec8>
                  break;
 8012012:	bf00      	nop
 8012014:	e002      	b.n	801201c <tcp_receive+0xec8>
                  break;
 8012016:	bf00      	nop
 8012018:	e000      	b.n	801201c <tcp_receive+0xec8>
                break;
 801201a:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801201c:	6878      	ldr	r0, [r7, #4]
 801201e:	f001 fa33 	bl	8013488 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8012022:	e003      	b.n	801202c <tcp_receive+0xed8>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8012024:	6878      	ldr	r0, [r7, #4]
 8012026:	f001 fa2f 	bl	8013488 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801202a:	e01a      	b.n	8012062 <tcp_receive+0xf0e>
 801202c:	e019      	b.n	8012062 <tcp_receive+0xf0e>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801202e:	4b0f      	ldr	r3, [pc, #60]	; (801206c <tcp_receive+0xf18>)
 8012030:	681a      	ldr	r2, [r3, #0]
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012036:	1ad3      	subs	r3, r2, r3
 8012038:	2b00      	cmp	r3, #0
 801203a:	db0a      	blt.n	8012052 <tcp_receive+0xefe>
 801203c:	4b0b      	ldr	r3, [pc, #44]	; (801206c <tcp_receive+0xf18>)
 801203e:	681a      	ldr	r2, [r3, #0]
 8012040:	687b      	ldr	r3, [r7, #4]
 8012042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012044:	6879      	ldr	r1, [r7, #4]
 8012046:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8012048:	440b      	add	r3, r1
 801204a:	1ad3      	subs	r3, r2, r3
 801204c:	3301      	adds	r3, #1
 801204e:	2b00      	cmp	r3, #0
 8012050:	dd07      	ble.n	8012062 <tcp_receive+0xf0e>
      tcp_ack_now(pcb);
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	8b5b      	ldrh	r3, [r3, #26]
 8012056:	f043 0302 	orr.w	r3, r3, #2
 801205a:	b29a      	uxth	r2, r3
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8012060:	e7ff      	b.n	8012062 <tcp_receive+0xf0e>
 8012062:	bf00      	nop
 8012064:	3750      	adds	r7, #80	; 0x50
 8012066:	46bd      	mov	sp, r7
 8012068:	bdb0      	pop	{r4, r5, r7, pc}
 801206a:	bf00      	nop
 801206c:	200089e8 	.word	0x200089e8
 8012070:	200089c8 	.word	0x200089c8
 8012074:	200089f2 	.word	0x200089f2
 8012078:	0801a9ac 	.word	0x0801a9ac
 801207c:	0801ad54 	.word	0x0801ad54
 8012080:	0801a9f8 	.word	0x0801a9f8

08012084 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8012084:	b480      	push	{r7}
 8012086:	b083      	sub	sp, #12
 8012088:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801208a:	4b15      	ldr	r3, [pc, #84]	; (80120e0 <tcp_get_next_optbyte+0x5c>)
 801208c:	881b      	ldrh	r3, [r3, #0]
 801208e:	1c5a      	adds	r2, r3, #1
 8012090:	b291      	uxth	r1, r2
 8012092:	4a13      	ldr	r2, [pc, #76]	; (80120e0 <tcp_get_next_optbyte+0x5c>)
 8012094:	8011      	strh	r1, [r2, #0]
 8012096:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8012098:	4b12      	ldr	r3, [pc, #72]	; (80120e4 <tcp_get_next_optbyte+0x60>)
 801209a:	681b      	ldr	r3, [r3, #0]
 801209c:	2b00      	cmp	r3, #0
 801209e:	d004      	beq.n	80120aa <tcp_get_next_optbyte+0x26>
 80120a0:	4b11      	ldr	r3, [pc, #68]	; (80120e8 <tcp_get_next_optbyte+0x64>)
 80120a2:	881b      	ldrh	r3, [r3, #0]
 80120a4:	88fa      	ldrh	r2, [r7, #6]
 80120a6:	429a      	cmp	r2, r3
 80120a8:	d208      	bcs.n	80120bc <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80120aa:	4b10      	ldr	r3, [pc, #64]	; (80120ec <tcp_get_next_optbyte+0x68>)
 80120ac:	681b      	ldr	r3, [r3, #0]
 80120ae:	3314      	adds	r3, #20
 80120b0:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80120b2:	88fb      	ldrh	r3, [r7, #6]
 80120b4:	683a      	ldr	r2, [r7, #0]
 80120b6:	4413      	add	r3, r2
 80120b8:	781b      	ldrb	r3, [r3, #0]
 80120ba:	e00b      	b.n	80120d4 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80120bc:	88fb      	ldrh	r3, [r7, #6]
 80120be:	b2da      	uxtb	r2, r3
 80120c0:	4b09      	ldr	r3, [pc, #36]	; (80120e8 <tcp_get_next_optbyte+0x64>)
 80120c2:	881b      	ldrh	r3, [r3, #0]
 80120c4:	b2db      	uxtb	r3, r3
 80120c6:	1ad3      	subs	r3, r2, r3
 80120c8:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 80120ca:	4b06      	ldr	r3, [pc, #24]	; (80120e4 <tcp_get_next_optbyte+0x60>)
 80120cc:	681a      	ldr	r2, [r3, #0]
 80120ce:	797b      	ldrb	r3, [r7, #5]
 80120d0:	4413      	add	r3, r2
 80120d2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80120d4:	4618      	mov	r0, r3
 80120d6:	370c      	adds	r7, #12
 80120d8:	46bd      	mov	sp, r7
 80120da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120de:	4770      	bx	lr
 80120e0:	200089e4 	.word	0x200089e4
 80120e4:	200089e0 	.word	0x200089e0
 80120e8:	200089de 	.word	0x200089de
 80120ec:	200089d8 	.word	0x200089d8

080120f0 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80120f0:	b580      	push	{r7, lr}
 80120f2:	b084      	sub	sp, #16
 80120f4:	af00      	add	r7, sp, #0
 80120f6:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	2b00      	cmp	r3, #0
 80120fc:	d106      	bne.n	801210c <tcp_parseopt+0x1c>
 80120fe:	4b32      	ldr	r3, [pc, #200]	; (80121c8 <tcp_parseopt+0xd8>)
 8012100:	f240 727d 	movw	r2, #1917	; 0x77d
 8012104:	4931      	ldr	r1, [pc, #196]	; (80121cc <tcp_parseopt+0xdc>)
 8012106:	4832      	ldr	r0, [pc, #200]	; (80121d0 <tcp_parseopt+0xe0>)
 8012108:	f005 f994 	bl	8017434 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 801210c:	4b31      	ldr	r3, [pc, #196]	; (80121d4 <tcp_parseopt+0xe4>)
 801210e:	881b      	ldrh	r3, [r3, #0]
 8012110:	2b00      	cmp	r3, #0
 8012112:	d055      	beq.n	80121c0 <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8012114:	4b30      	ldr	r3, [pc, #192]	; (80121d8 <tcp_parseopt+0xe8>)
 8012116:	2200      	movs	r2, #0
 8012118:	801a      	strh	r2, [r3, #0]
 801211a:	e045      	b.n	80121a8 <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 801211c:	f7ff ffb2 	bl	8012084 <tcp_get_next_optbyte>
 8012120:	4603      	mov	r3, r0
 8012122:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8012124:	7bfb      	ldrb	r3, [r7, #15]
 8012126:	2b02      	cmp	r3, #2
 8012128:	d006      	beq.n	8012138 <tcp_parseopt+0x48>
 801212a:	2b02      	cmp	r3, #2
 801212c:	dc2b      	bgt.n	8012186 <tcp_parseopt+0x96>
 801212e:	2b00      	cmp	r3, #0
 8012130:	d041      	beq.n	80121b6 <tcp_parseopt+0xc6>
 8012132:	2b01      	cmp	r3, #1
 8012134:	d127      	bne.n	8012186 <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 8012136:	e037      	b.n	80121a8 <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8012138:	f7ff ffa4 	bl	8012084 <tcp_get_next_optbyte>
 801213c:	4603      	mov	r3, r0
 801213e:	2b04      	cmp	r3, #4
 8012140:	d13b      	bne.n	80121ba <tcp_parseopt+0xca>
 8012142:	4b25      	ldr	r3, [pc, #148]	; (80121d8 <tcp_parseopt+0xe8>)
 8012144:	881b      	ldrh	r3, [r3, #0]
 8012146:	3301      	adds	r3, #1
 8012148:	4a22      	ldr	r2, [pc, #136]	; (80121d4 <tcp_parseopt+0xe4>)
 801214a:	8812      	ldrh	r2, [r2, #0]
 801214c:	4293      	cmp	r3, r2
 801214e:	da34      	bge.n	80121ba <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8012150:	f7ff ff98 	bl	8012084 <tcp_get_next_optbyte>
 8012154:	4603      	mov	r3, r0
 8012156:	b29b      	uxth	r3, r3
 8012158:	021b      	lsls	r3, r3, #8
 801215a:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 801215c:	f7ff ff92 	bl	8012084 <tcp_get_next_optbyte>
 8012160:	4603      	mov	r3, r0
 8012162:	b29a      	uxth	r2, r3
 8012164:	89bb      	ldrh	r3, [r7, #12]
 8012166:	4313      	orrs	r3, r2
 8012168:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801216a:	89bb      	ldrh	r3, [r7, #12]
 801216c:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8012170:	d804      	bhi.n	801217c <tcp_parseopt+0x8c>
 8012172:	89bb      	ldrh	r3, [r7, #12]
 8012174:	2b00      	cmp	r3, #0
 8012176:	d001      	beq.n	801217c <tcp_parseopt+0x8c>
 8012178:	89ba      	ldrh	r2, [r7, #12]
 801217a:	e001      	b.n	8012180 <tcp_parseopt+0x90>
 801217c:	f44f 7206 	mov.w	r2, #536	; 0x218
 8012180:	687b      	ldr	r3, [r7, #4]
 8012182:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8012184:	e010      	b.n	80121a8 <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8012186:	f7ff ff7d 	bl	8012084 <tcp_get_next_optbyte>
 801218a:	4603      	mov	r3, r0
 801218c:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 801218e:	7afb      	ldrb	r3, [r7, #11]
 8012190:	2b01      	cmp	r3, #1
 8012192:	d914      	bls.n	80121be <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8012194:	7afb      	ldrb	r3, [r7, #11]
 8012196:	b29a      	uxth	r2, r3
 8012198:	4b0f      	ldr	r3, [pc, #60]	; (80121d8 <tcp_parseopt+0xe8>)
 801219a:	881b      	ldrh	r3, [r3, #0]
 801219c:	4413      	add	r3, r2
 801219e:	b29b      	uxth	r3, r3
 80121a0:	3b02      	subs	r3, #2
 80121a2:	b29a      	uxth	r2, r3
 80121a4:	4b0c      	ldr	r3, [pc, #48]	; (80121d8 <tcp_parseopt+0xe8>)
 80121a6:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80121a8:	4b0b      	ldr	r3, [pc, #44]	; (80121d8 <tcp_parseopt+0xe8>)
 80121aa:	881a      	ldrh	r2, [r3, #0]
 80121ac:	4b09      	ldr	r3, [pc, #36]	; (80121d4 <tcp_parseopt+0xe4>)
 80121ae:	881b      	ldrh	r3, [r3, #0]
 80121b0:	429a      	cmp	r2, r3
 80121b2:	d3b3      	bcc.n	801211c <tcp_parseopt+0x2c>
 80121b4:	e004      	b.n	80121c0 <tcp_parseopt+0xd0>
          return;
 80121b6:	bf00      	nop
 80121b8:	e002      	b.n	80121c0 <tcp_parseopt+0xd0>
            return;
 80121ba:	bf00      	nop
 80121bc:	e000      	b.n	80121c0 <tcp_parseopt+0xd0>
            return;
 80121be:	bf00      	nop
      }
    }
  }
}
 80121c0:	3710      	adds	r7, #16
 80121c2:	46bd      	mov	sp, r7
 80121c4:	bd80      	pop	{r7, pc}
 80121c6:	bf00      	nop
 80121c8:	0801a9ac 	.word	0x0801a9ac
 80121cc:	0801ae10 	.word	0x0801ae10
 80121d0:	0801a9f8 	.word	0x0801a9f8
 80121d4:	200089dc 	.word	0x200089dc
 80121d8:	200089e4 	.word	0x200089e4

080121dc <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 80121dc:	b480      	push	{r7}
 80121de:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 80121e0:	4b05      	ldr	r3, [pc, #20]	; (80121f8 <tcp_trigger_input_pcb_close+0x1c>)
 80121e2:	781b      	ldrb	r3, [r3, #0]
 80121e4:	f043 0310 	orr.w	r3, r3, #16
 80121e8:	b2da      	uxtb	r2, r3
 80121ea:	4b03      	ldr	r3, [pc, #12]	; (80121f8 <tcp_trigger_input_pcb_close+0x1c>)
 80121ec:	701a      	strb	r2, [r3, #0]
}
 80121ee:	bf00      	nop
 80121f0:	46bd      	mov	sp, r7
 80121f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121f6:	4770      	bx	lr
 80121f8:	200089f5 	.word	0x200089f5

080121fc <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 80121fc:	b580      	push	{r7, lr}
 80121fe:	b084      	sub	sp, #16
 8012200:	af00      	add	r7, sp, #0
 8012202:	60f8      	str	r0, [r7, #12]
 8012204:	60b9      	str	r1, [r7, #8]
 8012206:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8012208:	68fb      	ldr	r3, [r7, #12]
 801220a:	2b00      	cmp	r3, #0
 801220c:	d00a      	beq.n	8012224 <tcp_route+0x28>
 801220e:	68fb      	ldr	r3, [r7, #12]
 8012210:	7a1b      	ldrb	r3, [r3, #8]
 8012212:	2b00      	cmp	r3, #0
 8012214:	d006      	beq.n	8012224 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8012216:	68fb      	ldr	r3, [r7, #12]
 8012218:	7a1b      	ldrb	r3, [r3, #8]
 801221a:	4618      	mov	r0, r3
 801221c:	f7fb fb6a 	bl	800d8f4 <netif_get_by_index>
 8012220:	4603      	mov	r3, r0
 8012222:	e003      	b.n	801222c <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8012224:	6878      	ldr	r0, [r7, #4]
 8012226:	f003 f9b3 	bl	8015590 <ip4_route>
 801222a:	4603      	mov	r3, r0
  }
}
 801222c:	4618      	mov	r0, r3
 801222e:	3710      	adds	r7, #16
 8012230:	46bd      	mov	sp, r7
 8012232:	bd80      	pop	{r7, pc}

08012234 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8012234:	b590      	push	{r4, r7, lr}
 8012236:	b087      	sub	sp, #28
 8012238:	af00      	add	r7, sp, #0
 801223a:	60f8      	str	r0, [r7, #12]
 801223c:	60b9      	str	r1, [r7, #8]
 801223e:	603b      	str	r3, [r7, #0]
 8012240:	4613      	mov	r3, r2
 8012242:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8012244:	68fb      	ldr	r3, [r7, #12]
 8012246:	2b00      	cmp	r3, #0
 8012248:	d105      	bne.n	8012256 <tcp_create_segment+0x22>
 801224a:	4b44      	ldr	r3, [pc, #272]	; (801235c <tcp_create_segment+0x128>)
 801224c:	22a3      	movs	r2, #163	; 0xa3
 801224e:	4944      	ldr	r1, [pc, #272]	; (8012360 <tcp_create_segment+0x12c>)
 8012250:	4844      	ldr	r0, [pc, #272]	; (8012364 <tcp_create_segment+0x130>)
 8012252:	f005 f8ef 	bl	8017434 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8012256:	68bb      	ldr	r3, [r7, #8]
 8012258:	2b00      	cmp	r3, #0
 801225a:	d105      	bne.n	8012268 <tcp_create_segment+0x34>
 801225c:	4b3f      	ldr	r3, [pc, #252]	; (801235c <tcp_create_segment+0x128>)
 801225e:	22a4      	movs	r2, #164	; 0xa4
 8012260:	4941      	ldr	r1, [pc, #260]	; (8012368 <tcp_create_segment+0x134>)
 8012262:	4840      	ldr	r0, [pc, #256]	; (8012364 <tcp_create_segment+0x130>)
 8012264:	f005 f8e6 	bl	8017434 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8012268:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801226c:	009b      	lsls	r3, r3, #2
 801226e:	b2db      	uxtb	r3, r3
 8012270:	f003 0304 	and.w	r3, r3, #4
 8012274:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8012276:	2003      	movs	r0, #3
 8012278:	f7fa ffb6 	bl	800d1e8 <memp_malloc>
 801227c:	6138      	str	r0, [r7, #16]
 801227e:	693b      	ldr	r3, [r7, #16]
 8012280:	2b00      	cmp	r3, #0
 8012282:	d104      	bne.n	801228e <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8012284:	68b8      	ldr	r0, [r7, #8]
 8012286:	f7fb fe75 	bl	800df74 <pbuf_free>
    return NULL;
 801228a:	2300      	movs	r3, #0
 801228c:	e061      	b.n	8012352 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 801228e:	693b      	ldr	r3, [r7, #16]
 8012290:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8012294:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8012296:	693b      	ldr	r3, [r7, #16]
 8012298:	2200      	movs	r2, #0
 801229a:	601a      	str	r2, [r3, #0]
  seg->p = p;
 801229c:	693b      	ldr	r3, [r7, #16]
 801229e:	68ba      	ldr	r2, [r7, #8]
 80122a0:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 80122a2:	68bb      	ldr	r3, [r7, #8]
 80122a4:	891a      	ldrh	r2, [r3, #8]
 80122a6:	7dfb      	ldrb	r3, [r7, #23]
 80122a8:	b29b      	uxth	r3, r3
 80122aa:	429a      	cmp	r2, r3
 80122ac:	d205      	bcs.n	80122ba <tcp_create_segment+0x86>
 80122ae:	4b2b      	ldr	r3, [pc, #172]	; (801235c <tcp_create_segment+0x128>)
 80122b0:	22b0      	movs	r2, #176	; 0xb0
 80122b2:	492e      	ldr	r1, [pc, #184]	; (801236c <tcp_create_segment+0x138>)
 80122b4:	482b      	ldr	r0, [pc, #172]	; (8012364 <tcp_create_segment+0x130>)
 80122b6:	f005 f8bd 	bl	8017434 <iprintf>
  seg->len = p->tot_len - optlen;
 80122ba:	68bb      	ldr	r3, [r7, #8]
 80122bc:	891a      	ldrh	r2, [r3, #8]
 80122be:	7dfb      	ldrb	r3, [r7, #23]
 80122c0:	b29b      	uxth	r3, r3
 80122c2:	1ad3      	subs	r3, r2, r3
 80122c4:	b29a      	uxth	r2, r3
 80122c6:	693b      	ldr	r3, [r7, #16]
 80122c8:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 80122ca:	2114      	movs	r1, #20
 80122cc:	68b8      	ldr	r0, [r7, #8]
 80122ce:	f7fb fdbb 	bl	800de48 <pbuf_add_header>
 80122d2:	4603      	mov	r3, r0
 80122d4:	2b00      	cmp	r3, #0
 80122d6:	d004      	beq.n	80122e2 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 80122d8:	6938      	ldr	r0, [r7, #16]
 80122da:	f7fd f8ce 	bl	800f47a <tcp_seg_free>
    return NULL;
 80122de:	2300      	movs	r3, #0
 80122e0:	e037      	b.n	8012352 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 80122e2:	693b      	ldr	r3, [r7, #16]
 80122e4:	685b      	ldr	r3, [r3, #4]
 80122e6:	685a      	ldr	r2, [r3, #4]
 80122e8:	693b      	ldr	r3, [r7, #16]
 80122ea:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 80122ec:	68fb      	ldr	r3, [r7, #12]
 80122ee:	8ada      	ldrh	r2, [r3, #22]
 80122f0:	693b      	ldr	r3, [r7, #16]
 80122f2:	68dc      	ldr	r4, [r3, #12]
 80122f4:	4610      	mov	r0, r2
 80122f6:	f7fa fb00 	bl	800c8fa <lwip_htons>
 80122fa:	4603      	mov	r3, r0
 80122fc:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 80122fe:	68fb      	ldr	r3, [r7, #12]
 8012300:	8b1a      	ldrh	r2, [r3, #24]
 8012302:	693b      	ldr	r3, [r7, #16]
 8012304:	68dc      	ldr	r4, [r3, #12]
 8012306:	4610      	mov	r0, r2
 8012308:	f7fa faf7 	bl	800c8fa <lwip_htons>
 801230c:	4603      	mov	r3, r0
 801230e:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8012310:	693b      	ldr	r3, [r7, #16]
 8012312:	68dc      	ldr	r4, [r3, #12]
 8012314:	6838      	ldr	r0, [r7, #0]
 8012316:	f7fa fb05 	bl	800c924 <lwip_htonl>
 801231a:	4603      	mov	r3, r0
 801231c:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801231e:	7dfb      	ldrb	r3, [r7, #23]
 8012320:	089b      	lsrs	r3, r3, #2
 8012322:	b2db      	uxtb	r3, r3
 8012324:	b29b      	uxth	r3, r3
 8012326:	3305      	adds	r3, #5
 8012328:	b29b      	uxth	r3, r3
 801232a:	031b      	lsls	r3, r3, #12
 801232c:	b29a      	uxth	r2, r3
 801232e:	79fb      	ldrb	r3, [r7, #7]
 8012330:	b29b      	uxth	r3, r3
 8012332:	4313      	orrs	r3, r2
 8012334:	b29a      	uxth	r2, r3
 8012336:	693b      	ldr	r3, [r7, #16]
 8012338:	68dc      	ldr	r4, [r3, #12]
 801233a:	4610      	mov	r0, r2
 801233c:	f7fa fadd 	bl	800c8fa <lwip_htons>
 8012340:	4603      	mov	r3, r0
 8012342:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8012344:	693b      	ldr	r3, [r7, #16]
 8012346:	68db      	ldr	r3, [r3, #12]
 8012348:	2200      	movs	r2, #0
 801234a:	749a      	strb	r2, [r3, #18]
 801234c:	2200      	movs	r2, #0
 801234e:	74da      	strb	r2, [r3, #19]
  return seg;
 8012350:	693b      	ldr	r3, [r7, #16]
}
 8012352:	4618      	mov	r0, r3
 8012354:	371c      	adds	r7, #28
 8012356:	46bd      	mov	sp, r7
 8012358:	bd90      	pop	{r4, r7, pc}
 801235a:	bf00      	nop
 801235c:	0801ae2c 	.word	0x0801ae2c
 8012360:	0801ae60 	.word	0x0801ae60
 8012364:	0801ae80 	.word	0x0801ae80
 8012368:	0801aea8 	.word	0x0801aea8
 801236c:	0801aecc 	.word	0x0801aecc

08012370 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8012370:	b590      	push	{r4, r7, lr}
 8012372:	b08b      	sub	sp, #44	; 0x2c
 8012374:	af02      	add	r7, sp, #8
 8012376:	6078      	str	r0, [r7, #4]
 8012378:	460b      	mov	r3, r1
 801237a:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 801237c:	2300      	movs	r3, #0
 801237e:	61fb      	str	r3, [r7, #28]
 8012380:	2300      	movs	r3, #0
 8012382:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8012384:	2300      	movs	r3, #0
 8012386:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	2b00      	cmp	r3, #0
 801238c:	d106      	bne.n	801239c <tcp_split_unsent_seg+0x2c>
 801238e:	4b95      	ldr	r3, [pc, #596]	; (80125e4 <tcp_split_unsent_seg+0x274>)
 8012390:	f240 324b 	movw	r2, #843	; 0x34b
 8012394:	4994      	ldr	r1, [pc, #592]	; (80125e8 <tcp_split_unsent_seg+0x278>)
 8012396:	4895      	ldr	r0, [pc, #596]	; (80125ec <tcp_split_unsent_seg+0x27c>)
 8012398:	f005 f84c 	bl	8017434 <iprintf>

  useg = pcb->unsent;
 801239c:	687b      	ldr	r3, [r7, #4]
 801239e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80123a0:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 80123a2:	697b      	ldr	r3, [r7, #20]
 80123a4:	2b00      	cmp	r3, #0
 80123a6:	d102      	bne.n	80123ae <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 80123a8:	f04f 33ff 	mov.w	r3, #4294967295
 80123ac:	e116      	b.n	80125dc <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 80123ae:	887b      	ldrh	r3, [r7, #2]
 80123b0:	2b00      	cmp	r3, #0
 80123b2:	d109      	bne.n	80123c8 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 80123b4:	4b8b      	ldr	r3, [pc, #556]	; (80125e4 <tcp_split_unsent_seg+0x274>)
 80123b6:	f240 3253 	movw	r2, #851	; 0x353
 80123ba:	498d      	ldr	r1, [pc, #564]	; (80125f0 <tcp_split_unsent_seg+0x280>)
 80123bc:	488b      	ldr	r0, [pc, #556]	; (80125ec <tcp_split_unsent_seg+0x27c>)
 80123be:	f005 f839 	bl	8017434 <iprintf>
    return ERR_VAL;
 80123c2:	f06f 0305 	mvn.w	r3, #5
 80123c6:	e109      	b.n	80125dc <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 80123c8:	697b      	ldr	r3, [r7, #20]
 80123ca:	891b      	ldrh	r3, [r3, #8]
 80123cc:	887a      	ldrh	r2, [r7, #2]
 80123ce:	429a      	cmp	r2, r3
 80123d0:	d301      	bcc.n	80123d6 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 80123d2:	2300      	movs	r3, #0
 80123d4:	e102      	b.n	80125dc <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 80123d6:	687b      	ldr	r3, [r7, #4]
 80123d8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80123da:	887a      	ldrh	r2, [r7, #2]
 80123dc:	429a      	cmp	r2, r3
 80123de:	d906      	bls.n	80123ee <tcp_split_unsent_seg+0x7e>
 80123e0:	4b80      	ldr	r3, [pc, #512]	; (80125e4 <tcp_split_unsent_seg+0x274>)
 80123e2:	f240 325b 	movw	r2, #859	; 0x35b
 80123e6:	4983      	ldr	r1, [pc, #524]	; (80125f4 <tcp_split_unsent_seg+0x284>)
 80123e8:	4880      	ldr	r0, [pc, #512]	; (80125ec <tcp_split_unsent_seg+0x27c>)
 80123ea:	f005 f823 	bl	8017434 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 80123ee:	697b      	ldr	r3, [r7, #20]
 80123f0:	891b      	ldrh	r3, [r3, #8]
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d106      	bne.n	8012404 <tcp_split_unsent_seg+0x94>
 80123f6:	4b7b      	ldr	r3, [pc, #492]	; (80125e4 <tcp_split_unsent_seg+0x274>)
 80123f8:	f44f 7257 	mov.w	r2, #860	; 0x35c
 80123fc:	497e      	ldr	r1, [pc, #504]	; (80125f8 <tcp_split_unsent_seg+0x288>)
 80123fe:	487b      	ldr	r0, [pc, #492]	; (80125ec <tcp_split_unsent_seg+0x27c>)
 8012400:	f005 f818 	bl	8017434 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8012404:	697b      	ldr	r3, [r7, #20]
 8012406:	7a9b      	ldrb	r3, [r3, #10]
 8012408:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801240a:	7bfb      	ldrb	r3, [r7, #15]
 801240c:	009b      	lsls	r3, r3, #2
 801240e:	b2db      	uxtb	r3, r3
 8012410:	f003 0304 	and.w	r3, r3, #4
 8012414:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8012416:	697b      	ldr	r3, [r7, #20]
 8012418:	891a      	ldrh	r2, [r3, #8]
 801241a:	887b      	ldrh	r3, [r7, #2]
 801241c:	1ad3      	subs	r3, r2, r3
 801241e:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8012420:	7bbb      	ldrb	r3, [r7, #14]
 8012422:	b29a      	uxth	r2, r3
 8012424:	89bb      	ldrh	r3, [r7, #12]
 8012426:	4413      	add	r3, r2
 8012428:	b29b      	uxth	r3, r3
 801242a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801242e:	4619      	mov	r1, r3
 8012430:	2036      	movs	r0, #54	; 0x36
 8012432:	f7fb fabb 	bl	800d9ac <pbuf_alloc>
 8012436:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8012438:	693b      	ldr	r3, [r7, #16]
 801243a:	2b00      	cmp	r3, #0
 801243c:	f000 80b7 	beq.w	80125ae <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8012440:	697b      	ldr	r3, [r7, #20]
 8012442:	685b      	ldr	r3, [r3, #4]
 8012444:	891a      	ldrh	r2, [r3, #8]
 8012446:	697b      	ldr	r3, [r7, #20]
 8012448:	891b      	ldrh	r3, [r3, #8]
 801244a:	1ad3      	subs	r3, r2, r3
 801244c:	b29a      	uxth	r2, r3
 801244e:	887b      	ldrh	r3, [r7, #2]
 8012450:	4413      	add	r3, r2
 8012452:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8012454:	697b      	ldr	r3, [r7, #20]
 8012456:	6858      	ldr	r0, [r3, #4]
 8012458:	693b      	ldr	r3, [r7, #16]
 801245a:	685a      	ldr	r2, [r3, #4]
 801245c:	7bbb      	ldrb	r3, [r7, #14]
 801245e:	18d1      	adds	r1, r2, r3
 8012460:	897b      	ldrh	r3, [r7, #10]
 8012462:	89ba      	ldrh	r2, [r7, #12]
 8012464:	f7fb ff80 	bl	800e368 <pbuf_copy_partial>
 8012468:	4603      	mov	r3, r0
 801246a:	461a      	mov	r2, r3
 801246c:	89bb      	ldrh	r3, [r7, #12]
 801246e:	4293      	cmp	r3, r2
 8012470:	f040 809f 	bne.w	80125b2 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8012474:	697b      	ldr	r3, [r7, #20]
 8012476:	68db      	ldr	r3, [r3, #12]
 8012478:	899b      	ldrh	r3, [r3, #12]
 801247a:	b29b      	uxth	r3, r3
 801247c:	4618      	mov	r0, r3
 801247e:	f7fa fa3c 	bl	800c8fa <lwip_htons>
 8012482:	4603      	mov	r3, r0
 8012484:	b2db      	uxtb	r3, r3
 8012486:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801248a:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 801248c:	2300      	movs	r3, #0
 801248e:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8012490:	7efb      	ldrb	r3, [r7, #27]
 8012492:	f003 0308 	and.w	r3, r3, #8
 8012496:	2b00      	cmp	r3, #0
 8012498:	d007      	beq.n	80124aa <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 801249a:	7efb      	ldrb	r3, [r7, #27]
 801249c:	f023 0308 	bic.w	r3, r3, #8
 80124a0:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 80124a2:	7ebb      	ldrb	r3, [r7, #26]
 80124a4:	f043 0308 	orr.w	r3, r3, #8
 80124a8:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 80124aa:	7efb      	ldrb	r3, [r7, #27]
 80124ac:	f003 0301 	and.w	r3, r3, #1
 80124b0:	2b00      	cmp	r3, #0
 80124b2:	d007      	beq.n	80124c4 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 80124b4:	7efb      	ldrb	r3, [r7, #27]
 80124b6:	f023 0301 	bic.w	r3, r3, #1
 80124ba:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 80124bc:	7ebb      	ldrb	r3, [r7, #26]
 80124be:	f043 0301 	orr.w	r3, r3, #1
 80124c2:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 80124c4:	697b      	ldr	r3, [r7, #20]
 80124c6:	68db      	ldr	r3, [r3, #12]
 80124c8:	685b      	ldr	r3, [r3, #4]
 80124ca:	4618      	mov	r0, r3
 80124cc:	f7fa fa2a 	bl	800c924 <lwip_htonl>
 80124d0:	4602      	mov	r2, r0
 80124d2:	887b      	ldrh	r3, [r7, #2]
 80124d4:	18d1      	adds	r1, r2, r3
 80124d6:	7eba      	ldrb	r2, [r7, #26]
 80124d8:	7bfb      	ldrb	r3, [r7, #15]
 80124da:	9300      	str	r3, [sp, #0]
 80124dc:	460b      	mov	r3, r1
 80124de:	6939      	ldr	r1, [r7, #16]
 80124e0:	6878      	ldr	r0, [r7, #4]
 80124e2:	f7ff fea7 	bl	8012234 <tcp_create_segment>
 80124e6:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 80124e8:	69fb      	ldr	r3, [r7, #28]
 80124ea:	2b00      	cmp	r3, #0
 80124ec:	d063      	beq.n	80125b6 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 80124ee:	697b      	ldr	r3, [r7, #20]
 80124f0:	685b      	ldr	r3, [r3, #4]
 80124f2:	4618      	mov	r0, r3
 80124f4:	f7fb fdc6 	bl	800e084 <pbuf_clen>
 80124f8:	4603      	mov	r3, r0
 80124fa:	461a      	mov	r2, r3
 80124fc:	687b      	ldr	r3, [r7, #4]
 80124fe:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8012502:	1a9b      	subs	r3, r3, r2
 8012504:	b29a      	uxth	r2, r3
 8012506:	687b      	ldr	r3, [r7, #4]
 8012508:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801250c:	697b      	ldr	r3, [r7, #20]
 801250e:	6858      	ldr	r0, [r3, #4]
 8012510:	697b      	ldr	r3, [r7, #20]
 8012512:	685b      	ldr	r3, [r3, #4]
 8012514:	891a      	ldrh	r2, [r3, #8]
 8012516:	89bb      	ldrh	r3, [r7, #12]
 8012518:	1ad3      	subs	r3, r2, r3
 801251a:	b29b      	uxth	r3, r3
 801251c:	4619      	mov	r1, r3
 801251e:	f7fb fba3 	bl	800dc68 <pbuf_realloc>
  useg->len -= remainder;
 8012522:	697b      	ldr	r3, [r7, #20]
 8012524:	891a      	ldrh	r2, [r3, #8]
 8012526:	89bb      	ldrh	r3, [r7, #12]
 8012528:	1ad3      	subs	r3, r2, r3
 801252a:	b29a      	uxth	r2, r3
 801252c:	697b      	ldr	r3, [r7, #20]
 801252e:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8012530:	697b      	ldr	r3, [r7, #20]
 8012532:	68db      	ldr	r3, [r3, #12]
 8012534:	899b      	ldrh	r3, [r3, #12]
 8012536:	b29c      	uxth	r4, r3
 8012538:	7efb      	ldrb	r3, [r7, #27]
 801253a:	b29b      	uxth	r3, r3
 801253c:	4618      	mov	r0, r3
 801253e:	f7fa f9dc 	bl	800c8fa <lwip_htons>
 8012542:	4603      	mov	r3, r0
 8012544:	461a      	mov	r2, r3
 8012546:	697b      	ldr	r3, [r7, #20]
 8012548:	68db      	ldr	r3, [r3, #12]
 801254a:	4322      	orrs	r2, r4
 801254c:	b292      	uxth	r2, r2
 801254e:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8012550:	697b      	ldr	r3, [r7, #20]
 8012552:	685b      	ldr	r3, [r3, #4]
 8012554:	4618      	mov	r0, r3
 8012556:	f7fb fd95 	bl	800e084 <pbuf_clen>
 801255a:	4603      	mov	r3, r0
 801255c:	461a      	mov	r2, r3
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8012564:	4413      	add	r3, r2
 8012566:	b29a      	uxth	r2, r3
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801256e:	69fb      	ldr	r3, [r7, #28]
 8012570:	685b      	ldr	r3, [r3, #4]
 8012572:	4618      	mov	r0, r3
 8012574:	f7fb fd86 	bl	800e084 <pbuf_clen>
 8012578:	4603      	mov	r3, r0
 801257a:	461a      	mov	r2, r3
 801257c:	687b      	ldr	r3, [r7, #4]
 801257e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8012582:	4413      	add	r3, r2
 8012584:	b29a      	uxth	r2, r3
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 801258c:	697b      	ldr	r3, [r7, #20]
 801258e:	681a      	ldr	r2, [r3, #0]
 8012590:	69fb      	ldr	r3, [r7, #28]
 8012592:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8012594:	697b      	ldr	r3, [r7, #20]
 8012596:	69fa      	ldr	r2, [r7, #28]
 8012598:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801259a:	69fb      	ldr	r3, [r7, #28]
 801259c:	681b      	ldr	r3, [r3, #0]
 801259e:	2b00      	cmp	r3, #0
 80125a0:	d103      	bne.n	80125aa <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	2200      	movs	r2, #0
 80125a6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 80125aa:	2300      	movs	r3, #0
 80125ac:	e016      	b.n	80125dc <tcp_split_unsent_seg+0x26c>
    goto memerr;
 80125ae:	bf00      	nop
 80125b0:	e002      	b.n	80125b8 <tcp_split_unsent_seg+0x248>
    goto memerr;
 80125b2:	bf00      	nop
 80125b4:	e000      	b.n	80125b8 <tcp_split_unsent_seg+0x248>
    goto memerr;
 80125b6:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 80125b8:	69fb      	ldr	r3, [r7, #28]
 80125ba:	2b00      	cmp	r3, #0
 80125bc:	d006      	beq.n	80125cc <tcp_split_unsent_seg+0x25c>
 80125be:	4b09      	ldr	r3, [pc, #36]	; (80125e4 <tcp_split_unsent_seg+0x274>)
 80125c0:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 80125c4:	490d      	ldr	r1, [pc, #52]	; (80125fc <tcp_split_unsent_seg+0x28c>)
 80125c6:	4809      	ldr	r0, [pc, #36]	; (80125ec <tcp_split_unsent_seg+0x27c>)
 80125c8:	f004 ff34 	bl	8017434 <iprintf>
  if (p != NULL) {
 80125cc:	693b      	ldr	r3, [r7, #16]
 80125ce:	2b00      	cmp	r3, #0
 80125d0:	d002      	beq.n	80125d8 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 80125d2:	6938      	ldr	r0, [r7, #16]
 80125d4:	f7fb fcce 	bl	800df74 <pbuf_free>
  }

  return ERR_MEM;
 80125d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80125dc:	4618      	mov	r0, r3
 80125de:	3724      	adds	r7, #36	; 0x24
 80125e0:	46bd      	mov	sp, r7
 80125e2:	bd90      	pop	{r4, r7, pc}
 80125e4:	0801ae2c 	.word	0x0801ae2c
 80125e8:	0801b1c0 	.word	0x0801b1c0
 80125ec:	0801ae80 	.word	0x0801ae80
 80125f0:	0801b1e4 	.word	0x0801b1e4
 80125f4:	0801b208 	.word	0x0801b208
 80125f8:	0801b218 	.word	0x0801b218
 80125fc:	0801b228 	.word	0x0801b228

08012600 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8012600:	b590      	push	{r4, r7, lr}
 8012602:	b085      	sub	sp, #20
 8012604:	af00      	add	r7, sp, #0
 8012606:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	2b00      	cmp	r3, #0
 801260c:	d106      	bne.n	801261c <tcp_send_fin+0x1c>
 801260e:	4b21      	ldr	r3, [pc, #132]	; (8012694 <tcp_send_fin+0x94>)
 8012610:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8012614:	4920      	ldr	r1, [pc, #128]	; (8012698 <tcp_send_fin+0x98>)
 8012616:	4821      	ldr	r0, [pc, #132]	; (801269c <tcp_send_fin+0x9c>)
 8012618:	f004 ff0c 	bl	8017434 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 801261c:	687b      	ldr	r3, [r7, #4]
 801261e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012620:	2b00      	cmp	r3, #0
 8012622:	d02e      	beq.n	8012682 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012628:	60fb      	str	r3, [r7, #12]
 801262a:	e002      	b.n	8012632 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 801262c:	68fb      	ldr	r3, [r7, #12]
 801262e:	681b      	ldr	r3, [r3, #0]
 8012630:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8012632:	68fb      	ldr	r3, [r7, #12]
 8012634:	681b      	ldr	r3, [r3, #0]
 8012636:	2b00      	cmp	r3, #0
 8012638:	d1f8      	bne.n	801262c <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801263a:	68fb      	ldr	r3, [r7, #12]
 801263c:	68db      	ldr	r3, [r3, #12]
 801263e:	899b      	ldrh	r3, [r3, #12]
 8012640:	b29b      	uxth	r3, r3
 8012642:	4618      	mov	r0, r3
 8012644:	f7fa f959 	bl	800c8fa <lwip_htons>
 8012648:	4603      	mov	r3, r0
 801264a:	b2db      	uxtb	r3, r3
 801264c:	f003 0307 	and.w	r3, r3, #7
 8012650:	2b00      	cmp	r3, #0
 8012652:	d116      	bne.n	8012682 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8012654:	68fb      	ldr	r3, [r7, #12]
 8012656:	68db      	ldr	r3, [r3, #12]
 8012658:	899b      	ldrh	r3, [r3, #12]
 801265a:	b29c      	uxth	r4, r3
 801265c:	2001      	movs	r0, #1
 801265e:	f7fa f94c 	bl	800c8fa <lwip_htons>
 8012662:	4603      	mov	r3, r0
 8012664:	461a      	mov	r2, r3
 8012666:	68fb      	ldr	r3, [r7, #12]
 8012668:	68db      	ldr	r3, [r3, #12]
 801266a:	4322      	orrs	r2, r4
 801266c:	b292      	uxth	r2, r2
 801266e:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	8b5b      	ldrh	r3, [r3, #26]
 8012674:	f043 0320 	orr.w	r3, r3, #32
 8012678:	b29a      	uxth	r2, r3
 801267a:	687b      	ldr	r3, [r7, #4]
 801267c:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801267e:	2300      	movs	r3, #0
 8012680:	e004      	b.n	801268c <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8012682:	2101      	movs	r1, #1
 8012684:	6878      	ldr	r0, [r7, #4]
 8012686:	f000 f80b 	bl	80126a0 <tcp_enqueue_flags>
 801268a:	4603      	mov	r3, r0
}
 801268c:	4618      	mov	r0, r3
 801268e:	3714      	adds	r7, #20
 8012690:	46bd      	mov	sp, r7
 8012692:	bd90      	pop	{r4, r7, pc}
 8012694:	0801ae2c 	.word	0x0801ae2c
 8012698:	0801b234 	.word	0x0801b234
 801269c:	0801ae80 	.word	0x0801ae80

080126a0 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 80126a0:	b580      	push	{r7, lr}
 80126a2:	b08a      	sub	sp, #40	; 0x28
 80126a4:	af02      	add	r7, sp, #8
 80126a6:	6078      	str	r0, [r7, #4]
 80126a8:	460b      	mov	r3, r1
 80126aa:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 80126ac:	2300      	movs	r3, #0
 80126ae:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 80126b0:	2300      	movs	r3, #0
 80126b2:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 80126b4:	78fb      	ldrb	r3, [r7, #3]
 80126b6:	f003 0303 	and.w	r3, r3, #3
 80126ba:	2b00      	cmp	r3, #0
 80126bc:	d106      	bne.n	80126cc <tcp_enqueue_flags+0x2c>
 80126be:	4b67      	ldr	r3, [pc, #412]	; (801285c <tcp_enqueue_flags+0x1bc>)
 80126c0:	f240 4211 	movw	r2, #1041	; 0x411
 80126c4:	4966      	ldr	r1, [pc, #408]	; (8012860 <tcp_enqueue_flags+0x1c0>)
 80126c6:	4867      	ldr	r0, [pc, #412]	; (8012864 <tcp_enqueue_flags+0x1c4>)
 80126c8:	f004 feb4 	bl	8017434 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	d106      	bne.n	80126e0 <tcp_enqueue_flags+0x40>
 80126d2:	4b62      	ldr	r3, [pc, #392]	; (801285c <tcp_enqueue_flags+0x1bc>)
 80126d4:	f240 4213 	movw	r2, #1043	; 0x413
 80126d8:	4963      	ldr	r1, [pc, #396]	; (8012868 <tcp_enqueue_flags+0x1c8>)
 80126da:	4862      	ldr	r0, [pc, #392]	; (8012864 <tcp_enqueue_flags+0x1c4>)
 80126dc:	f004 feaa 	bl	8017434 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 80126e0:	78fb      	ldrb	r3, [r7, #3]
 80126e2:	f003 0302 	and.w	r3, r3, #2
 80126e6:	2b00      	cmp	r3, #0
 80126e8:	d001      	beq.n	80126ee <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 80126ea:	2301      	movs	r3, #1
 80126ec:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80126ee:	7ffb      	ldrb	r3, [r7, #31]
 80126f0:	009b      	lsls	r3, r3, #2
 80126f2:	b2db      	uxtb	r3, r3
 80126f4:	f003 0304 	and.w	r3, r3, #4
 80126f8:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80126fa:	7dfb      	ldrb	r3, [r7, #23]
 80126fc:	b29b      	uxth	r3, r3
 80126fe:	f44f 7220 	mov.w	r2, #640	; 0x280
 8012702:	4619      	mov	r1, r3
 8012704:	2036      	movs	r0, #54	; 0x36
 8012706:	f7fb f951 	bl	800d9ac <pbuf_alloc>
 801270a:	6138      	str	r0, [r7, #16]
 801270c:	693b      	ldr	r3, [r7, #16]
 801270e:	2b00      	cmp	r3, #0
 8012710:	d109      	bne.n	8012726 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8012712:	687b      	ldr	r3, [r7, #4]
 8012714:	8b5b      	ldrh	r3, [r3, #26]
 8012716:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801271a:	b29a      	uxth	r2, r3
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8012720:	f04f 33ff 	mov.w	r3, #4294967295
 8012724:	e095      	b.n	8012852 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8012726:	693b      	ldr	r3, [r7, #16]
 8012728:	895a      	ldrh	r2, [r3, #10]
 801272a:	7dfb      	ldrb	r3, [r7, #23]
 801272c:	b29b      	uxth	r3, r3
 801272e:	429a      	cmp	r2, r3
 8012730:	d206      	bcs.n	8012740 <tcp_enqueue_flags+0xa0>
 8012732:	4b4a      	ldr	r3, [pc, #296]	; (801285c <tcp_enqueue_flags+0x1bc>)
 8012734:	f240 4239 	movw	r2, #1081	; 0x439
 8012738:	494c      	ldr	r1, [pc, #304]	; (801286c <tcp_enqueue_flags+0x1cc>)
 801273a:	484a      	ldr	r0, [pc, #296]	; (8012864 <tcp_enqueue_flags+0x1c4>)
 801273c:	f004 fe7a 	bl	8017434 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8012744:	78fa      	ldrb	r2, [r7, #3]
 8012746:	7ffb      	ldrb	r3, [r7, #31]
 8012748:	9300      	str	r3, [sp, #0]
 801274a:	460b      	mov	r3, r1
 801274c:	6939      	ldr	r1, [r7, #16]
 801274e:	6878      	ldr	r0, [r7, #4]
 8012750:	f7ff fd70 	bl	8012234 <tcp_create_segment>
 8012754:	60f8      	str	r0, [r7, #12]
 8012756:	68fb      	ldr	r3, [r7, #12]
 8012758:	2b00      	cmp	r3, #0
 801275a:	d109      	bne.n	8012770 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801275c:	687b      	ldr	r3, [r7, #4]
 801275e:	8b5b      	ldrh	r3, [r3, #26]
 8012760:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012764:	b29a      	uxth	r2, r3
 8012766:	687b      	ldr	r3, [r7, #4]
 8012768:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801276a:	f04f 33ff 	mov.w	r3, #4294967295
 801276e:	e070      	b.n	8012852 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8012770:	68fb      	ldr	r3, [r7, #12]
 8012772:	68db      	ldr	r3, [r3, #12]
 8012774:	f003 0303 	and.w	r3, r3, #3
 8012778:	2b00      	cmp	r3, #0
 801277a:	d006      	beq.n	801278a <tcp_enqueue_flags+0xea>
 801277c:	4b37      	ldr	r3, [pc, #220]	; (801285c <tcp_enqueue_flags+0x1bc>)
 801277e:	f240 4242 	movw	r2, #1090	; 0x442
 8012782:	493b      	ldr	r1, [pc, #236]	; (8012870 <tcp_enqueue_flags+0x1d0>)
 8012784:	4837      	ldr	r0, [pc, #220]	; (8012864 <tcp_enqueue_flags+0x1c4>)
 8012786:	f004 fe55 	bl	8017434 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801278a:	68fb      	ldr	r3, [r7, #12]
 801278c:	891b      	ldrh	r3, [r3, #8]
 801278e:	2b00      	cmp	r3, #0
 8012790:	d006      	beq.n	80127a0 <tcp_enqueue_flags+0x100>
 8012792:	4b32      	ldr	r3, [pc, #200]	; (801285c <tcp_enqueue_flags+0x1bc>)
 8012794:	f240 4243 	movw	r2, #1091	; 0x443
 8012798:	4936      	ldr	r1, [pc, #216]	; (8012874 <tcp_enqueue_flags+0x1d4>)
 801279a:	4832      	ldr	r0, [pc, #200]	; (8012864 <tcp_enqueue_flags+0x1c4>)
 801279c:	f004 fe4a 	bl	8017434 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80127a4:	2b00      	cmp	r3, #0
 80127a6:	d103      	bne.n	80127b0 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	68fa      	ldr	r2, [r7, #12]
 80127ac:	66da      	str	r2, [r3, #108]	; 0x6c
 80127ae:	e00d      	b.n	80127cc <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80127b4:	61bb      	str	r3, [r7, #24]
 80127b6:	e002      	b.n	80127be <tcp_enqueue_flags+0x11e>
 80127b8:	69bb      	ldr	r3, [r7, #24]
 80127ba:	681b      	ldr	r3, [r3, #0]
 80127bc:	61bb      	str	r3, [r7, #24]
 80127be:	69bb      	ldr	r3, [r7, #24]
 80127c0:	681b      	ldr	r3, [r3, #0]
 80127c2:	2b00      	cmp	r3, #0
 80127c4:	d1f8      	bne.n	80127b8 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 80127c6:	69bb      	ldr	r3, [r7, #24]
 80127c8:	68fa      	ldr	r2, [r7, #12]
 80127ca:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	2200      	movs	r2, #0
 80127d0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 80127d4:	78fb      	ldrb	r3, [r7, #3]
 80127d6:	f003 0302 	and.w	r3, r3, #2
 80127da:	2b00      	cmp	r3, #0
 80127dc:	d104      	bne.n	80127e8 <tcp_enqueue_flags+0x148>
 80127de:	78fb      	ldrb	r3, [r7, #3]
 80127e0:	f003 0301 	and.w	r3, r3, #1
 80127e4:	2b00      	cmp	r3, #0
 80127e6:	d004      	beq.n	80127f2 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 80127e8:	687b      	ldr	r3, [r7, #4]
 80127ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80127ec:	1c5a      	adds	r2, r3, #1
 80127ee:	687b      	ldr	r3, [r7, #4]
 80127f0:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80127f2:	78fb      	ldrb	r3, [r7, #3]
 80127f4:	f003 0301 	and.w	r3, r3, #1
 80127f8:	2b00      	cmp	r3, #0
 80127fa:	d006      	beq.n	801280a <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80127fc:	687b      	ldr	r3, [r7, #4]
 80127fe:	8b5b      	ldrh	r3, [r3, #26]
 8012800:	f043 0320 	orr.w	r3, r3, #32
 8012804:	b29a      	uxth	r2, r3
 8012806:	687b      	ldr	r3, [r7, #4]
 8012808:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801280a:	68fb      	ldr	r3, [r7, #12]
 801280c:	685b      	ldr	r3, [r3, #4]
 801280e:	4618      	mov	r0, r3
 8012810:	f7fb fc38 	bl	800e084 <pbuf_clen>
 8012814:	4603      	mov	r3, r0
 8012816:	461a      	mov	r2, r3
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801281e:	4413      	add	r3, r2
 8012820:	b29a      	uxth	r2, r3
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801282e:	2b00      	cmp	r3, #0
 8012830:	d00e      	beq.n	8012850 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8012832:	687b      	ldr	r3, [r7, #4]
 8012834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012836:	2b00      	cmp	r3, #0
 8012838:	d10a      	bne.n	8012850 <tcp_enqueue_flags+0x1b0>
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801283e:	2b00      	cmp	r3, #0
 8012840:	d106      	bne.n	8012850 <tcp_enqueue_flags+0x1b0>
 8012842:	4b06      	ldr	r3, [pc, #24]	; (801285c <tcp_enqueue_flags+0x1bc>)
 8012844:	f240 4265 	movw	r2, #1125	; 0x465
 8012848:	490b      	ldr	r1, [pc, #44]	; (8012878 <tcp_enqueue_flags+0x1d8>)
 801284a:	4806      	ldr	r0, [pc, #24]	; (8012864 <tcp_enqueue_flags+0x1c4>)
 801284c:	f004 fdf2 	bl	8017434 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8012850:	2300      	movs	r3, #0
}
 8012852:	4618      	mov	r0, r3
 8012854:	3720      	adds	r7, #32
 8012856:	46bd      	mov	sp, r7
 8012858:	bd80      	pop	{r7, pc}
 801285a:	bf00      	nop
 801285c:	0801ae2c 	.word	0x0801ae2c
 8012860:	0801b250 	.word	0x0801b250
 8012864:	0801ae80 	.word	0x0801ae80
 8012868:	0801b2a8 	.word	0x0801b2a8
 801286c:	0801b2c8 	.word	0x0801b2c8
 8012870:	0801b304 	.word	0x0801b304
 8012874:	0801b31c 	.word	0x0801b31c
 8012878:	0801b348 	.word	0x0801b348

0801287c <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 801287c:	b5b0      	push	{r4, r5, r7, lr}
 801287e:	b08a      	sub	sp, #40	; 0x28
 8012880:	af00      	add	r7, sp, #0
 8012882:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8012884:	687b      	ldr	r3, [r7, #4]
 8012886:	2b00      	cmp	r3, #0
 8012888:	d106      	bne.n	8012898 <tcp_output+0x1c>
 801288a:	4b8a      	ldr	r3, [pc, #552]	; (8012ab4 <tcp_output+0x238>)
 801288c:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8012890:	4989      	ldr	r1, [pc, #548]	; (8012ab8 <tcp_output+0x23c>)
 8012892:	488a      	ldr	r0, [pc, #552]	; (8012abc <tcp_output+0x240>)
 8012894:	f004 fdce 	bl	8017434 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	7d1b      	ldrb	r3, [r3, #20]
 801289c:	2b01      	cmp	r3, #1
 801289e:	d106      	bne.n	80128ae <tcp_output+0x32>
 80128a0:	4b84      	ldr	r3, [pc, #528]	; (8012ab4 <tcp_output+0x238>)
 80128a2:	f240 42e3 	movw	r2, #1251	; 0x4e3
 80128a6:	4986      	ldr	r1, [pc, #536]	; (8012ac0 <tcp_output+0x244>)
 80128a8:	4884      	ldr	r0, [pc, #528]	; (8012abc <tcp_output+0x240>)
 80128aa:	f004 fdc3 	bl	8017434 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 80128ae:	4b85      	ldr	r3, [pc, #532]	; (8012ac4 <tcp_output+0x248>)
 80128b0:	681b      	ldr	r3, [r3, #0]
 80128b2:	687a      	ldr	r2, [r7, #4]
 80128b4:	429a      	cmp	r2, r3
 80128b6:	d101      	bne.n	80128bc <tcp_output+0x40>
    return ERR_OK;
 80128b8:	2300      	movs	r3, #0
 80128ba:	e1ce      	b.n	8012c5a <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 80128bc:	687b      	ldr	r3, [r7, #4]
 80128be:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80128c8:	4293      	cmp	r3, r2
 80128ca:	bf28      	it	cs
 80128cc:	4613      	movcs	r3, r2
 80128ce:	b29b      	uxth	r3, r3
 80128d0:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80128d6:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 80128d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80128da:	2b00      	cmp	r3, #0
 80128dc:	d10b      	bne.n	80128f6 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	8b5b      	ldrh	r3, [r3, #26]
 80128e2:	f003 0302 	and.w	r3, r3, #2
 80128e6:	2b00      	cmp	r3, #0
 80128e8:	f000 81aa 	beq.w	8012c40 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80128ec:	6878      	ldr	r0, [r7, #4]
 80128ee:	f000 fdcb 	bl	8013488 <tcp_send_empty_ack>
 80128f2:	4603      	mov	r3, r0
 80128f4:	e1b1      	b.n	8012c5a <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80128f6:	6879      	ldr	r1, [r7, #4]
 80128f8:	687b      	ldr	r3, [r7, #4]
 80128fa:	3304      	adds	r3, #4
 80128fc:	461a      	mov	r2, r3
 80128fe:	6878      	ldr	r0, [r7, #4]
 8012900:	f7ff fc7c 	bl	80121fc <tcp_route>
 8012904:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8012906:	697b      	ldr	r3, [r7, #20]
 8012908:	2b00      	cmp	r3, #0
 801290a:	d102      	bne.n	8012912 <tcp_output+0x96>
    return ERR_RTE;
 801290c:	f06f 0303 	mvn.w	r3, #3
 8012910:	e1a3      	b.n	8012c5a <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	2b00      	cmp	r3, #0
 8012916:	d003      	beq.n	8012920 <tcp_output+0xa4>
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	681b      	ldr	r3, [r3, #0]
 801291c:	2b00      	cmp	r3, #0
 801291e:	d111      	bne.n	8012944 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8012920:	697b      	ldr	r3, [r7, #20]
 8012922:	2b00      	cmp	r3, #0
 8012924:	d002      	beq.n	801292c <tcp_output+0xb0>
 8012926:	697b      	ldr	r3, [r7, #20]
 8012928:	3304      	adds	r3, #4
 801292a:	e000      	b.n	801292e <tcp_output+0xb2>
 801292c:	2300      	movs	r3, #0
 801292e:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8012930:	693b      	ldr	r3, [r7, #16]
 8012932:	2b00      	cmp	r3, #0
 8012934:	d102      	bne.n	801293c <tcp_output+0xc0>
      return ERR_RTE;
 8012936:	f06f 0303 	mvn.w	r3, #3
 801293a:	e18e      	b.n	8012c5a <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801293c:	693b      	ldr	r3, [r7, #16]
 801293e:	681a      	ldr	r2, [r3, #0]
 8012940:	687b      	ldr	r3, [r7, #4]
 8012942:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8012944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012946:	68db      	ldr	r3, [r3, #12]
 8012948:	685b      	ldr	r3, [r3, #4]
 801294a:	4618      	mov	r0, r3
 801294c:	f7f9 ffea 	bl	800c924 <lwip_htonl>
 8012950:	4602      	mov	r2, r0
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012956:	1ad3      	subs	r3, r2, r3
 8012958:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801295a:	8912      	ldrh	r2, [r2, #8]
 801295c:	4413      	add	r3, r2
 801295e:	69ba      	ldr	r2, [r7, #24]
 8012960:	429a      	cmp	r2, r3
 8012962:	d227      	bcs.n	80129b4 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8012964:	687b      	ldr	r3, [r7, #4]
 8012966:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801296a:	461a      	mov	r2, r3
 801296c:	69bb      	ldr	r3, [r7, #24]
 801296e:	4293      	cmp	r3, r2
 8012970:	d114      	bne.n	801299c <tcp_output+0x120>
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012976:	2b00      	cmp	r3, #0
 8012978:	d110      	bne.n	801299c <tcp_output+0x120>
 801297a:	687b      	ldr	r3, [r7, #4]
 801297c:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8012980:	2b00      	cmp	r3, #0
 8012982:	d10b      	bne.n	801299c <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	2200      	movs	r2, #0
 8012988:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	2201      	movs	r2, #1
 8012990:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	2200      	movs	r2, #0
 8012998:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 801299c:	687b      	ldr	r3, [r7, #4]
 801299e:	8b5b      	ldrh	r3, [r3, #26]
 80129a0:	f003 0302 	and.w	r3, r3, #2
 80129a4:	2b00      	cmp	r3, #0
 80129a6:	f000 814d 	beq.w	8012c44 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 80129aa:	6878      	ldr	r0, [r7, #4]
 80129ac:	f000 fd6c 	bl	8013488 <tcp_send_empty_ack>
 80129b0:	4603      	mov	r3, r0
 80129b2:	e152      	b.n	8012c5a <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	2200      	movs	r2, #0
 80129b8:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80129c0:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 80129c2:	6a3b      	ldr	r3, [r7, #32]
 80129c4:	2b00      	cmp	r3, #0
 80129c6:	f000 811c 	beq.w	8012c02 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 80129ca:	e002      	b.n	80129d2 <tcp_output+0x156>
 80129cc:	6a3b      	ldr	r3, [r7, #32]
 80129ce:	681b      	ldr	r3, [r3, #0]
 80129d0:	623b      	str	r3, [r7, #32]
 80129d2:	6a3b      	ldr	r3, [r7, #32]
 80129d4:	681b      	ldr	r3, [r3, #0]
 80129d6:	2b00      	cmp	r3, #0
 80129d8:	d1f8      	bne.n	80129cc <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 80129da:	e112      	b.n	8012c02 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 80129dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129de:	68db      	ldr	r3, [r3, #12]
 80129e0:	899b      	ldrh	r3, [r3, #12]
 80129e2:	b29b      	uxth	r3, r3
 80129e4:	4618      	mov	r0, r3
 80129e6:	f7f9 ff88 	bl	800c8fa <lwip_htons>
 80129ea:	4603      	mov	r3, r0
 80129ec:	b2db      	uxtb	r3, r3
 80129ee:	f003 0304 	and.w	r3, r3, #4
 80129f2:	2b00      	cmp	r3, #0
 80129f4:	d006      	beq.n	8012a04 <tcp_output+0x188>
 80129f6:	4b2f      	ldr	r3, [pc, #188]	; (8012ab4 <tcp_output+0x238>)
 80129f8:	f240 5236 	movw	r2, #1334	; 0x536
 80129fc:	4932      	ldr	r1, [pc, #200]	; (8012ac8 <tcp_output+0x24c>)
 80129fe:	482f      	ldr	r0, [pc, #188]	; (8012abc <tcp_output+0x240>)
 8012a00:	f004 fd18 	bl	8017434 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012a08:	2b00      	cmp	r3, #0
 8012a0a:	d01f      	beq.n	8012a4c <tcp_output+0x1d0>
 8012a0c:	687b      	ldr	r3, [r7, #4]
 8012a0e:	8b5b      	ldrh	r3, [r3, #26]
 8012a10:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8012a14:	2b00      	cmp	r3, #0
 8012a16:	d119      	bne.n	8012a4c <tcp_output+0x1d0>
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012a1c:	2b00      	cmp	r3, #0
 8012a1e:	d00b      	beq.n	8012a38 <tcp_output+0x1bc>
 8012a20:	687b      	ldr	r3, [r7, #4]
 8012a22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012a24:	681b      	ldr	r3, [r3, #0]
 8012a26:	2b00      	cmp	r3, #0
 8012a28:	d110      	bne.n	8012a4c <tcp_output+0x1d0>
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012a2e:	891a      	ldrh	r2, [r3, #8]
 8012a30:	687b      	ldr	r3, [r7, #4]
 8012a32:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012a34:	429a      	cmp	r2, r3
 8012a36:	d209      	bcs.n	8012a4c <tcp_output+0x1d0>
 8012a38:	687b      	ldr	r3, [r7, #4]
 8012a3a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8012a3e:	2b00      	cmp	r3, #0
 8012a40:	d004      	beq.n	8012a4c <tcp_output+0x1d0>
 8012a42:	687b      	ldr	r3, [r7, #4]
 8012a44:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8012a48:	2b08      	cmp	r3, #8
 8012a4a:	d901      	bls.n	8012a50 <tcp_output+0x1d4>
 8012a4c:	2301      	movs	r3, #1
 8012a4e:	e000      	b.n	8012a52 <tcp_output+0x1d6>
 8012a50:	2300      	movs	r3, #0
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	d106      	bne.n	8012a64 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	8b5b      	ldrh	r3, [r3, #26]
 8012a5a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8012a5e:	2b00      	cmp	r3, #0
 8012a60:	f000 80e4 	beq.w	8012c2c <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	7d1b      	ldrb	r3, [r3, #20]
 8012a68:	2b02      	cmp	r3, #2
 8012a6a:	d00d      	beq.n	8012a88 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8012a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a6e:	68db      	ldr	r3, [r3, #12]
 8012a70:	899b      	ldrh	r3, [r3, #12]
 8012a72:	b29c      	uxth	r4, r3
 8012a74:	2010      	movs	r0, #16
 8012a76:	f7f9 ff40 	bl	800c8fa <lwip_htons>
 8012a7a:	4603      	mov	r3, r0
 8012a7c:	461a      	mov	r2, r3
 8012a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a80:	68db      	ldr	r3, [r3, #12]
 8012a82:	4322      	orrs	r2, r4
 8012a84:	b292      	uxth	r2, r2
 8012a86:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8012a88:	697a      	ldr	r2, [r7, #20]
 8012a8a:	6879      	ldr	r1, [r7, #4]
 8012a8c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012a8e:	f000 f909 	bl	8012ca4 <tcp_output_segment>
 8012a92:	4603      	mov	r3, r0
 8012a94:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8012a96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012a9a:	2b00      	cmp	r3, #0
 8012a9c:	d016      	beq.n	8012acc <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	8b5b      	ldrh	r3, [r3, #26]
 8012aa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012aa6:	b29a      	uxth	r2, r3
 8012aa8:	687b      	ldr	r3, [r7, #4]
 8012aaa:	835a      	strh	r2, [r3, #26]
      return err;
 8012aac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012ab0:	e0d3      	b.n	8012c5a <tcp_output+0x3de>
 8012ab2:	bf00      	nop
 8012ab4:	0801ae2c 	.word	0x0801ae2c
 8012ab8:	0801b370 	.word	0x0801b370
 8012abc:	0801ae80 	.word	0x0801ae80
 8012ac0:	0801b388 	.word	0x0801b388
 8012ac4:	200089fc 	.word	0x200089fc
 8012ac8:	0801b3b0 	.word	0x0801b3b0
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8012acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ace:	681a      	ldr	r2, [r3, #0]
 8012ad0:	687b      	ldr	r3, [r7, #4]
 8012ad2:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	7d1b      	ldrb	r3, [r3, #20]
 8012ad8:	2b02      	cmp	r3, #2
 8012ada:	d006      	beq.n	8012aea <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	8b5b      	ldrh	r3, [r3, #26]
 8012ae0:	f023 0303 	bic.w	r3, r3, #3
 8012ae4:	b29a      	uxth	r2, r3
 8012ae6:	687b      	ldr	r3, [r7, #4]
 8012ae8:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8012aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012aec:	68db      	ldr	r3, [r3, #12]
 8012aee:	685b      	ldr	r3, [r3, #4]
 8012af0:	4618      	mov	r0, r3
 8012af2:	f7f9 ff17 	bl	800c924 <lwip_htonl>
 8012af6:	4604      	mov	r4, r0
 8012af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012afa:	891b      	ldrh	r3, [r3, #8]
 8012afc:	461d      	mov	r5, r3
 8012afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b00:	68db      	ldr	r3, [r3, #12]
 8012b02:	899b      	ldrh	r3, [r3, #12]
 8012b04:	b29b      	uxth	r3, r3
 8012b06:	4618      	mov	r0, r3
 8012b08:	f7f9 fef7 	bl	800c8fa <lwip_htons>
 8012b0c:	4603      	mov	r3, r0
 8012b0e:	b2db      	uxtb	r3, r3
 8012b10:	f003 0303 	and.w	r3, r3, #3
 8012b14:	2b00      	cmp	r3, #0
 8012b16:	d001      	beq.n	8012b1c <tcp_output+0x2a0>
 8012b18:	2301      	movs	r3, #1
 8012b1a:	e000      	b.n	8012b1e <tcp_output+0x2a2>
 8012b1c:	2300      	movs	r3, #0
 8012b1e:	442b      	add	r3, r5
 8012b20:	4423      	add	r3, r4
 8012b22:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012b28:	68bb      	ldr	r3, [r7, #8]
 8012b2a:	1ad3      	subs	r3, r2, r3
 8012b2c:	2b00      	cmp	r3, #0
 8012b2e:	da02      	bge.n	8012b36 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8012b30:	687b      	ldr	r3, [r7, #4]
 8012b32:	68ba      	ldr	r2, [r7, #8]
 8012b34:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8012b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b38:	891b      	ldrh	r3, [r3, #8]
 8012b3a:	461c      	mov	r4, r3
 8012b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b3e:	68db      	ldr	r3, [r3, #12]
 8012b40:	899b      	ldrh	r3, [r3, #12]
 8012b42:	b29b      	uxth	r3, r3
 8012b44:	4618      	mov	r0, r3
 8012b46:	f7f9 fed8 	bl	800c8fa <lwip_htons>
 8012b4a:	4603      	mov	r3, r0
 8012b4c:	b2db      	uxtb	r3, r3
 8012b4e:	f003 0303 	and.w	r3, r3, #3
 8012b52:	2b00      	cmp	r3, #0
 8012b54:	d001      	beq.n	8012b5a <tcp_output+0x2de>
 8012b56:	2301      	movs	r3, #1
 8012b58:	e000      	b.n	8012b5c <tcp_output+0x2e0>
 8012b5a:	2300      	movs	r3, #0
 8012b5c:	4423      	add	r3, r4
 8012b5e:	2b00      	cmp	r3, #0
 8012b60:	d049      	beq.n	8012bf6 <tcp_output+0x37a>
      seg->next = NULL;
 8012b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b64:	2200      	movs	r2, #0
 8012b66:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012b6c:	2b00      	cmp	r3, #0
 8012b6e:	d105      	bne.n	8012b7c <tcp_output+0x300>
        pcb->unacked = seg;
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012b74:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8012b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b78:	623b      	str	r3, [r7, #32]
 8012b7a:	e03f      	b.n	8012bfc <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8012b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b7e:	68db      	ldr	r3, [r3, #12]
 8012b80:	685b      	ldr	r3, [r3, #4]
 8012b82:	4618      	mov	r0, r3
 8012b84:	f7f9 fece 	bl	800c924 <lwip_htonl>
 8012b88:	4604      	mov	r4, r0
 8012b8a:	6a3b      	ldr	r3, [r7, #32]
 8012b8c:	68db      	ldr	r3, [r3, #12]
 8012b8e:	685b      	ldr	r3, [r3, #4]
 8012b90:	4618      	mov	r0, r3
 8012b92:	f7f9 fec7 	bl	800c924 <lwip_htonl>
 8012b96:	4603      	mov	r3, r0
 8012b98:	1ae3      	subs	r3, r4, r3
 8012b9a:	2b00      	cmp	r3, #0
 8012b9c:	da24      	bge.n	8012be8 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8012b9e:	687b      	ldr	r3, [r7, #4]
 8012ba0:	3370      	adds	r3, #112	; 0x70
 8012ba2:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8012ba4:	e002      	b.n	8012bac <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8012ba6:	69fb      	ldr	r3, [r7, #28]
 8012ba8:	681b      	ldr	r3, [r3, #0]
 8012baa:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8012bac:	69fb      	ldr	r3, [r7, #28]
 8012bae:	681b      	ldr	r3, [r3, #0]
 8012bb0:	2b00      	cmp	r3, #0
 8012bb2:	d011      	beq.n	8012bd8 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8012bb4:	69fb      	ldr	r3, [r7, #28]
 8012bb6:	681b      	ldr	r3, [r3, #0]
 8012bb8:	68db      	ldr	r3, [r3, #12]
 8012bba:	685b      	ldr	r3, [r3, #4]
 8012bbc:	4618      	mov	r0, r3
 8012bbe:	f7f9 feb1 	bl	800c924 <lwip_htonl>
 8012bc2:	4604      	mov	r4, r0
 8012bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012bc6:	68db      	ldr	r3, [r3, #12]
 8012bc8:	685b      	ldr	r3, [r3, #4]
 8012bca:	4618      	mov	r0, r3
 8012bcc:	f7f9 feaa 	bl	800c924 <lwip_htonl>
 8012bd0:	4603      	mov	r3, r0
 8012bd2:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8012bd4:	2b00      	cmp	r3, #0
 8012bd6:	dbe6      	blt.n	8012ba6 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8012bd8:	69fb      	ldr	r3, [r7, #28]
 8012bda:	681a      	ldr	r2, [r3, #0]
 8012bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012bde:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8012be0:	69fb      	ldr	r3, [r7, #28]
 8012be2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012be4:	601a      	str	r2, [r3, #0]
 8012be6:	e009      	b.n	8012bfc <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8012be8:	6a3b      	ldr	r3, [r7, #32]
 8012bea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012bec:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8012bee:	6a3b      	ldr	r3, [r7, #32]
 8012bf0:	681b      	ldr	r3, [r3, #0]
 8012bf2:	623b      	str	r3, [r7, #32]
 8012bf4:	e002      	b.n	8012bfc <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8012bf6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012bf8:	f7fc fc3f 	bl	800f47a <tcp_seg_free>
    }
    seg = pcb->unsent;
 8012bfc:	687b      	ldr	r3, [r7, #4]
 8012bfe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012c00:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8012c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c04:	2b00      	cmp	r3, #0
 8012c06:	d012      	beq.n	8012c2e <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8012c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c0a:	68db      	ldr	r3, [r3, #12]
 8012c0c:	685b      	ldr	r3, [r3, #4]
 8012c0e:	4618      	mov	r0, r3
 8012c10:	f7f9 fe88 	bl	800c924 <lwip_htonl>
 8012c14:	4602      	mov	r2, r0
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012c1a:	1ad3      	subs	r3, r2, r3
 8012c1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012c1e:	8912      	ldrh	r2, [r2, #8]
 8012c20:	4413      	add	r3, r2
  while (seg != NULL &&
 8012c22:	69ba      	ldr	r2, [r7, #24]
 8012c24:	429a      	cmp	r2, r3
 8012c26:	f4bf aed9 	bcs.w	80129dc <tcp_output+0x160>
 8012c2a:	e000      	b.n	8012c2e <tcp_output+0x3b2>
      break;
 8012c2c:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8012c2e:	687b      	ldr	r3, [r7, #4]
 8012c30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012c32:	2b00      	cmp	r3, #0
 8012c34:	d108      	bne.n	8012c48 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8012c36:	687b      	ldr	r3, [r7, #4]
 8012c38:	2200      	movs	r2, #0
 8012c3a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8012c3e:	e004      	b.n	8012c4a <tcp_output+0x3ce>
    goto output_done;
 8012c40:	bf00      	nop
 8012c42:	e002      	b.n	8012c4a <tcp_output+0x3ce>
    goto output_done;
 8012c44:	bf00      	nop
 8012c46:	e000      	b.n	8012c4a <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8012c48:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8012c4a:	687b      	ldr	r3, [r7, #4]
 8012c4c:	8b5b      	ldrh	r3, [r3, #26]
 8012c4e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8012c52:	b29a      	uxth	r2, r3
 8012c54:	687b      	ldr	r3, [r7, #4]
 8012c56:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8012c58:	2300      	movs	r3, #0
}
 8012c5a:	4618      	mov	r0, r3
 8012c5c:	3728      	adds	r7, #40	; 0x28
 8012c5e:	46bd      	mov	sp, r7
 8012c60:	bdb0      	pop	{r4, r5, r7, pc}
 8012c62:	bf00      	nop

08012c64 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8012c64:	b580      	push	{r7, lr}
 8012c66:	b082      	sub	sp, #8
 8012c68:	af00      	add	r7, sp, #0
 8012c6a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	2b00      	cmp	r3, #0
 8012c70:	d106      	bne.n	8012c80 <tcp_output_segment_busy+0x1c>
 8012c72:	4b09      	ldr	r3, [pc, #36]	; (8012c98 <tcp_output_segment_busy+0x34>)
 8012c74:	f240 529a 	movw	r2, #1434	; 0x59a
 8012c78:	4908      	ldr	r1, [pc, #32]	; (8012c9c <tcp_output_segment_busy+0x38>)
 8012c7a:	4809      	ldr	r0, [pc, #36]	; (8012ca0 <tcp_output_segment_busy+0x3c>)
 8012c7c:	f004 fbda 	bl	8017434 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8012c80:	687b      	ldr	r3, [r7, #4]
 8012c82:	685b      	ldr	r3, [r3, #4]
 8012c84:	7b9b      	ldrb	r3, [r3, #14]
 8012c86:	2b01      	cmp	r3, #1
 8012c88:	d001      	beq.n	8012c8e <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8012c8a:	2301      	movs	r3, #1
 8012c8c:	e000      	b.n	8012c90 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8012c8e:	2300      	movs	r3, #0
}
 8012c90:	4618      	mov	r0, r3
 8012c92:	3708      	adds	r7, #8
 8012c94:	46bd      	mov	sp, r7
 8012c96:	bd80      	pop	{r7, pc}
 8012c98:	0801ae2c 	.word	0x0801ae2c
 8012c9c:	0801b3c8 	.word	0x0801b3c8
 8012ca0:	0801ae80 	.word	0x0801ae80

08012ca4 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8012ca4:	b5b0      	push	{r4, r5, r7, lr}
 8012ca6:	b08c      	sub	sp, #48	; 0x30
 8012ca8:	af04      	add	r7, sp, #16
 8012caa:	60f8      	str	r0, [r7, #12]
 8012cac:	60b9      	str	r1, [r7, #8]
 8012cae:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8012cb0:	68fb      	ldr	r3, [r7, #12]
 8012cb2:	2b00      	cmp	r3, #0
 8012cb4:	d106      	bne.n	8012cc4 <tcp_output_segment+0x20>
 8012cb6:	4b64      	ldr	r3, [pc, #400]	; (8012e48 <tcp_output_segment+0x1a4>)
 8012cb8:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8012cbc:	4963      	ldr	r1, [pc, #396]	; (8012e4c <tcp_output_segment+0x1a8>)
 8012cbe:	4864      	ldr	r0, [pc, #400]	; (8012e50 <tcp_output_segment+0x1ac>)
 8012cc0:	f004 fbb8 	bl	8017434 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8012cc4:	68bb      	ldr	r3, [r7, #8]
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	d106      	bne.n	8012cd8 <tcp_output_segment+0x34>
 8012cca:	4b5f      	ldr	r3, [pc, #380]	; (8012e48 <tcp_output_segment+0x1a4>)
 8012ccc:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8012cd0:	4960      	ldr	r1, [pc, #384]	; (8012e54 <tcp_output_segment+0x1b0>)
 8012cd2:	485f      	ldr	r0, [pc, #380]	; (8012e50 <tcp_output_segment+0x1ac>)
 8012cd4:	f004 fbae 	bl	8017434 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8012cd8:	687b      	ldr	r3, [r7, #4]
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	d106      	bne.n	8012cec <tcp_output_segment+0x48>
 8012cde:	4b5a      	ldr	r3, [pc, #360]	; (8012e48 <tcp_output_segment+0x1a4>)
 8012ce0:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8012ce4:	495c      	ldr	r1, [pc, #368]	; (8012e58 <tcp_output_segment+0x1b4>)
 8012ce6:	485a      	ldr	r0, [pc, #360]	; (8012e50 <tcp_output_segment+0x1ac>)
 8012ce8:	f004 fba4 	bl	8017434 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8012cec:	68f8      	ldr	r0, [r7, #12]
 8012cee:	f7ff ffb9 	bl	8012c64 <tcp_output_segment_busy>
 8012cf2:	4603      	mov	r3, r0
 8012cf4:	2b00      	cmp	r3, #0
 8012cf6:	d001      	beq.n	8012cfc <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8012cf8:	2300      	movs	r3, #0
 8012cfa:	e0a1      	b.n	8012e40 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8012cfc:	68bb      	ldr	r3, [r7, #8]
 8012cfe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012d00:	68fb      	ldr	r3, [r7, #12]
 8012d02:	68dc      	ldr	r4, [r3, #12]
 8012d04:	4610      	mov	r0, r2
 8012d06:	f7f9 fe0d 	bl	800c924 <lwip_htonl>
 8012d0a:	4603      	mov	r3, r0
 8012d0c:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8012d0e:	68bb      	ldr	r3, [r7, #8]
 8012d10:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8012d12:	68fb      	ldr	r3, [r7, #12]
 8012d14:	68dc      	ldr	r4, [r3, #12]
 8012d16:	4610      	mov	r0, r2
 8012d18:	f7f9 fdef 	bl	800c8fa <lwip_htons>
 8012d1c:	4603      	mov	r3, r0
 8012d1e:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8012d20:	68bb      	ldr	r3, [r7, #8]
 8012d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012d24:	68ba      	ldr	r2, [r7, #8]
 8012d26:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8012d28:	441a      	add	r2, r3
 8012d2a:	68bb      	ldr	r3, [r7, #8]
 8012d2c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8012d2e:	68fb      	ldr	r3, [r7, #12]
 8012d30:	68db      	ldr	r3, [r3, #12]
 8012d32:	3314      	adds	r3, #20
 8012d34:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8012d36:	68fb      	ldr	r3, [r7, #12]
 8012d38:	7a9b      	ldrb	r3, [r3, #10]
 8012d3a:	f003 0301 	and.w	r3, r3, #1
 8012d3e:	2b00      	cmp	r3, #0
 8012d40:	d015      	beq.n	8012d6e <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8012d42:	68bb      	ldr	r3, [r7, #8]
 8012d44:	3304      	adds	r3, #4
 8012d46:	461a      	mov	r2, r3
 8012d48:	6879      	ldr	r1, [r7, #4]
 8012d4a:	f44f 7006 	mov.w	r0, #536	; 0x218
 8012d4e:	f7fc fe8b 	bl	800fa68 <tcp_eff_send_mss_netif>
 8012d52:	4603      	mov	r3, r0
 8012d54:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8012d56:	8b7b      	ldrh	r3, [r7, #26]
 8012d58:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8012d5c:	4618      	mov	r0, r3
 8012d5e:	f7f9 fde1 	bl	800c924 <lwip_htonl>
 8012d62:	4602      	mov	r2, r0
 8012d64:	69fb      	ldr	r3, [r7, #28]
 8012d66:	601a      	str	r2, [r3, #0]
    opts += 1;
 8012d68:	69fb      	ldr	r3, [r7, #28]
 8012d6a:	3304      	adds	r3, #4
 8012d6c:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8012d6e:	68bb      	ldr	r3, [r7, #8]
 8012d70:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8012d74:	2b00      	cmp	r3, #0
 8012d76:	da02      	bge.n	8012d7e <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8012d78:	68bb      	ldr	r3, [r7, #8]
 8012d7a:	2200      	movs	r2, #0
 8012d7c:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8012d7e:	68bb      	ldr	r3, [r7, #8]
 8012d80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012d82:	2b00      	cmp	r3, #0
 8012d84:	d10c      	bne.n	8012da0 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8012d86:	4b35      	ldr	r3, [pc, #212]	; (8012e5c <tcp_output_segment+0x1b8>)
 8012d88:	681a      	ldr	r2, [r3, #0]
 8012d8a:	68bb      	ldr	r3, [r7, #8]
 8012d8c:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8012d8e:	68fb      	ldr	r3, [r7, #12]
 8012d90:	68db      	ldr	r3, [r3, #12]
 8012d92:	685b      	ldr	r3, [r3, #4]
 8012d94:	4618      	mov	r0, r3
 8012d96:	f7f9 fdc5 	bl	800c924 <lwip_htonl>
 8012d9a:	4602      	mov	r2, r0
 8012d9c:	68bb      	ldr	r3, [r7, #8]
 8012d9e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8012da0:	68fb      	ldr	r3, [r7, #12]
 8012da2:	68da      	ldr	r2, [r3, #12]
 8012da4:	68fb      	ldr	r3, [r7, #12]
 8012da6:	685b      	ldr	r3, [r3, #4]
 8012da8:	685b      	ldr	r3, [r3, #4]
 8012daa:	1ad3      	subs	r3, r2, r3
 8012dac:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8012dae:	68fb      	ldr	r3, [r7, #12]
 8012db0:	685b      	ldr	r3, [r3, #4]
 8012db2:	8959      	ldrh	r1, [r3, #10]
 8012db4:	68fb      	ldr	r3, [r7, #12]
 8012db6:	685b      	ldr	r3, [r3, #4]
 8012db8:	8b3a      	ldrh	r2, [r7, #24]
 8012dba:	1a8a      	subs	r2, r1, r2
 8012dbc:	b292      	uxth	r2, r2
 8012dbe:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8012dc0:	68fb      	ldr	r3, [r7, #12]
 8012dc2:	685b      	ldr	r3, [r3, #4]
 8012dc4:	8919      	ldrh	r1, [r3, #8]
 8012dc6:	68fb      	ldr	r3, [r7, #12]
 8012dc8:	685b      	ldr	r3, [r3, #4]
 8012dca:	8b3a      	ldrh	r2, [r7, #24]
 8012dcc:	1a8a      	subs	r2, r1, r2
 8012dce:	b292      	uxth	r2, r2
 8012dd0:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8012dd2:	68fb      	ldr	r3, [r7, #12]
 8012dd4:	685b      	ldr	r3, [r3, #4]
 8012dd6:	68fa      	ldr	r2, [r7, #12]
 8012dd8:	68d2      	ldr	r2, [r2, #12]
 8012dda:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8012ddc:	68fb      	ldr	r3, [r7, #12]
 8012dde:	68db      	ldr	r3, [r3, #12]
 8012de0:	2200      	movs	r2, #0
 8012de2:	741a      	strb	r2, [r3, #16]
 8012de4:	2200      	movs	r2, #0
 8012de6:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8012de8:	68fb      	ldr	r3, [r7, #12]
 8012dea:	68da      	ldr	r2, [r3, #12]
 8012dec:	68fb      	ldr	r3, [r7, #12]
 8012dee:	7a9b      	ldrb	r3, [r3, #10]
 8012df0:	f003 0301 	and.w	r3, r3, #1
 8012df4:	2b00      	cmp	r3, #0
 8012df6:	d001      	beq.n	8012dfc <tcp_output_segment+0x158>
 8012df8:	2318      	movs	r3, #24
 8012dfa:	e000      	b.n	8012dfe <tcp_output_segment+0x15a>
 8012dfc:	2314      	movs	r3, #20
 8012dfe:	4413      	add	r3, r2
 8012e00:	69fa      	ldr	r2, [r7, #28]
 8012e02:	429a      	cmp	r2, r3
 8012e04:	d006      	beq.n	8012e14 <tcp_output_segment+0x170>
 8012e06:	4b10      	ldr	r3, [pc, #64]	; (8012e48 <tcp_output_segment+0x1a4>)
 8012e08:	f240 621c 	movw	r2, #1564	; 0x61c
 8012e0c:	4914      	ldr	r1, [pc, #80]	; (8012e60 <tcp_output_segment+0x1bc>)
 8012e0e:	4810      	ldr	r0, [pc, #64]	; (8012e50 <tcp_output_segment+0x1ac>)
 8012e10:	f004 fb10 	bl	8017434 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8012e14:	68fb      	ldr	r3, [r7, #12]
 8012e16:	6858      	ldr	r0, [r3, #4]
 8012e18:	68b9      	ldr	r1, [r7, #8]
 8012e1a:	68bb      	ldr	r3, [r7, #8]
 8012e1c:	1d1c      	adds	r4, r3, #4
 8012e1e:	68bb      	ldr	r3, [r7, #8]
 8012e20:	7add      	ldrb	r5, [r3, #11]
 8012e22:	68bb      	ldr	r3, [r7, #8]
 8012e24:	7a9b      	ldrb	r3, [r3, #10]
 8012e26:	687a      	ldr	r2, [r7, #4]
 8012e28:	9202      	str	r2, [sp, #8]
 8012e2a:	2206      	movs	r2, #6
 8012e2c:	9201      	str	r2, [sp, #4]
 8012e2e:	9300      	str	r3, [sp, #0]
 8012e30:	462b      	mov	r3, r5
 8012e32:	4622      	mov	r2, r4
 8012e34:	f002 fd6a 	bl	801590c <ip4_output_if>
 8012e38:	4603      	mov	r3, r0
 8012e3a:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8012e3c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012e40:	4618      	mov	r0, r3
 8012e42:	3720      	adds	r7, #32
 8012e44:	46bd      	mov	sp, r7
 8012e46:	bdb0      	pop	{r4, r5, r7, pc}
 8012e48:	0801ae2c 	.word	0x0801ae2c
 8012e4c:	0801b3f0 	.word	0x0801b3f0
 8012e50:	0801ae80 	.word	0x0801ae80
 8012e54:	0801b410 	.word	0x0801b410
 8012e58:	0801b430 	.word	0x0801b430
 8012e5c:	200089b0 	.word	0x200089b0
 8012e60:	0801b454 	.word	0x0801b454

08012e64 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8012e64:	b5b0      	push	{r4, r5, r7, lr}
 8012e66:	b084      	sub	sp, #16
 8012e68:	af00      	add	r7, sp, #0
 8012e6a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	2b00      	cmp	r3, #0
 8012e70:	d106      	bne.n	8012e80 <tcp_rexmit_rto_prepare+0x1c>
 8012e72:	4b31      	ldr	r3, [pc, #196]	; (8012f38 <tcp_rexmit_rto_prepare+0xd4>)
 8012e74:	f240 6263 	movw	r2, #1635	; 0x663
 8012e78:	4930      	ldr	r1, [pc, #192]	; (8012f3c <tcp_rexmit_rto_prepare+0xd8>)
 8012e7a:	4831      	ldr	r0, [pc, #196]	; (8012f40 <tcp_rexmit_rto_prepare+0xdc>)
 8012e7c:	f004 fada 	bl	8017434 <iprintf>

  if (pcb->unacked == NULL) {
 8012e80:	687b      	ldr	r3, [r7, #4]
 8012e82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012e84:	2b00      	cmp	r3, #0
 8012e86:	d102      	bne.n	8012e8e <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8012e88:	f06f 0305 	mvn.w	r3, #5
 8012e8c:	e050      	b.n	8012f30 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012e92:	60fb      	str	r3, [r7, #12]
 8012e94:	e00b      	b.n	8012eae <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8012e96:	68f8      	ldr	r0, [r7, #12]
 8012e98:	f7ff fee4 	bl	8012c64 <tcp_output_segment_busy>
 8012e9c:	4603      	mov	r3, r0
 8012e9e:	2b00      	cmp	r3, #0
 8012ea0:	d002      	beq.n	8012ea8 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8012ea2:	f06f 0305 	mvn.w	r3, #5
 8012ea6:	e043      	b.n	8012f30 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8012ea8:	68fb      	ldr	r3, [r7, #12]
 8012eaa:	681b      	ldr	r3, [r3, #0]
 8012eac:	60fb      	str	r3, [r7, #12]
 8012eae:	68fb      	ldr	r3, [r7, #12]
 8012eb0:	681b      	ldr	r3, [r3, #0]
 8012eb2:	2b00      	cmp	r3, #0
 8012eb4:	d1ef      	bne.n	8012e96 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8012eb6:	68f8      	ldr	r0, [r7, #12]
 8012eb8:	f7ff fed4 	bl	8012c64 <tcp_output_segment_busy>
 8012ebc:	4603      	mov	r3, r0
 8012ebe:	2b00      	cmp	r3, #0
 8012ec0:	d002      	beq.n	8012ec8 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8012ec2:	f06f 0305 	mvn.w	r3, #5
 8012ec6:	e033      	b.n	8012f30 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8012ec8:	687b      	ldr	r3, [r7, #4]
 8012eca:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8012ecc:	68fb      	ldr	r3, [r7, #12]
 8012ece:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8012ed0:	687b      	ldr	r3, [r7, #4]
 8012ed2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8012ed8:	687b      	ldr	r3, [r7, #4]
 8012eda:	2200      	movs	r2, #0
 8012edc:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	8b5b      	ldrh	r3, [r3, #26]
 8012ee2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8012ee6:	b29a      	uxth	r2, r3
 8012ee8:	687b      	ldr	r3, [r7, #4]
 8012eea:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8012eec:	68fb      	ldr	r3, [r7, #12]
 8012eee:	68db      	ldr	r3, [r3, #12]
 8012ef0:	685b      	ldr	r3, [r3, #4]
 8012ef2:	4618      	mov	r0, r3
 8012ef4:	f7f9 fd16 	bl	800c924 <lwip_htonl>
 8012ef8:	4604      	mov	r4, r0
 8012efa:	68fb      	ldr	r3, [r7, #12]
 8012efc:	891b      	ldrh	r3, [r3, #8]
 8012efe:	461d      	mov	r5, r3
 8012f00:	68fb      	ldr	r3, [r7, #12]
 8012f02:	68db      	ldr	r3, [r3, #12]
 8012f04:	899b      	ldrh	r3, [r3, #12]
 8012f06:	b29b      	uxth	r3, r3
 8012f08:	4618      	mov	r0, r3
 8012f0a:	f7f9 fcf6 	bl	800c8fa <lwip_htons>
 8012f0e:	4603      	mov	r3, r0
 8012f10:	b2db      	uxtb	r3, r3
 8012f12:	f003 0303 	and.w	r3, r3, #3
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	d001      	beq.n	8012f1e <tcp_rexmit_rto_prepare+0xba>
 8012f1a:	2301      	movs	r3, #1
 8012f1c:	e000      	b.n	8012f20 <tcp_rexmit_rto_prepare+0xbc>
 8012f1e:	2300      	movs	r3, #0
 8012f20:	442b      	add	r3, r5
 8012f22:	18e2      	adds	r2, r4, r3
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	2200      	movs	r2, #0
 8012f2c:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 8012f2e:	2300      	movs	r3, #0
}
 8012f30:	4618      	mov	r0, r3
 8012f32:	3710      	adds	r7, #16
 8012f34:	46bd      	mov	sp, r7
 8012f36:	bdb0      	pop	{r4, r5, r7, pc}
 8012f38:	0801ae2c 	.word	0x0801ae2c
 8012f3c:	0801b468 	.word	0x0801b468
 8012f40:	0801ae80 	.word	0x0801ae80

08012f44 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8012f44:	b580      	push	{r7, lr}
 8012f46:	b082      	sub	sp, #8
 8012f48:	af00      	add	r7, sp, #0
 8012f4a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8012f4c:	687b      	ldr	r3, [r7, #4]
 8012f4e:	2b00      	cmp	r3, #0
 8012f50:	d106      	bne.n	8012f60 <tcp_rexmit_rto_commit+0x1c>
 8012f52:	4b0d      	ldr	r3, [pc, #52]	; (8012f88 <tcp_rexmit_rto_commit+0x44>)
 8012f54:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8012f58:	490c      	ldr	r1, [pc, #48]	; (8012f8c <tcp_rexmit_rto_commit+0x48>)
 8012f5a:	480d      	ldr	r0, [pc, #52]	; (8012f90 <tcp_rexmit_rto_commit+0x4c>)
 8012f5c:	f004 fa6a 	bl	8017434 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012f66:	2bff      	cmp	r3, #255	; 0xff
 8012f68:	d007      	beq.n	8012f7a <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012f70:	3301      	adds	r3, #1
 8012f72:	b2da      	uxtb	r2, r3
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8012f7a:	6878      	ldr	r0, [r7, #4]
 8012f7c:	f7ff fc7e 	bl	801287c <tcp_output>
}
 8012f80:	bf00      	nop
 8012f82:	3708      	adds	r7, #8
 8012f84:	46bd      	mov	sp, r7
 8012f86:	bd80      	pop	{r7, pc}
 8012f88:	0801ae2c 	.word	0x0801ae2c
 8012f8c:	0801b48c 	.word	0x0801b48c
 8012f90:	0801ae80 	.word	0x0801ae80

08012f94 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8012f94:	b580      	push	{r7, lr}
 8012f96:	b082      	sub	sp, #8
 8012f98:	af00      	add	r7, sp, #0
 8012f9a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8012f9c:	687b      	ldr	r3, [r7, #4]
 8012f9e:	2b00      	cmp	r3, #0
 8012fa0:	d106      	bne.n	8012fb0 <tcp_rexmit_rto+0x1c>
 8012fa2:	4b0a      	ldr	r3, [pc, #40]	; (8012fcc <tcp_rexmit_rto+0x38>)
 8012fa4:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8012fa8:	4909      	ldr	r1, [pc, #36]	; (8012fd0 <tcp_rexmit_rto+0x3c>)
 8012faa:	480a      	ldr	r0, [pc, #40]	; (8012fd4 <tcp_rexmit_rto+0x40>)
 8012fac:	f004 fa42 	bl	8017434 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8012fb0:	6878      	ldr	r0, [r7, #4]
 8012fb2:	f7ff ff57 	bl	8012e64 <tcp_rexmit_rto_prepare>
 8012fb6:	4603      	mov	r3, r0
 8012fb8:	2b00      	cmp	r3, #0
 8012fba:	d102      	bne.n	8012fc2 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8012fbc:	6878      	ldr	r0, [r7, #4]
 8012fbe:	f7ff ffc1 	bl	8012f44 <tcp_rexmit_rto_commit>
  }
}
 8012fc2:	bf00      	nop
 8012fc4:	3708      	adds	r7, #8
 8012fc6:	46bd      	mov	sp, r7
 8012fc8:	bd80      	pop	{r7, pc}
 8012fca:	bf00      	nop
 8012fcc:	0801ae2c 	.word	0x0801ae2c
 8012fd0:	0801b4b0 	.word	0x0801b4b0
 8012fd4:	0801ae80 	.word	0x0801ae80

08012fd8 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8012fd8:	b590      	push	{r4, r7, lr}
 8012fda:	b085      	sub	sp, #20
 8012fdc:	af00      	add	r7, sp, #0
 8012fde:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	2b00      	cmp	r3, #0
 8012fe4:	d106      	bne.n	8012ff4 <tcp_rexmit+0x1c>
 8012fe6:	4b2f      	ldr	r3, [pc, #188]	; (80130a4 <tcp_rexmit+0xcc>)
 8012fe8:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8012fec:	492e      	ldr	r1, [pc, #184]	; (80130a8 <tcp_rexmit+0xd0>)
 8012fee:	482f      	ldr	r0, [pc, #188]	; (80130ac <tcp_rexmit+0xd4>)
 8012ff0:	f004 fa20 	bl	8017434 <iprintf>

  if (pcb->unacked == NULL) {
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012ff8:	2b00      	cmp	r3, #0
 8012ffa:	d102      	bne.n	8013002 <tcp_rexmit+0x2a>
    return ERR_VAL;
 8012ffc:	f06f 0305 	mvn.w	r3, #5
 8013000:	e04c      	b.n	801309c <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8013002:	687b      	ldr	r3, [r7, #4]
 8013004:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013006:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8013008:	68b8      	ldr	r0, [r7, #8]
 801300a:	f7ff fe2b 	bl	8012c64 <tcp_output_segment_busy>
 801300e:	4603      	mov	r3, r0
 8013010:	2b00      	cmp	r3, #0
 8013012:	d002      	beq.n	801301a <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8013014:	f06f 0305 	mvn.w	r3, #5
 8013018:	e040      	b.n	801309c <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801301a:	68bb      	ldr	r3, [r7, #8]
 801301c:	681a      	ldr	r2, [r3, #0]
 801301e:	687b      	ldr	r3, [r7, #4]
 8013020:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 8013022:	687b      	ldr	r3, [r7, #4]
 8013024:	336c      	adds	r3, #108	; 0x6c
 8013026:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8013028:	e002      	b.n	8013030 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801302a:	68fb      	ldr	r3, [r7, #12]
 801302c:	681b      	ldr	r3, [r3, #0]
 801302e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8013030:	68fb      	ldr	r3, [r7, #12]
 8013032:	681b      	ldr	r3, [r3, #0]
 8013034:	2b00      	cmp	r3, #0
 8013036:	d011      	beq.n	801305c <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8013038:	68fb      	ldr	r3, [r7, #12]
 801303a:	681b      	ldr	r3, [r3, #0]
 801303c:	68db      	ldr	r3, [r3, #12]
 801303e:	685b      	ldr	r3, [r3, #4]
 8013040:	4618      	mov	r0, r3
 8013042:	f7f9 fc6f 	bl	800c924 <lwip_htonl>
 8013046:	4604      	mov	r4, r0
 8013048:	68bb      	ldr	r3, [r7, #8]
 801304a:	68db      	ldr	r3, [r3, #12]
 801304c:	685b      	ldr	r3, [r3, #4]
 801304e:	4618      	mov	r0, r3
 8013050:	f7f9 fc68 	bl	800c924 <lwip_htonl>
 8013054:	4603      	mov	r3, r0
 8013056:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8013058:	2b00      	cmp	r3, #0
 801305a:	dbe6      	blt.n	801302a <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 801305c:	68fb      	ldr	r3, [r7, #12]
 801305e:	681a      	ldr	r2, [r3, #0]
 8013060:	68bb      	ldr	r3, [r7, #8]
 8013062:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8013064:	68fb      	ldr	r3, [r7, #12]
 8013066:	68ba      	ldr	r2, [r7, #8]
 8013068:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801306a:	68bb      	ldr	r3, [r7, #8]
 801306c:	681b      	ldr	r3, [r3, #0]
 801306e:	2b00      	cmp	r3, #0
 8013070:	d103      	bne.n	801307a <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	2200      	movs	r2, #0
 8013076:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801307a:	687b      	ldr	r3, [r7, #4]
 801307c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8013080:	2bff      	cmp	r3, #255	; 0xff
 8013082:	d007      	beq.n	8013094 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801308a:	3301      	adds	r3, #1
 801308c:	b2da      	uxtb	r2, r3
 801308e:	687b      	ldr	r3, [r7, #4]
 8013090:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8013094:	687b      	ldr	r3, [r7, #4]
 8013096:	2200      	movs	r2, #0
 8013098:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801309a:	2300      	movs	r3, #0
}
 801309c:	4618      	mov	r0, r3
 801309e:	3714      	adds	r7, #20
 80130a0:	46bd      	mov	sp, r7
 80130a2:	bd90      	pop	{r4, r7, pc}
 80130a4:	0801ae2c 	.word	0x0801ae2c
 80130a8:	0801b4cc 	.word	0x0801b4cc
 80130ac:	0801ae80 	.word	0x0801ae80

080130b0 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 80130b0:	b580      	push	{r7, lr}
 80130b2:	b082      	sub	sp, #8
 80130b4:	af00      	add	r7, sp, #0
 80130b6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 80130b8:	687b      	ldr	r3, [r7, #4]
 80130ba:	2b00      	cmp	r3, #0
 80130bc:	d106      	bne.n	80130cc <tcp_rexmit_fast+0x1c>
 80130be:	4b2a      	ldr	r3, [pc, #168]	; (8013168 <tcp_rexmit_fast+0xb8>)
 80130c0:	f240 62f9 	movw	r2, #1785	; 0x6f9
 80130c4:	4929      	ldr	r1, [pc, #164]	; (801316c <tcp_rexmit_fast+0xbc>)
 80130c6:	482a      	ldr	r0, [pc, #168]	; (8013170 <tcp_rexmit_fast+0xc0>)
 80130c8:	f004 f9b4 	bl	8017434 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80130d0:	2b00      	cmp	r3, #0
 80130d2:	d044      	beq.n	801315e <tcp_rexmit_fast+0xae>
 80130d4:	687b      	ldr	r3, [r7, #4]
 80130d6:	8b5b      	ldrh	r3, [r3, #26]
 80130d8:	f003 0304 	and.w	r3, r3, #4
 80130dc:	2b00      	cmp	r3, #0
 80130de:	d13e      	bne.n	801315e <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 80130e0:	6878      	ldr	r0, [r7, #4]
 80130e2:	f7ff ff79 	bl	8012fd8 <tcp_rexmit>
 80130e6:	4603      	mov	r3, r0
 80130e8:	2b00      	cmp	r3, #0
 80130ea:	d138      	bne.n	801315e <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 80130ec:	687b      	ldr	r3, [r7, #4]
 80130ee:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80130f2:	687b      	ldr	r3, [r7, #4]
 80130f4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80130f8:	4293      	cmp	r3, r2
 80130fa:	bf28      	it	cs
 80130fc:	4613      	movcs	r3, r2
 80130fe:	b29b      	uxth	r3, r3
 8013100:	0fda      	lsrs	r2, r3, #31
 8013102:	4413      	add	r3, r2
 8013104:	105b      	asrs	r3, r3, #1
 8013106:	b29a      	uxth	r2, r3
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801310e:	687b      	ldr	r3, [r7, #4]
 8013110:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8013114:	461a      	mov	r2, r3
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801311a:	005b      	lsls	r3, r3, #1
 801311c:	429a      	cmp	r2, r3
 801311e:	d206      	bcs.n	801312e <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8013120:	687b      	ldr	r3, [r7, #4]
 8013122:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013124:	005b      	lsls	r3, r3, #1
 8013126:	b29a      	uxth	r2, r3
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801312e:	687b      	ldr	r3, [r7, #4]
 8013130:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8013134:	687b      	ldr	r3, [r7, #4]
 8013136:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013138:	4619      	mov	r1, r3
 801313a:	0049      	lsls	r1, r1, #1
 801313c:	440b      	add	r3, r1
 801313e:	b29b      	uxth	r3, r3
 8013140:	4413      	add	r3, r2
 8013142:	b29a      	uxth	r2, r3
 8013144:	687b      	ldr	r3, [r7, #4]
 8013146:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 801314a:	687b      	ldr	r3, [r7, #4]
 801314c:	8b5b      	ldrh	r3, [r3, #26]
 801314e:	f043 0304 	orr.w	r3, r3, #4
 8013152:	b29a      	uxth	r2, r3
 8013154:	687b      	ldr	r3, [r7, #4]
 8013156:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8013158:	687b      	ldr	r3, [r7, #4]
 801315a:	2200      	movs	r2, #0
 801315c:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 801315e:	bf00      	nop
 8013160:	3708      	adds	r7, #8
 8013162:	46bd      	mov	sp, r7
 8013164:	bd80      	pop	{r7, pc}
 8013166:	bf00      	nop
 8013168:	0801ae2c 	.word	0x0801ae2c
 801316c:	0801b4e4 	.word	0x0801b4e4
 8013170:	0801ae80 	.word	0x0801ae80

08013174 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8013174:	b580      	push	{r7, lr}
 8013176:	b086      	sub	sp, #24
 8013178:	af00      	add	r7, sp, #0
 801317a:	60f8      	str	r0, [r7, #12]
 801317c:	607b      	str	r3, [r7, #4]
 801317e:	460b      	mov	r3, r1
 8013180:	817b      	strh	r3, [r7, #10]
 8013182:	4613      	mov	r3, r2
 8013184:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8013186:	897a      	ldrh	r2, [r7, #10]
 8013188:	893b      	ldrh	r3, [r7, #8]
 801318a:	4413      	add	r3, r2
 801318c:	b29b      	uxth	r3, r3
 801318e:	3314      	adds	r3, #20
 8013190:	b29b      	uxth	r3, r3
 8013192:	f44f 7220 	mov.w	r2, #640	; 0x280
 8013196:	4619      	mov	r1, r3
 8013198:	2022      	movs	r0, #34	; 0x22
 801319a:	f7fa fc07 	bl	800d9ac <pbuf_alloc>
 801319e:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 80131a0:	697b      	ldr	r3, [r7, #20]
 80131a2:	2b00      	cmp	r3, #0
 80131a4:	d04d      	beq.n	8013242 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 80131a6:	897b      	ldrh	r3, [r7, #10]
 80131a8:	3313      	adds	r3, #19
 80131aa:	697a      	ldr	r2, [r7, #20]
 80131ac:	8952      	ldrh	r2, [r2, #10]
 80131ae:	4293      	cmp	r3, r2
 80131b0:	db06      	blt.n	80131c0 <tcp_output_alloc_header_common+0x4c>
 80131b2:	4b26      	ldr	r3, [pc, #152]	; (801324c <tcp_output_alloc_header_common+0xd8>)
 80131b4:	f240 7223 	movw	r2, #1827	; 0x723
 80131b8:	4925      	ldr	r1, [pc, #148]	; (8013250 <tcp_output_alloc_header_common+0xdc>)
 80131ba:	4826      	ldr	r0, [pc, #152]	; (8013254 <tcp_output_alloc_header_common+0xe0>)
 80131bc:	f004 f93a 	bl	8017434 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 80131c0:	697b      	ldr	r3, [r7, #20]
 80131c2:	685b      	ldr	r3, [r3, #4]
 80131c4:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 80131c6:	8c3b      	ldrh	r3, [r7, #32]
 80131c8:	4618      	mov	r0, r3
 80131ca:	f7f9 fb96 	bl	800c8fa <lwip_htons>
 80131ce:	4603      	mov	r3, r0
 80131d0:	461a      	mov	r2, r3
 80131d2:	693b      	ldr	r3, [r7, #16]
 80131d4:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 80131d6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80131d8:	4618      	mov	r0, r3
 80131da:	f7f9 fb8e 	bl	800c8fa <lwip_htons>
 80131de:	4603      	mov	r3, r0
 80131e0:	461a      	mov	r2, r3
 80131e2:	693b      	ldr	r3, [r7, #16]
 80131e4:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 80131e6:	693b      	ldr	r3, [r7, #16]
 80131e8:	687a      	ldr	r2, [r7, #4]
 80131ea:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 80131ec:	68f8      	ldr	r0, [r7, #12]
 80131ee:	f7f9 fb99 	bl	800c924 <lwip_htonl>
 80131f2:	4602      	mov	r2, r0
 80131f4:	693b      	ldr	r3, [r7, #16]
 80131f6:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 80131f8:	897b      	ldrh	r3, [r7, #10]
 80131fa:	089b      	lsrs	r3, r3, #2
 80131fc:	b29b      	uxth	r3, r3
 80131fe:	3305      	adds	r3, #5
 8013200:	b29b      	uxth	r3, r3
 8013202:	031b      	lsls	r3, r3, #12
 8013204:	b29a      	uxth	r2, r3
 8013206:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801320a:	b29b      	uxth	r3, r3
 801320c:	4313      	orrs	r3, r2
 801320e:	b29b      	uxth	r3, r3
 8013210:	4618      	mov	r0, r3
 8013212:	f7f9 fb72 	bl	800c8fa <lwip_htons>
 8013216:	4603      	mov	r3, r0
 8013218:	461a      	mov	r2, r3
 801321a:	693b      	ldr	r3, [r7, #16]
 801321c:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801321e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8013220:	4618      	mov	r0, r3
 8013222:	f7f9 fb6a 	bl	800c8fa <lwip_htons>
 8013226:	4603      	mov	r3, r0
 8013228:	461a      	mov	r2, r3
 801322a:	693b      	ldr	r3, [r7, #16]
 801322c:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801322e:	693b      	ldr	r3, [r7, #16]
 8013230:	2200      	movs	r2, #0
 8013232:	741a      	strb	r2, [r3, #16]
 8013234:	2200      	movs	r2, #0
 8013236:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8013238:	693b      	ldr	r3, [r7, #16]
 801323a:	2200      	movs	r2, #0
 801323c:	749a      	strb	r2, [r3, #18]
 801323e:	2200      	movs	r2, #0
 8013240:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8013242:	697b      	ldr	r3, [r7, #20]
}
 8013244:	4618      	mov	r0, r3
 8013246:	3718      	adds	r7, #24
 8013248:	46bd      	mov	sp, r7
 801324a:	bd80      	pop	{r7, pc}
 801324c:	0801ae2c 	.word	0x0801ae2c
 8013250:	0801b504 	.word	0x0801b504
 8013254:	0801ae80 	.word	0x0801ae80

08013258 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8013258:	b5b0      	push	{r4, r5, r7, lr}
 801325a:	b08a      	sub	sp, #40	; 0x28
 801325c:	af04      	add	r7, sp, #16
 801325e:	60f8      	str	r0, [r7, #12]
 8013260:	607b      	str	r3, [r7, #4]
 8013262:	460b      	mov	r3, r1
 8013264:	817b      	strh	r3, [r7, #10]
 8013266:	4613      	mov	r3, r2
 8013268:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801326a:	68fb      	ldr	r3, [r7, #12]
 801326c:	2b00      	cmp	r3, #0
 801326e:	d106      	bne.n	801327e <tcp_output_alloc_header+0x26>
 8013270:	4b15      	ldr	r3, [pc, #84]	; (80132c8 <tcp_output_alloc_header+0x70>)
 8013272:	f240 7242 	movw	r2, #1858	; 0x742
 8013276:	4915      	ldr	r1, [pc, #84]	; (80132cc <tcp_output_alloc_header+0x74>)
 8013278:	4815      	ldr	r0, [pc, #84]	; (80132d0 <tcp_output_alloc_header+0x78>)
 801327a:	f004 f8db 	bl	8017434 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801327e:	68fb      	ldr	r3, [r7, #12]
 8013280:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8013282:	68fb      	ldr	r3, [r7, #12]
 8013284:	8adb      	ldrh	r3, [r3, #22]
 8013286:	68fa      	ldr	r2, [r7, #12]
 8013288:	8b12      	ldrh	r2, [r2, #24]
 801328a:	68f9      	ldr	r1, [r7, #12]
 801328c:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 801328e:	893d      	ldrh	r5, [r7, #8]
 8013290:	897c      	ldrh	r4, [r7, #10]
 8013292:	9103      	str	r1, [sp, #12]
 8013294:	2110      	movs	r1, #16
 8013296:	9102      	str	r1, [sp, #8]
 8013298:	9201      	str	r2, [sp, #4]
 801329a:	9300      	str	r3, [sp, #0]
 801329c:	687b      	ldr	r3, [r7, #4]
 801329e:	462a      	mov	r2, r5
 80132a0:	4621      	mov	r1, r4
 80132a2:	f7ff ff67 	bl	8013174 <tcp_output_alloc_header_common>
 80132a6:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 80132a8:	697b      	ldr	r3, [r7, #20]
 80132aa:	2b00      	cmp	r3, #0
 80132ac:	d006      	beq.n	80132bc <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80132ae:	68fb      	ldr	r3, [r7, #12]
 80132b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80132b2:	68fa      	ldr	r2, [r7, #12]
 80132b4:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80132b6:	441a      	add	r2, r3
 80132b8:	68fb      	ldr	r3, [r7, #12]
 80132ba:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 80132bc:	697b      	ldr	r3, [r7, #20]
}
 80132be:	4618      	mov	r0, r3
 80132c0:	3718      	adds	r7, #24
 80132c2:	46bd      	mov	sp, r7
 80132c4:	bdb0      	pop	{r4, r5, r7, pc}
 80132c6:	bf00      	nop
 80132c8:	0801ae2c 	.word	0x0801ae2c
 80132cc:	0801b534 	.word	0x0801b534
 80132d0:	0801ae80 	.word	0x0801ae80

080132d4 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 80132d4:	b580      	push	{r7, lr}
 80132d6:	b088      	sub	sp, #32
 80132d8:	af00      	add	r7, sp, #0
 80132da:	60f8      	str	r0, [r7, #12]
 80132dc:	60b9      	str	r1, [r7, #8]
 80132de:	4611      	mov	r1, r2
 80132e0:	461a      	mov	r2, r3
 80132e2:	460b      	mov	r3, r1
 80132e4:	71fb      	strb	r3, [r7, #7]
 80132e6:	4613      	mov	r3, r2
 80132e8:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 80132ea:	2300      	movs	r3, #0
 80132ec:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 80132ee:	68bb      	ldr	r3, [r7, #8]
 80132f0:	2b00      	cmp	r3, #0
 80132f2:	d106      	bne.n	8013302 <tcp_output_fill_options+0x2e>
 80132f4:	4b12      	ldr	r3, [pc, #72]	; (8013340 <tcp_output_fill_options+0x6c>)
 80132f6:	f240 7256 	movw	r2, #1878	; 0x756
 80132fa:	4912      	ldr	r1, [pc, #72]	; (8013344 <tcp_output_fill_options+0x70>)
 80132fc:	4812      	ldr	r0, [pc, #72]	; (8013348 <tcp_output_fill_options+0x74>)
 80132fe:	f004 f899 	bl	8017434 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8013302:	68bb      	ldr	r3, [r7, #8]
 8013304:	685b      	ldr	r3, [r3, #4]
 8013306:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8013308:	69bb      	ldr	r3, [r7, #24]
 801330a:	3314      	adds	r3, #20
 801330c:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801330e:	8bfb      	ldrh	r3, [r7, #30]
 8013310:	009b      	lsls	r3, r3, #2
 8013312:	461a      	mov	r2, r3
 8013314:	79fb      	ldrb	r3, [r7, #7]
 8013316:	009b      	lsls	r3, r3, #2
 8013318:	f003 0304 	and.w	r3, r3, #4
 801331c:	4413      	add	r3, r2
 801331e:	3314      	adds	r3, #20
 8013320:	69ba      	ldr	r2, [r7, #24]
 8013322:	4413      	add	r3, r2
 8013324:	697a      	ldr	r2, [r7, #20]
 8013326:	429a      	cmp	r2, r3
 8013328:	d006      	beq.n	8013338 <tcp_output_fill_options+0x64>
 801332a:	4b05      	ldr	r3, [pc, #20]	; (8013340 <tcp_output_fill_options+0x6c>)
 801332c:	f240 7275 	movw	r2, #1909	; 0x775
 8013330:	4906      	ldr	r1, [pc, #24]	; (801334c <tcp_output_fill_options+0x78>)
 8013332:	4805      	ldr	r0, [pc, #20]	; (8013348 <tcp_output_fill_options+0x74>)
 8013334:	f004 f87e 	bl	8017434 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8013338:	bf00      	nop
 801333a:	3720      	adds	r7, #32
 801333c:	46bd      	mov	sp, r7
 801333e:	bd80      	pop	{r7, pc}
 8013340:	0801ae2c 	.word	0x0801ae2c
 8013344:	0801b55c 	.word	0x0801b55c
 8013348:	0801ae80 	.word	0x0801ae80
 801334c:	0801b454 	.word	0x0801b454

08013350 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8013350:	b580      	push	{r7, lr}
 8013352:	b08a      	sub	sp, #40	; 0x28
 8013354:	af04      	add	r7, sp, #16
 8013356:	60f8      	str	r0, [r7, #12]
 8013358:	60b9      	str	r1, [r7, #8]
 801335a:	607a      	str	r2, [r7, #4]
 801335c:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801335e:	68bb      	ldr	r3, [r7, #8]
 8013360:	2b00      	cmp	r3, #0
 8013362:	d106      	bne.n	8013372 <tcp_output_control_segment+0x22>
 8013364:	4b1c      	ldr	r3, [pc, #112]	; (80133d8 <tcp_output_control_segment+0x88>)
 8013366:	f240 7287 	movw	r2, #1927	; 0x787
 801336a:	491c      	ldr	r1, [pc, #112]	; (80133dc <tcp_output_control_segment+0x8c>)
 801336c:	481c      	ldr	r0, [pc, #112]	; (80133e0 <tcp_output_control_segment+0x90>)
 801336e:	f004 f861 	bl	8017434 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8013372:	683a      	ldr	r2, [r7, #0]
 8013374:	6879      	ldr	r1, [r7, #4]
 8013376:	68f8      	ldr	r0, [r7, #12]
 8013378:	f7fe ff40 	bl	80121fc <tcp_route>
 801337c:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801337e:	693b      	ldr	r3, [r7, #16]
 8013380:	2b00      	cmp	r3, #0
 8013382:	d102      	bne.n	801338a <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8013384:	23fc      	movs	r3, #252	; 0xfc
 8013386:	75fb      	strb	r3, [r7, #23]
 8013388:	e01c      	b.n	80133c4 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801338a:	68fb      	ldr	r3, [r7, #12]
 801338c:	2b00      	cmp	r3, #0
 801338e:	d006      	beq.n	801339e <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8013390:	68fb      	ldr	r3, [r7, #12]
 8013392:	7adb      	ldrb	r3, [r3, #11]
 8013394:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8013396:	68fb      	ldr	r3, [r7, #12]
 8013398:	7a9b      	ldrb	r3, [r3, #10]
 801339a:	757b      	strb	r3, [r7, #21]
 801339c:	e003      	b.n	80133a6 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801339e:	23ff      	movs	r3, #255	; 0xff
 80133a0:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 80133a2:	2300      	movs	r3, #0
 80133a4:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 80133a6:	7dba      	ldrb	r2, [r7, #22]
 80133a8:	693b      	ldr	r3, [r7, #16]
 80133aa:	9302      	str	r3, [sp, #8]
 80133ac:	2306      	movs	r3, #6
 80133ae:	9301      	str	r3, [sp, #4]
 80133b0:	7d7b      	ldrb	r3, [r7, #21]
 80133b2:	9300      	str	r3, [sp, #0]
 80133b4:	4613      	mov	r3, r2
 80133b6:	683a      	ldr	r2, [r7, #0]
 80133b8:	6879      	ldr	r1, [r7, #4]
 80133ba:	68b8      	ldr	r0, [r7, #8]
 80133bc:	f002 faa6 	bl	801590c <ip4_output_if>
 80133c0:	4603      	mov	r3, r0
 80133c2:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 80133c4:	68b8      	ldr	r0, [r7, #8]
 80133c6:	f7fa fdd5 	bl	800df74 <pbuf_free>
  return err;
 80133ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80133ce:	4618      	mov	r0, r3
 80133d0:	3718      	adds	r7, #24
 80133d2:	46bd      	mov	sp, r7
 80133d4:	bd80      	pop	{r7, pc}
 80133d6:	bf00      	nop
 80133d8:	0801ae2c 	.word	0x0801ae2c
 80133dc:	0801b584 	.word	0x0801b584
 80133e0:	0801ae80 	.word	0x0801ae80

080133e4 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 80133e4:	b590      	push	{r4, r7, lr}
 80133e6:	b08b      	sub	sp, #44	; 0x2c
 80133e8:	af04      	add	r7, sp, #16
 80133ea:	60f8      	str	r0, [r7, #12]
 80133ec:	60b9      	str	r1, [r7, #8]
 80133ee:	607a      	str	r2, [r7, #4]
 80133f0:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 80133f2:	683b      	ldr	r3, [r7, #0]
 80133f4:	2b00      	cmp	r3, #0
 80133f6:	d106      	bne.n	8013406 <tcp_rst+0x22>
 80133f8:	4b1f      	ldr	r3, [pc, #124]	; (8013478 <tcp_rst+0x94>)
 80133fa:	f240 72c4 	movw	r2, #1988	; 0x7c4
 80133fe:	491f      	ldr	r1, [pc, #124]	; (801347c <tcp_rst+0x98>)
 8013400:	481f      	ldr	r0, [pc, #124]	; (8013480 <tcp_rst+0x9c>)
 8013402:	f004 f817 	bl	8017434 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8013406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013408:	2b00      	cmp	r3, #0
 801340a:	d106      	bne.n	801341a <tcp_rst+0x36>
 801340c:	4b1a      	ldr	r3, [pc, #104]	; (8013478 <tcp_rst+0x94>)
 801340e:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8013412:	491c      	ldr	r1, [pc, #112]	; (8013484 <tcp_rst+0xa0>)
 8013414:	481a      	ldr	r0, [pc, #104]	; (8013480 <tcp_rst+0x9c>)
 8013416:	f004 f80d 	bl	8017434 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801341a:	2300      	movs	r3, #0
 801341c:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801341e:	f246 0308 	movw	r3, #24584	; 0x6008
 8013422:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8013424:	7dfb      	ldrb	r3, [r7, #23]
 8013426:	b29c      	uxth	r4, r3
 8013428:	68b8      	ldr	r0, [r7, #8]
 801342a:	f7f9 fa7b 	bl	800c924 <lwip_htonl>
 801342e:	4602      	mov	r2, r0
 8013430:	8abb      	ldrh	r3, [r7, #20]
 8013432:	9303      	str	r3, [sp, #12]
 8013434:	2314      	movs	r3, #20
 8013436:	9302      	str	r3, [sp, #8]
 8013438:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 801343a:	9301      	str	r3, [sp, #4]
 801343c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801343e:	9300      	str	r3, [sp, #0]
 8013440:	4613      	mov	r3, r2
 8013442:	2200      	movs	r2, #0
 8013444:	4621      	mov	r1, r4
 8013446:	6878      	ldr	r0, [r7, #4]
 8013448:	f7ff fe94 	bl	8013174 <tcp_output_alloc_header_common>
 801344c:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801344e:	693b      	ldr	r3, [r7, #16]
 8013450:	2b00      	cmp	r3, #0
 8013452:	d00c      	beq.n	801346e <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8013454:	7dfb      	ldrb	r3, [r7, #23]
 8013456:	2200      	movs	r2, #0
 8013458:	6939      	ldr	r1, [r7, #16]
 801345a:	68f8      	ldr	r0, [r7, #12]
 801345c:	f7ff ff3a 	bl	80132d4 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8013460:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013462:	683a      	ldr	r2, [r7, #0]
 8013464:	6939      	ldr	r1, [r7, #16]
 8013466:	68f8      	ldr	r0, [r7, #12]
 8013468:	f7ff ff72 	bl	8013350 <tcp_output_control_segment>
 801346c:	e000      	b.n	8013470 <tcp_rst+0x8c>
    return;
 801346e:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8013470:	371c      	adds	r7, #28
 8013472:	46bd      	mov	sp, r7
 8013474:	bd90      	pop	{r4, r7, pc}
 8013476:	bf00      	nop
 8013478:	0801ae2c 	.word	0x0801ae2c
 801347c:	0801b5b0 	.word	0x0801b5b0
 8013480:	0801ae80 	.word	0x0801ae80
 8013484:	0801b5cc 	.word	0x0801b5cc

08013488 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8013488:	b590      	push	{r4, r7, lr}
 801348a:	b087      	sub	sp, #28
 801348c:	af00      	add	r7, sp, #0
 801348e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8013490:	2300      	movs	r3, #0
 8013492:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8013494:	2300      	movs	r3, #0
 8013496:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8013498:	687b      	ldr	r3, [r7, #4]
 801349a:	2b00      	cmp	r3, #0
 801349c:	d106      	bne.n	80134ac <tcp_send_empty_ack+0x24>
 801349e:	4b28      	ldr	r3, [pc, #160]	; (8013540 <tcp_send_empty_ack+0xb8>)
 80134a0:	f240 72ea 	movw	r2, #2026	; 0x7ea
 80134a4:	4927      	ldr	r1, [pc, #156]	; (8013544 <tcp_send_empty_ack+0xbc>)
 80134a6:	4828      	ldr	r0, [pc, #160]	; (8013548 <tcp_send_empty_ack+0xc0>)
 80134a8:	f003 ffc4 	bl	8017434 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80134ac:	7dfb      	ldrb	r3, [r7, #23]
 80134ae:	009b      	lsls	r3, r3, #2
 80134b0:	b2db      	uxtb	r3, r3
 80134b2:	f003 0304 	and.w	r3, r3, #4
 80134b6:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 80134b8:	7d7b      	ldrb	r3, [r7, #21]
 80134ba:	b29c      	uxth	r4, r3
 80134bc:	687b      	ldr	r3, [r7, #4]
 80134be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80134c0:	4618      	mov	r0, r3
 80134c2:	f7f9 fa2f 	bl	800c924 <lwip_htonl>
 80134c6:	4603      	mov	r3, r0
 80134c8:	2200      	movs	r2, #0
 80134ca:	4621      	mov	r1, r4
 80134cc:	6878      	ldr	r0, [r7, #4]
 80134ce:	f7ff fec3 	bl	8013258 <tcp_output_alloc_header>
 80134d2:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80134d4:	693b      	ldr	r3, [r7, #16]
 80134d6:	2b00      	cmp	r3, #0
 80134d8:	d109      	bne.n	80134ee <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	8b5b      	ldrh	r3, [r3, #26]
 80134de:	f043 0303 	orr.w	r3, r3, #3
 80134e2:	b29a      	uxth	r2, r3
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 80134e8:	f06f 0301 	mvn.w	r3, #1
 80134ec:	e023      	b.n	8013536 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 80134ee:	7dbb      	ldrb	r3, [r7, #22]
 80134f0:	7dfa      	ldrb	r2, [r7, #23]
 80134f2:	6939      	ldr	r1, [r7, #16]
 80134f4:	6878      	ldr	r0, [r7, #4]
 80134f6:	f7ff feed 	bl	80132d4 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80134fa:	687a      	ldr	r2, [r7, #4]
 80134fc:	687b      	ldr	r3, [r7, #4]
 80134fe:	3304      	adds	r3, #4
 8013500:	6939      	ldr	r1, [r7, #16]
 8013502:	6878      	ldr	r0, [r7, #4]
 8013504:	f7ff ff24 	bl	8013350 <tcp_output_control_segment>
 8013508:	4603      	mov	r3, r0
 801350a:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 801350c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013510:	2b00      	cmp	r3, #0
 8013512:	d007      	beq.n	8013524 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8013514:	687b      	ldr	r3, [r7, #4]
 8013516:	8b5b      	ldrh	r3, [r3, #26]
 8013518:	f043 0303 	orr.w	r3, r3, #3
 801351c:	b29a      	uxth	r2, r3
 801351e:	687b      	ldr	r3, [r7, #4]
 8013520:	835a      	strh	r2, [r3, #26]
 8013522:	e006      	b.n	8013532 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8013524:	687b      	ldr	r3, [r7, #4]
 8013526:	8b5b      	ldrh	r3, [r3, #26]
 8013528:	f023 0303 	bic.w	r3, r3, #3
 801352c:	b29a      	uxth	r2, r3
 801352e:	687b      	ldr	r3, [r7, #4]
 8013530:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8013532:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013536:	4618      	mov	r0, r3
 8013538:	371c      	adds	r7, #28
 801353a:	46bd      	mov	sp, r7
 801353c:	bd90      	pop	{r4, r7, pc}
 801353e:	bf00      	nop
 8013540:	0801ae2c 	.word	0x0801ae2c
 8013544:	0801b5e8 	.word	0x0801b5e8
 8013548:	0801ae80 	.word	0x0801ae80

0801354c <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801354c:	b590      	push	{r4, r7, lr}
 801354e:	b087      	sub	sp, #28
 8013550:	af00      	add	r7, sp, #0
 8013552:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8013554:	2300      	movs	r3, #0
 8013556:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8013558:	687b      	ldr	r3, [r7, #4]
 801355a:	2b00      	cmp	r3, #0
 801355c:	d106      	bne.n	801356c <tcp_keepalive+0x20>
 801355e:	4b18      	ldr	r3, [pc, #96]	; (80135c0 <tcp_keepalive+0x74>)
 8013560:	f640 0224 	movw	r2, #2084	; 0x824
 8013564:	4917      	ldr	r1, [pc, #92]	; (80135c4 <tcp_keepalive+0x78>)
 8013566:	4818      	ldr	r0, [pc, #96]	; (80135c8 <tcp_keepalive+0x7c>)
 8013568:	f003 ff64 	bl	8017434 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801356c:	7dfb      	ldrb	r3, [r7, #23]
 801356e:	b29c      	uxth	r4, r3
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013574:	3b01      	subs	r3, #1
 8013576:	4618      	mov	r0, r3
 8013578:	f7f9 f9d4 	bl	800c924 <lwip_htonl>
 801357c:	4603      	mov	r3, r0
 801357e:	2200      	movs	r2, #0
 8013580:	4621      	mov	r1, r4
 8013582:	6878      	ldr	r0, [r7, #4]
 8013584:	f7ff fe68 	bl	8013258 <tcp_output_alloc_header>
 8013588:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801358a:	693b      	ldr	r3, [r7, #16]
 801358c:	2b00      	cmp	r3, #0
 801358e:	d102      	bne.n	8013596 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8013590:	f04f 33ff 	mov.w	r3, #4294967295
 8013594:	e010      	b.n	80135b8 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8013596:	7dfb      	ldrb	r3, [r7, #23]
 8013598:	2200      	movs	r2, #0
 801359a:	6939      	ldr	r1, [r7, #16]
 801359c:	6878      	ldr	r0, [r7, #4]
 801359e:	f7ff fe99 	bl	80132d4 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80135a2:	687a      	ldr	r2, [r7, #4]
 80135a4:	687b      	ldr	r3, [r7, #4]
 80135a6:	3304      	adds	r3, #4
 80135a8:	6939      	ldr	r1, [r7, #16]
 80135aa:	6878      	ldr	r0, [r7, #4]
 80135ac:	f7ff fed0 	bl	8013350 <tcp_output_control_segment>
 80135b0:	4603      	mov	r3, r0
 80135b2:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80135b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80135b8:	4618      	mov	r0, r3
 80135ba:	371c      	adds	r7, #28
 80135bc:	46bd      	mov	sp, r7
 80135be:	bd90      	pop	{r4, r7, pc}
 80135c0:	0801ae2c 	.word	0x0801ae2c
 80135c4:	0801b608 	.word	0x0801b608
 80135c8:	0801ae80 	.word	0x0801ae80

080135cc <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 80135cc:	b590      	push	{r4, r7, lr}
 80135ce:	b08b      	sub	sp, #44	; 0x2c
 80135d0:	af00      	add	r7, sp, #0
 80135d2:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80135d4:	2300      	movs	r3, #0
 80135d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 80135da:	687b      	ldr	r3, [r7, #4]
 80135dc:	2b00      	cmp	r3, #0
 80135de:	d106      	bne.n	80135ee <tcp_zero_window_probe+0x22>
 80135e0:	4b4c      	ldr	r3, [pc, #304]	; (8013714 <tcp_zero_window_probe+0x148>)
 80135e2:	f640 024f 	movw	r2, #2127	; 0x84f
 80135e6:	494c      	ldr	r1, [pc, #304]	; (8013718 <tcp_zero_window_probe+0x14c>)
 80135e8:	484c      	ldr	r0, [pc, #304]	; (801371c <tcp_zero_window_probe+0x150>)
 80135ea:	f003 ff23 	bl	8017434 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 80135ee:	687b      	ldr	r3, [r7, #4]
 80135f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80135f2:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 80135f4:	6a3b      	ldr	r3, [r7, #32]
 80135f6:	2b00      	cmp	r3, #0
 80135f8:	d101      	bne.n	80135fe <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 80135fa:	2300      	movs	r3, #0
 80135fc:	e086      	b.n	801370c <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8013604:	2bff      	cmp	r3, #255	; 0xff
 8013606:	d007      	beq.n	8013618 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801360e:	3301      	adds	r3, #1
 8013610:	b2da      	uxtb	r2, r3
 8013612:	687b      	ldr	r3, [r7, #4]
 8013614:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8013618:	6a3b      	ldr	r3, [r7, #32]
 801361a:	68db      	ldr	r3, [r3, #12]
 801361c:	899b      	ldrh	r3, [r3, #12]
 801361e:	b29b      	uxth	r3, r3
 8013620:	4618      	mov	r0, r3
 8013622:	f7f9 f96a 	bl	800c8fa <lwip_htons>
 8013626:	4603      	mov	r3, r0
 8013628:	b2db      	uxtb	r3, r3
 801362a:	f003 0301 	and.w	r3, r3, #1
 801362e:	2b00      	cmp	r3, #0
 8013630:	d005      	beq.n	801363e <tcp_zero_window_probe+0x72>
 8013632:	6a3b      	ldr	r3, [r7, #32]
 8013634:	891b      	ldrh	r3, [r3, #8]
 8013636:	2b00      	cmp	r3, #0
 8013638:	d101      	bne.n	801363e <tcp_zero_window_probe+0x72>
 801363a:	2301      	movs	r3, #1
 801363c:	e000      	b.n	8013640 <tcp_zero_window_probe+0x74>
 801363e:	2300      	movs	r3, #0
 8013640:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8013642:	7ffb      	ldrb	r3, [r7, #31]
 8013644:	2b00      	cmp	r3, #0
 8013646:	bf0c      	ite	eq
 8013648:	2301      	moveq	r3, #1
 801364a:	2300      	movne	r3, #0
 801364c:	b2db      	uxtb	r3, r3
 801364e:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8013650:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013654:	b299      	uxth	r1, r3
 8013656:	6a3b      	ldr	r3, [r7, #32]
 8013658:	68db      	ldr	r3, [r3, #12]
 801365a:	685b      	ldr	r3, [r3, #4]
 801365c:	8bba      	ldrh	r2, [r7, #28]
 801365e:	6878      	ldr	r0, [r7, #4]
 8013660:	f7ff fdfa 	bl	8013258 <tcp_output_alloc_header>
 8013664:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8013666:	69bb      	ldr	r3, [r7, #24]
 8013668:	2b00      	cmp	r3, #0
 801366a:	d102      	bne.n	8013672 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801366c:	f04f 33ff 	mov.w	r3, #4294967295
 8013670:	e04c      	b.n	801370c <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8013672:	69bb      	ldr	r3, [r7, #24]
 8013674:	685b      	ldr	r3, [r3, #4]
 8013676:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8013678:	7ffb      	ldrb	r3, [r7, #31]
 801367a:	2b00      	cmp	r3, #0
 801367c:	d011      	beq.n	80136a2 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801367e:	697b      	ldr	r3, [r7, #20]
 8013680:	899b      	ldrh	r3, [r3, #12]
 8013682:	b29b      	uxth	r3, r3
 8013684:	b21b      	sxth	r3, r3
 8013686:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801368a:	b21c      	sxth	r4, r3
 801368c:	2011      	movs	r0, #17
 801368e:	f7f9 f934 	bl	800c8fa <lwip_htons>
 8013692:	4603      	mov	r3, r0
 8013694:	b21b      	sxth	r3, r3
 8013696:	4323      	orrs	r3, r4
 8013698:	b21b      	sxth	r3, r3
 801369a:	b29a      	uxth	r2, r3
 801369c:	697b      	ldr	r3, [r7, #20]
 801369e:	819a      	strh	r2, [r3, #12]
 80136a0:	e010      	b.n	80136c4 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 80136a2:	69bb      	ldr	r3, [r7, #24]
 80136a4:	685b      	ldr	r3, [r3, #4]
 80136a6:	3314      	adds	r3, #20
 80136a8:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 80136aa:	6a3b      	ldr	r3, [r7, #32]
 80136ac:	6858      	ldr	r0, [r3, #4]
 80136ae:	6a3b      	ldr	r3, [r7, #32]
 80136b0:	685b      	ldr	r3, [r3, #4]
 80136b2:	891a      	ldrh	r2, [r3, #8]
 80136b4:	6a3b      	ldr	r3, [r7, #32]
 80136b6:	891b      	ldrh	r3, [r3, #8]
 80136b8:	1ad3      	subs	r3, r2, r3
 80136ba:	b29b      	uxth	r3, r3
 80136bc:	2201      	movs	r2, #1
 80136be:	6939      	ldr	r1, [r7, #16]
 80136c0:	f7fa fe52 	bl	800e368 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 80136c4:	6a3b      	ldr	r3, [r7, #32]
 80136c6:	68db      	ldr	r3, [r3, #12]
 80136c8:	685b      	ldr	r3, [r3, #4]
 80136ca:	4618      	mov	r0, r3
 80136cc:	f7f9 f92a 	bl	800c924 <lwip_htonl>
 80136d0:	4603      	mov	r3, r0
 80136d2:	3301      	adds	r3, #1
 80136d4:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80136da:	68fb      	ldr	r3, [r7, #12]
 80136dc:	1ad3      	subs	r3, r2, r3
 80136de:	2b00      	cmp	r3, #0
 80136e0:	da02      	bge.n	80136e8 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	68fa      	ldr	r2, [r7, #12]
 80136e6:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80136e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80136ec:	2200      	movs	r2, #0
 80136ee:	69b9      	ldr	r1, [r7, #24]
 80136f0:	6878      	ldr	r0, [r7, #4]
 80136f2:	f7ff fdef 	bl	80132d4 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80136f6:	687a      	ldr	r2, [r7, #4]
 80136f8:	687b      	ldr	r3, [r7, #4]
 80136fa:	3304      	adds	r3, #4
 80136fc:	69b9      	ldr	r1, [r7, #24]
 80136fe:	6878      	ldr	r0, [r7, #4]
 8013700:	f7ff fe26 	bl	8013350 <tcp_output_control_segment>
 8013704:	4603      	mov	r3, r0
 8013706:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8013708:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801370c:	4618      	mov	r0, r3
 801370e:	372c      	adds	r7, #44	; 0x2c
 8013710:	46bd      	mov	sp, r7
 8013712:	bd90      	pop	{r4, r7, pc}
 8013714:	0801ae2c 	.word	0x0801ae2c
 8013718:	0801b624 	.word	0x0801b624
 801371c:	0801ae80 	.word	0x0801ae80

08013720 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8013720:	b580      	push	{r7, lr}
 8013722:	b082      	sub	sp, #8
 8013724:	af00      	add	r7, sp, #0
 8013726:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8013728:	f7fa ff0c 	bl	800e544 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801372c:	4b0a      	ldr	r3, [pc, #40]	; (8013758 <tcpip_tcp_timer+0x38>)
 801372e:	681b      	ldr	r3, [r3, #0]
 8013730:	2b00      	cmp	r3, #0
 8013732:	d103      	bne.n	801373c <tcpip_tcp_timer+0x1c>
 8013734:	4b09      	ldr	r3, [pc, #36]	; (801375c <tcpip_tcp_timer+0x3c>)
 8013736:	681b      	ldr	r3, [r3, #0]
 8013738:	2b00      	cmp	r3, #0
 801373a:	d005      	beq.n	8013748 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801373c:	2200      	movs	r2, #0
 801373e:	4908      	ldr	r1, [pc, #32]	; (8013760 <tcpip_tcp_timer+0x40>)
 8013740:	20fa      	movs	r0, #250	; 0xfa
 8013742:	f000 f8f3 	bl	801392c <sys_timeout>
 8013746:	e003      	b.n	8013750 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8013748:	4b06      	ldr	r3, [pc, #24]	; (8013764 <tcpip_tcp_timer+0x44>)
 801374a:	2200      	movs	r2, #0
 801374c:	601a      	str	r2, [r3, #0]
  }
}
 801374e:	bf00      	nop
 8013750:	bf00      	nop
 8013752:	3708      	adds	r7, #8
 8013754:	46bd      	mov	sp, r7
 8013756:	bd80      	pop	{r7, pc}
 8013758:	200089bc 	.word	0x200089bc
 801375c:	200089c0 	.word	0x200089c0
 8013760:	08013721 	.word	0x08013721
 8013764:	20008a08 	.word	0x20008a08

08013768 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8013768:	b580      	push	{r7, lr}
 801376a:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801376c:	4b0a      	ldr	r3, [pc, #40]	; (8013798 <tcp_timer_needed+0x30>)
 801376e:	681b      	ldr	r3, [r3, #0]
 8013770:	2b00      	cmp	r3, #0
 8013772:	d10f      	bne.n	8013794 <tcp_timer_needed+0x2c>
 8013774:	4b09      	ldr	r3, [pc, #36]	; (801379c <tcp_timer_needed+0x34>)
 8013776:	681b      	ldr	r3, [r3, #0]
 8013778:	2b00      	cmp	r3, #0
 801377a:	d103      	bne.n	8013784 <tcp_timer_needed+0x1c>
 801377c:	4b08      	ldr	r3, [pc, #32]	; (80137a0 <tcp_timer_needed+0x38>)
 801377e:	681b      	ldr	r3, [r3, #0]
 8013780:	2b00      	cmp	r3, #0
 8013782:	d007      	beq.n	8013794 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8013784:	4b04      	ldr	r3, [pc, #16]	; (8013798 <tcp_timer_needed+0x30>)
 8013786:	2201      	movs	r2, #1
 8013788:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801378a:	2200      	movs	r2, #0
 801378c:	4905      	ldr	r1, [pc, #20]	; (80137a4 <tcp_timer_needed+0x3c>)
 801378e:	20fa      	movs	r0, #250	; 0xfa
 8013790:	f000 f8cc 	bl	801392c <sys_timeout>
  }
}
 8013794:	bf00      	nop
 8013796:	bd80      	pop	{r7, pc}
 8013798:	20008a08 	.word	0x20008a08
 801379c:	200089bc 	.word	0x200089bc
 80137a0:	200089c0 	.word	0x200089c0
 80137a4:	08013721 	.word	0x08013721

080137a8 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 80137a8:	b580      	push	{r7, lr}
 80137aa:	b086      	sub	sp, #24
 80137ac:	af00      	add	r7, sp, #0
 80137ae:	60f8      	str	r0, [r7, #12]
 80137b0:	60b9      	str	r1, [r7, #8]
 80137b2:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 80137b4:	2006      	movs	r0, #6
 80137b6:	f7f9 fd17 	bl	800d1e8 <memp_malloc>
 80137ba:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 80137bc:	693b      	ldr	r3, [r7, #16]
 80137be:	2b00      	cmp	r3, #0
 80137c0:	d109      	bne.n	80137d6 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 80137c2:	693b      	ldr	r3, [r7, #16]
 80137c4:	2b00      	cmp	r3, #0
 80137c6:	d151      	bne.n	801386c <sys_timeout_abs+0xc4>
 80137c8:	4b2a      	ldr	r3, [pc, #168]	; (8013874 <sys_timeout_abs+0xcc>)
 80137ca:	22be      	movs	r2, #190	; 0xbe
 80137cc:	492a      	ldr	r1, [pc, #168]	; (8013878 <sys_timeout_abs+0xd0>)
 80137ce:	482b      	ldr	r0, [pc, #172]	; (801387c <sys_timeout_abs+0xd4>)
 80137d0:	f003 fe30 	bl	8017434 <iprintf>
    return;
 80137d4:	e04a      	b.n	801386c <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 80137d6:	693b      	ldr	r3, [r7, #16]
 80137d8:	2200      	movs	r2, #0
 80137da:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 80137dc:	693b      	ldr	r3, [r7, #16]
 80137de:	68ba      	ldr	r2, [r7, #8]
 80137e0:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80137e2:	693b      	ldr	r3, [r7, #16]
 80137e4:	687a      	ldr	r2, [r7, #4]
 80137e6:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 80137e8:	693b      	ldr	r3, [r7, #16]
 80137ea:	68fa      	ldr	r2, [r7, #12]
 80137ec:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80137ee:	4b24      	ldr	r3, [pc, #144]	; (8013880 <sys_timeout_abs+0xd8>)
 80137f0:	681b      	ldr	r3, [r3, #0]
 80137f2:	2b00      	cmp	r3, #0
 80137f4:	d103      	bne.n	80137fe <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80137f6:	4a22      	ldr	r2, [pc, #136]	; (8013880 <sys_timeout_abs+0xd8>)
 80137f8:	693b      	ldr	r3, [r7, #16]
 80137fa:	6013      	str	r3, [r2, #0]
    return;
 80137fc:	e037      	b.n	801386e <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80137fe:	693b      	ldr	r3, [r7, #16]
 8013800:	685a      	ldr	r2, [r3, #4]
 8013802:	4b1f      	ldr	r3, [pc, #124]	; (8013880 <sys_timeout_abs+0xd8>)
 8013804:	681b      	ldr	r3, [r3, #0]
 8013806:	685b      	ldr	r3, [r3, #4]
 8013808:	1ad3      	subs	r3, r2, r3
 801380a:	0fdb      	lsrs	r3, r3, #31
 801380c:	f003 0301 	and.w	r3, r3, #1
 8013810:	b2db      	uxtb	r3, r3
 8013812:	2b00      	cmp	r3, #0
 8013814:	d007      	beq.n	8013826 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8013816:	4b1a      	ldr	r3, [pc, #104]	; (8013880 <sys_timeout_abs+0xd8>)
 8013818:	681a      	ldr	r2, [r3, #0]
 801381a:	693b      	ldr	r3, [r7, #16]
 801381c:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801381e:	4a18      	ldr	r2, [pc, #96]	; (8013880 <sys_timeout_abs+0xd8>)
 8013820:	693b      	ldr	r3, [r7, #16]
 8013822:	6013      	str	r3, [r2, #0]
 8013824:	e023      	b.n	801386e <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8013826:	4b16      	ldr	r3, [pc, #88]	; (8013880 <sys_timeout_abs+0xd8>)
 8013828:	681b      	ldr	r3, [r3, #0]
 801382a:	617b      	str	r3, [r7, #20]
 801382c:	e01a      	b.n	8013864 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801382e:	697b      	ldr	r3, [r7, #20]
 8013830:	681b      	ldr	r3, [r3, #0]
 8013832:	2b00      	cmp	r3, #0
 8013834:	d00b      	beq.n	801384e <sys_timeout_abs+0xa6>
 8013836:	693b      	ldr	r3, [r7, #16]
 8013838:	685a      	ldr	r2, [r3, #4]
 801383a:	697b      	ldr	r3, [r7, #20]
 801383c:	681b      	ldr	r3, [r3, #0]
 801383e:	685b      	ldr	r3, [r3, #4]
 8013840:	1ad3      	subs	r3, r2, r3
 8013842:	0fdb      	lsrs	r3, r3, #31
 8013844:	f003 0301 	and.w	r3, r3, #1
 8013848:	b2db      	uxtb	r3, r3
 801384a:	2b00      	cmp	r3, #0
 801384c:	d007      	beq.n	801385e <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801384e:	697b      	ldr	r3, [r7, #20]
 8013850:	681a      	ldr	r2, [r3, #0]
 8013852:	693b      	ldr	r3, [r7, #16]
 8013854:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8013856:	697b      	ldr	r3, [r7, #20]
 8013858:	693a      	ldr	r2, [r7, #16]
 801385a:	601a      	str	r2, [r3, #0]
        break;
 801385c:	e007      	b.n	801386e <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801385e:	697b      	ldr	r3, [r7, #20]
 8013860:	681b      	ldr	r3, [r3, #0]
 8013862:	617b      	str	r3, [r7, #20]
 8013864:	697b      	ldr	r3, [r7, #20]
 8013866:	2b00      	cmp	r3, #0
 8013868:	d1e1      	bne.n	801382e <sys_timeout_abs+0x86>
 801386a:	e000      	b.n	801386e <sys_timeout_abs+0xc6>
    return;
 801386c:	bf00      	nop
      }
    }
  }
}
 801386e:	3718      	adds	r7, #24
 8013870:	46bd      	mov	sp, r7
 8013872:	bd80      	pop	{r7, pc}
 8013874:	0801b648 	.word	0x0801b648
 8013878:	0801b67c 	.word	0x0801b67c
 801387c:	0801b6bc 	.word	0x0801b6bc
 8013880:	20008a00 	.word	0x20008a00

08013884 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8013884:	b580      	push	{r7, lr}
 8013886:	b086      	sub	sp, #24
 8013888:	af00      	add	r7, sp, #0
 801388a:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801388c:	687b      	ldr	r3, [r7, #4]
 801388e:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8013890:	697b      	ldr	r3, [r7, #20]
 8013892:	685b      	ldr	r3, [r3, #4]
 8013894:	4798      	blx	r3

  now = sys_now();
 8013896:	f7f8 fe1d 	bl	800c4d4 <sys_now>
 801389a:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801389c:	697b      	ldr	r3, [r7, #20]
 801389e:	681a      	ldr	r2, [r3, #0]
 80138a0:	4b0f      	ldr	r3, [pc, #60]	; (80138e0 <lwip_cyclic_timer+0x5c>)
 80138a2:	681b      	ldr	r3, [r3, #0]
 80138a4:	4413      	add	r3, r2
 80138a6:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 80138a8:	68fa      	ldr	r2, [r7, #12]
 80138aa:	693b      	ldr	r3, [r7, #16]
 80138ac:	1ad3      	subs	r3, r2, r3
 80138ae:	0fdb      	lsrs	r3, r3, #31
 80138b0:	f003 0301 	and.w	r3, r3, #1
 80138b4:	b2db      	uxtb	r3, r3
 80138b6:	2b00      	cmp	r3, #0
 80138b8:	d009      	beq.n	80138ce <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 80138ba:	697b      	ldr	r3, [r7, #20]
 80138bc:	681a      	ldr	r2, [r3, #0]
 80138be:	693b      	ldr	r3, [r7, #16]
 80138c0:	4413      	add	r3, r2
 80138c2:	687a      	ldr	r2, [r7, #4]
 80138c4:	4907      	ldr	r1, [pc, #28]	; (80138e4 <lwip_cyclic_timer+0x60>)
 80138c6:	4618      	mov	r0, r3
 80138c8:	f7ff ff6e 	bl	80137a8 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 80138cc:	e004      	b.n	80138d8 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 80138ce:	687a      	ldr	r2, [r7, #4]
 80138d0:	4904      	ldr	r1, [pc, #16]	; (80138e4 <lwip_cyclic_timer+0x60>)
 80138d2:	68f8      	ldr	r0, [r7, #12]
 80138d4:	f7ff ff68 	bl	80137a8 <sys_timeout_abs>
}
 80138d8:	bf00      	nop
 80138da:	3718      	adds	r7, #24
 80138dc:	46bd      	mov	sp, r7
 80138de:	bd80      	pop	{r7, pc}
 80138e0:	20008a04 	.word	0x20008a04
 80138e4:	08013885 	.word	0x08013885

080138e8 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80138e8:	b580      	push	{r7, lr}
 80138ea:	b082      	sub	sp, #8
 80138ec:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80138ee:	2301      	movs	r3, #1
 80138f0:	607b      	str	r3, [r7, #4]
 80138f2:	e00e      	b.n	8013912 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80138f4:	4a0b      	ldr	r2, [pc, #44]	; (8013924 <sys_timeouts_init+0x3c>)
 80138f6:	687b      	ldr	r3, [r7, #4]
 80138f8:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80138fc:	687b      	ldr	r3, [r7, #4]
 80138fe:	00db      	lsls	r3, r3, #3
 8013900:	4a08      	ldr	r2, [pc, #32]	; (8013924 <sys_timeouts_init+0x3c>)
 8013902:	4413      	add	r3, r2
 8013904:	461a      	mov	r2, r3
 8013906:	4908      	ldr	r1, [pc, #32]	; (8013928 <sys_timeouts_init+0x40>)
 8013908:	f000 f810 	bl	801392c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	3301      	adds	r3, #1
 8013910:	607b      	str	r3, [r7, #4]
 8013912:	687b      	ldr	r3, [r7, #4]
 8013914:	2b02      	cmp	r3, #2
 8013916:	d9ed      	bls.n	80138f4 <sys_timeouts_init+0xc>
  }
}
 8013918:	bf00      	nop
 801391a:	bf00      	nop
 801391c:	3708      	adds	r7, #8
 801391e:	46bd      	mov	sp, r7
 8013920:	bd80      	pop	{r7, pc}
 8013922:	bf00      	nop
 8013924:	0801c250 	.word	0x0801c250
 8013928:	08013885 	.word	0x08013885

0801392c <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801392c:	b580      	push	{r7, lr}
 801392e:	b086      	sub	sp, #24
 8013930:	af00      	add	r7, sp, #0
 8013932:	60f8      	str	r0, [r7, #12]
 8013934:	60b9      	str	r1, [r7, #8]
 8013936:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8013938:	68fb      	ldr	r3, [r7, #12]
 801393a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801393e:	d306      	bcc.n	801394e <sys_timeout+0x22>
 8013940:	4b0a      	ldr	r3, [pc, #40]	; (801396c <sys_timeout+0x40>)
 8013942:	f240 1229 	movw	r2, #297	; 0x129
 8013946:	490a      	ldr	r1, [pc, #40]	; (8013970 <sys_timeout+0x44>)
 8013948:	480a      	ldr	r0, [pc, #40]	; (8013974 <sys_timeout+0x48>)
 801394a:	f003 fd73 	bl	8017434 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801394e:	f7f8 fdc1 	bl	800c4d4 <sys_now>
 8013952:	4602      	mov	r2, r0
 8013954:	68fb      	ldr	r3, [r7, #12]
 8013956:	4413      	add	r3, r2
 8013958:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801395a:	687a      	ldr	r2, [r7, #4]
 801395c:	68b9      	ldr	r1, [r7, #8]
 801395e:	6978      	ldr	r0, [r7, #20]
 8013960:	f7ff ff22 	bl	80137a8 <sys_timeout_abs>
#endif
}
 8013964:	bf00      	nop
 8013966:	3718      	adds	r7, #24
 8013968:	46bd      	mov	sp, r7
 801396a:	bd80      	pop	{r7, pc}
 801396c:	0801b648 	.word	0x0801b648
 8013970:	0801b6e4 	.word	0x0801b6e4
 8013974:	0801b6bc 	.word	0x0801b6bc

08013978 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8013978:	b580      	push	{r7, lr}
 801397a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801397c:	f002 fff4 	bl	8016968 <rand>
 8013980:	4603      	mov	r3, r0
 8013982:	b29b      	uxth	r3, r3
 8013984:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8013988:	b29b      	uxth	r3, r3
 801398a:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 801398e:	b29a      	uxth	r2, r3
 8013990:	4b01      	ldr	r3, [pc, #4]	; (8013998 <udp_init+0x20>)
 8013992:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8013994:	bf00      	nop
 8013996:	bd80      	pop	{r7, pc}
 8013998:	20000028 	.word	0x20000028

0801399c <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801399c:	b480      	push	{r7}
 801399e:	b083      	sub	sp, #12
 80139a0:	af00      	add	r7, sp, #0
  u16_t n = 0;
 80139a2:	2300      	movs	r3, #0
 80139a4:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 80139a6:	4b17      	ldr	r3, [pc, #92]	; (8013a04 <udp_new_port+0x68>)
 80139a8:	881b      	ldrh	r3, [r3, #0]
 80139aa:	1c5a      	adds	r2, r3, #1
 80139ac:	b291      	uxth	r1, r2
 80139ae:	4a15      	ldr	r2, [pc, #84]	; (8013a04 <udp_new_port+0x68>)
 80139b0:	8011      	strh	r1, [r2, #0]
 80139b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80139b6:	4293      	cmp	r3, r2
 80139b8:	d103      	bne.n	80139c2 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 80139ba:	4b12      	ldr	r3, [pc, #72]	; (8013a04 <udp_new_port+0x68>)
 80139bc:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80139c0:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80139c2:	4b11      	ldr	r3, [pc, #68]	; (8013a08 <udp_new_port+0x6c>)
 80139c4:	681b      	ldr	r3, [r3, #0]
 80139c6:	603b      	str	r3, [r7, #0]
 80139c8:	e011      	b.n	80139ee <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 80139ca:	683b      	ldr	r3, [r7, #0]
 80139cc:	8a5a      	ldrh	r2, [r3, #18]
 80139ce:	4b0d      	ldr	r3, [pc, #52]	; (8013a04 <udp_new_port+0x68>)
 80139d0:	881b      	ldrh	r3, [r3, #0]
 80139d2:	429a      	cmp	r2, r3
 80139d4:	d108      	bne.n	80139e8 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 80139d6:	88fb      	ldrh	r3, [r7, #6]
 80139d8:	3301      	adds	r3, #1
 80139da:	80fb      	strh	r3, [r7, #6]
 80139dc:	88fb      	ldrh	r3, [r7, #6]
 80139de:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80139e2:	d3e0      	bcc.n	80139a6 <udp_new_port+0xa>
        return 0;
 80139e4:	2300      	movs	r3, #0
 80139e6:	e007      	b.n	80139f8 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80139e8:	683b      	ldr	r3, [r7, #0]
 80139ea:	68db      	ldr	r3, [r3, #12]
 80139ec:	603b      	str	r3, [r7, #0]
 80139ee:	683b      	ldr	r3, [r7, #0]
 80139f0:	2b00      	cmp	r3, #0
 80139f2:	d1ea      	bne.n	80139ca <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 80139f4:	4b03      	ldr	r3, [pc, #12]	; (8013a04 <udp_new_port+0x68>)
 80139f6:	881b      	ldrh	r3, [r3, #0]
}
 80139f8:	4618      	mov	r0, r3
 80139fa:	370c      	adds	r7, #12
 80139fc:	46bd      	mov	sp, r7
 80139fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a02:	4770      	bx	lr
 8013a04:	20000028 	.word	0x20000028
 8013a08:	20008a0c 	.word	0x20008a0c

08013a0c <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8013a0c:	b580      	push	{r7, lr}
 8013a0e:	b084      	sub	sp, #16
 8013a10:	af00      	add	r7, sp, #0
 8013a12:	60f8      	str	r0, [r7, #12]
 8013a14:	60b9      	str	r1, [r7, #8]
 8013a16:	4613      	mov	r3, r2
 8013a18:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8013a1a:	68fb      	ldr	r3, [r7, #12]
 8013a1c:	2b00      	cmp	r3, #0
 8013a1e:	d105      	bne.n	8013a2c <udp_input_local_match+0x20>
 8013a20:	4b27      	ldr	r3, [pc, #156]	; (8013ac0 <udp_input_local_match+0xb4>)
 8013a22:	2287      	movs	r2, #135	; 0x87
 8013a24:	4927      	ldr	r1, [pc, #156]	; (8013ac4 <udp_input_local_match+0xb8>)
 8013a26:	4828      	ldr	r0, [pc, #160]	; (8013ac8 <udp_input_local_match+0xbc>)
 8013a28:	f003 fd04 	bl	8017434 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8013a2c:	68bb      	ldr	r3, [r7, #8]
 8013a2e:	2b00      	cmp	r3, #0
 8013a30:	d105      	bne.n	8013a3e <udp_input_local_match+0x32>
 8013a32:	4b23      	ldr	r3, [pc, #140]	; (8013ac0 <udp_input_local_match+0xb4>)
 8013a34:	2288      	movs	r2, #136	; 0x88
 8013a36:	4925      	ldr	r1, [pc, #148]	; (8013acc <udp_input_local_match+0xc0>)
 8013a38:	4823      	ldr	r0, [pc, #140]	; (8013ac8 <udp_input_local_match+0xbc>)
 8013a3a:	f003 fcfb 	bl	8017434 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8013a3e:	68fb      	ldr	r3, [r7, #12]
 8013a40:	7a1b      	ldrb	r3, [r3, #8]
 8013a42:	2b00      	cmp	r3, #0
 8013a44:	d00b      	beq.n	8013a5e <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8013a46:	68fb      	ldr	r3, [r7, #12]
 8013a48:	7a1a      	ldrb	r2, [r3, #8]
 8013a4a:	4b21      	ldr	r3, [pc, #132]	; (8013ad0 <udp_input_local_match+0xc4>)
 8013a4c:	685b      	ldr	r3, [r3, #4]
 8013a4e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013a52:	3301      	adds	r3, #1
 8013a54:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8013a56:	429a      	cmp	r2, r3
 8013a58:	d001      	beq.n	8013a5e <udp_input_local_match+0x52>
    return 0;
 8013a5a:	2300      	movs	r3, #0
 8013a5c:	e02b      	b.n	8013ab6 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8013a5e:	79fb      	ldrb	r3, [r7, #7]
 8013a60:	2b00      	cmp	r3, #0
 8013a62:	d018      	beq.n	8013a96 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8013a64:	68fb      	ldr	r3, [r7, #12]
 8013a66:	2b00      	cmp	r3, #0
 8013a68:	d013      	beq.n	8013a92 <udp_input_local_match+0x86>
 8013a6a:	68fb      	ldr	r3, [r7, #12]
 8013a6c:	681b      	ldr	r3, [r3, #0]
 8013a6e:	2b00      	cmp	r3, #0
 8013a70:	d00f      	beq.n	8013a92 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8013a72:	4b17      	ldr	r3, [pc, #92]	; (8013ad0 <udp_input_local_match+0xc4>)
 8013a74:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8013a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a7a:	d00a      	beq.n	8013a92 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8013a7c:	68fb      	ldr	r3, [r7, #12]
 8013a7e:	681a      	ldr	r2, [r3, #0]
 8013a80:	4b13      	ldr	r3, [pc, #76]	; (8013ad0 <udp_input_local_match+0xc4>)
 8013a82:	695b      	ldr	r3, [r3, #20]
 8013a84:	405a      	eors	r2, r3
 8013a86:	68bb      	ldr	r3, [r7, #8]
 8013a88:	3308      	adds	r3, #8
 8013a8a:	681b      	ldr	r3, [r3, #0]
 8013a8c:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d110      	bne.n	8013ab4 <udp_input_local_match+0xa8>
          return 1;
 8013a92:	2301      	movs	r3, #1
 8013a94:	e00f      	b.n	8013ab6 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8013a96:	68fb      	ldr	r3, [r7, #12]
 8013a98:	2b00      	cmp	r3, #0
 8013a9a:	d009      	beq.n	8013ab0 <udp_input_local_match+0xa4>
 8013a9c:	68fb      	ldr	r3, [r7, #12]
 8013a9e:	681b      	ldr	r3, [r3, #0]
 8013aa0:	2b00      	cmp	r3, #0
 8013aa2:	d005      	beq.n	8013ab0 <udp_input_local_match+0xa4>
 8013aa4:	68fb      	ldr	r3, [r7, #12]
 8013aa6:	681a      	ldr	r2, [r3, #0]
 8013aa8:	4b09      	ldr	r3, [pc, #36]	; (8013ad0 <udp_input_local_match+0xc4>)
 8013aaa:	695b      	ldr	r3, [r3, #20]
 8013aac:	429a      	cmp	r2, r3
 8013aae:	d101      	bne.n	8013ab4 <udp_input_local_match+0xa8>
        return 1;
 8013ab0:	2301      	movs	r3, #1
 8013ab2:	e000      	b.n	8013ab6 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8013ab4:	2300      	movs	r3, #0
}
 8013ab6:	4618      	mov	r0, r3
 8013ab8:	3710      	adds	r7, #16
 8013aba:	46bd      	mov	sp, r7
 8013abc:	bd80      	pop	{r7, pc}
 8013abe:	bf00      	nop
 8013ac0:	0801b730 	.word	0x0801b730
 8013ac4:	0801b760 	.word	0x0801b760
 8013ac8:	0801b784 	.word	0x0801b784
 8013acc:	0801b7ac 	.word	0x0801b7ac
 8013ad0:	20005440 	.word	0x20005440

08013ad4 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8013ad4:	b590      	push	{r4, r7, lr}
 8013ad6:	b08d      	sub	sp, #52	; 0x34
 8013ad8:	af02      	add	r7, sp, #8
 8013ada:	6078      	str	r0, [r7, #4]
 8013adc:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8013ade:	2300      	movs	r3, #0
 8013ae0:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8013ae2:	687b      	ldr	r3, [r7, #4]
 8013ae4:	2b00      	cmp	r3, #0
 8013ae6:	d105      	bne.n	8013af4 <udp_input+0x20>
 8013ae8:	4b7c      	ldr	r3, [pc, #496]	; (8013cdc <udp_input+0x208>)
 8013aea:	22cf      	movs	r2, #207	; 0xcf
 8013aec:	497c      	ldr	r1, [pc, #496]	; (8013ce0 <udp_input+0x20c>)
 8013aee:	487d      	ldr	r0, [pc, #500]	; (8013ce4 <udp_input+0x210>)
 8013af0:	f003 fca0 	bl	8017434 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8013af4:	683b      	ldr	r3, [r7, #0]
 8013af6:	2b00      	cmp	r3, #0
 8013af8:	d105      	bne.n	8013b06 <udp_input+0x32>
 8013afa:	4b78      	ldr	r3, [pc, #480]	; (8013cdc <udp_input+0x208>)
 8013afc:	22d0      	movs	r2, #208	; 0xd0
 8013afe:	497a      	ldr	r1, [pc, #488]	; (8013ce8 <udp_input+0x214>)
 8013b00:	4878      	ldr	r0, [pc, #480]	; (8013ce4 <udp_input+0x210>)
 8013b02:	f003 fc97 	bl	8017434 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8013b06:	687b      	ldr	r3, [r7, #4]
 8013b08:	895b      	ldrh	r3, [r3, #10]
 8013b0a:	2b07      	cmp	r3, #7
 8013b0c:	d803      	bhi.n	8013b16 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8013b0e:	6878      	ldr	r0, [r7, #4]
 8013b10:	f7fa fa30 	bl	800df74 <pbuf_free>
    goto end;
 8013b14:	e0de      	b.n	8013cd4 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8013b16:	687b      	ldr	r3, [r7, #4]
 8013b18:	685b      	ldr	r3, [r3, #4]
 8013b1a:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8013b1c:	4b73      	ldr	r3, [pc, #460]	; (8013cec <udp_input+0x218>)
 8013b1e:	695b      	ldr	r3, [r3, #20]
 8013b20:	4a72      	ldr	r2, [pc, #456]	; (8013cec <udp_input+0x218>)
 8013b22:	6812      	ldr	r2, [r2, #0]
 8013b24:	4611      	mov	r1, r2
 8013b26:	4618      	mov	r0, r3
 8013b28:	f001 ffc8 	bl	8015abc <ip4_addr_isbroadcast_u32>
 8013b2c:	4603      	mov	r3, r0
 8013b2e:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8013b30:	697b      	ldr	r3, [r7, #20]
 8013b32:	881b      	ldrh	r3, [r3, #0]
 8013b34:	b29b      	uxth	r3, r3
 8013b36:	4618      	mov	r0, r3
 8013b38:	f7f8 fedf 	bl	800c8fa <lwip_htons>
 8013b3c:	4603      	mov	r3, r0
 8013b3e:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8013b40:	697b      	ldr	r3, [r7, #20]
 8013b42:	885b      	ldrh	r3, [r3, #2]
 8013b44:	b29b      	uxth	r3, r3
 8013b46:	4618      	mov	r0, r3
 8013b48:	f7f8 fed7 	bl	800c8fa <lwip_htons>
 8013b4c:	4603      	mov	r3, r0
 8013b4e:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8013b50:	2300      	movs	r3, #0
 8013b52:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8013b54:	2300      	movs	r3, #0
 8013b56:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8013b58:	2300      	movs	r3, #0
 8013b5a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8013b5c:	4b64      	ldr	r3, [pc, #400]	; (8013cf0 <udp_input+0x21c>)
 8013b5e:	681b      	ldr	r3, [r3, #0]
 8013b60:	627b      	str	r3, [r7, #36]	; 0x24
 8013b62:	e054      	b.n	8013c0e <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8013b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b66:	8a5b      	ldrh	r3, [r3, #18]
 8013b68:	89fa      	ldrh	r2, [r7, #14]
 8013b6a:	429a      	cmp	r2, r3
 8013b6c:	d14a      	bne.n	8013c04 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8013b6e:	7cfb      	ldrb	r3, [r7, #19]
 8013b70:	461a      	mov	r2, r3
 8013b72:	6839      	ldr	r1, [r7, #0]
 8013b74:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013b76:	f7ff ff49 	bl	8013a0c <udp_input_local_match>
 8013b7a:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8013b7c:	2b00      	cmp	r3, #0
 8013b7e:	d041      	beq.n	8013c04 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8013b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b82:	7c1b      	ldrb	r3, [r3, #16]
 8013b84:	f003 0304 	and.w	r3, r3, #4
 8013b88:	2b00      	cmp	r3, #0
 8013b8a:	d11d      	bne.n	8013bc8 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8013b8c:	69fb      	ldr	r3, [r7, #28]
 8013b8e:	2b00      	cmp	r3, #0
 8013b90:	d102      	bne.n	8013b98 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8013b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b94:	61fb      	str	r3, [r7, #28]
 8013b96:	e017      	b.n	8013bc8 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8013b98:	7cfb      	ldrb	r3, [r7, #19]
 8013b9a:	2b00      	cmp	r3, #0
 8013b9c:	d014      	beq.n	8013bc8 <udp_input+0xf4>
 8013b9e:	4b53      	ldr	r3, [pc, #332]	; (8013cec <udp_input+0x218>)
 8013ba0:	695b      	ldr	r3, [r3, #20]
 8013ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013ba6:	d10f      	bne.n	8013bc8 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8013ba8:	69fb      	ldr	r3, [r7, #28]
 8013baa:	681a      	ldr	r2, [r3, #0]
 8013bac:	683b      	ldr	r3, [r7, #0]
 8013bae:	3304      	adds	r3, #4
 8013bb0:	681b      	ldr	r3, [r3, #0]
 8013bb2:	429a      	cmp	r2, r3
 8013bb4:	d008      	beq.n	8013bc8 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8013bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bb8:	681a      	ldr	r2, [r3, #0]
 8013bba:	683b      	ldr	r3, [r7, #0]
 8013bbc:	3304      	adds	r3, #4
 8013bbe:	681b      	ldr	r3, [r3, #0]
 8013bc0:	429a      	cmp	r2, r3
 8013bc2:	d101      	bne.n	8013bc8 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8013bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bc6:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8013bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bca:	8a9b      	ldrh	r3, [r3, #20]
 8013bcc:	8a3a      	ldrh	r2, [r7, #16]
 8013bce:	429a      	cmp	r2, r3
 8013bd0:	d118      	bne.n	8013c04 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8013bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bd4:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8013bd6:	2b00      	cmp	r3, #0
 8013bd8:	d005      	beq.n	8013be6 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8013bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bdc:	685a      	ldr	r2, [r3, #4]
 8013bde:	4b43      	ldr	r3, [pc, #268]	; (8013cec <udp_input+0x218>)
 8013be0:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8013be2:	429a      	cmp	r2, r3
 8013be4:	d10e      	bne.n	8013c04 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8013be6:	6a3b      	ldr	r3, [r7, #32]
 8013be8:	2b00      	cmp	r3, #0
 8013bea:	d014      	beq.n	8013c16 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8013bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bee:	68da      	ldr	r2, [r3, #12]
 8013bf0:	6a3b      	ldr	r3, [r7, #32]
 8013bf2:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8013bf4:	4b3e      	ldr	r3, [pc, #248]	; (8013cf0 <udp_input+0x21c>)
 8013bf6:	681a      	ldr	r2, [r3, #0]
 8013bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bfa:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8013bfc:	4a3c      	ldr	r2, [pc, #240]	; (8013cf0 <udp_input+0x21c>)
 8013bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c00:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8013c02:	e008      	b.n	8013c16 <udp_input+0x142>
      }
    }

    prev = pcb;
 8013c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c06:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8013c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c0a:	68db      	ldr	r3, [r3, #12]
 8013c0c:	627b      	str	r3, [r7, #36]	; 0x24
 8013c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c10:	2b00      	cmp	r3, #0
 8013c12:	d1a7      	bne.n	8013b64 <udp_input+0x90>
 8013c14:	e000      	b.n	8013c18 <udp_input+0x144>
        break;
 8013c16:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8013c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c1a:	2b00      	cmp	r3, #0
 8013c1c:	d101      	bne.n	8013c22 <udp_input+0x14e>
    pcb = uncon_pcb;
 8013c1e:	69fb      	ldr	r3, [r7, #28]
 8013c20:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8013c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c24:	2b00      	cmp	r3, #0
 8013c26:	d002      	beq.n	8013c2e <udp_input+0x15a>
    for_us = 1;
 8013c28:	2301      	movs	r3, #1
 8013c2a:	76fb      	strb	r3, [r7, #27]
 8013c2c:	e00a      	b.n	8013c44 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8013c2e:	683b      	ldr	r3, [r7, #0]
 8013c30:	3304      	adds	r3, #4
 8013c32:	681a      	ldr	r2, [r3, #0]
 8013c34:	4b2d      	ldr	r3, [pc, #180]	; (8013cec <udp_input+0x218>)
 8013c36:	695b      	ldr	r3, [r3, #20]
 8013c38:	429a      	cmp	r2, r3
 8013c3a:	bf0c      	ite	eq
 8013c3c:	2301      	moveq	r3, #1
 8013c3e:	2300      	movne	r3, #0
 8013c40:	b2db      	uxtb	r3, r3
 8013c42:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8013c44:	7efb      	ldrb	r3, [r7, #27]
 8013c46:	2b00      	cmp	r3, #0
 8013c48:	d041      	beq.n	8013cce <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8013c4a:	2108      	movs	r1, #8
 8013c4c:	6878      	ldr	r0, [r7, #4]
 8013c4e:	f7fa f90b 	bl	800de68 <pbuf_remove_header>
 8013c52:	4603      	mov	r3, r0
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	d00a      	beq.n	8013c6e <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8013c58:	4b20      	ldr	r3, [pc, #128]	; (8013cdc <udp_input+0x208>)
 8013c5a:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8013c5e:	4925      	ldr	r1, [pc, #148]	; (8013cf4 <udp_input+0x220>)
 8013c60:	4820      	ldr	r0, [pc, #128]	; (8013ce4 <udp_input+0x210>)
 8013c62:	f003 fbe7 	bl	8017434 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8013c66:	6878      	ldr	r0, [r7, #4]
 8013c68:	f7fa f984 	bl	800df74 <pbuf_free>
      goto end;
 8013c6c:	e032      	b.n	8013cd4 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8013c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c70:	2b00      	cmp	r3, #0
 8013c72:	d012      	beq.n	8013c9a <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8013c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c76:	699b      	ldr	r3, [r3, #24]
 8013c78:	2b00      	cmp	r3, #0
 8013c7a:	d00a      	beq.n	8013c92 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8013c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c7e:	699c      	ldr	r4, [r3, #24]
 8013c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c82:	69d8      	ldr	r0, [r3, #28]
 8013c84:	8a3b      	ldrh	r3, [r7, #16]
 8013c86:	9300      	str	r3, [sp, #0]
 8013c88:	4b1b      	ldr	r3, [pc, #108]	; (8013cf8 <udp_input+0x224>)
 8013c8a:	687a      	ldr	r2, [r7, #4]
 8013c8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8013c8e:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8013c90:	e021      	b.n	8013cd6 <udp_input+0x202>
        pbuf_free(p);
 8013c92:	6878      	ldr	r0, [r7, #4]
 8013c94:	f7fa f96e 	bl	800df74 <pbuf_free>
        goto end;
 8013c98:	e01c      	b.n	8013cd4 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8013c9a:	7cfb      	ldrb	r3, [r7, #19]
 8013c9c:	2b00      	cmp	r3, #0
 8013c9e:	d112      	bne.n	8013cc6 <udp_input+0x1f2>
 8013ca0:	4b12      	ldr	r3, [pc, #72]	; (8013cec <udp_input+0x218>)
 8013ca2:	695b      	ldr	r3, [r3, #20]
 8013ca4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013ca8:	2be0      	cmp	r3, #224	; 0xe0
 8013caa:	d00c      	beq.n	8013cc6 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8013cac:	4b0f      	ldr	r3, [pc, #60]	; (8013cec <udp_input+0x218>)
 8013cae:	899b      	ldrh	r3, [r3, #12]
 8013cb0:	3308      	adds	r3, #8
 8013cb2:	b29b      	uxth	r3, r3
 8013cb4:	b21b      	sxth	r3, r3
 8013cb6:	4619      	mov	r1, r3
 8013cb8:	6878      	ldr	r0, [r7, #4]
 8013cba:	f7fa f948 	bl	800df4e <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8013cbe:	2103      	movs	r1, #3
 8013cc0:	6878      	ldr	r0, [r7, #4]
 8013cc2:	f001 fbdb 	bl	801547c <icmp_dest_unreach>
      pbuf_free(p);
 8013cc6:	6878      	ldr	r0, [r7, #4]
 8013cc8:	f7fa f954 	bl	800df74 <pbuf_free>
  return;
 8013ccc:	e003      	b.n	8013cd6 <udp_input+0x202>
    pbuf_free(p);
 8013cce:	6878      	ldr	r0, [r7, #4]
 8013cd0:	f7fa f950 	bl	800df74 <pbuf_free>
  return;
 8013cd4:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8013cd6:	372c      	adds	r7, #44	; 0x2c
 8013cd8:	46bd      	mov	sp, r7
 8013cda:	bd90      	pop	{r4, r7, pc}
 8013cdc:	0801b730 	.word	0x0801b730
 8013ce0:	0801b7d4 	.word	0x0801b7d4
 8013ce4:	0801b784 	.word	0x0801b784
 8013ce8:	0801b7ec 	.word	0x0801b7ec
 8013cec:	20005440 	.word	0x20005440
 8013cf0:	20008a0c 	.word	0x20008a0c
 8013cf4:	0801b808 	.word	0x0801b808
 8013cf8:	20005450 	.word	0x20005450

08013cfc <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 8013cfc:	b580      	push	{r7, lr}
 8013cfe:	b082      	sub	sp, #8
 8013d00:	af00      	add	r7, sp, #0
 8013d02:	6078      	str	r0, [r7, #4]
 8013d04:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 8013d06:	687b      	ldr	r3, [r7, #4]
 8013d08:	2b00      	cmp	r3, #0
 8013d0a:	d109      	bne.n	8013d20 <udp_send+0x24>
 8013d0c:	4b11      	ldr	r3, [pc, #68]	; (8013d54 <udp_send+0x58>)
 8013d0e:	f240 12d5 	movw	r2, #469	; 0x1d5
 8013d12:	4911      	ldr	r1, [pc, #68]	; (8013d58 <udp_send+0x5c>)
 8013d14:	4811      	ldr	r0, [pc, #68]	; (8013d5c <udp_send+0x60>)
 8013d16:	f003 fb8d 	bl	8017434 <iprintf>
 8013d1a:	f06f 030f 	mvn.w	r3, #15
 8013d1e:	e015      	b.n	8013d4c <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 8013d20:	683b      	ldr	r3, [r7, #0]
 8013d22:	2b00      	cmp	r3, #0
 8013d24:	d109      	bne.n	8013d3a <udp_send+0x3e>
 8013d26:	4b0b      	ldr	r3, [pc, #44]	; (8013d54 <udp_send+0x58>)
 8013d28:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 8013d2c:	490c      	ldr	r1, [pc, #48]	; (8013d60 <udp_send+0x64>)
 8013d2e:	480b      	ldr	r0, [pc, #44]	; (8013d5c <udp_send+0x60>)
 8013d30:	f003 fb80 	bl	8017434 <iprintf>
 8013d34:	f06f 030f 	mvn.w	r3, #15
 8013d38:	e008      	b.n	8013d4c <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	1d1a      	adds	r2, r3, #4
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	8a9b      	ldrh	r3, [r3, #20]
 8013d42:	6839      	ldr	r1, [r7, #0]
 8013d44:	6878      	ldr	r0, [r7, #4]
 8013d46:	f000 f80d 	bl	8013d64 <udp_sendto>
 8013d4a:	4603      	mov	r3, r0
}
 8013d4c:	4618      	mov	r0, r3
 8013d4e:	3708      	adds	r7, #8
 8013d50:	46bd      	mov	sp, r7
 8013d52:	bd80      	pop	{r7, pc}
 8013d54:	0801b730 	.word	0x0801b730
 8013d58:	0801b824 	.word	0x0801b824
 8013d5c:	0801b784 	.word	0x0801b784
 8013d60:	0801b83c 	.word	0x0801b83c

08013d64 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 8013d64:	b580      	push	{r7, lr}
 8013d66:	b088      	sub	sp, #32
 8013d68:	af02      	add	r7, sp, #8
 8013d6a:	60f8      	str	r0, [r7, #12]
 8013d6c:	60b9      	str	r1, [r7, #8]
 8013d6e:	607a      	str	r2, [r7, #4]
 8013d70:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8013d72:	68fb      	ldr	r3, [r7, #12]
 8013d74:	2b00      	cmp	r3, #0
 8013d76:	d109      	bne.n	8013d8c <udp_sendto+0x28>
 8013d78:	4b23      	ldr	r3, [pc, #140]	; (8013e08 <udp_sendto+0xa4>)
 8013d7a:	f44f 7206 	mov.w	r2, #536	; 0x218
 8013d7e:	4923      	ldr	r1, [pc, #140]	; (8013e0c <udp_sendto+0xa8>)
 8013d80:	4823      	ldr	r0, [pc, #140]	; (8013e10 <udp_sendto+0xac>)
 8013d82:	f003 fb57 	bl	8017434 <iprintf>
 8013d86:	f06f 030f 	mvn.w	r3, #15
 8013d8a:	e038      	b.n	8013dfe <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8013d8c:	68bb      	ldr	r3, [r7, #8]
 8013d8e:	2b00      	cmp	r3, #0
 8013d90:	d109      	bne.n	8013da6 <udp_sendto+0x42>
 8013d92:	4b1d      	ldr	r3, [pc, #116]	; (8013e08 <udp_sendto+0xa4>)
 8013d94:	f240 2219 	movw	r2, #537	; 0x219
 8013d98:	491e      	ldr	r1, [pc, #120]	; (8013e14 <udp_sendto+0xb0>)
 8013d9a:	481d      	ldr	r0, [pc, #116]	; (8013e10 <udp_sendto+0xac>)
 8013d9c:	f003 fb4a 	bl	8017434 <iprintf>
 8013da0:	f06f 030f 	mvn.w	r3, #15
 8013da4:	e02b      	b.n	8013dfe <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8013da6:	687b      	ldr	r3, [r7, #4]
 8013da8:	2b00      	cmp	r3, #0
 8013daa:	d109      	bne.n	8013dc0 <udp_sendto+0x5c>
 8013dac:	4b16      	ldr	r3, [pc, #88]	; (8013e08 <udp_sendto+0xa4>)
 8013dae:	f240 221a 	movw	r2, #538	; 0x21a
 8013db2:	4919      	ldr	r1, [pc, #100]	; (8013e18 <udp_sendto+0xb4>)
 8013db4:	4816      	ldr	r0, [pc, #88]	; (8013e10 <udp_sendto+0xac>)
 8013db6:	f003 fb3d 	bl	8017434 <iprintf>
 8013dba:	f06f 030f 	mvn.w	r3, #15
 8013dbe:	e01e      	b.n	8013dfe <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8013dc0:	68fb      	ldr	r3, [r7, #12]
 8013dc2:	7a1b      	ldrb	r3, [r3, #8]
 8013dc4:	2b00      	cmp	r3, #0
 8013dc6:	d006      	beq.n	8013dd6 <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 8013dc8:	68fb      	ldr	r3, [r7, #12]
 8013dca:	7a1b      	ldrb	r3, [r3, #8]
 8013dcc:	4618      	mov	r0, r3
 8013dce:	f7f9 fd91 	bl	800d8f4 <netif_get_by_index>
 8013dd2:	6178      	str	r0, [r7, #20]
 8013dd4:	e003      	b.n	8013dde <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 8013dd6:	6878      	ldr	r0, [r7, #4]
 8013dd8:	f001 fbda 	bl	8015590 <ip4_route>
 8013ddc:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 8013dde:	697b      	ldr	r3, [r7, #20]
 8013de0:	2b00      	cmp	r3, #0
 8013de2:	d102      	bne.n	8013dea <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 8013de4:	f06f 0303 	mvn.w	r3, #3
 8013de8:	e009      	b.n	8013dfe <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 8013dea:	887a      	ldrh	r2, [r7, #2]
 8013dec:	697b      	ldr	r3, [r7, #20]
 8013dee:	9300      	str	r3, [sp, #0]
 8013df0:	4613      	mov	r3, r2
 8013df2:	687a      	ldr	r2, [r7, #4]
 8013df4:	68b9      	ldr	r1, [r7, #8]
 8013df6:	68f8      	ldr	r0, [r7, #12]
 8013df8:	f000 f810 	bl	8013e1c <udp_sendto_if>
 8013dfc:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8013dfe:	4618      	mov	r0, r3
 8013e00:	3718      	adds	r7, #24
 8013e02:	46bd      	mov	sp, r7
 8013e04:	bd80      	pop	{r7, pc}
 8013e06:	bf00      	nop
 8013e08:	0801b730 	.word	0x0801b730
 8013e0c:	0801b854 	.word	0x0801b854
 8013e10:	0801b784 	.word	0x0801b784
 8013e14:	0801b86c 	.word	0x0801b86c
 8013e18:	0801b888 	.word	0x0801b888

08013e1c <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8013e1c:	b580      	push	{r7, lr}
 8013e1e:	b088      	sub	sp, #32
 8013e20:	af02      	add	r7, sp, #8
 8013e22:	60f8      	str	r0, [r7, #12]
 8013e24:	60b9      	str	r1, [r7, #8]
 8013e26:	607a      	str	r2, [r7, #4]
 8013e28:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 8013e2a:	68fb      	ldr	r3, [r7, #12]
 8013e2c:	2b00      	cmp	r3, #0
 8013e2e:	d109      	bne.n	8013e44 <udp_sendto_if+0x28>
 8013e30:	4b2e      	ldr	r3, [pc, #184]	; (8013eec <udp_sendto_if+0xd0>)
 8013e32:	f44f 7220 	mov.w	r2, #640	; 0x280
 8013e36:	492e      	ldr	r1, [pc, #184]	; (8013ef0 <udp_sendto_if+0xd4>)
 8013e38:	482e      	ldr	r0, [pc, #184]	; (8013ef4 <udp_sendto_if+0xd8>)
 8013e3a:	f003 fafb 	bl	8017434 <iprintf>
 8013e3e:	f06f 030f 	mvn.w	r3, #15
 8013e42:	e04f      	b.n	8013ee4 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8013e44:	68bb      	ldr	r3, [r7, #8]
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	d109      	bne.n	8013e5e <udp_sendto_if+0x42>
 8013e4a:	4b28      	ldr	r3, [pc, #160]	; (8013eec <udp_sendto_if+0xd0>)
 8013e4c:	f240 2281 	movw	r2, #641	; 0x281
 8013e50:	4929      	ldr	r1, [pc, #164]	; (8013ef8 <udp_sendto_if+0xdc>)
 8013e52:	4828      	ldr	r0, [pc, #160]	; (8013ef4 <udp_sendto_if+0xd8>)
 8013e54:	f003 faee 	bl	8017434 <iprintf>
 8013e58:	f06f 030f 	mvn.w	r3, #15
 8013e5c:	e042      	b.n	8013ee4 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8013e5e:	687b      	ldr	r3, [r7, #4]
 8013e60:	2b00      	cmp	r3, #0
 8013e62:	d109      	bne.n	8013e78 <udp_sendto_if+0x5c>
 8013e64:	4b21      	ldr	r3, [pc, #132]	; (8013eec <udp_sendto_if+0xd0>)
 8013e66:	f240 2282 	movw	r2, #642	; 0x282
 8013e6a:	4924      	ldr	r1, [pc, #144]	; (8013efc <udp_sendto_if+0xe0>)
 8013e6c:	4821      	ldr	r0, [pc, #132]	; (8013ef4 <udp_sendto_if+0xd8>)
 8013e6e:	f003 fae1 	bl	8017434 <iprintf>
 8013e72:	f06f 030f 	mvn.w	r3, #15
 8013e76:	e035      	b.n	8013ee4 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8013e78:	6a3b      	ldr	r3, [r7, #32]
 8013e7a:	2b00      	cmp	r3, #0
 8013e7c:	d109      	bne.n	8013e92 <udp_sendto_if+0x76>
 8013e7e:	4b1b      	ldr	r3, [pc, #108]	; (8013eec <udp_sendto_if+0xd0>)
 8013e80:	f240 2283 	movw	r2, #643	; 0x283
 8013e84:	491e      	ldr	r1, [pc, #120]	; (8013f00 <udp_sendto_if+0xe4>)
 8013e86:	481b      	ldr	r0, [pc, #108]	; (8013ef4 <udp_sendto_if+0xd8>)
 8013e88:	f003 fad4 	bl	8017434 <iprintf>
 8013e8c:	f06f 030f 	mvn.w	r3, #15
 8013e90:	e028      	b.n	8013ee4 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8013e92:	68fb      	ldr	r3, [r7, #12]
 8013e94:	2b00      	cmp	r3, #0
 8013e96:	d009      	beq.n	8013eac <udp_sendto_if+0x90>
 8013e98:	68fb      	ldr	r3, [r7, #12]
 8013e9a:	681b      	ldr	r3, [r3, #0]
 8013e9c:	2b00      	cmp	r3, #0
 8013e9e:	d005      	beq.n	8013eac <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8013ea0:	68fb      	ldr	r3, [r7, #12]
 8013ea2:	681b      	ldr	r3, [r3, #0]
 8013ea4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8013ea8:	2be0      	cmp	r3, #224	; 0xe0
 8013eaa:	d103      	bne.n	8013eb4 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8013eac:	6a3b      	ldr	r3, [r7, #32]
 8013eae:	3304      	adds	r3, #4
 8013eb0:	617b      	str	r3, [r7, #20]
 8013eb2:	e00b      	b.n	8013ecc <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8013eb4:	68fb      	ldr	r3, [r7, #12]
 8013eb6:	681a      	ldr	r2, [r3, #0]
 8013eb8:	6a3b      	ldr	r3, [r7, #32]
 8013eba:	3304      	adds	r3, #4
 8013ebc:	681b      	ldr	r3, [r3, #0]
 8013ebe:	429a      	cmp	r2, r3
 8013ec0:	d002      	beq.n	8013ec8 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8013ec2:	f06f 0303 	mvn.w	r3, #3
 8013ec6:	e00d      	b.n	8013ee4 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8013ec8:	68fb      	ldr	r3, [r7, #12]
 8013eca:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8013ecc:	887a      	ldrh	r2, [r7, #2]
 8013ece:	697b      	ldr	r3, [r7, #20]
 8013ed0:	9301      	str	r3, [sp, #4]
 8013ed2:	6a3b      	ldr	r3, [r7, #32]
 8013ed4:	9300      	str	r3, [sp, #0]
 8013ed6:	4613      	mov	r3, r2
 8013ed8:	687a      	ldr	r2, [r7, #4]
 8013eda:	68b9      	ldr	r1, [r7, #8]
 8013edc:	68f8      	ldr	r0, [r7, #12]
 8013ede:	f000 f811 	bl	8013f04 <udp_sendto_if_src>
 8013ee2:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8013ee4:	4618      	mov	r0, r3
 8013ee6:	3718      	adds	r7, #24
 8013ee8:	46bd      	mov	sp, r7
 8013eea:	bd80      	pop	{r7, pc}
 8013eec:	0801b730 	.word	0x0801b730
 8013ef0:	0801b8a4 	.word	0x0801b8a4
 8013ef4:	0801b784 	.word	0x0801b784
 8013ef8:	0801b8c0 	.word	0x0801b8c0
 8013efc:	0801b8dc 	.word	0x0801b8dc
 8013f00:	0801b8fc 	.word	0x0801b8fc

08013f04 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8013f04:	b580      	push	{r7, lr}
 8013f06:	b08c      	sub	sp, #48	; 0x30
 8013f08:	af04      	add	r7, sp, #16
 8013f0a:	60f8      	str	r0, [r7, #12]
 8013f0c:	60b9      	str	r1, [r7, #8]
 8013f0e:	607a      	str	r2, [r7, #4]
 8013f10:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8013f12:	68fb      	ldr	r3, [r7, #12]
 8013f14:	2b00      	cmp	r3, #0
 8013f16:	d109      	bne.n	8013f2c <udp_sendto_if_src+0x28>
 8013f18:	4b65      	ldr	r3, [pc, #404]	; (80140b0 <udp_sendto_if_src+0x1ac>)
 8013f1a:	f240 22d1 	movw	r2, #721	; 0x2d1
 8013f1e:	4965      	ldr	r1, [pc, #404]	; (80140b4 <udp_sendto_if_src+0x1b0>)
 8013f20:	4865      	ldr	r0, [pc, #404]	; (80140b8 <udp_sendto_if_src+0x1b4>)
 8013f22:	f003 fa87 	bl	8017434 <iprintf>
 8013f26:	f06f 030f 	mvn.w	r3, #15
 8013f2a:	e0bc      	b.n	80140a6 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8013f2c:	68bb      	ldr	r3, [r7, #8]
 8013f2e:	2b00      	cmp	r3, #0
 8013f30:	d109      	bne.n	8013f46 <udp_sendto_if_src+0x42>
 8013f32:	4b5f      	ldr	r3, [pc, #380]	; (80140b0 <udp_sendto_if_src+0x1ac>)
 8013f34:	f240 22d2 	movw	r2, #722	; 0x2d2
 8013f38:	4960      	ldr	r1, [pc, #384]	; (80140bc <udp_sendto_if_src+0x1b8>)
 8013f3a:	485f      	ldr	r0, [pc, #380]	; (80140b8 <udp_sendto_if_src+0x1b4>)
 8013f3c:	f003 fa7a 	bl	8017434 <iprintf>
 8013f40:	f06f 030f 	mvn.w	r3, #15
 8013f44:	e0af      	b.n	80140a6 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8013f46:	687b      	ldr	r3, [r7, #4]
 8013f48:	2b00      	cmp	r3, #0
 8013f4a:	d109      	bne.n	8013f60 <udp_sendto_if_src+0x5c>
 8013f4c:	4b58      	ldr	r3, [pc, #352]	; (80140b0 <udp_sendto_if_src+0x1ac>)
 8013f4e:	f240 22d3 	movw	r2, #723	; 0x2d3
 8013f52:	495b      	ldr	r1, [pc, #364]	; (80140c0 <udp_sendto_if_src+0x1bc>)
 8013f54:	4858      	ldr	r0, [pc, #352]	; (80140b8 <udp_sendto_if_src+0x1b4>)
 8013f56:	f003 fa6d 	bl	8017434 <iprintf>
 8013f5a:	f06f 030f 	mvn.w	r3, #15
 8013f5e:	e0a2      	b.n	80140a6 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8013f60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013f62:	2b00      	cmp	r3, #0
 8013f64:	d109      	bne.n	8013f7a <udp_sendto_if_src+0x76>
 8013f66:	4b52      	ldr	r3, [pc, #328]	; (80140b0 <udp_sendto_if_src+0x1ac>)
 8013f68:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8013f6c:	4955      	ldr	r1, [pc, #340]	; (80140c4 <udp_sendto_if_src+0x1c0>)
 8013f6e:	4852      	ldr	r0, [pc, #328]	; (80140b8 <udp_sendto_if_src+0x1b4>)
 8013f70:	f003 fa60 	bl	8017434 <iprintf>
 8013f74:	f06f 030f 	mvn.w	r3, #15
 8013f78:	e095      	b.n	80140a6 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8013f7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013f7c:	2b00      	cmp	r3, #0
 8013f7e:	d109      	bne.n	8013f94 <udp_sendto_if_src+0x90>
 8013f80:	4b4b      	ldr	r3, [pc, #300]	; (80140b0 <udp_sendto_if_src+0x1ac>)
 8013f82:	f240 22d5 	movw	r2, #725	; 0x2d5
 8013f86:	4950      	ldr	r1, [pc, #320]	; (80140c8 <udp_sendto_if_src+0x1c4>)
 8013f88:	484b      	ldr	r0, [pc, #300]	; (80140b8 <udp_sendto_if_src+0x1b4>)
 8013f8a:	f003 fa53 	bl	8017434 <iprintf>
 8013f8e:	f06f 030f 	mvn.w	r3, #15
 8013f92:	e088      	b.n	80140a6 <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8013f94:	68fb      	ldr	r3, [r7, #12]
 8013f96:	8a5b      	ldrh	r3, [r3, #18]
 8013f98:	2b00      	cmp	r3, #0
 8013f9a:	d10f      	bne.n	8013fbc <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8013f9c:	68f9      	ldr	r1, [r7, #12]
 8013f9e:	68fb      	ldr	r3, [r7, #12]
 8013fa0:	8a5b      	ldrh	r3, [r3, #18]
 8013fa2:	461a      	mov	r2, r3
 8013fa4:	68f8      	ldr	r0, [r7, #12]
 8013fa6:	f000 f893 	bl	80140d0 <udp_bind>
 8013faa:	4603      	mov	r3, r0
 8013fac:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8013fae:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8013fb2:	2b00      	cmp	r3, #0
 8013fb4:	d002      	beq.n	8013fbc <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 8013fb6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8013fba:	e074      	b.n	80140a6 <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8013fbc:	68bb      	ldr	r3, [r7, #8]
 8013fbe:	891b      	ldrh	r3, [r3, #8]
 8013fc0:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 8013fc4:	4293      	cmp	r3, r2
 8013fc6:	d902      	bls.n	8013fce <udp_sendto_if_src+0xca>
    return ERR_MEM;
 8013fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8013fcc:	e06b      	b.n	80140a6 <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8013fce:	2108      	movs	r1, #8
 8013fd0:	68b8      	ldr	r0, [r7, #8]
 8013fd2:	f7f9 ff39 	bl	800de48 <pbuf_add_header>
 8013fd6:	4603      	mov	r3, r0
 8013fd8:	2b00      	cmp	r3, #0
 8013fda:	d015      	beq.n	8014008 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8013fdc:	f44f 7220 	mov.w	r2, #640	; 0x280
 8013fe0:	2108      	movs	r1, #8
 8013fe2:	2022      	movs	r0, #34	; 0x22
 8013fe4:	f7f9 fce2 	bl	800d9ac <pbuf_alloc>
 8013fe8:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 8013fea:	69fb      	ldr	r3, [r7, #28]
 8013fec:	2b00      	cmp	r3, #0
 8013fee:	d102      	bne.n	8013ff6 <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8013ff0:	f04f 33ff 	mov.w	r3, #4294967295
 8013ff4:	e057      	b.n	80140a6 <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 8013ff6:	68bb      	ldr	r3, [r7, #8]
 8013ff8:	891b      	ldrh	r3, [r3, #8]
 8013ffa:	2b00      	cmp	r3, #0
 8013ffc:	d006      	beq.n	801400c <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8013ffe:	68b9      	ldr	r1, [r7, #8]
 8014000:	69f8      	ldr	r0, [r7, #28]
 8014002:	f7fa f8cf 	bl	800e1a4 <pbuf_chain>
 8014006:	e001      	b.n	801400c <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8014008:	68bb      	ldr	r3, [r7, #8]
 801400a:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801400c:	69fb      	ldr	r3, [r7, #28]
 801400e:	895b      	ldrh	r3, [r3, #10]
 8014010:	2b07      	cmp	r3, #7
 8014012:	d806      	bhi.n	8014022 <udp_sendto_if_src+0x11e>
 8014014:	4b26      	ldr	r3, [pc, #152]	; (80140b0 <udp_sendto_if_src+0x1ac>)
 8014016:	f240 320d 	movw	r2, #781	; 0x30d
 801401a:	492c      	ldr	r1, [pc, #176]	; (80140cc <udp_sendto_if_src+0x1c8>)
 801401c:	4826      	ldr	r0, [pc, #152]	; (80140b8 <udp_sendto_if_src+0x1b4>)
 801401e:	f003 fa09 	bl	8017434 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8014022:	69fb      	ldr	r3, [r7, #28]
 8014024:	685b      	ldr	r3, [r3, #4]
 8014026:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8014028:	68fb      	ldr	r3, [r7, #12]
 801402a:	8a5b      	ldrh	r3, [r3, #18]
 801402c:	4618      	mov	r0, r3
 801402e:	f7f8 fc64 	bl	800c8fa <lwip_htons>
 8014032:	4603      	mov	r3, r0
 8014034:	461a      	mov	r2, r3
 8014036:	697b      	ldr	r3, [r7, #20]
 8014038:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801403a:	887b      	ldrh	r3, [r7, #2]
 801403c:	4618      	mov	r0, r3
 801403e:	f7f8 fc5c 	bl	800c8fa <lwip_htons>
 8014042:	4603      	mov	r3, r0
 8014044:	461a      	mov	r2, r3
 8014046:	697b      	ldr	r3, [r7, #20]
 8014048:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801404a:	697b      	ldr	r3, [r7, #20]
 801404c:	2200      	movs	r2, #0
 801404e:	719a      	strb	r2, [r3, #6]
 8014050:	2200      	movs	r2, #0
 8014052:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8014054:	69fb      	ldr	r3, [r7, #28]
 8014056:	891b      	ldrh	r3, [r3, #8]
 8014058:	4618      	mov	r0, r3
 801405a:	f7f8 fc4e 	bl	800c8fa <lwip_htons>
 801405e:	4603      	mov	r3, r0
 8014060:	461a      	mov	r2, r3
 8014062:	697b      	ldr	r3, [r7, #20]
 8014064:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 8014066:	2311      	movs	r3, #17
 8014068:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801406a:	68fb      	ldr	r3, [r7, #12]
 801406c:	7adb      	ldrb	r3, [r3, #11]
 801406e:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8014070:	68fb      	ldr	r3, [r7, #12]
 8014072:	7a9b      	ldrb	r3, [r3, #10]
 8014074:	7cb9      	ldrb	r1, [r7, #18]
 8014076:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014078:	9202      	str	r2, [sp, #8]
 801407a:	7cfa      	ldrb	r2, [r7, #19]
 801407c:	9201      	str	r2, [sp, #4]
 801407e:	9300      	str	r3, [sp, #0]
 8014080:	460b      	mov	r3, r1
 8014082:	687a      	ldr	r2, [r7, #4]
 8014084:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8014086:	69f8      	ldr	r0, [r7, #28]
 8014088:	f001 fc6a 	bl	8015960 <ip4_output_if_src>
 801408c:	4603      	mov	r3, r0
 801408e:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8014090:	69fa      	ldr	r2, [r7, #28]
 8014092:	68bb      	ldr	r3, [r7, #8]
 8014094:	429a      	cmp	r2, r3
 8014096:	d004      	beq.n	80140a2 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 8014098:	69f8      	ldr	r0, [r7, #28]
 801409a:	f7f9 ff6b 	bl	800df74 <pbuf_free>
    q = NULL;
 801409e:	2300      	movs	r3, #0
 80140a0:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 80140a2:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 80140a6:	4618      	mov	r0, r3
 80140a8:	3720      	adds	r7, #32
 80140aa:	46bd      	mov	sp, r7
 80140ac:	bd80      	pop	{r7, pc}
 80140ae:	bf00      	nop
 80140b0:	0801b730 	.word	0x0801b730
 80140b4:	0801b91c 	.word	0x0801b91c
 80140b8:	0801b784 	.word	0x0801b784
 80140bc:	0801b93c 	.word	0x0801b93c
 80140c0:	0801b95c 	.word	0x0801b95c
 80140c4:	0801b980 	.word	0x0801b980
 80140c8:	0801b9a4 	.word	0x0801b9a4
 80140cc:	0801b9c8 	.word	0x0801b9c8

080140d0 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80140d0:	b580      	push	{r7, lr}
 80140d2:	b086      	sub	sp, #24
 80140d4:	af00      	add	r7, sp, #0
 80140d6:	60f8      	str	r0, [r7, #12]
 80140d8:	60b9      	str	r1, [r7, #8]
 80140da:	4613      	mov	r3, r2
 80140dc:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80140de:	68bb      	ldr	r3, [r7, #8]
 80140e0:	2b00      	cmp	r3, #0
 80140e2:	d101      	bne.n	80140e8 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 80140e4:	4b39      	ldr	r3, [pc, #228]	; (80141cc <udp_bind+0xfc>)
 80140e6:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80140e8:	68fb      	ldr	r3, [r7, #12]
 80140ea:	2b00      	cmp	r3, #0
 80140ec:	d109      	bne.n	8014102 <udp_bind+0x32>
 80140ee:	4b38      	ldr	r3, [pc, #224]	; (80141d0 <udp_bind+0x100>)
 80140f0:	f240 32b7 	movw	r2, #951	; 0x3b7
 80140f4:	4937      	ldr	r1, [pc, #220]	; (80141d4 <udp_bind+0x104>)
 80140f6:	4838      	ldr	r0, [pc, #224]	; (80141d8 <udp_bind+0x108>)
 80140f8:	f003 f99c 	bl	8017434 <iprintf>
 80140fc:	f06f 030f 	mvn.w	r3, #15
 8014100:	e060      	b.n	80141c4 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8014102:	2300      	movs	r3, #0
 8014104:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8014106:	4b35      	ldr	r3, [pc, #212]	; (80141dc <udp_bind+0x10c>)
 8014108:	681b      	ldr	r3, [r3, #0]
 801410a:	617b      	str	r3, [r7, #20]
 801410c:	e009      	b.n	8014122 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801410e:	68fa      	ldr	r2, [r7, #12]
 8014110:	697b      	ldr	r3, [r7, #20]
 8014112:	429a      	cmp	r2, r3
 8014114:	d102      	bne.n	801411c <udp_bind+0x4c>
      rebind = 1;
 8014116:	2301      	movs	r3, #1
 8014118:	74fb      	strb	r3, [r7, #19]
      break;
 801411a:	e005      	b.n	8014128 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801411c:	697b      	ldr	r3, [r7, #20]
 801411e:	68db      	ldr	r3, [r3, #12]
 8014120:	617b      	str	r3, [r7, #20]
 8014122:	697b      	ldr	r3, [r7, #20]
 8014124:	2b00      	cmp	r3, #0
 8014126:	d1f2      	bne.n	801410e <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8014128:	88fb      	ldrh	r3, [r7, #6]
 801412a:	2b00      	cmp	r3, #0
 801412c:	d109      	bne.n	8014142 <udp_bind+0x72>
    port = udp_new_port();
 801412e:	f7ff fc35 	bl	801399c <udp_new_port>
 8014132:	4603      	mov	r3, r0
 8014134:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8014136:	88fb      	ldrh	r3, [r7, #6]
 8014138:	2b00      	cmp	r3, #0
 801413a:	d12c      	bne.n	8014196 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801413c:	f06f 0307 	mvn.w	r3, #7
 8014140:	e040      	b.n	80141c4 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8014142:	4b26      	ldr	r3, [pc, #152]	; (80141dc <udp_bind+0x10c>)
 8014144:	681b      	ldr	r3, [r3, #0]
 8014146:	617b      	str	r3, [r7, #20]
 8014148:	e022      	b.n	8014190 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801414a:	68fa      	ldr	r2, [r7, #12]
 801414c:	697b      	ldr	r3, [r7, #20]
 801414e:	429a      	cmp	r2, r3
 8014150:	d01b      	beq.n	801418a <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8014152:	697b      	ldr	r3, [r7, #20]
 8014154:	8a5b      	ldrh	r3, [r3, #18]
 8014156:	88fa      	ldrh	r2, [r7, #6]
 8014158:	429a      	cmp	r2, r3
 801415a:	d116      	bne.n	801418a <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801415c:	697b      	ldr	r3, [r7, #20]
 801415e:	681a      	ldr	r2, [r3, #0]
 8014160:	68bb      	ldr	r3, [r7, #8]
 8014162:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8014164:	429a      	cmp	r2, r3
 8014166:	d00d      	beq.n	8014184 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8014168:	68bb      	ldr	r3, [r7, #8]
 801416a:	2b00      	cmp	r3, #0
 801416c:	d00a      	beq.n	8014184 <udp_bind+0xb4>
 801416e:	68bb      	ldr	r3, [r7, #8]
 8014170:	681b      	ldr	r3, [r3, #0]
 8014172:	2b00      	cmp	r3, #0
 8014174:	d006      	beq.n	8014184 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8014176:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8014178:	2b00      	cmp	r3, #0
 801417a:	d003      	beq.n	8014184 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801417c:	697b      	ldr	r3, [r7, #20]
 801417e:	681b      	ldr	r3, [r3, #0]
 8014180:	2b00      	cmp	r3, #0
 8014182:	d102      	bne.n	801418a <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8014184:	f06f 0307 	mvn.w	r3, #7
 8014188:	e01c      	b.n	80141c4 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801418a:	697b      	ldr	r3, [r7, #20]
 801418c:	68db      	ldr	r3, [r3, #12]
 801418e:	617b      	str	r3, [r7, #20]
 8014190:	697b      	ldr	r3, [r7, #20]
 8014192:	2b00      	cmp	r3, #0
 8014194:	d1d9      	bne.n	801414a <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8014196:	68bb      	ldr	r3, [r7, #8]
 8014198:	2b00      	cmp	r3, #0
 801419a:	d002      	beq.n	80141a2 <udp_bind+0xd2>
 801419c:	68bb      	ldr	r3, [r7, #8]
 801419e:	681b      	ldr	r3, [r3, #0]
 80141a0:	e000      	b.n	80141a4 <udp_bind+0xd4>
 80141a2:	2300      	movs	r3, #0
 80141a4:	68fa      	ldr	r2, [r7, #12]
 80141a6:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 80141a8:	68fb      	ldr	r3, [r7, #12]
 80141aa:	88fa      	ldrh	r2, [r7, #6]
 80141ac:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 80141ae:	7cfb      	ldrb	r3, [r7, #19]
 80141b0:	2b00      	cmp	r3, #0
 80141b2:	d106      	bne.n	80141c2 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 80141b4:	4b09      	ldr	r3, [pc, #36]	; (80141dc <udp_bind+0x10c>)
 80141b6:	681a      	ldr	r2, [r3, #0]
 80141b8:	68fb      	ldr	r3, [r7, #12]
 80141ba:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 80141bc:	4a07      	ldr	r2, [pc, #28]	; (80141dc <udp_bind+0x10c>)
 80141be:	68fb      	ldr	r3, [r7, #12]
 80141c0:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 80141c2:	2300      	movs	r3, #0
}
 80141c4:	4618      	mov	r0, r3
 80141c6:	3718      	adds	r7, #24
 80141c8:	46bd      	mov	sp, r7
 80141ca:	bd80      	pop	{r7, pc}
 80141cc:	0801c268 	.word	0x0801c268
 80141d0:	0801b730 	.word	0x0801b730
 80141d4:	0801b9f8 	.word	0x0801b9f8
 80141d8:	0801b784 	.word	0x0801b784
 80141dc:	20008a0c 	.word	0x20008a0c

080141e0 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80141e0:	b580      	push	{r7, lr}
 80141e2:	b086      	sub	sp, #24
 80141e4:	af00      	add	r7, sp, #0
 80141e6:	60f8      	str	r0, [r7, #12]
 80141e8:	60b9      	str	r1, [r7, #8]
 80141ea:	4613      	mov	r3, r2
 80141ec:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 80141ee:	68fb      	ldr	r3, [r7, #12]
 80141f0:	2b00      	cmp	r3, #0
 80141f2:	d109      	bne.n	8014208 <udp_connect+0x28>
 80141f4:	4b2c      	ldr	r3, [pc, #176]	; (80142a8 <udp_connect+0xc8>)
 80141f6:	f240 4235 	movw	r2, #1077	; 0x435
 80141fa:	492c      	ldr	r1, [pc, #176]	; (80142ac <udp_connect+0xcc>)
 80141fc:	482c      	ldr	r0, [pc, #176]	; (80142b0 <udp_connect+0xd0>)
 80141fe:	f003 f919 	bl	8017434 <iprintf>
 8014202:	f06f 030f 	mvn.w	r3, #15
 8014206:	e04b      	b.n	80142a0 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8014208:	68bb      	ldr	r3, [r7, #8]
 801420a:	2b00      	cmp	r3, #0
 801420c:	d109      	bne.n	8014222 <udp_connect+0x42>
 801420e:	4b26      	ldr	r3, [pc, #152]	; (80142a8 <udp_connect+0xc8>)
 8014210:	f240 4236 	movw	r2, #1078	; 0x436
 8014214:	4927      	ldr	r1, [pc, #156]	; (80142b4 <udp_connect+0xd4>)
 8014216:	4826      	ldr	r0, [pc, #152]	; (80142b0 <udp_connect+0xd0>)
 8014218:	f003 f90c 	bl	8017434 <iprintf>
 801421c:	f06f 030f 	mvn.w	r3, #15
 8014220:	e03e      	b.n	80142a0 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 8014222:	68fb      	ldr	r3, [r7, #12]
 8014224:	8a5b      	ldrh	r3, [r3, #18]
 8014226:	2b00      	cmp	r3, #0
 8014228:	d10f      	bne.n	801424a <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801422a:	68f9      	ldr	r1, [r7, #12]
 801422c:	68fb      	ldr	r3, [r7, #12]
 801422e:	8a5b      	ldrh	r3, [r3, #18]
 8014230:	461a      	mov	r2, r3
 8014232:	68f8      	ldr	r0, [r7, #12]
 8014234:	f7ff ff4c 	bl	80140d0 <udp_bind>
 8014238:	4603      	mov	r3, r0
 801423a:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 801423c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8014240:	2b00      	cmp	r3, #0
 8014242:	d002      	beq.n	801424a <udp_connect+0x6a>
      return err;
 8014244:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8014248:	e02a      	b.n	80142a0 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801424a:	68bb      	ldr	r3, [r7, #8]
 801424c:	2b00      	cmp	r3, #0
 801424e:	d002      	beq.n	8014256 <udp_connect+0x76>
 8014250:	68bb      	ldr	r3, [r7, #8]
 8014252:	681b      	ldr	r3, [r3, #0]
 8014254:	e000      	b.n	8014258 <udp_connect+0x78>
 8014256:	2300      	movs	r3, #0
 8014258:	68fa      	ldr	r2, [r7, #12]
 801425a:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 801425c:	68fb      	ldr	r3, [r7, #12]
 801425e:	88fa      	ldrh	r2, [r7, #6]
 8014260:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 8014262:	68fb      	ldr	r3, [r7, #12]
 8014264:	7c1b      	ldrb	r3, [r3, #16]
 8014266:	f043 0304 	orr.w	r3, r3, #4
 801426a:	b2da      	uxtb	r2, r3
 801426c:	68fb      	ldr	r3, [r7, #12]
 801426e:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8014270:	4b11      	ldr	r3, [pc, #68]	; (80142b8 <udp_connect+0xd8>)
 8014272:	681b      	ldr	r3, [r3, #0]
 8014274:	617b      	str	r3, [r7, #20]
 8014276:	e008      	b.n	801428a <udp_connect+0xaa>
    if (pcb == ipcb) {
 8014278:	68fa      	ldr	r2, [r7, #12]
 801427a:	697b      	ldr	r3, [r7, #20]
 801427c:	429a      	cmp	r2, r3
 801427e:	d101      	bne.n	8014284 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 8014280:	2300      	movs	r3, #0
 8014282:	e00d      	b.n	80142a0 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8014284:	697b      	ldr	r3, [r7, #20]
 8014286:	68db      	ldr	r3, [r3, #12]
 8014288:	617b      	str	r3, [r7, #20]
 801428a:	697b      	ldr	r3, [r7, #20]
 801428c:	2b00      	cmp	r3, #0
 801428e:	d1f3      	bne.n	8014278 <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 8014290:	4b09      	ldr	r3, [pc, #36]	; (80142b8 <udp_connect+0xd8>)
 8014292:	681a      	ldr	r2, [r3, #0]
 8014294:	68fb      	ldr	r3, [r7, #12]
 8014296:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 8014298:	4a07      	ldr	r2, [pc, #28]	; (80142b8 <udp_connect+0xd8>)
 801429a:	68fb      	ldr	r3, [r7, #12]
 801429c:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 801429e:	2300      	movs	r3, #0
}
 80142a0:	4618      	mov	r0, r3
 80142a2:	3718      	adds	r7, #24
 80142a4:	46bd      	mov	sp, r7
 80142a6:	bd80      	pop	{r7, pc}
 80142a8:	0801b730 	.word	0x0801b730
 80142ac:	0801ba10 	.word	0x0801ba10
 80142b0:	0801b784 	.word	0x0801b784
 80142b4:	0801ba2c 	.word	0x0801ba2c
 80142b8:	20008a0c 	.word	0x20008a0c

080142bc <udp_disconnect>:
 *
 * @param pcb the udp pcb to disconnect.
 */
void
udp_disconnect(struct udp_pcb *pcb)
{
 80142bc:	b580      	push	{r7, lr}
 80142be:	b082      	sub	sp, #8
 80142c0:	af00      	add	r7, sp, #0
 80142c2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_disconnect: invalid pcb", pcb != NULL, return);
 80142c4:	687b      	ldr	r3, [r7, #4]
 80142c6:	2b00      	cmp	r3, #0
 80142c8:	d107      	bne.n	80142da <udp_disconnect+0x1e>
 80142ca:	4b0d      	ldr	r3, [pc, #52]	; (8014300 <udp_disconnect+0x44>)
 80142cc:	f240 426a 	movw	r2, #1130	; 0x46a
 80142d0:	490c      	ldr	r1, [pc, #48]	; (8014304 <udp_disconnect+0x48>)
 80142d2:	480d      	ldr	r0, [pc, #52]	; (8014308 <udp_disconnect+0x4c>)
 80142d4:	f003 f8ae 	bl	8017434 <iprintf>
 80142d8:	e00f      	b.n	80142fa <udp_disconnect+0x3e>
#if LWIP_IPV4 && LWIP_IPV6
  if (IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    ip_addr_copy(pcb->remote_ip, *IP_ANY_TYPE);
  } else {
#endif
    ip_addr_set_any(IP_IS_V6_VAL(pcb->remote_ip), &pcb->remote_ip);
 80142da:	687b      	ldr	r3, [r7, #4]
 80142dc:	2200      	movs	r2, #0
 80142de:	605a      	str	r2, [r3, #4]
#if LWIP_IPV4 && LWIP_IPV6
  }
#endif
  pcb->remote_port = 0;
 80142e0:	687b      	ldr	r3, [r7, #4]
 80142e2:	2200      	movs	r2, #0
 80142e4:	829a      	strh	r2, [r3, #20]
  pcb->netif_idx = NETIF_NO_INDEX;
 80142e6:	687b      	ldr	r3, [r7, #4]
 80142e8:	2200      	movs	r2, #0
 80142ea:	721a      	strb	r2, [r3, #8]
  /* mark PCB as unconnected */
  udp_clear_flags(pcb, UDP_FLAGS_CONNECTED);
 80142ec:	687b      	ldr	r3, [r7, #4]
 80142ee:	7c1b      	ldrb	r3, [r3, #16]
 80142f0:	f023 0304 	bic.w	r3, r3, #4
 80142f4:	b2da      	uxtb	r2, r3
 80142f6:	687b      	ldr	r3, [r7, #4]
 80142f8:	741a      	strb	r2, [r3, #16]
}
 80142fa:	3708      	adds	r7, #8
 80142fc:	46bd      	mov	sp, r7
 80142fe:	bd80      	pop	{r7, pc}
 8014300:	0801b730 	.word	0x0801b730
 8014304:	0801ba48 	.word	0x0801ba48
 8014308:	0801b784 	.word	0x0801b784

0801430c <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801430c:	b580      	push	{r7, lr}
 801430e:	b084      	sub	sp, #16
 8014310:	af00      	add	r7, sp, #0
 8014312:	60f8      	str	r0, [r7, #12]
 8014314:	60b9      	str	r1, [r7, #8]
 8014316:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8014318:	68fb      	ldr	r3, [r7, #12]
 801431a:	2b00      	cmp	r3, #0
 801431c:	d107      	bne.n	801432e <udp_recv+0x22>
 801431e:	4b08      	ldr	r3, [pc, #32]	; (8014340 <udp_recv+0x34>)
 8014320:	f240 428a 	movw	r2, #1162	; 0x48a
 8014324:	4907      	ldr	r1, [pc, #28]	; (8014344 <udp_recv+0x38>)
 8014326:	4808      	ldr	r0, [pc, #32]	; (8014348 <udp_recv+0x3c>)
 8014328:	f003 f884 	bl	8017434 <iprintf>
 801432c:	e005      	b.n	801433a <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801432e:	68fb      	ldr	r3, [r7, #12]
 8014330:	68ba      	ldr	r2, [r7, #8]
 8014332:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8014334:	68fb      	ldr	r3, [r7, #12]
 8014336:	687a      	ldr	r2, [r7, #4]
 8014338:	61da      	str	r2, [r3, #28]
}
 801433a:	3710      	adds	r7, #16
 801433c:	46bd      	mov	sp, r7
 801433e:	bd80      	pop	{r7, pc}
 8014340:	0801b730 	.word	0x0801b730
 8014344:	0801ba64 	.word	0x0801ba64
 8014348:	0801b784 	.word	0x0801b784

0801434c <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801434c:	b580      	push	{r7, lr}
 801434e:	b082      	sub	sp, #8
 8014350:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8014352:	2000      	movs	r0, #0
 8014354:	f7f8 ff48 	bl	800d1e8 <memp_malloc>
 8014358:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801435a:	687b      	ldr	r3, [r7, #4]
 801435c:	2b00      	cmp	r3, #0
 801435e:	d007      	beq.n	8014370 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8014360:	2220      	movs	r2, #32
 8014362:	2100      	movs	r1, #0
 8014364:	6878      	ldr	r0, [r7, #4]
 8014366:	f003 f904 	bl	8017572 <memset>
    pcb->ttl = UDP_TTL;
 801436a:	687b      	ldr	r3, [r7, #4]
 801436c:	22ff      	movs	r2, #255	; 0xff
 801436e:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8014370:	687b      	ldr	r3, [r7, #4]
}
 8014372:	4618      	mov	r0, r3
 8014374:	3708      	adds	r7, #8
 8014376:	46bd      	mov	sp, r7
 8014378:	bd80      	pop	{r7, pc}
	...

0801437c <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801437c:	b480      	push	{r7}
 801437e:	b085      	sub	sp, #20
 8014380:	af00      	add	r7, sp, #0
 8014382:	6078      	str	r0, [r7, #4]
 8014384:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8014386:	687b      	ldr	r3, [r7, #4]
 8014388:	2b00      	cmp	r3, #0
 801438a:	d01e      	beq.n	80143ca <udp_netif_ip_addr_changed+0x4e>
 801438c:	687b      	ldr	r3, [r7, #4]
 801438e:	681b      	ldr	r3, [r3, #0]
 8014390:	2b00      	cmp	r3, #0
 8014392:	d01a      	beq.n	80143ca <udp_netif_ip_addr_changed+0x4e>
 8014394:	683b      	ldr	r3, [r7, #0]
 8014396:	2b00      	cmp	r3, #0
 8014398:	d017      	beq.n	80143ca <udp_netif_ip_addr_changed+0x4e>
 801439a:	683b      	ldr	r3, [r7, #0]
 801439c:	681b      	ldr	r3, [r3, #0]
 801439e:	2b00      	cmp	r3, #0
 80143a0:	d013      	beq.n	80143ca <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80143a2:	4b0d      	ldr	r3, [pc, #52]	; (80143d8 <udp_netif_ip_addr_changed+0x5c>)
 80143a4:	681b      	ldr	r3, [r3, #0]
 80143a6:	60fb      	str	r3, [r7, #12]
 80143a8:	e00c      	b.n	80143c4 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 80143aa:	68fb      	ldr	r3, [r7, #12]
 80143ac:	681a      	ldr	r2, [r3, #0]
 80143ae:	687b      	ldr	r3, [r7, #4]
 80143b0:	681b      	ldr	r3, [r3, #0]
 80143b2:	429a      	cmp	r2, r3
 80143b4:	d103      	bne.n	80143be <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 80143b6:	683b      	ldr	r3, [r7, #0]
 80143b8:	681a      	ldr	r2, [r3, #0]
 80143ba:	68fb      	ldr	r3, [r7, #12]
 80143bc:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80143be:	68fb      	ldr	r3, [r7, #12]
 80143c0:	68db      	ldr	r3, [r3, #12]
 80143c2:	60fb      	str	r3, [r7, #12]
 80143c4:	68fb      	ldr	r3, [r7, #12]
 80143c6:	2b00      	cmp	r3, #0
 80143c8:	d1ef      	bne.n	80143aa <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 80143ca:	bf00      	nop
 80143cc:	3714      	adds	r7, #20
 80143ce:	46bd      	mov	sp, r7
 80143d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143d4:	4770      	bx	lr
 80143d6:	bf00      	nop
 80143d8:	20008a0c 	.word	0x20008a0c

080143dc <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 80143dc:	b580      	push	{r7, lr}
 80143de:	b082      	sub	sp, #8
 80143e0:	af00      	add	r7, sp, #0
 80143e2:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 80143e4:	4915      	ldr	r1, [pc, #84]	; (801443c <etharp_free_entry+0x60>)
 80143e6:	687a      	ldr	r2, [r7, #4]
 80143e8:	4613      	mov	r3, r2
 80143ea:	005b      	lsls	r3, r3, #1
 80143ec:	4413      	add	r3, r2
 80143ee:	00db      	lsls	r3, r3, #3
 80143f0:	440b      	add	r3, r1
 80143f2:	681b      	ldr	r3, [r3, #0]
 80143f4:	2b00      	cmp	r3, #0
 80143f6:	d013      	beq.n	8014420 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 80143f8:	4910      	ldr	r1, [pc, #64]	; (801443c <etharp_free_entry+0x60>)
 80143fa:	687a      	ldr	r2, [r7, #4]
 80143fc:	4613      	mov	r3, r2
 80143fe:	005b      	lsls	r3, r3, #1
 8014400:	4413      	add	r3, r2
 8014402:	00db      	lsls	r3, r3, #3
 8014404:	440b      	add	r3, r1
 8014406:	681b      	ldr	r3, [r3, #0]
 8014408:	4618      	mov	r0, r3
 801440a:	f7f9 fdb3 	bl	800df74 <pbuf_free>
    arp_table[i].q = NULL;
 801440e:	490b      	ldr	r1, [pc, #44]	; (801443c <etharp_free_entry+0x60>)
 8014410:	687a      	ldr	r2, [r7, #4]
 8014412:	4613      	mov	r3, r2
 8014414:	005b      	lsls	r3, r3, #1
 8014416:	4413      	add	r3, r2
 8014418:	00db      	lsls	r3, r3, #3
 801441a:	440b      	add	r3, r1
 801441c:	2200      	movs	r2, #0
 801441e:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8014420:	4906      	ldr	r1, [pc, #24]	; (801443c <etharp_free_entry+0x60>)
 8014422:	687a      	ldr	r2, [r7, #4]
 8014424:	4613      	mov	r3, r2
 8014426:	005b      	lsls	r3, r3, #1
 8014428:	4413      	add	r3, r2
 801442a:	00db      	lsls	r3, r3, #3
 801442c:	440b      	add	r3, r1
 801442e:	3314      	adds	r3, #20
 8014430:	2200      	movs	r2, #0
 8014432:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8014434:	bf00      	nop
 8014436:	3708      	adds	r7, #8
 8014438:	46bd      	mov	sp, r7
 801443a:	bd80      	pop	{r7, pc}
 801443c:	20008a10 	.word	0x20008a10

08014440 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8014440:	b580      	push	{r7, lr}
 8014442:	b082      	sub	sp, #8
 8014444:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8014446:	2300      	movs	r3, #0
 8014448:	607b      	str	r3, [r7, #4]
 801444a:	e096      	b.n	801457a <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801444c:	494f      	ldr	r1, [pc, #316]	; (801458c <etharp_tmr+0x14c>)
 801444e:	687a      	ldr	r2, [r7, #4]
 8014450:	4613      	mov	r3, r2
 8014452:	005b      	lsls	r3, r3, #1
 8014454:	4413      	add	r3, r2
 8014456:	00db      	lsls	r3, r3, #3
 8014458:	440b      	add	r3, r1
 801445a:	3314      	adds	r3, #20
 801445c:	781b      	ldrb	r3, [r3, #0]
 801445e:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8014460:	78fb      	ldrb	r3, [r7, #3]
 8014462:	2b00      	cmp	r3, #0
 8014464:	f000 8086 	beq.w	8014574 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8014468:	4948      	ldr	r1, [pc, #288]	; (801458c <etharp_tmr+0x14c>)
 801446a:	687a      	ldr	r2, [r7, #4]
 801446c:	4613      	mov	r3, r2
 801446e:	005b      	lsls	r3, r3, #1
 8014470:	4413      	add	r3, r2
 8014472:	00db      	lsls	r3, r3, #3
 8014474:	440b      	add	r3, r1
 8014476:	3312      	adds	r3, #18
 8014478:	881b      	ldrh	r3, [r3, #0]
 801447a:	3301      	adds	r3, #1
 801447c:	b298      	uxth	r0, r3
 801447e:	4943      	ldr	r1, [pc, #268]	; (801458c <etharp_tmr+0x14c>)
 8014480:	687a      	ldr	r2, [r7, #4]
 8014482:	4613      	mov	r3, r2
 8014484:	005b      	lsls	r3, r3, #1
 8014486:	4413      	add	r3, r2
 8014488:	00db      	lsls	r3, r3, #3
 801448a:	440b      	add	r3, r1
 801448c:	3312      	adds	r3, #18
 801448e:	4602      	mov	r2, r0
 8014490:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8014492:	493e      	ldr	r1, [pc, #248]	; (801458c <etharp_tmr+0x14c>)
 8014494:	687a      	ldr	r2, [r7, #4]
 8014496:	4613      	mov	r3, r2
 8014498:	005b      	lsls	r3, r3, #1
 801449a:	4413      	add	r3, r2
 801449c:	00db      	lsls	r3, r3, #3
 801449e:	440b      	add	r3, r1
 80144a0:	3312      	adds	r3, #18
 80144a2:	881b      	ldrh	r3, [r3, #0]
 80144a4:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80144a8:	d215      	bcs.n	80144d6 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80144aa:	4938      	ldr	r1, [pc, #224]	; (801458c <etharp_tmr+0x14c>)
 80144ac:	687a      	ldr	r2, [r7, #4]
 80144ae:	4613      	mov	r3, r2
 80144b0:	005b      	lsls	r3, r3, #1
 80144b2:	4413      	add	r3, r2
 80144b4:	00db      	lsls	r3, r3, #3
 80144b6:	440b      	add	r3, r1
 80144b8:	3314      	adds	r3, #20
 80144ba:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80144bc:	2b01      	cmp	r3, #1
 80144be:	d10e      	bne.n	80144de <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80144c0:	4932      	ldr	r1, [pc, #200]	; (801458c <etharp_tmr+0x14c>)
 80144c2:	687a      	ldr	r2, [r7, #4]
 80144c4:	4613      	mov	r3, r2
 80144c6:	005b      	lsls	r3, r3, #1
 80144c8:	4413      	add	r3, r2
 80144ca:	00db      	lsls	r3, r3, #3
 80144cc:	440b      	add	r3, r1
 80144ce:	3312      	adds	r3, #18
 80144d0:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80144d2:	2b04      	cmp	r3, #4
 80144d4:	d903      	bls.n	80144de <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 80144d6:	6878      	ldr	r0, [r7, #4]
 80144d8:	f7ff ff80 	bl	80143dc <etharp_free_entry>
 80144dc:	e04a      	b.n	8014574 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 80144de:	492b      	ldr	r1, [pc, #172]	; (801458c <etharp_tmr+0x14c>)
 80144e0:	687a      	ldr	r2, [r7, #4]
 80144e2:	4613      	mov	r3, r2
 80144e4:	005b      	lsls	r3, r3, #1
 80144e6:	4413      	add	r3, r2
 80144e8:	00db      	lsls	r3, r3, #3
 80144ea:	440b      	add	r3, r1
 80144ec:	3314      	adds	r3, #20
 80144ee:	781b      	ldrb	r3, [r3, #0]
 80144f0:	2b03      	cmp	r3, #3
 80144f2:	d10a      	bne.n	801450a <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 80144f4:	4925      	ldr	r1, [pc, #148]	; (801458c <etharp_tmr+0x14c>)
 80144f6:	687a      	ldr	r2, [r7, #4]
 80144f8:	4613      	mov	r3, r2
 80144fa:	005b      	lsls	r3, r3, #1
 80144fc:	4413      	add	r3, r2
 80144fe:	00db      	lsls	r3, r3, #3
 8014500:	440b      	add	r3, r1
 8014502:	3314      	adds	r3, #20
 8014504:	2204      	movs	r2, #4
 8014506:	701a      	strb	r2, [r3, #0]
 8014508:	e034      	b.n	8014574 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801450a:	4920      	ldr	r1, [pc, #128]	; (801458c <etharp_tmr+0x14c>)
 801450c:	687a      	ldr	r2, [r7, #4]
 801450e:	4613      	mov	r3, r2
 8014510:	005b      	lsls	r3, r3, #1
 8014512:	4413      	add	r3, r2
 8014514:	00db      	lsls	r3, r3, #3
 8014516:	440b      	add	r3, r1
 8014518:	3314      	adds	r3, #20
 801451a:	781b      	ldrb	r3, [r3, #0]
 801451c:	2b04      	cmp	r3, #4
 801451e:	d10a      	bne.n	8014536 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8014520:	491a      	ldr	r1, [pc, #104]	; (801458c <etharp_tmr+0x14c>)
 8014522:	687a      	ldr	r2, [r7, #4]
 8014524:	4613      	mov	r3, r2
 8014526:	005b      	lsls	r3, r3, #1
 8014528:	4413      	add	r3, r2
 801452a:	00db      	lsls	r3, r3, #3
 801452c:	440b      	add	r3, r1
 801452e:	3314      	adds	r3, #20
 8014530:	2202      	movs	r2, #2
 8014532:	701a      	strb	r2, [r3, #0]
 8014534:	e01e      	b.n	8014574 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8014536:	4915      	ldr	r1, [pc, #84]	; (801458c <etharp_tmr+0x14c>)
 8014538:	687a      	ldr	r2, [r7, #4]
 801453a:	4613      	mov	r3, r2
 801453c:	005b      	lsls	r3, r3, #1
 801453e:	4413      	add	r3, r2
 8014540:	00db      	lsls	r3, r3, #3
 8014542:	440b      	add	r3, r1
 8014544:	3314      	adds	r3, #20
 8014546:	781b      	ldrb	r3, [r3, #0]
 8014548:	2b01      	cmp	r3, #1
 801454a:	d113      	bne.n	8014574 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801454c:	490f      	ldr	r1, [pc, #60]	; (801458c <etharp_tmr+0x14c>)
 801454e:	687a      	ldr	r2, [r7, #4]
 8014550:	4613      	mov	r3, r2
 8014552:	005b      	lsls	r3, r3, #1
 8014554:	4413      	add	r3, r2
 8014556:	00db      	lsls	r3, r3, #3
 8014558:	440b      	add	r3, r1
 801455a:	3308      	adds	r3, #8
 801455c:	6818      	ldr	r0, [r3, #0]
 801455e:	687a      	ldr	r2, [r7, #4]
 8014560:	4613      	mov	r3, r2
 8014562:	005b      	lsls	r3, r3, #1
 8014564:	4413      	add	r3, r2
 8014566:	00db      	lsls	r3, r3, #3
 8014568:	4a08      	ldr	r2, [pc, #32]	; (801458c <etharp_tmr+0x14c>)
 801456a:	4413      	add	r3, r2
 801456c:	3304      	adds	r3, #4
 801456e:	4619      	mov	r1, r3
 8014570:	f000 fe6e 	bl	8015250 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8014574:	687b      	ldr	r3, [r7, #4]
 8014576:	3301      	adds	r3, #1
 8014578:	607b      	str	r3, [r7, #4]
 801457a:	687b      	ldr	r3, [r7, #4]
 801457c:	2b09      	cmp	r3, #9
 801457e:	f77f af65 	ble.w	801444c <etharp_tmr+0xc>
      }
    }
  }
}
 8014582:	bf00      	nop
 8014584:	bf00      	nop
 8014586:	3708      	adds	r7, #8
 8014588:	46bd      	mov	sp, r7
 801458a:	bd80      	pop	{r7, pc}
 801458c:	20008a10 	.word	0x20008a10

08014590 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8014590:	b580      	push	{r7, lr}
 8014592:	b08a      	sub	sp, #40	; 0x28
 8014594:	af00      	add	r7, sp, #0
 8014596:	60f8      	str	r0, [r7, #12]
 8014598:	460b      	mov	r3, r1
 801459a:	607a      	str	r2, [r7, #4]
 801459c:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801459e:	230a      	movs	r3, #10
 80145a0:	84fb      	strh	r3, [r7, #38]	; 0x26
 80145a2:	230a      	movs	r3, #10
 80145a4:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 80145a6:	230a      	movs	r3, #10
 80145a8:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 80145aa:	2300      	movs	r3, #0
 80145ac:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 80145ae:	230a      	movs	r3, #10
 80145b0:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 80145b2:	2300      	movs	r3, #0
 80145b4:	83bb      	strh	r3, [r7, #28]
 80145b6:	2300      	movs	r3, #0
 80145b8:	837b      	strh	r3, [r7, #26]
 80145ba:	2300      	movs	r3, #0
 80145bc:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80145be:	2300      	movs	r3, #0
 80145c0:	843b      	strh	r3, [r7, #32]
 80145c2:	e0ae      	b.n	8014722 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 80145c4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80145c8:	49a6      	ldr	r1, [pc, #664]	; (8014864 <etharp_find_entry+0x2d4>)
 80145ca:	4613      	mov	r3, r2
 80145cc:	005b      	lsls	r3, r3, #1
 80145ce:	4413      	add	r3, r2
 80145d0:	00db      	lsls	r3, r3, #3
 80145d2:	440b      	add	r3, r1
 80145d4:	3314      	adds	r3, #20
 80145d6:	781b      	ldrb	r3, [r3, #0]
 80145d8:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 80145da:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80145de:	2b0a      	cmp	r3, #10
 80145e0:	d105      	bne.n	80145ee <etharp_find_entry+0x5e>
 80145e2:	7dfb      	ldrb	r3, [r7, #23]
 80145e4:	2b00      	cmp	r3, #0
 80145e6:	d102      	bne.n	80145ee <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 80145e8:	8c3b      	ldrh	r3, [r7, #32]
 80145ea:	847b      	strh	r3, [r7, #34]	; 0x22
 80145ec:	e095      	b.n	801471a <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 80145ee:	7dfb      	ldrb	r3, [r7, #23]
 80145f0:	2b00      	cmp	r3, #0
 80145f2:	f000 8092 	beq.w	801471a <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 80145f6:	7dfb      	ldrb	r3, [r7, #23]
 80145f8:	2b01      	cmp	r3, #1
 80145fa:	d009      	beq.n	8014610 <etharp_find_entry+0x80>
 80145fc:	7dfb      	ldrb	r3, [r7, #23]
 80145fe:	2b01      	cmp	r3, #1
 8014600:	d806      	bhi.n	8014610 <etharp_find_entry+0x80>
 8014602:	4b99      	ldr	r3, [pc, #612]	; (8014868 <etharp_find_entry+0x2d8>)
 8014604:	f240 1223 	movw	r2, #291	; 0x123
 8014608:	4998      	ldr	r1, [pc, #608]	; (801486c <etharp_find_entry+0x2dc>)
 801460a:	4899      	ldr	r0, [pc, #612]	; (8014870 <etharp_find_entry+0x2e0>)
 801460c:	f002 ff12 	bl	8017434 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8014610:	68fb      	ldr	r3, [r7, #12]
 8014612:	2b00      	cmp	r3, #0
 8014614:	d020      	beq.n	8014658 <etharp_find_entry+0xc8>
 8014616:	68fb      	ldr	r3, [r7, #12]
 8014618:	6819      	ldr	r1, [r3, #0]
 801461a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801461e:	4891      	ldr	r0, [pc, #580]	; (8014864 <etharp_find_entry+0x2d4>)
 8014620:	4613      	mov	r3, r2
 8014622:	005b      	lsls	r3, r3, #1
 8014624:	4413      	add	r3, r2
 8014626:	00db      	lsls	r3, r3, #3
 8014628:	4403      	add	r3, r0
 801462a:	3304      	adds	r3, #4
 801462c:	681b      	ldr	r3, [r3, #0]
 801462e:	4299      	cmp	r1, r3
 8014630:	d112      	bne.n	8014658 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8014632:	687b      	ldr	r3, [r7, #4]
 8014634:	2b00      	cmp	r3, #0
 8014636:	d00c      	beq.n	8014652 <etharp_find_entry+0xc2>
 8014638:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801463c:	4989      	ldr	r1, [pc, #548]	; (8014864 <etharp_find_entry+0x2d4>)
 801463e:	4613      	mov	r3, r2
 8014640:	005b      	lsls	r3, r3, #1
 8014642:	4413      	add	r3, r2
 8014644:	00db      	lsls	r3, r3, #3
 8014646:	440b      	add	r3, r1
 8014648:	3308      	adds	r3, #8
 801464a:	681b      	ldr	r3, [r3, #0]
 801464c:	687a      	ldr	r2, [r7, #4]
 801464e:	429a      	cmp	r2, r3
 8014650:	d102      	bne.n	8014658 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8014652:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8014656:	e100      	b.n	801485a <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8014658:	7dfb      	ldrb	r3, [r7, #23]
 801465a:	2b01      	cmp	r3, #1
 801465c:	d140      	bne.n	80146e0 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801465e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014662:	4980      	ldr	r1, [pc, #512]	; (8014864 <etharp_find_entry+0x2d4>)
 8014664:	4613      	mov	r3, r2
 8014666:	005b      	lsls	r3, r3, #1
 8014668:	4413      	add	r3, r2
 801466a:	00db      	lsls	r3, r3, #3
 801466c:	440b      	add	r3, r1
 801466e:	681b      	ldr	r3, [r3, #0]
 8014670:	2b00      	cmp	r3, #0
 8014672:	d01a      	beq.n	80146aa <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8014674:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014678:	497a      	ldr	r1, [pc, #488]	; (8014864 <etharp_find_entry+0x2d4>)
 801467a:	4613      	mov	r3, r2
 801467c:	005b      	lsls	r3, r3, #1
 801467e:	4413      	add	r3, r2
 8014680:	00db      	lsls	r3, r3, #3
 8014682:	440b      	add	r3, r1
 8014684:	3312      	adds	r3, #18
 8014686:	881b      	ldrh	r3, [r3, #0]
 8014688:	8bba      	ldrh	r2, [r7, #28]
 801468a:	429a      	cmp	r2, r3
 801468c:	d845      	bhi.n	801471a <etharp_find_entry+0x18a>
            old_queue = i;
 801468e:	8c3b      	ldrh	r3, [r7, #32]
 8014690:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8014692:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014696:	4973      	ldr	r1, [pc, #460]	; (8014864 <etharp_find_entry+0x2d4>)
 8014698:	4613      	mov	r3, r2
 801469a:	005b      	lsls	r3, r3, #1
 801469c:	4413      	add	r3, r2
 801469e:	00db      	lsls	r3, r3, #3
 80146a0:	440b      	add	r3, r1
 80146a2:	3312      	adds	r3, #18
 80146a4:	881b      	ldrh	r3, [r3, #0]
 80146a6:	83bb      	strh	r3, [r7, #28]
 80146a8:	e037      	b.n	801471a <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 80146aa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80146ae:	496d      	ldr	r1, [pc, #436]	; (8014864 <etharp_find_entry+0x2d4>)
 80146b0:	4613      	mov	r3, r2
 80146b2:	005b      	lsls	r3, r3, #1
 80146b4:	4413      	add	r3, r2
 80146b6:	00db      	lsls	r3, r3, #3
 80146b8:	440b      	add	r3, r1
 80146ba:	3312      	adds	r3, #18
 80146bc:	881b      	ldrh	r3, [r3, #0]
 80146be:	8b7a      	ldrh	r2, [r7, #26]
 80146c0:	429a      	cmp	r2, r3
 80146c2:	d82a      	bhi.n	801471a <etharp_find_entry+0x18a>
            old_pending = i;
 80146c4:	8c3b      	ldrh	r3, [r7, #32]
 80146c6:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 80146c8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80146cc:	4965      	ldr	r1, [pc, #404]	; (8014864 <etharp_find_entry+0x2d4>)
 80146ce:	4613      	mov	r3, r2
 80146d0:	005b      	lsls	r3, r3, #1
 80146d2:	4413      	add	r3, r2
 80146d4:	00db      	lsls	r3, r3, #3
 80146d6:	440b      	add	r3, r1
 80146d8:	3312      	adds	r3, #18
 80146da:	881b      	ldrh	r3, [r3, #0]
 80146dc:	837b      	strh	r3, [r7, #26]
 80146de:	e01c      	b.n	801471a <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 80146e0:	7dfb      	ldrb	r3, [r7, #23]
 80146e2:	2b01      	cmp	r3, #1
 80146e4:	d919      	bls.n	801471a <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 80146e6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80146ea:	495e      	ldr	r1, [pc, #376]	; (8014864 <etharp_find_entry+0x2d4>)
 80146ec:	4613      	mov	r3, r2
 80146ee:	005b      	lsls	r3, r3, #1
 80146f0:	4413      	add	r3, r2
 80146f2:	00db      	lsls	r3, r3, #3
 80146f4:	440b      	add	r3, r1
 80146f6:	3312      	adds	r3, #18
 80146f8:	881b      	ldrh	r3, [r3, #0]
 80146fa:	8b3a      	ldrh	r2, [r7, #24]
 80146fc:	429a      	cmp	r2, r3
 80146fe:	d80c      	bhi.n	801471a <etharp_find_entry+0x18a>
            old_stable = i;
 8014700:	8c3b      	ldrh	r3, [r7, #32]
 8014702:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 8014704:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014708:	4956      	ldr	r1, [pc, #344]	; (8014864 <etharp_find_entry+0x2d4>)
 801470a:	4613      	mov	r3, r2
 801470c:	005b      	lsls	r3, r3, #1
 801470e:	4413      	add	r3, r2
 8014710:	00db      	lsls	r3, r3, #3
 8014712:	440b      	add	r3, r1
 8014714:	3312      	adds	r3, #18
 8014716:	881b      	ldrh	r3, [r3, #0]
 8014718:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801471a:	8c3b      	ldrh	r3, [r7, #32]
 801471c:	3301      	adds	r3, #1
 801471e:	b29b      	uxth	r3, r3
 8014720:	843b      	strh	r3, [r7, #32]
 8014722:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8014726:	2b09      	cmp	r3, #9
 8014728:	f77f af4c 	ble.w	80145c4 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801472c:	7afb      	ldrb	r3, [r7, #11]
 801472e:	f003 0302 	and.w	r3, r3, #2
 8014732:	2b00      	cmp	r3, #0
 8014734:	d108      	bne.n	8014748 <etharp_find_entry+0x1b8>
 8014736:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801473a:	2b0a      	cmp	r3, #10
 801473c:	d107      	bne.n	801474e <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801473e:	7afb      	ldrb	r3, [r7, #11]
 8014740:	f003 0301 	and.w	r3, r3, #1
 8014744:	2b00      	cmp	r3, #0
 8014746:	d102      	bne.n	801474e <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8014748:	f04f 33ff 	mov.w	r3, #4294967295
 801474c:	e085      	b.n	801485a <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801474e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8014752:	2b09      	cmp	r3, #9
 8014754:	dc02      	bgt.n	801475c <etharp_find_entry+0x1cc>
    i = empty;
 8014756:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014758:	843b      	strh	r3, [r7, #32]
 801475a:	e039      	b.n	80147d0 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801475c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8014760:	2b09      	cmp	r3, #9
 8014762:	dc14      	bgt.n	801478e <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8014764:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014766:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8014768:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801476c:	493d      	ldr	r1, [pc, #244]	; (8014864 <etharp_find_entry+0x2d4>)
 801476e:	4613      	mov	r3, r2
 8014770:	005b      	lsls	r3, r3, #1
 8014772:	4413      	add	r3, r2
 8014774:	00db      	lsls	r3, r3, #3
 8014776:	440b      	add	r3, r1
 8014778:	681b      	ldr	r3, [r3, #0]
 801477a:	2b00      	cmp	r3, #0
 801477c:	d018      	beq.n	80147b0 <etharp_find_entry+0x220>
 801477e:	4b3a      	ldr	r3, [pc, #232]	; (8014868 <etharp_find_entry+0x2d8>)
 8014780:	f240 126d 	movw	r2, #365	; 0x16d
 8014784:	493b      	ldr	r1, [pc, #236]	; (8014874 <etharp_find_entry+0x2e4>)
 8014786:	483a      	ldr	r0, [pc, #232]	; (8014870 <etharp_find_entry+0x2e0>)
 8014788:	f002 fe54 	bl	8017434 <iprintf>
 801478c:	e010      	b.n	80147b0 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801478e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8014792:	2b09      	cmp	r3, #9
 8014794:	dc02      	bgt.n	801479c <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8014796:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8014798:	843b      	strh	r3, [r7, #32]
 801479a:	e009      	b.n	80147b0 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801479c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80147a0:	2b09      	cmp	r3, #9
 80147a2:	dc02      	bgt.n	80147aa <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 80147a4:	8bfb      	ldrh	r3, [r7, #30]
 80147a6:	843b      	strh	r3, [r7, #32]
 80147a8:	e002      	b.n	80147b0 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 80147aa:	f04f 33ff 	mov.w	r3, #4294967295
 80147ae:	e054      	b.n	801485a <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80147b0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80147b4:	2b09      	cmp	r3, #9
 80147b6:	dd06      	ble.n	80147c6 <etharp_find_entry+0x236>
 80147b8:	4b2b      	ldr	r3, [pc, #172]	; (8014868 <etharp_find_entry+0x2d8>)
 80147ba:	f240 127f 	movw	r2, #383	; 0x17f
 80147be:	492e      	ldr	r1, [pc, #184]	; (8014878 <etharp_find_entry+0x2e8>)
 80147c0:	482b      	ldr	r0, [pc, #172]	; (8014870 <etharp_find_entry+0x2e0>)
 80147c2:	f002 fe37 	bl	8017434 <iprintf>
    etharp_free_entry(i);
 80147c6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80147ca:	4618      	mov	r0, r3
 80147cc:	f7ff fe06 	bl	80143dc <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80147d0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80147d4:	2b09      	cmp	r3, #9
 80147d6:	dd06      	ble.n	80147e6 <etharp_find_entry+0x256>
 80147d8:	4b23      	ldr	r3, [pc, #140]	; (8014868 <etharp_find_entry+0x2d8>)
 80147da:	f240 1283 	movw	r2, #387	; 0x183
 80147de:	4926      	ldr	r1, [pc, #152]	; (8014878 <etharp_find_entry+0x2e8>)
 80147e0:	4823      	ldr	r0, [pc, #140]	; (8014870 <etharp_find_entry+0x2e0>)
 80147e2:	f002 fe27 	bl	8017434 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 80147e6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80147ea:	491e      	ldr	r1, [pc, #120]	; (8014864 <etharp_find_entry+0x2d4>)
 80147ec:	4613      	mov	r3, r2
 80147ee:	005b      	lsls	r3, r3, #1
 80147f0:	4413      	add	r3, r2
 80147f2:	00db      	lsls	r3, r3, #3
 80147f4:	440b      	add	r3, r1
 80147f6:	3314      	adds	r3, #20
 80147f8:	781b      	ldrb	r3, [r3, #0]
 80147fa:	2b00      	cmp	r3, #0
 80147fc:	d006      	beq.n	801480c <etharp_find_entry+0x27c>
 80147fe:	4b1a      	ldr	r3, [pc, #104]	; (8014868 <etharp_find_entry+0x2d8>)
 8014800:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8014804:	491d      	ldr	r1, [pc, #116]	; (801487c <etharp_find_entry+0x2ec>)
 8014806:	481a      	ldr	r0, [pc, #104]	; (8014870 <etharp_find_entry+0x2e0>)
 8014808:	f002 fe14 	bl	8017434 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801480c:	68fb      	ldr	r3, [r7, #12]
 801480e:	2b00      	cmp	r3, #0
 8014810:	d00b      	beq.n	801482a <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8014812:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014816:	68fb      	ldr	r3, [r7, #12]
 8014818:	6819      	ldr	r1, [r3, #0]
 801481a:	4812      	ldr	r0, [pc, #72]	; (8014864 <etharp_find_entry+0x2d4>)
 801481c:	4613      	mov	r3, r2
 801481e:	005b      	lsls	r3, r3, #1
 8014820:	4413      	add	r3, r2
 8014822:	00db      	lsls	r3, r3, #3
 8014824:	4403      	add	r3, r0
 8014826:	3304      	adds	r3, #4
 8014828:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801482a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801482e:	490d      	ldr	r1, [pc, #52]	; (8014864 <etharp_find_entry+0x2d4>)
 8014830:	4613      	mov	r3, r2
 8014832:	005b      	lsls	r3, r3, #1
 8014834:	4413      	add	r3, r2
 8014836:	00db      	lsls	r3, r3, #3
 8014838:	440b      	add	r3, r1
 801483a:	3312      	adds	r3, #18
 801483c:	2200      	movs	r2, #0
 801483e:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8014840:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014844:	4907      	ldr	r1, [pc, #28]	; (8014864 <etharp_find_entry+0x2d4>)
 8014846:	4613      	mov	r3, r2
 8014848:	005b      	lsls	r3, r3, #1
 801484a:	4413      	add	r3, r2
 801484c:	00db      	lsls	r3, r3, #3
 801484e:	440b      	add	r3, r1
 8014850:	3308      	adds	r3, #8
 8014852:	687a      	ldr	r2, [r7, #4]
 8014854:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8014856:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801485a:	4618      	mov	r0, r3
 801485c:	3728      	adds	r7, #40	; 0x28
 801485e:	46bd      	mov	sp, r7
 8014860:	bd80      	pop	{r7, pc}
 8014862:	bf00      	nop
 8014864:	20008a10 	.word	0x20008a10
 8014868:	0801ba94 	.word	0x0801ba94
 801486c:	0801bacc 	.word	0x0801bacc
 8014870:	0801bb0c 	.word	0x0801bb0c
 8014874:	0801bb34 	.word	0x0801bb34
 8014878:	0801bb4c 	.word	0x0801bb4c
 801487c:	0801bb60 	.word	0x0801bb60

08014880 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8014880:	b580      	push	{r7, lr}
 8014882:	b088      	sub	sp, #32
 8014884:	af02      	add	r7, sp, #8
 8014886:	60f8      	str	r0, [r7, #12]
 8014888:	60b9      	str	r1, [r7, #8]
 801488a:	607a      	str	r2, [r7, #4]
 801488c:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801488e:	68fb      	ldr	r3, [r7, #12]
 8014890:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8014894:	2b06      	cmp	r3, #6
 8014896:	d006      	beq.n	80148a6 <etharp_update_arp_entry+0x26>
 8014898:	4b48      	ldr	r3, [pc, #288]	; (80149bc <etharp_update_arp_entry+0x13c>)
 801489a:	f240 12a9 	movw	r2, #425	; 0x1a9
 801489e:	4948      	ldr	r1, [pc, #288]	; (80149c0 <etharp_update_arp_entry+0x140>)
 80148a0:	4848      	ldr	r0, [pc, #288]	; (80149c4 <etharp_update_arp_entry+0x144>)
 80148a2:	f002 fdc7 	bl	8017434 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 80148a6:	68bb      	ldr	r3, [r7, #8]
 80148a8:	2b00      	cmp	r3, #0
 80148aa:	d012      	beq.n	80148d2 <etharp_update_arp_entry+0x52>
 80148ac:	68bb      	ldr	r3, [r7, #8]
 80148ae:	681b      	ldr	r3, [r3, #0]
 80148b0:	2b00      	cmp	r3, #0
 80148b2:	d00e      	beq.n	80148d2 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80148b4:	68bb      	ldr	r3, [r7, #8]
 80148b6:	681b      	ldr	r3, [r3, #0]
 80148b8:	68f9      	ldr	r1, [r7, #12]
 80148ba:	4618      	mov	r0, r3
 80148bc:	f001 f8fe 	bl	8015abc <ip4_addr_isbroadcast_u32>
 80148c0:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 80148c2:	2b00      	cmp	r3, #0
 80148c4:	d105      	bne.n	80148d2 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 80148c6:	68bb      	ldr	r3, [r7, #8]
 80148c8:	681b      	ldr	r3, [r3, #0]
 80148ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80148ce:	2be0      	cmp	r3, #224	; 0xe0
 80148d0:	d102      	bne.n	80148d8 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80148d2:	f06f 030f 	mvn.w	r3, #15
 80148d6:	e06c      	b.n	80149b2 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 80148d8:	78fb      	ldrb	r3, [r7, #3]
 80148da:	68fa      	ldr	r2, [r7, #12]
 80148dc:	4619      	mov	r1, r3
 80148de:	68b8      	ldr	r0, [r7, #8]
 80148e0:	f7ff fe56 	bl	8014590 <etharp_find_entry>
 80148e4:	4603      	mov	r3, r0
 80148e6:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 80148e8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80148ec:	2b00      	cmp	r3, #0
 80148ee:	da02      	bge.n	80148f6 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 80148f0:	8afb      	ldrh	r3, [r7, #22]
 80148f2:	b25b      	sxtb	r3, r3
 80148f4:	e05d      	b.n	80149b2 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 80148f6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80148fa:	4933      	ldr	r1, [pc, #204]	; (80149c8 <etharp_update_arp_entry+0x148>)
 80148fc:	4613      	mov	r3, r2
 80148fe:	005b      	lsls	r3, r3, #1
 8014900:	4413      	add	r3, r2
 8014902:	00db      	lsls	r3, r3, #3
 8014904:	440b      	add	r3, r1
 8014906:	3314      	adds	r3, #20
 8014908:	2202      	movs	r2, #2
 801490a:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801490c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014910:	492d      	ldr	r1, [pc, #180]	; (80149c8 <etharp_update_arp_entry+0x148>)
 8014912:	4613      	mov	r3, r2
 8014914:	005b      	lsls	r3, r3, #1
 8014916:	4413      	add	r3, r2
 8014918:	00db      	lsls	r3, r3, #3
 801491a:	440b      	add	r3, r1
 801491c:	3308      	adds	r3, #8
 801491e:	68fa      	ldr	r2, [r7, #12]
 8014920:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8014922:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014926:	4613      	mov	r3, r2
 8014928:	005b      	lsls	r3, r3, #1
 801492a:	4413      	add	r3, r2
 801492c:	00db      	lsls	r3, r3, #3
 801492e:	3308      	adds	r3, #8
 8014930:	4a25      	ldr	r2, [pc, #148]	; (80149c8 <etharp_update_arp_entry+0x148>)
 8014932:	4413      	add	r3, r2
 8014934:	3304      	adds	r3, #4
 8014936:	2206      	movs	r2, #6
 8014938:	6879      	ldr	r1, [r7, #4]
 801493a:	4618      	mov	r0, r3
 801493c:	f002 fe93 	bl	8017666 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8014940:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014944:	4920      	ldr	r1, [pc, #128]	; (80149c8 <etharp_update_arp_entry+0x148>)
 8014946:	4613      	mov	r3, r2
 8014948:	005b      	lsls	r3, r3, #1
 801494a:	4413      	add	r3, r2
 801494c:	00db      	lsls	r3, r3, #3
 801494e:	440b      	add	r3, r1
 8014950:	3312      	adds	r3, #18
 8014952:	2200      	movs	r2, #0
 8014954:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8014956:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801495a:	491b      	ldr	r1, [pc, #108]	; (80149c8 <etharp_update_arp_entry+0x148>)
 801495c:	4613      	mov	r3, r2
 801495e:	005b      	lsls	r3, r3, #1
 8014960:	4413      	add	r3, r2
 8014962:	00db      	lsls	r3, r3, #3
 8014964:	440b      	add	r3, r1
 8014966:	681b      	ldr	r3, [r3, #0]
 8014968:	2b00      	cmp	r3, #0
 801496a:	d021      	beq.n	80149b0 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801496c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014970:	4915      	ldr	r1, [pc, #84]	; (80149c8 <etharp_update_arp_entry+0x148>)
 8014972:	4613      	mov	r3, r2
 8014974:	005b      	lsls	r3, r3, #1
 8014976:	4413      	add	r3, r2
 8014978:	00db      	lsls	r3, r3, #3
 801497a:	440b      	add	r3, r1
 801497c:	681b      	ldr	r3, [r3, #0]
 801497e:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8014980:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014984:	4910      	ldr	r1, [pc, #64]	; (80149c8 <etharp_update_arp_entry+0x148>)
 8014986:	4613      	mov	r3, r2
 8014988:	005b      	lsls	r3, r3, #1
 801498a:	4413      	add	r3, r2
 801498c:	00db      	lsls	r3, r3, #3
 801498e:	440b      	add	r3, r1
 8014990:	2200      	movs	r2, #0
 8014992:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8014994:	68fb      	ldr	r3, [r7, #12]
 8014996:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801499a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801499e:	9300      	str	r3, [sp, #0]
 80149a0:	687b      	ldr	r3, [r7, #4]
 80149a2:	6939      	ldr	r1, [r7, #16]
 80149a4:	68f8      	ldr	r0, [r7, #12]
 80149a6:	f001 ff97 	bl	80168d8 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 80149aa:	6938      	ldr	r0, [r7, #16]
 80149ac:	f7f9 fae2 	bl	800df74 <pbuf_free>
  }
  return ERR_OK;
 80149b0:	2300      	movs	r3, #0
}
 80149b2:	4618      	mov	r0, r3
 80149b4:	3718      	adds	r7, #24
 80149b6:	46bd      	mov	sp, r7
 80149b8:	bd80      	pop	{r7, pc}
 80149ba:	bf00      	nop
 80149bc:	0801ba94 	.word	0x0801ba94
 80149c0:	0801bb8c 	.word	0x0801bb8c
 80149c4:	0801bb0c 	.word	0x0801bb0c
 80149c8:	20008a10 	.word	0x20008a10

080149cc <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 80149cc:	b580      	push	{r7, lr}
 80149ce:	b084      	sub	sp, #16
 80149d0:	af00      	add	r7, sp, #0
 80149d2:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80149d4:	2300      	movs	r3, #0
 80149d6:	60fb      	str	r3, [r7, #12]
 80149d8:	e01e      	b.n	8014a18 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 80149da:	4913      	ldr	r1, [pc, #76]	; (8014a28 <etharp_cleanup_netif+0x5c>)
 80149dc:	68fa      	ldr	r2, [r7, #12]
 80149de:	4613      	mov	r3, r2
 80149e0:	005b      	lsls	r3, r3, #1
 80149e2:	4413      	add	r3, r2
 80149e4:	00db      	lsls	r3, r3, #3
 80149e6:	440b      	add	r3, r1
 80149e8:	3314      	adds	r3, #20
 80149ea:	781b      	ldrb	r3, [r3, #0]
 80149ec:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 80149ee:	7afb      	ldrb	r3, [r7, #11]
 80149f0:	2b00      	cmp	r3, #0
 80149f2:	d00e      	beq.n	8014a12 <etharp_cleanup_netif+0x46>
 80149f4:	490c      	ldr	r1, [pc, #48]	; (8014a28 <etharp_cleanup_netif+0x5c>)
 80149f6:	68fa      	ldr	r2, [r7, #12]
 80149f8:	4613      	mov	r3, r2
 80149fa:	005b      	lsls	r3, r3, #1
 80149fc:	4413      	add	r3, r2
 80149fe:	00db      	lsls	r3, r3, #3
 8014a00:	440b      	add	r3, r1
 8014a02:	3308      	adds	r3, #8
 8014a04:	681b      	ldr	r3, [r3, #0]
 8014a06:	687a      	ldr	r2, [r7, #4]
 8014a08:	429a      	cmp	r2, r3
 8014a0a:	d102      	bne.n	8014a12 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8014a0c:	68f8      	ldr	r0, [r7, #12]
 8014a0e:	f7ff fce5 	bl	80143dc <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8014a12:	68fb      	ldr	r3, [r7, #12]
 8014a14:	3301      	adds	r3, #1
 8014a16:	60fb      	str	r3, [r7, #12]
 8014a18:	68fb      	ldr	r3, [r7, #12]
 8014a1a:	2b09      	cmp	r3, #9
 8014a1c:	dddd      	ble.n	80149da <etharp_cleanup_netif+0xe>
    }
  }
}
 8014a1e:	bf00      	nop
 8014a20:	bf00      	nop
 8014a22:	3710      	adds	r7, #16
 8014a24:	46bd      	mov	sp, r7
 8014a26:	bd80      	pop	{r7, pc}
 8014a28:	20008a10 	.word	0x20008a10

08014a2c <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8014a2c:	b5b0      	push	{r4, r5, r7, lr}
 8014a2e:	b08a      	sub	sp, #40	; 0x28
 8014a30:	af04      	add	r7, sp, #16
 8014a32:	6078      	str	r0, [r7, #4]
 8014a34:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8014a36:	683b      	ldr	r3, [r7, #0]
 8014a38:	2b00      	cmp	r3, #0
 8014a3a:	d107      	bne.n	8014a4c <etharp_input+0x20>
 8014a3c:	4b3d      	ldr	r3, [pc, #244]	; (8014b34 <etharp_input+0x108>)
 8014a3e:	f240 228a 	movw	r2, #650	; 0x28a
 8014a42:	493d      	ldr	r1, [pc, #244]	; (8014b38 <etharp_input+0x10c>)
 8014a44:	483d      	ldr	r0, [pc, #244]	; (8014b3c <etharp_input+0x110>)
 8014a46:	f002 fcf5 	bl	8017434 <iprintf>
 8014a4a:	e06f      	b.n	8014b2c <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	685b      	ldr	r3, [r3, #4]
 8014a50:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8014a52:	693b      	ldr	r3, [r7, #16]
 8014a54:	881b      	ldrh	r3, [r3, #0]
 8014a56:	b29b      	uxth	r3, r3
 8014a58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8014a5c:	d10c      	bne.n	8014a78 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8014a5e:	693b      	ldr	r3, [r7, #16]
 8014a60:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8014a62:	2b06      	cmp	r3, #6
 8014a64:	d108      	bne.n	8014a78 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8014a66:	693b      	ldr	r3, [r7, #16]
 8014a68:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8014a6a:	2b04      	cmp	r3, #4
 8014a6c:	d104      	bne.n	8014a78 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8014a6e:	693b      	ldr	r3, [r7, #16]
 8014a70:	885b      	ldrh	r3, [r3, #2]
 8014a72:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8014a74:	2b08      	cmp	r3, #8
 8014a76:	d003      	beq.n	8014a80 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8014a78:	6878      	ldr	r0, [r7, #4]
 8014a7a:	f7f9 fa7b 	bl	800df74 <pbuf_free>
    return;
 8014a7e:	e055      	b.n	8014b2c <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8014a80:	693b      	ldr	r3, [r7, #16]
 8014a82:	330e      	adds	r3, #14
 8014a84:	681b      	ldr	r3, [r3, #0]
 8014a86:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8014a88:	693b      	ldr	r3, [r7, #16]
 8014a8a:	3318      	adds	r3, #24
 8014a8c:	681b      	ldr	r3, [r3, #0]
 8014a8e:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8014a90:	683b      	ldr	r3, [r7, #0]
 8014a92:	3304      	adds	r3, #4
 8014a94:	681b      	ldr	r3, [r3, #0]
 8014a96:	2b00      	cmp	r3, #0
 8014a98:	d102      	bne.n	8014aa0 <etharp_input+0x74>
    for_us = 0;
 8014a9a:	2300      	movs	r3, #0
 8014a9c:	75fb      	strb	r3, [r7, #23]
 8014a9e:	e009      	b.n	8014ab4 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8014aa0:	68ba      	ldr	r2, [r7, #8]
 8014aa2:	683b      	ldr	r3, [r7, #0]
 8014aa4:	3304      	adds	r3, #4
 8014aa6:	681b      	ldr	r3, [r3, #0]
 8014aa8:	429a      	cmp	r2, r3
 8014aaa:	bf0c      	ite	eq
 8014aac:	2301      	moveq	r3, #1
 8014aae:	2300      	movne	r3, #0
 8014ab0:	b2db      	uxtb	r3, r3
 8014ab2:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8014ab4:	693b      	ldr	r3, [r7, #16]
 8014ab6:	f103 0208 	add.w	r2, r3, #8
 8014aba:	7dfb      	ldrb	r3, [r7, #23]
 8014abc:	2b00      	cmp	r3, #0
 8014abe:	d001      	beq.n	8014ac4 <etharp_input+0x98>
 8014ac0:	2301      	movs	r3, #1
 8014ac2:	e000      	b.n	8014ac6 <etharp_input+0x9a>
 8014ac4:	2302      	movs	r3, #2
 8014ac6:	f107 010c 	add.w	r1, r7, #12
 8014aca:	6838      	ldr	r0, [r7, #0]
 8014acc:	f7ff fed8 	bl	8014880 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8014ad0:	693b      	ldr	r3, [r7, #16]
 8014ad2:	88db      	ldrh	r3, [r3, #6]
 8014ad4:	b29b      	uxth	r3, r3
 8014ad6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8014ada:	d003      	beq.n	8014ae4 <etharp_input+0xb8>
 8014adc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014ae0:	d01e      	beq.n	8014b20 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8014ae2:	e020      	b.n	8014b26 <etharp_input+0xfa>
      if (for_us) {
 8014ae4:	7dfb      	ldrb	r3, [r7, #23]
 8014ae6:	2b00      	cmp	r3, #0
 8014ae8:	d01c      	beq.n	8014b24 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8014aea:	683b      	ldr	r3, [r7, #0]
 8014aec:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8014af0:	693b      	ldr	r3, [r7, #16]
 8014af2:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8014af6:	683b      	ldr	r3, [r7, #0]
 8014af8:	f103 0526 	add.w	r5, r3, #38	; 0x26
 8014afc:	683b      	ldr	r3, [r7, #0]
 8014afe:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8014b00:	693a      	ldr	r2, [r7, #16]
 8014b02:	3208      	adds	r2, #8
        etharp_raw(netif,
 8014b04:	2102      	movs	r1, #2
 8014b06:	9103      	str	r1, [sp, #12]
 8014b08:	f107 010c 	add.w	r1, r7, #12
 8014b0c:	9102      	str	r1, [sp, #8]
 8014b0e:	9201      	str	r2, [sp, #4]
 8014b10:	9300      	str	r3, [sp, #0]
 8014b12:	462b      	mov	r3, r5
 8014b14:	4622      	mov	r2, r4
 8014b16:	4601      	mov	r1, r0
 8014b18:	6838      	ldr	r0, [r7, #0]
 8014b1a:	f000 faeb 	bl	80150f4 <etharp_raw>
      break;
 8014b1e:	e001      	b.n	8014b24 <etharp_input+0xf8>
      break;
 8014b20:	bf00      	nop
 8014b22:	e000      	b.n	8014b26 <etharp_input+0xfa>
      break;
 8014b24:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8014b26:	6878      	ldr	r0, [r7, #4]
 8014b28:	f7f9 fa24 	bl	800df74 <pbuf_free>
}
 8014b2c:	3718      	adds	r7, #24
 8014b2e:	46bd      	mov	sp, r7
 8014b30:	bdb0      	pop	{r4, r5, r7, pc}
 8014b32:	bf00      	nop
 8014b34:	0801ba94 	.word	0x0801ba94
 8014b38:	0801bbe4 	.word	0x0801bbe4
 8014b3c:	0801bb0c 	.word	0x0801bb0c

08014b40 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8014b40:	b580      	push	{r7, lr}
 8014b42:	b086      	sub	sp, #24
 8014b44:	af02      	add	r7, sp, #8
 8014b46:	60f8      	str	r0, [r7, #12]
 8014b48:	60b9      	str	r1, [r7, #8]
 8014b4a:	4613      	mov	r3, r2
 8014b4c:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8014b4e:	79fa      	ldrb	r2, [r7, #7]
 8014b50:	4944      	ldr	r1, [pc, #272]	; (8014c64 <etharp_output_to_arp_index+0x124>)
 8014b52:	4613      	mov	r3, r2
 8014b54:	005b      	lsls	r3, r3, #1
 8014b56:	4413      	add	r3, r2
 8014b58:	00db      	lsls	r3, r3, #3
 8014b5a:	440b      	add	r3, r1
 8014b5c:	3314      	adds	r3, #20
 8014b5e:	781b      	ldrb	r3, [r3, #0]
 8014b60:	2b01      	cmp	r3, #1
 8014b62:	d806      	bhi.n	8014b72 <etharp_output_to_arp_index+0x32>
 8014b64:	4b40      	ldr	r3, [pc, #256]	; (8014c68 <etharp_output_to_arp_index+0x128>)
 8014b66:	f240 22ee 	movw	r2, #750	; 0x2ee
 8014b6a:	4940      	ldr	r1, [pc, #256]	; (8014c6c <etharp_output_to_arp_index+0x12c>)
 8014b6c:	4840      	ldr	r0, [pc, #256]	; (8014c70 <etharp_output_to_arp_index+0x130>)
 8014b6e:	f002 fc61 	bl	8017434 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8014b72:	79fa      	ldrb	r2, [r7, #7]
 8014b74:	493b      	ldr	r1, [pc, #236]	; (8014c64 <etharp_output_to_arp_index+0x124>)
 8014b76:	4613      	mov	r3, r2
 8014b78:	005b      	lsls	r3, r3, #1
 8014b7a:	4413      	add	r3, r2
 8014b7c:	00db      	lsls	r3, r3, #3
 8014b7e:	440b      	add	r3, r1
 8014b80:	3314      	adds	r3, #20
 8014b82:	781b      	ldrb	r3, [r3, #0]
 8014b84:	2b02      	cmp	r3, #2
 8014b86:	d153      	bne.n	8014c30 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8014b88:	79fa      	ldrb	r2, [r7, #7]
 8014b8a:	4936      	ldr	r1, [pc, #216]	; (8014c64 <etharp_output_to_arp_index+0x124>)
 8014b8c:	4613      	mov	r3, r2
 8014b8e:	005b      	lsls	r3, r3, #1
 8014b90:	4413      	add	r3, r2
 8014b92:	00db      	lsls	r3, r3, #3
 8014b94:	440b      	add	r3, r1
 8014b96:	3312      	adds	r3, #18
 8014b98:	881b      	ldrh	r3, [r3, #0]
 8014b9a:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8014b9e:	d919      	bls.n	8014bd4 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8014ba0:	79fa      	ldrb	r2, [r7, #7]
 8014ba2:	4613      	mov	r3, r2
 8014ba4:	005b      	lsls	r3, r3, #1
 8014ba6:	4413      	add	r3, r2
 8014ba8:	00db      	lsls	r3, r3, #3
 8014baa:	4a2e      	ldr	r2, [pc, #184]	; (8014c64 <etharp_output_to_arp_index+0x124>)
 8014bac:	4413      	add	r3, r2
 8014bae:	3304      	adds	r3, #4
 8014bb0:	4619      	mov	r1, r3
 8014bb2:	68f8      	ldr	r0, [r7, #12]
 8014bb4:	f000 fb4c 	bl	8015250 <etharp_request>
 8014bb8:	4603      	mov	r3, r0
 8014bba:	2b00      	cmp	r3, #0
 8014bbc:	d138      	bne.n	8014c30 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8014bbe:	79fa      	ldrb	r2, [r7, #7]
 8014bc0:	4928      	ldr	r1, [pc, #160]	; (8014c64 <etharp_output_to_arp_index+0x124>)
 8014bc2:	4613      	mov	r3, r2
 8014bc4:	005b      	lsls	r3, r3, #1
 8014bc6:	4413      	add	r3, r2
 8014bc8:	00db      	lsls	r3, r3, #3
 8014bca:	440b      	add	r3, r1
 8014bcc:	3314      	adds	r3, #20
 8014bce:	2203      	movs	r2, #3
 8014bd0:	701a      	strb	r2, [r3, #0]
 8014bd2:	e02d      	b.n	8014c30 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8014bd4:	79fa      	ldrb	r2, [r7, #7]
 8014bd6:	4923      	ldr	r1, [pc, #140]	; (8014c64 <etharp_output_to_arp_index+0x124>)
 8014bd8:	4613      	mov	r3, r2
 8014bda:	005b      	lsls	r3, r3, #1
 8014bdc:	4413      	add	r3, r2
 8014bde:	00db      	lsls	r3, r3, #3
 8014be0:	440b      	add	r3, r1
 8014be2:	3312      	adds	r3, #18
 8014be4:	881b      	ldrh	r3, [r3, #0]
 8014be6:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8014bea:	d321      	bcc.n	8014c30 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8014bec:	79fa      	ldrb	r2, [r7, #7]
 8014bee:	4613      	mov	r3, r2
 8014bf0:	005b      	lsls	r3, r3, #1
 8014bf2:	4413      	add	r3, r2
 8014bf4:	00db      	lsls	r3, r3, #3
 8014bf6:	4a1b      	ldr	r2, [pc, #108]	; (8014c64 <etharp_output_to_arp_index+0x124>)
 8014bf8:	4413      	add	r3, r2
 8014bfa:	1d19      	adds	r1, r3, #4
 8014bfc:	79fa      	ldrb	r2, [r7, #7]
 8014bfe:	4613      	mov	r3, r2
 8014c00:	005b      	lsls	r3, r3, #1
 8014c02:	4413      	add	r3, r2
 8014c04:	00db      	lsls	r3, r3, #3
 8014c06:	3308      	adds	r3, #8
 8014c08:	4a16      	ldr	r2, [pc, #88]	; (8014c64 <etharp_output_to_arp_index+0x124>)
 8014c0a:	4413      	add	r3, r2
 8014c0c:	3304      	adds	r3, #4
 8014c0e:	461a      	mov	r2, r3
 8014c10:	68f8      	ldr	r0, [r7, #12]
 8014c12:	f000 fafb 	bl	801520c <etharp_request_dst>
 8014c16:	4603      	mov	r3, r0
 8014c18:	2b00      	cmp	r3, #0
 8014c1a:	d109      	bne.n	8014c30 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8014c1c:	79fa      	ldrb	r2, [r7, #7]
 8014c1e:	4911      	ldr	r1, [pc, #68]	; (8014c64 <etharp_output_to_arp_index+0x124>)
 8014c20:	4613      	mov	r3, r2
 8014c22:	005b      	lsls	r3, r3, #1
 8014c24:	4413      	add	r3, r2
 8014c26:	00db      	lsls	r3, r3, #3
 8014c28:	440b      	add	r3, r1
 8014c2a:	3314      	adds	r3, #20
 8014c2c:	2203      	movs	r2, #3
 8014c2e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8014c30:	68fb      	ldr	r3, [r7, #12]
 8014c32:	f103 0126 	add.w	r1, r3, #38	; 0x26
 8014c36:	79fa      	ldrb	r2, [r7, #7]
 8014c38:	4613      	mov	r3, r2
 8014c3a:	005b      	lsls	r3, r3, #1
 8014c3c:	4413      	add	r3, r2
 8014c3e:	00db      	lsls	r3, r3, #3
 8014c40:	3308      	adds	r3, #8
 8014c42:	4a08      	ldr	r2, [pc, #32]	; (8014c64 <etharp_output_to_arp_index+0x124>)
 8014c44:	4413      	add	r3, r2
 8014c46:	3304      	adds	r3, #4
 8014c48:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8014c4c:	9200      	str	r2, [sp, #0]
 8014c4e:	460a      	mov	r2, r1
 8014c50:	68b9      	ldr	r1, [r7, #8]
 8014c52:	68f8      	ldr	r0, [r7, #12]
 8014c54:	f001 fe40 	bl	80168d8 <ethernet_output>
 8014c58:	4603      	mov	r3, r0
}
 8014c5a:	4618      	mov	r0, r3
 8014c5c:	3710      	adds	r7, #16
 8014c5e:	46bd      	mov	sp, r7
 8014c60:	bd80      	pop	{r7, pc}
 8014c62:	bf00      	nop
 8014c64:	20008a10 	.word	0x20008a10
 8014c68:	0801ba94 	.word	0x0801ba94
 8014c6c:	0801bc04 	.word	0x0801bc04
 8014c70:	0801bb0c 	.word	0x0801bb0c

08014c74 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8014c74:	b580      	push	{r7, lr}
 8014c76:	b08a      	sub	sp, #40	; 0x28
 8014c78:	af02      	add	r7, sp, #8
 8014c7a:	60f8      	str	r0, [r7, #12]
 8014c7c:	60b9      	str	r1, [r7, #8]
 8014c7e:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8014c80:	687b      	ldr	r3, [r7, #4]
 8014c82:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8014c84:	68fb      	ldr	r3, [r7, #12]
 8014c86:	2b00      	cmp	r3, #0
 8014c88:	d106      	bne.n	8014c98 <etharp_output+0x24>
 8014c8a:	4b73      	ldr	r3, [pc, #460]	; (8014e58 <etharp_output+0x1e4>)
 8014c8c:	f240 321e 	movw	r2, #798	; 0x31e
 8014c90:	4972      	ldr	r1, [pc, #456]	; (8014e5c <etharp_output+0x1e8>)
 8014c92:	4873      	ldr	r0, [pc, #460]	; (8014e60 <etharp_output+0x1ec>)
 8014c94:	f002 fbce 	bl	8017434 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8014c98:	68bb      	ldr	r3, [r7, #8]
 8014c9a:	2b00      	cmp	r3, #0
 8014c9c:	d106      	bne.n	8014cac <etharp_output+0x38>
 8014c9e:	4b6e      	ldr	r3, [pc, #440]	; (8014e58 <etharp_output+0x1e4>)
 8014ca0:	f240 321f 	movw	r2, #799	; 0x31f
 8014ca4:	496f      	ldr	r1, [pc, #444]	; (8014e64 <etharp_output+0x1f0>)
 8014ca6:	486e      	ldr	r0, [pc, #440]	; (8014e60 <etharp_output+0x1ec>)
 8014ca8:	f002 fbc4 	bl	8017434 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8014cac:	687b      	ldr	r3, [r7, #4]
 8014cae:	2b00      	cmp	r3, #0
 8014cb0:	d106      	bne.n	8014cc0 <etharp_output+0x4c>
 8014cb2:	4b69      	ldr	r3, [pc, #420]	; (8014e58 <etharp_output+0x1e4>)
 8014cb4:	f44f 7248 	mov.w	r2, #800	; 0x320
 8014cb8:	496b      	ldr	r1, [pc, #428]	; (8014e68 <etharp_output+0x1f4>)
 8014cba:	4869      	ldr	r0, [pc, #420]	; (8014e60 <etharp_output+0x1ec>)
 8014cbc:	f002 fbba 	bl	8017434 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8014cc0:	687b      	ldr	r3, [r7, #4]
 8014cc2:	681b      	ldr	r3, [r3, #0]
 8014cc4:	68f9      	ldr	r1, [r7, #12]
 8014cc6:	4618      	mov	r0, r3
 8014cc8:	f000 fef8 	bl	8015abc <ip4_addr_isbroadcast_u32>
 8014ccc:	4603      	mov	r3, r0
 8014cce:	2b00      	cmp	r3, #0
 8014cd0:	d002      	beq.n	8014cd8 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8014cd2:	4b66      	ldr	r3, [pc, #408]	; (8014e6c <etharp_output+0x1f8>)
 8014cd4:	61fb      	str	r3, [r7, #28]
 8014cd6:	e0af      	b.n	8014e38 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8014cd8:	687b      	ldr	r3, [r7, #4]
 8014cda:	681b      	ldr	r3, [r3, #0]
 8014cdc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8014ce0:	2be0      	cmp	r3, #224	; 0xe0
 8014ce2:	d118      	bne.n	8014d16 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8014ce4:	2301      	movs	r3, #1
 8014ce6:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8014ce8:	2300      	movs	r3, #0
 8014cea:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8014cec:	235e      	movs	r3, #94	; 0x5e
 8014cee:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8014cf0:	687b      	ldr	r3, [r7, #4]
 8014cf2:	3301      	adds	r3, #1
 8014cf4:	781b      	ldrb	r3, [r3, #0]
 8014cf6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014cfa:	b2db      	uxtb	r3, r3
 8014cfc:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8014cfe:	687b      	ldr	r3, [r7, #4]
 8014d00:	3302      	adds	r3, #2
 8014d02:	781b      	ldrb	r3, [r3, #0]
 8014d04:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8014d06:	687b      	ldr	r3, [r7, #4]
 8014d08:	3303      	adds	r3, #3
 8014d0a:	781b      	ldrb	r3, [r3, #0]
 8014d0c:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8014d0e:	f107 0310 	add.w	r3, r7, #16
 8014d12:	61fb      	str	r3, [r7, #28]
 8014d14:	e090      	b.n	8014e38 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8014d16:	687b      	ldr	r3, [r7, #4]
 8014d18:	681a      	ldr	r2, [r3, #0]
 8014d1a:	68fb      	ldr	r3, [r7, #12]
 8014d1c:	3304      	adds	r3, #4
 8014d1e:	681b      	ldr	r3, [r3, #0]
 8014d20:	405a      	eors	r2, r3
 8014d22:	68fb      	ldr	r3, [r7, #12]
 8014d24:	3308      	adds	r3, #8
 8014d26:	681b      	ldr	r3, [r3, #0]
 8014d28:	4013      	ands	r3, r2
 8014d2a:	2b00      	cmp	r3, #0
 8014d2c:	d012      	beq.n	8014d54 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8014d2e:	687b      	ldr	r3, [r7, #4]
 8014d30:	681b      	ldr	r3, [r3, #0]
 8014d32:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8014d34:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8014d38:	4293      	cmp	r3, r2
 8014d3a:	d00b      	beq.n	8014d54 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8014d3c:	68fb      	ldr	r3, [r7, #12]
 8014d3e:	330c      	adds	r3, #12
 8014d40:	681b      	ldr	r3, [r3, #0]
 8014d42:	2b00      	cmp	r3, #0
 8014d44:	d003      	beq.n	8014d4e <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8014d46:	68fb      	ldr	r3, [r7, #12]
 8014d48:	330c      	adds	r3, #12
 8014d4a:	61bb      	str	r3, [r7, #24]
 8014d4c:	e002      	b.n	8014d54 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8014d4e:	f06f 0303 	mvn.w	r3, #3
 8014d52:	e07d      	b.n	8014e50 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8014d54:	4b46      	ldr	r3, [pc, #280]	; (8014e70 <etharp_output+0x1fc>)
 8014d56:	781b      	ldrb	r3, [r3, #0]
 8014d58:	4619      	mov	r1, r3
 8014d5a:	4a46      	ldr	r2, [pc, #280]	; (8014e74 <etharp_output+0x200>)
 8014d5c:	460b      	mov	r3, r1
 8014d5e:	005b      	lsls	r3, r3, #1
 8014d60:	440b      	add	r3, r1
 8014d62:	00db      	lsls	r3, r3, #3
 8014d64:	4413      	add	r3, r2
 8014d66:	3314      	adds	r3, #20
 8014d68:	781b      	ldrb	r3, [r3, #0]
 8014d6a:	2b01      	cmp	r3, #1
 8014d6c:	d925      	bls.n	8014dba <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8014d6e:	4b40      	ldr	r3, [pc, #256]	; (8014e70 <etharp_output+0x1fc>)
 8014d70:	781b      	ldrb	r3, [r3, #0]
 8014d72:	4619      	mov	r1, r3
 8014d74:	4a3f      	ldr	r2, [pc, #252]	; (8014e74 <etharp_output+0x200>)
 8014d76:	460b      	mov	r3, r1
 8014d78:	005b      	lsls	r3, r3, #1
 8014d7a:	440b      	add	r3, r1
 8014d7c:	00db      	lsls	r3, r3, #3
 8014d7e:	4413      	add	r3, r2
 8014d80:	3308      	adds	r3, #8
 8014d82:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8014d84:	68fa      	ldr	r2, [r7, #12]
 8014d86:	429a      	cmp	r2, r3
 8014d88:	d117      	bne.n	8014dba <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8014d8a:	69bb      	ldr	r3, [r7, #24]
 8014d8c:	681a      	ldr	r2, [r3, #0]
 8014d8e:	4b38      	ldr	r3, [pc, #224]	; (8014e70 <etharp_output+0x1fc>)
 8014d90:	781b      	ldrb	r3, [r3, #0]
 8014d92:	4618      	mov	r0, r3
 8014d94:	4937      	ldr	r1, [pc, #220]	; (8014e74 <etharp_output+0x200>)
 8014d96:	4603      	mov	r3, r0
 8014d98:	005b      	lsls	r3, r3, #1
 8014d9a:	4403      	add	r3, r0
 8014d9c:	00db      	lsls	r3, r3, #3
 8014d9e:	440b      	add	r3, r1
 8014da0:	3304      	adds	r3, #4
 8014da2:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8014da4:	429a      	cmp	r2, r3
 8014da6:	d108      	bne.n	8014dba <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8014da8:	4b31      	ldr	r3, [pc, #196]	; (8014e70 <etharp_output+0x1fc>)
 8014daa:	781b      	ldrb	r3, [r3, #0]
 8014dac:	461a      	mov	r2, r3
 8014dae:	68b9      	ldr	r1, [r7, #8]
 8014db0:	68f8      	ldr	r0, [r7, #12]
 8014db2:	f7ff fec5 	bl	8014b40 <etharp_output_to_arp_index>
 8014db6:	4603      	mov	r3, r0
 8014db8:	e04a      	b.n	8014e50 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8014dba:	2300      	movs	r3, #0
 8014dbc:	75fb      	strb	r3, [r7, #23]
 8014dbe:	e031      	b.n	8014e24 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8014dc0:	7dfa      	ldrb	r2, [r7, #23]
 8014dc2:	492c      	ldr	r1, [pc, #176]	; (8014e74 <etharp_output+0x200>)
 8014dc4:	4613      	mov	r3, r2
 8014dc6:	005b      	lsls	r3, r3, #1
 8014dc8:	4413      	add	r3, r2
 8014dca:	00db      	lsls	r3, r3, #3
 8014dcc:	440b      	add	r3, r1
 8014dce:	3314      	adds	r3, #20
 8014dd0:	781b      	ldrb	r3, [r3, #0]
 8014dd2:	2b01      	cmp	r3, #1
 8014dd4:	d923      	bls.n	8014e1e <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8014dd6:	7dfa      	ldrb	r2, [r7, #23]
 8014dd8:	4926      	ldr	r1, [pc, #152]	; (8014e74 <etharp_output+0x200>)
 8014dda:	4613      	mov	r3, r2
 8014ddc:	005b      	lsls	r3, r3, #1
 8014dde:	4413      	add	r3, r2
 8014de0:	00db      	lsls	r3, r3, #3
 8014de2:	440b      	add	r3, r1
 8014de4:	3308      	adds	r3, #8
 8014de6:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8014de8:	68fa      	ldr	r2, [r7, #12]
 8014dea:	429a      	cmp	r2, r3
 8014dec:	d117      	bne.n	8014e1e <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8014dee:	69bb      	ldr	r3, [r7, #24]
 8014df0:	6819      	ldr	r1, [r3, #0]
 8014df2:	7dfa      	ldrb	r2, [r7, #23]
 8014df4:	481f      	ldr	r0, [pc, #124]	; (8014e74 <etharp_output+0x200>)
 8014df6:	4613      	mov	r3, r2
 8014df8:	005b      	lsls	r3, r3, #1
 8014dfa:	4413      	add	r3, r2
 8014dfc:	00db      	lsls	r3, r3, #3
 8014dfe:	4403      	add	r3, r0
 8014e00:	3304      	adds	r3, #4
 8014e02:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8014e04:	4299      	cmp	r1, r3
 8014e06:	d10a      	bne.n	8014e1e <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8014e08:	4a19      	ldr	r2, [pc, #100]	; (8014e70 <etharp_output+0x1fc>)
 8014e0a:	7dfb      	ldrb	r3, [r7, #23]
 8014e0c:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8014e0e:	7dfb      	ldrb	r3, [r7, #23]
 8014e10:	461a      	mov	r2, r3
 8014e12:	68b9      	ldr	r1, [r7, #8]
 8014e14:	68f8      	ldr	r0, [r7, #12]
 8014e16:	f7ff fe93 	bl	8014b40 <etharp_output_to_arp_index>
 8014e1a:	4603      	mov	r3, r0
 8014e1c:	e018      	b.n	8014e50 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8014e1e:	7dfb      	ldrb	r3, [r7, #23]
 8014e20:	3301      	adds	r3, #1
 8014e22:	75fb      	strb	r3, [r7, #23]
 8014e24:	7dfb      	ldrb	r3, [r7, #23]
 8014e26:	2b09      	cmp	r3, #9
 8014e28:	d9ca      	bls.n	8014dc0 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8014e2a:	68ba      	ldr	r2, [r7, #8]
 8014e2c:	69b9      	ldr	r1, [r7, #24]
 8014e2e:	68f8      	ldr	r0, [r7, #12]
 8014e30:	f000 f822 	bl	8014e78 <etharp_query>
 8014e34:	4603      	mov	r3, r0
 8014e36:	e00b      	b.n	8014e50 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8014e38:	68fb      	ldr	r3, [r7, #12]
 8014e3a:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8014e3e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8014e42:	9300      	str	r3, [sp, #0]
 8014e44:	69fb      	ldr	r3, [r7, #28]
 8014e46:	68b9      	ldr	r1, [r7, #8]
 8014e48:	68f8      	ldr	r0, [r7, #12]
 8014e4a:	f001 fd45 	bl	80168d8 <ethernet_output>
 8014e4e:	4603      	mov	r3, r0
}
 8014e50:	4618      	mov	r0, r3
 8014e52:	3720      	adds	r7, #32
 8014e54:	46bd      	mov	sp, r7
 8014e56:	bd80      	pop	{r7, pc}
 8014e58:	0801ba94 	.word	0x0801ba94
 8014e5c:	0801bbe4 	.word	0x0801bbe4
 8014e60:	0801bb0c 	.word	0x0801bb0c
 8014e64:	0801bc34 	.word	0x0801bc34
 8014e68:	0801bbd4 	.word	0x0801bbd4
 8014e6c:	0801c26c 	.word	0x0801c26c
 8014e70:	20008b00 	.word	0x20008b00
 8014e74:	20008a10 	.word	0x20008a10

08014e78 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8014e78:	b580      	push	{r7, lr}
 8014e7a:	b08c      	sub	sp, #48	; 0x30
 8014e7c:	af02      	add	r7, sp, #8
 8014e7e:	60f8      	str	r0, [r7, #12]
 8014e80:	60b9      	str	r1, [r7, #8]
 8014e82:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8014e84:	68fb      	ldr	r3, [r7, #12]
 8014e86:	3326      	adds	r3, #38	; 0x26
 8014e88:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8014e8a:	23ff      	movs	r3, #255	; 0xff
 8014e8c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8014e90:	2300      	movs	r3, #0
 8014e92:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8014e94:	68bb      	ldr	r3, [r7, #8]
 8014e96:	681b      	ldr	r3, [r3, #0]
 8014e98:	68f9      	ldr	r1, [r7, #12]
 8014e9a:	4618      	mov	r0, r3
 8014e9c:	f000 fe0e 	bl	8015abc <ip4_addr_isbroadcast_u32>
 8014ea0:	4603      	mov	r3, r0
 8014ea2:	2b00      	cmp	r3, #0
 8014ea4:	d10c      	bne.n	8014ec0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8014ea6:	68bb      	ldr	r3, [r7, #8]
 8014ea8:	681b      	ldr	r3, [r3, #0]
 8014eaa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8014eae:	2be0      	cmp	r3, #224	; 0xe0
 8014eb0:	d006      	beq.n	8014ec0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8014eb2:	68bb      	ldr	r3, [r7, #8]
 8014eb4:	2b00      	cmp	r3, #0
 8014eb6:	d003      	beq.n	8014ec0 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8014eb8:	68bb      	ldr	r3, [r7, #8]
 8014eba:	681b      	ldr	r3, [r3, #0]
 8014ebc:	2b00      	cmp	r3, #0
 8014ebe:	d102      	bne.n	8014ec6 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8014ec0:	f06f 030f 	mvn.w	r3, #15
 8014ec4:	e101      	b.n	80150ca <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8014ec6:	68fa      	ldr	r2, [r7, #12]
 8014ec8:	2101      	movs	r1, #1
 8014eca:	68b8      	ldr	r0, [r7, #8]
 8014ecc:	f7ff fb60 	bl	8014590 <etharp_find_entry>
 8014ed0:	4603      	mov	r3, r0
 8014ed2:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8014ed4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8014ed8:	2b00      	cmp	r3, #0
 8014eda:	da02      	bge.n	8014ee2 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8014edc:	8a7b      	ldrh	r3, [r7, #18]
 8014ede:	b25b      	sxtb	r3, r3
 8014ee0:	e0f3      	b.n	80150ca <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8014ee2:	8a7b      	ldrh	r3, [r7, #18]
 8014ee4:	2b7e      	cmp	r3, #126	; 0x7e
 8014ee6:	d906      	bls.n	8014ef6 <etharp_query+0x7e>
 8014ee8:	4b7a      	ldr	r3, [pc, #488]	; (80150d4 <etharp_query+0x25c>)
 8014eea:	f240 32c1 	movw	r2, #961	; 0x3c1
 8014eee:	497a      	ldr	r1, [pc, #488]	; (80150d8 <etharp_query+0x260>)
 8014ef0:	487a      	ldr	r0, [pc, #488]	; (80150dc <etharp_query+0x264>)
 8014ef2:	f002 fa9f 	bl	8017434 <iprintf>
  i = (netif_addr_idx_t)i_err;
 8014ef6:	8a7b      	ldrh	r3, [r7, #18]
 8014ef8:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8014efa:	7c7a      	ldrb	r2, [r7, #17]
 8014efc:	4978      	ldr	r1, [pc, #480]	; (80150e0 <etharp_query+0x268>)
 8014efe:	4613      	mov	r3, r2
 8014f00:	005b      	lsls	r3, r3, #1
 8014f02:	4413      	add	r3, r2
 8014f04:	00db      	lsls	r3, r3, #3
 8014f06:	440b      	add	r3, r1
 8014f08:	3314      	adds	r3, #20
 8014f0a:	781b      	ldrb	r3, [r3, #0]
 8014f0c:	2b00      	cmp	r3, #0
 8014f0e:	d115      	bne.n	8014f3c <etharp_query+0xc4>
    is_new_entry = 1;
 8014f10:	2301      	movs	r3, #1
 8014f12:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8014f14:	7c7a      	ldrb	r2, [r7, #17]
 8014f16:	4972      	ldr	r1, [pc, #456]	; (80150e0 <etharp_query+0x268>)
 8014f18:	4613      	mov	r3, r2
 8014f1a:	005b      	lsls	r3, r3, #1
 8014f1c:	4413      	add	r3, r2
 8014f1e:	00db      	lsls	r3, r3, #3
 8014f20:	440b      	add	r3, r1
 8014f22:	3314      	adds	r3, #20
 8014f24:	2201      	movs	r2, #1
 8014f26:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8014f28:	7c7a      	ldrb	r2, [r7, #17]
 8014f2a:	496d      	ldr	r1, [pc, #436]	; (80150e0 <etharp_query+0x268>)
 8014f2c:	4613      	mov	r3, r2
 8014f2e:	005b      	lsls	r3, r3, #1
 8014f30:	4413      	add	r3, r2
 8014f32:	00db      	lsls	r3, r3, #3
 8014f34:	440b      	add	r3, r1
 8014f36:	3308      	adds	r3, #8
 8014f38:	68fa      	ldr	r2, [r7, #12]
 8014f3a:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8014f3c:	7c7a      	ldrb	r2, [r7, #17]
 8014f3e:	4968      	ldr	r1, [pc, #416]	; (80150e0 <etharp_query+0x268>)
 8014f40:	4613      	mov	r3, r2
 8014f42:	005b      	lsls	r3, r3, #1
 8014f44:	4413      	add	r3, r2
 8014f46:	00db      	lsls	r3, r3, #3
 8014f48:	440b      	add	r3, r1
 8014f4a:	3314      	adds	r3, #20
 8014f4c:	781b      	ldrb	r3, [r3, #0]
 8014f4e:	2b01      	cmp	r3, #1
 8014f50:	d011      	beq.n	8014f76 <etharp_query+0xfe>
 8014f52:	7c7a      	ldrb	r2, [r7, #17]
 8014f54:	4962      	ldr	r1, [pc, #392]	; (80150e0 <etharp_query+0x268>)
 8014f56:	4613      	mov	r3, r2
 8014f58:	005b      	lsls	r3, r3, #1
 8014f5a:	4413      	add	r3, r2
 8014f5c:	00db      	lsls	r3, r3, #3
 8014f5e:	440b      	add	r3, r1
 8014f60:	3314      	adds	r3, #20
 8014f62:	781b      	ldrb	r3, [r3, #0]
 8014f64:	2b01      	cmp	r3, #1
 8014f66:	d806      	bhi.n	8014f76 <etharp_query+0xfe>
 8014f68:	4b5a      	ldr	r3, [pc, #360]	; (80150d4 <etharp_query+0x25c>)
 8014f6a:	f240 32cd 	movw	r2, #973	; 0x3cd
 8014f6e:	495d      	ldr	r1, [pc, #372]	; (80150e4 <etharp_query+0x26c>)
 8014f70:	485a      	ldr	r0, [pc, #360]	; (80150dc <etharp_query+0x264>)
 8014f72:	f002 fa5f 	bl	8017434 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8014f76:	6a3b      	ldr	r3, [r7, #32]
 8014f78:	2b00      	cmp	r3, #0
 8014f7a:	d102      	bne.n	8014f82 <etharp_query+0x10a>
 8014f7c:	687b      	ldr	r3, [r7, #4]
 8014f7e:	2b00      	cmp	r3, #0
 8014f80:	d10c      	bne.n	8014f9c <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8014f82:	68b9      	ldr	r1, [r7, #8]
 8014f84:	68f8      	ldr	r0, [r7, #12]
 8014f86:	f000 f963 	bl	8015250 <etharp_request>
 8014f8a:	4603      	mov	r3, r0
 8014f8c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8014f90:	687b      	ldr	r3, [r7, #4]
 8014f92:	2b00      	cmp	r3, #0
 8014f94:	d102      	bne.n	8014f9c <etharp_query+0x124>
      return result;
 8014f96:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8014f9a:	e096      	b.n	80150ca <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8014f9c:	687b      	ldr	r3, [r7, #4]
 8014f9e:	2b00      	cmp	r3, #0
 8014fa0:	d106      	bne.n	8014fb0 <etharp_query+0x138>
 8014fa2:	4b4c      	ldr	r3, [pc, #304]	; (80150d4 <etharp_query+0x25c>)
 8014fa4:	f240 32e1 	movw	r2, #993	; 0x3e1
 8014fa8:	494f      	ldr	r1, [pc, #316]	; (80150e8 <etharp_query+0x270>)
 8014faa:	484c      	ldr	r0, [pc, #304]	; (80150dc <etharp_query+0x264>)
 8014fac:	f002 fa42 	bl	8017434 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8014fb0:	7c7a      	ldrb	r2, [r7, #17]
 8014fb2:	494b      	ldr	r1, [pc, #300]	; (80150e0 <etharp_query+0x268>)
 8014fb4:	4613      	mov	r3, r2
 8014fb6:	005b      	lsls	r3, r3, #1
 8014fb8:	4413      	add	r3, r2
 8014fba:	00db      	lsls	r3, r3, #3
 8014fbc:	440b      	add	r3, r1
 8014fbe:	3314      	adds	r3, #20
 8014fc0:	781b      	ldrb	r3, [r3, #0]
 8014fc2:	2b01      	cmp	r3, #1
 8014fc4:	d917      	bls.n	8014ff6 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8014fc6:	4a49      	ldr	r2, [pc, #292]	; (80150ec <etharp_query+0x274>)
 8014fc8:	7c7b      	ldrb	r3, [r7, #17]
 8014fca:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8014fcc:	7c7a      	ldrb	r2, [r7, #17]
 8014fce:	4613      	mov	r3, r2
 8014fd0:	005b      	lsls	r3, r3, #1
 8014fd2:	4413      	add	r3, r2
 8014fd4:	00db      	lsls	r3, r3, #3
 8014fd6:	3308      	adds	r3, #8
 8014fd8:	4a41      	ldr	r2, [pc, #260]	; (80150e0 <etharp_query+0x268>)
 8014fda:	4413      	add	r3, r2
 8014fdc:	3304      	adds	r3, #4
 8014fde:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8014fe2:	9200      	str	r2, [sp, #0]
 8014fe4:	697a      	ldr	r2, [r7, #20]
 8014fe6:	6879      	ldr	r1, [r7, #4]
 8014fe8:	68f8      	ldr	r0, [r7, #12]
 8014fea:	f001 fc75 	bl	80168d8 <ethernet_output>
 8014fee:	4603      	mov	r3, r0
 8014ff0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014ff4:	e067      	b.n	80150c6 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8014ff6:	7c7a      	ldrb	r2, [r7, #17]
 8014ff8:	4939      	ldr	r1, [pc, #228]	; (80150e0 <etharp_query+0x268>)
 8014ffa:	4613      	mov	r3, r2
 8014ffc:	005b      	lsls	r3, r3, #1
 8014ffe:	4413      	add	r3, r2
 8015000:	00db      	lsls	r3, r3, #3
 8015002:	440b      	add	r3, r1
 8015004:	3314      	adds	r3, #20
 8015006:	781b      	ldrb	r3, [r3, #0]
 8015008:	2b01      	cmp	r3, #1
 801500a:	d15c      	bne.n	80150c6 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801500c:	2300      	movs	r3, #0
 801500e:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8015010:	687b      	ldr	r3, [r7, #4]
 8015012:	61fb      	str	r3, [r7, #28]
    while (p) {
 8015014:	e01c      	b.n	8015050 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8015016:	69fb      	ldr	r3, [r7, #28]
 8015018:	895a      	ldrh	r2, [r3, #10]
 801501a:	69fb      	ldr	r3, [r7, #28]
 801501c:	891b      	ldrh	r3, [r3, #8]
 801501e:	429a      	cmp	r2, r3
 8015020:	d10a      	bne.n	8015038 <etharp_query+0x1c0>
 8015022:	69fb      	ldr	r3, [r7, #28]
 8015024:	681b      	ldr	r3, [r3, #0]
 8015026:	2b00      	cmp	r3, #0
 8015028:	d006      	beq.n	8015038 <etharp_query+0x1c0>
 801502a:	4b2a      	ldr	r3, [pc, #168]	; (80150d4 <etharp_query+0x25c>)
 801502c:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8015030:	492f      	ldr	r1, [pc, #188]	; (80150f0 <etharp_query+0x278>)
 8015032:	482a      	ldr	r0, [pc, #168]	; (80150dc <etharp_query+0x264>)
 8015034:	f002 f9fe 	bl	8017434 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8015038:	69fb      	ldr	r3, [r7, #28]
 801503a:	7b1b      	ldrb	r3, [r3, #12]
 801503c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8015040:	2b00      	cmp	r3, #0
 8015042:	d002      	beq.n	801504a <etharp_query+0x1d2>
        copy_needed = 1;
 8015044:	2301      	movs	r3, #1
 8015046:	61bb      	str	r3, [r7, #24]
        break;
 8015048:	e005      	b.n	8015056 <etharp_query+0x1de>
      }
      p = p->next;
 801504a:	69fb      	ldr	r3, [r7, #28]
 801504c:	681b      	ldr	r3, [r3, #0]
 801504e:	61fb      	str	r3, [r7, #28]
    while (p) {
 8015050:	69fb      	ldr	r3, [r7, #28]
 8015052:	2b00      	cmp	r3, #0
 8015054:	d1df      	bne.n	8015016 <etharp_query+0x19e>
    }
    if (copy_needed) {
 8015056:	69bb      	ldr	r3, [r7, #24]
 8015058:	2b00      	cmp	r3, #0
 801505a:	d007      	beq.n	801506c <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801505c:	687a      	ldr	r2, [r7, #4]
 801505e:	f44f 7120 	mov.w	r1, #640	; 0x280
 8015062:	200e      	movs	r0, #14
 8015064:	f7f9 f9f2 	bl	800e44c <pbuf_clone>
 8015068:	61f8      	str	r0, [r7, #28]
 801506a:	e004      	b.n	8015076 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801506c:	687b      	ldr	r3, [r7, #4]
 801506e:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8015070:	69f8      	ldr	r0, [r7, #28]
 8015072:	f7f9 f81f 	bl	800e0b4 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8015076:	69fb      	ldr	r3, [r7, #28]
 8015078:	2b00      	cmp	r3, #0
 801507a:	d021      	beq.n	80150c0 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801507c:	7c7a      	ldrb	r2, [r7, #17]
 801507e:	4918      	ldr	r1, [pc, #96]	; (80150e0 <etharp_query+0x268>)
 8015080:	4613      	mov	r3, r2
 8015082:	005b      	lsls	r3, r3, #1
 8015084:	4413      	add	r3, r2
 8015086:	00db      	lsls	r3, r3, #3
 8015088:	440b      	add	r3, r1
 801508a:	681b      	ldr	r3, [r3, #0]
 801508c:	2b00      	cmp	r3, #0
 801508e:	d00a      	beq.n	80150a6 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8015090:	7c7a      	ldrb	r2, [r7, #17]
 8015092:	4913      	ldr	r1, [pc, #76]	; (80150e0 <etharp_query+0x268>)
 8015094:	4613      	mov	r3, r2
 8015096:	005b      	lsls	r3, r3, #1
 8015098:	4413      	add	r3, r2
 801509a:	00db      	lsls	r3, r3, #3
 801509c:	440b      	add	r3, r1
 801509e:	681b      	ldr	r3, [r3, #0]
 80150a0:	4618      	mov	r0, r3
 80150a2:	f7f8 ff67 	bl	800df74 <pbuf_free>
      }
      arp_table[i].q = p;
 80150a6:	7c7a      	ldrb	r2, [r7, #17]
 80150a8:	490d      	ldr	r1, [pc, #52]	; (80150e0 <etharp_query+0x268>)
 80150aa:	4613      	mov	r3, r2
 80150ac:	005b      	lsls	r3, r3, #1
 80150ae:	4413      	add	r3, r2
 80150b0:	00db      	lsls	r3, r3, #3
 80150b2:	440b      	add	r3, r1
 80150b4:	69fa      	ldr	r2, [r7, #28]
 80150b6:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80150b8:	2300      	movs	r3, #0
 80150ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80150be:	e002      	b.n	80150c6 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 80150c0:	23ff      	movs	r3, #255	; 0xff
 80150c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 80150c6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80150ca:	4618      	mov	r0, r3
 80150cc:	3728      	adds	r7, #40	; 0x28
 80150ce:	46bd      	mov	sp, r7
 80150d0:	bd80      	pop	{r7, pc}
 80150d2:	bf00      	nop
 80150d4:	0801ba94 	.word	0x0801ba94
 80150d8:	0801bc40 	.word	0x0801bc40
 80150dc:	0801bb0c 	.word	0x0801bb0c
 80150e0:	20008a10 	.word	0x20008a10
 80150e4:	0801bc50 	.word	0x0801bc50
 80150e8:	0801bc34 	.word	0x0801bc34
 80150ec:	20008b00 	.word	0x20008b00
 80150f0:	0801bc78 	.word	0x0801bc78

080150f4 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80150f4:	b580      	push	{r7, lr}
 80150f6:	b08a      	sub	sp, #40	; 0x28
 80150f8:	af02      	add	r7, sp, #8
 80150fa:	60f8      	str	r0, [r7, #12]
 80150fc:	60b9      	str	r1, [r7, #8]
 80150fe:	607a      	str	r2, [r7, #4]
 8015100:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8015102:	2300      	movs	r3, #0
 8015104:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8015106:	68fb      	ldr	r3, [r7, #12]
 8015108:	2b00      	cmp	r3, #0
 801510a:	d106      	bne.n	801511a <etharp_raw+0x26>
 801510c:	4b3a      	ldr	r3, [pc, #232]	; (80151f8 <etharp_raw+0x104>)
 801510e:	f240 4257 	movw	r2, #1111	; 0x457
 8015112:	493a      	ldr	r1, [pc, #232]	; (80151fc <etharp_raw+0x108>)
 8015114:	483a      	ldr	r0, [pc, #232]	; (8015200 <etharp_raw+0x10c>)
 8015116:	f002 f98d 	bl	8017434 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801511a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801511e:	211c      	movs	r1, #28
 8015120:	200e      	movs	r0, #14
 8015122:	f7f8 fc43 	bl	800d9ac <pbuf_alloc>
 8015126:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8015128:	69bb      	ldr	r3, [r7, #24]
 801512a:	2b00      	cmp	r3, #0
 801512c:	d102      	bne.n	8015134 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801512e:	f04f 33ff 	mov.w	r3, #4294967295
 8015132:	e05d      	b.n	80151f0 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8015134:	69bb      	ldr	r3, [r7, #24]
 8015136:	895b      	ldrh	r3, [r3, #10]
 8015138:	2b1b      	cmp	r3, #27
 801513a:	d806      	bhi.n	801514a <etharp_raw+0x56>
 801513c:	4b2e      	ldr	r3, [pc, #184]	; (80151f8 <etharp_raw+0x104>)
 801513e:	f240 4262 	movw	r2, #1122	; 0x462
 8015142:	4930      	ldr	r1, [pc, #192]	; (8015204 <etharp_raw+0x110>)
 8015144:	482e      	ldr	r0, [pc, #184]	; (8015200 <etharp_raw+0x10c>)
 8015146:	f002 f975 	bl	8017434 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801514a:	69bb      	ldr	r3, [r7, #24]
 801514c:	685b      	ldr	r3, [r3, #4]
 801514e:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8015150:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8015152:	4618      	mov	r0, r3
 8015154:	f7f7 fbd1 	bl	800c8fa <lwip_htons>
 8015158:	4603      	mov	r3, r0
 801515a:	461a      	mov	r2, r3
 801515c:	697b      	ldr	r3, [r7, #20]
 801515e:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8015160:	68fb      	ldr	r3, [r7, #12]
 8015162:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8015166:	2b06      	cmp	r3, #6
 8015168:	d006      	beq.n	8015178 <etharp_raw+0x84>
 801516a:	4b23      	ldr	r3, [pc, #140]	; (80151f8 <etharp_raw+0x104>)
 801516c:	f240 4269 	movw	r2, #1129	; 0x469
 8015170:	4925      	ldr	r1, [pc, #148]	; (8015208 <etharp_raw+0x114>)
 8015172:	4823      	ldr	r0, [pc, #140]	; (8015200 <etharp_raw+0x10c>)
 8015174:	f002 f95e 	bl	8017434 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8015178:	697b      	ldr	r3, [r7, #20]
 801517a:	3308      	adds	r3, #8
 801517c:	2206      	movs	r2, #6
 801517e:	6839      	ldr	r1, [r7, #0]
 8015180:	4618      	mov	r0, r3
 8015182:	f002 fa70 	bl	8017666 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8015186:	697b      	ldr	r3, [r7, #20]
 8015188:	3312      	adds	r3, #18
 801518a:	2206      	movs	r2, #6
 801518c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801518e:	4618      	mov	r0, r3
 8015190:	f002 fa69 	bl	8017666 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8015194:	697b      	ldr	r3, [r7, #20]
 8015196:	330e      	adds	r3, #14
 8015198:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801519a:	6812      	ldr	r2, [r2, #0]
 801519c:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801519e:	697b      	ldr	r3, [r7, #20]
 80151a0:	3318      	adds	r3, #24
 80151a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80151a4:	6812      	ldr	r2, [r2, #0]
 80151a6:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 80151a8:	697b      	ldr	r3, [r7, #20]
 80151aa:	2200      	movs	r2, #0
 80151ac:	701a      	strb	r2, [r3, #0]
 80151ae:	2200      	movs	r2, #0
 80151b0:	f042 0201 	orr.w	r2, r2, #1
 80151b4:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 80151b6:	697b      	ldr	r3, [r7, #20]
 80151b8:	2200      	movs	r2, #0
 80151ba:	f042 0208 	orr.w	r2, r2, #8
 80151be:	709a      	strb	r2, [r3, #2]
 80151c0:	2200      	movs	r2, #0
 80151c2:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 80151c4:	697b      	ldr	r3, [r7, #20]
 80151c6:	2206      	movs	r2, #6
 80151c8:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 80151ca:	697b      	ldr	r3, [r7, #20]
 80151cc:	2204      	movs	r2, #4
 80151ce:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80151d0:	f640 0306 	movw	r3, #2054	; 0x806
 80151d4:	9300      	str	r3, [sp, #0]
 80151d6:	687b      	ldr	r3, [r7, #4]
 80151d8:	68ba      	ldr	r2, [r7, #8]
 80151da:	69b9      	ldr	r1, [r7, #24]
 80151dc:	68f8      	ldr	r0, [r7, #12]
 80151de:	f001 fb7b 	bl	80168d8 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 80151e2:	69b8      	ldr	r0, [r7, #24]
 80151e4:	f7f8 fec6 	bl	800df74 <pbuf_free>
  p = NULL;
 80151e8:	2300      	movs	r3, #0
 80151ea:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80151ec:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80151f0:	4618      	mov	r0, r3
 80151f2:	3720      	adds	r7, #32
 80151f4:	46bd      	mov	sp, r7
 80151f6:	bd80      	pop	{r7, pc}
 80151f8:	0801ba94 	.word	0x0801ba94
 80151fc:	0801bbe4 	.word	0x0801bbe4
 8015200:	0801bb0c 	.word	0x0801bb0c
 8015204:	0801bc94 	.word	0x0801bc94
 8015208:	0801bcc8 	.word	0x0801bcc8

0801520c <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801520c:	b580      	push	{r7, lr}
 801520e:	b088      	sub	sp, #32
 8015210:	af04      	add	r7, sp, #16
 8015212:	60f8      	str	r0, [r7, #12]
 8015214:	60b9      	str	r1, [r7, #8]
 8015216:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8015218:	68fb      	ldr	r3, [r7, #12]
 801521a:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801521e:	68fb      	ldr	r3, [r7, #12]
 8015220:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8015224:	68fb      	ldr	r3, [r7, #12]
 8015226:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8015228:	2201      	movs	r2, #1
 801522a:	9203      	str	r2, [sp, #12]
 801522c:	68ba      	ldr	r2, [r7, #8]
 801522e:	9202      	str	r2, [sp, #8]
 8015230:	4a06      	ldr	r2, [pc, #24]	; (801524c <etharp_request_dst+0x40>)
 8015232:	9201      	str	r2, [sp, #4]
 8015234:	9300      	str	r3, [sp, #0]
 8015236:	4603      	mov	r3, r0
 8015238:	687a      	ldr	r2, [r7, #4]
 801523a:	68f8      	ldr	r0, [r7, #12]
 801523c:	f7ff ff5a 	bl	80150f4 <etharp_raw>
 8015240:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8015242:	4618      	mov	r0, r3
 8015244:	3710      	adds	r7, #16
 8015246:	46bd      	mov	sp, r7
 8015248:	bd80      	pop	{r7, pc}
 801524a:	bf00      	nop
 801524c:	0801c274 	.word	0x0801c274

08015250 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8015250:	b580      	push	{r7, lr}
 8015252:	b082      	sub	sp, #8
 8015254:	af00      	add	r7, sp, #0
 8015256:	6078      	str	r0, [r7, #4]
 8015258:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801525a:	4a05      	ldr	r2, [pc, #20]	; (8015270 <etharp_request+0x20>)
 801525c:	6839      	ldr	r1, [r7, #0]
 801525e:	6878      	ldr	r0, [r7, #4]
 8015260:	f7ff ffd4 	bl	801520c <etharp_request_dst>
 8015264:	4603      	mov	r3, r0
}
 8015266:	4618      	mov	r0, r3
 8015268:	3708      	adds	r7, #8
 801526a:	46bd      	mov	sp, r7
 801526c:	bd80      	pop	{r7, pc}
 801526e:	bf00      	nop
 8015270:	0801c26c 	.word	0x0801c26c

08015274 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8015274:	b580      	push	{r7, lr}
 8015276:	b08e      	sub	sp, #56	; 0x38
 8015278:	af04      	add	r7, sp, #16
 801527a:	6078      	str	r0, [r7, #4]
 801527c:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801527e:	4b79      	ldr	r3, [pc, #484]	; (8015464 <icmp_input+0x1f0>)
 8015280:	689b      	ldr	r3, [r3, #8]
 8015282:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8015284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015286:	781b      	ldrb	r3, [r3, #0]
 8015288:	f003 030f 	and.w	r3, r3, #15
 801528c:	b2db      	uxtb	r3, r3
 801528e:	009b      	lsls	r3, r3, #2
 8015290:	b2db      	uxtb	r3, r3
 8015292:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8015294:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8015296:	2b13      	cmp	r3, #19
 8015298:	f240 80cd 	bls.w	8015436 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801529c:	687b      	ldr	r3, [r7, #4]
 801529e:	895b      	ldrh	r3, [r3, #10]
 80152a0:	2b03      	cmp	r3, #3
 80152a2:	f240 80ca 	bls.w	801543a <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	685b      	ldr	r3, [r3, #4]
 80152aa:	781b      	ldrb	r3, [r3, #0]
 80152ac:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 80152b0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80152b4:	2b00      	cmp	r3, #0
 80152b6:	f000 80b7 	beq.w	8015428 <icmp_input+0x1b4>
 80152ba:	2b08      	cmp	r3, #8
 80152bc:	f040 80b7 	bne.w	801542e <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 80152c0:	4b69      	ldr	r3, [pc, #420]	; (8015468 <icmp_input+0x1f4>)
 80152c2:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80152c4:	4b67      	ldr	r3, [pc, #412]	; (8015464 <icmp_input+0x1f0>)
 80152c6:	695b      	ldr	r3, [r3, #20]
 80152c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80152cc:	2be0      	cmp	r3, #224	; 0xe0
 80152ce:	f000 80bb 	beq.w	8015448 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 80152d2:	4b64      	ldr	r3, [pc, #400]	; (8015464 <icmp_input+0x1f0>)
 80152d4:	695b      	ldr	r3, [r3, #20]
 80152d6:	4a63      	ldr	r2, [pc, #396]	; (8015464 <icmp_input+0x1f0>)
 80152d8:	6812      	ldr	r2, [r2, #0]
 80152da:	4611      	mov	r1, r2
 80152dc:	4618      	mov	r0, r3
 80152de:	f000 fbed 	bl	8015abc <ip4_addr_isbroadcast_u32>
 80152e2:	4603      	mov	r3, r0
 80152e4:	2b00      	cmp	r3, #0
 80152e6:	f040 80b1 	bne.w	801544c <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 80152ea:	687b      	ldr	r3, [r7, #4]
 80152ec:	891b      	ldrh	r3, [r3, #8]
 80152ee:	2b07      	cmp	r3, #7
 80152f0:	f240 80a5 	bls.w	801543e <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80152f4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80152f6:	330e      	adds	r3, #14
 80152f8:	4619      	mov	r1, r3
 80152fa:	6878      	ldr	r0, [r7, #4]
 80152fc:	f7f8 fda4 	bl	800de48 <pbuf_add_header>
 8015300:	4603      	mov	r3, r0
 8015302:	2b00      	cmp	r3, #0
 8015304:	d04b      	beq.n	801539e <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8015306:	687b      	ldr	r3, [r7, #4]
 8015308:	891a      	ldrh	r2, [r3, #8]
 801530a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801530c:	4413      	add	r3, r2
 801530e:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8015310:	687b      	ldr	r3, [r7, #4]
 8015312:	891b      	ldrh	r3, [r3, #8]
 8015314:	8b7a      	ldrh	r2, [r7, #26]
 8015316:	429a      	cmp	r2, r3
 8015318:	f0c0 809a 	bcc.w	8015450 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801531c:	8b7b      	ldrh	r3, [r7, #26]
 801531e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8015322:	4619      	mov	r1, r3
 8015324:	200e      	movs	r0, #14
 8015326:	f7f8 fb41 	bl	800d9ac <pbuf_alloc>
 801532a:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801532c:	697b      	ldr	r3, [r7, #20]
 801532e:	2b00      	cmp	r3, #0
 8015330:	f000 8090 	beq.w	8015454 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8015334:	697b      	ldr	r3, [r7, #20]
 8015336:	895b      	ldrh	r3, [r3, #10]
 8015338:	461a      	mov	r2, r3
 801533a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801533c:	3308      	adds	r3, #8
 801533e:	429a      	cmp	r2, r3
 8015340:	d203      	bcs.n	801534a <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8015342:	6978      	ldr	r0, [r7, #20]
 8015344:	f7f8 fe16 	bl	800df74 <pbuf_free>
          goto icmperr;
 8015348:	e085      	b.n	8015456 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801534a:	697b      	ldr	r3, [r7, #20]
 801534c:	685b      	ldr	r3, [r3, #4]
 801534e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8015350:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8015352:	4618      	mov	r0, r3
 8015354:	f002 f987 	bl	8017666 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8015358:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801535a:	4619      	mov	r1, r3
 801535c:	6978      	ldr	r0, [r7, #20]
 801535e:	f7f8 fd83 	bl	800de68 <pbuf_remove_header>
 8015362:	4603      	mov	r3, r0
 8015364:	2b00      	cmp	r3, #0
 8015366:	d009      	beq.n	801537c <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8015368:	4b40      	ldr	r3, [pc, #256]	; (801546c <icmp_input+0x1f8>)
 801536a:	22b6      	movs	r2, #182	; 0xb6
 801536c:	4940      	ldr	r1, [pc, #256]	; (8015470 <icmp_input+0x1fc>)
 801536e:	4841      	ldr	r0, [pc, #260]	; (8015474 <icmp_input+0x200>)
 8015370:	f002 f860 	bl	8017434 <iprintf>
          pbuf_free(r);
 8015374:	6978      	ldr	r0, [r7, #20]
 8015376:	f7f8 fdfd 	bl	800df74 <pbuf_free>
          goto icmperr;
 801537a:	e06c      	b.n	8015456 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801537c:	6879      	ldr	r1, [r7, #4]
 801537e:	6978      	ldr	r0, [r7, #20]
 8015380:	f7f8 ff20 	bl	800e1c4 <pbuf_copy>
 8015384:	4603      	mov	r3, r0
 8015386:	2b00      	cmp	r3, #0
 8015388:	d003      	beq.n	8015392 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801538a:	6978      	ldr	r0, [r7, #20]
 801538c:	f7f8 fdf2 	bl	800df74 <pbuf_free>
          goto icmperr;
 8015390:	e061      	b.n	8015456 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 8015392:	6878      	ldr	r0, [r7, #4]
 8015394:	f7f8 fdee 	bl	800df74 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8015398:	697b      	ldr	r3, [r7, #20]
 801539a:	607b      	str	r3, [r7, #4]
 801539c:	e00f      	b.n	80153be <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801539e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80153a0:	330e      	adds	r3, #14
 80153a2:	4619      	mov	r1, r3
 80153a4:	6878      	ldr	r0, [r7, #4]
 80153a6:	f7f8 fd5f 	bl	800de68 <pbuf_remove_header>
 80153aa:	4603      	mov	r3, r0
 80153ac:	2b00      	cmp	r3, #0
 80153ae:	d006      	beq.n	80153be <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 80153b0:	4b2e      	ldr	r3, [pc, #184]	; (801546c <icmp_input+0x1f8>)
 80153b2:	22c7      	movs	r2, #199	; 0xc7
 80153b4:	4930      	ldr	r1, [pc, #192]	; (8015478 <icmp_input+0x204>)
 80153b6:	482f      	ldr	r0, [pc, #188]	; (8015474 <icmp_input+0x200>)
 80153b8:	f002 f83c 	bl	8017434 <iprintf>
          goto icmperr;
 80153bc:	e04b      	b.n	8015456 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 80153be:	687b      	ldr	r3, [r7, #4]
 80153c0:	685b      	ldr	r3, [r3, #4]
 80153c2:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 80153c4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80153c6:	4619      	mov	r1, r3
 80153c8:	6878      	ldr	r0, [r7, #4]
 80153ca:	f7f8 fd3d 	bl	800de48 <pbuf_add_header>
 80153ce:	4603      	mov	r3, r0
 80153d0:	2b00      	cmp	r3, #0
 80153d2:	d12b      	bne.n	801542c <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 80153d4:	687b      	ldr	r3, [r7, #4]
 80153d6:	685b      	ldr	r3, [r3, #4]
 80153d8:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 80153da:	69fb      	ldr	r3, [r7, #28]
 80153dc:	681a      	ldr	r2, [r3, #0]
 80153de:	68fb      	ldr	r3, [r7, #12]
 80153e0:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80153e2:	4b20      	ldr	r3, [pc, #128]	; (8015464 <icmp_input+0x1f0>)
 80153e4:	691a      	ldr	r2, [r3, #16]
 80153e6:	68fb      	ldr	r3, [r7, #12]
 80153e8:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 80153ea:	693b      	ldr	r3, [r7, #16]
 80153ec:	2200      	movs	r2, #0
 80153ee:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 80153f0:	693b      	ldr	r3, [r7, #16]
 80153f2:	2200      	movs	r2, #0
 80153f4:	709a      	strb	r2, [r3, #2]
 80153f6:	2200      	movs	r2, #0
 80153f8:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80153fa:	68fb      	ldr	r3, [r7, #12]
 80153fc:	22ff      	movs	r2, #255	; 0xff
 80153fe:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8015400:	68fb      	ldr	r3, [r7, #12]
 8015402:	2200      	movs	r2, #0
 8015404:	729a      	strb	r2, [r3, #10]
 8015406:	2200      	movs	r2, #0
 8015408:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801540a:	683b      	ldr	r3, [r7, #0]
 801540c:	9302      	str	r3, [sp, #8]
 801540e:	2301      	movs	r3, #1
 8015410:	9301      	str	r3, [sp, #4]
 8015412:	2300      	movs	r3, #0
 8015414:	9300      	str	r3, [sp, #0]
 8015416:	23ff      	movs	r3, #255	; 0xff
 8015418:	2200      	movs	r2, #0
 801541a:	69f9      	ldr	r1, [r7, #28]
 801541c:	6878      	ldr	r0, [r7, #4]
 801541e:	f000 fa75 	bl	801590c <ip4_output_if>
 8015422:	4603      	mov	r3, r0
 8015424:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8015426:	e001      	b.n	801542c <icmp_input+0x1b8>
      break;
 8015428:	bf00      	nop
 801542a:	e000      	b.n	801542e <icmp_input+0x1ba>
      break;
 801542c:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801542e:	6878      	ldr	r0, [r7, #4]
 8015430:	f7f8 fda0 	bl	800df74 <pbuf_free>
  return;
 8015434:	e013      	b.n	801545e <icmp_input+0x1ea>
    goto lenerr;
 8015436:	bf00      	nop
 8015438:	e002      	b.n	8015440 <icmp_input+0x1cc>
    goto lenerr;
 801543a:	bf00      	nop
 801543c:	e000      	b.n	8015440 <icmp_input+0x1cc>
        goto lenerr;
 801543e:	bf00      	nop
lenerr:
  pbuf_free(p);
 8015440:	6878      	ldr	r0, [r7, #4]
 8015442:	f7f8 fd97 	bl	800df74 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8015446:	e00a      	b.n	801545e <icmp_input+0x1ea>
        goto icmperr;
 8015448:	bf00      	nop
 801544a:	e004      	b.n	8015456 <icmp_input+0x1e2>
        goto icmperr;
 801544c:	bf00      	nop
 801544e:	e002      	b.n	8015456 <icmp_input+0x1e2>
          goto icmperr;
 8015450:	bf00      	nop
 8015452:	e000      	b.n	8015456 <icmp_input+0x1e2>
          goto icmperr;
 8015454:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8015456:	6878      	ldr	r0, [r7, #4]
 8015458:	f7f8 fd8c 	bl	800df74 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801545c:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801545e:	3728      	adds	r7, #40	; 0x28
 8015460:	46bd      	mov	sp, r7
 8015462:	bd80      	pop	{r7, pc}
 8015464:	20005440 	.word	0x20005440
 8015468:	20005454 	.word	0x20005454
 801546c:	0801bd0c 	.word	0x0801bd0c
 8015470:	0801bd44 	.word	0x0801bd44
 8015474:	0801bd7c 	.word	0x0801bd7c
 8015478:	0801bda4 	.word	0x0801bda4

0801547c <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801547c:	b580      	push	{r7, lr}
 801547e:	b082      	sub	sp, #8
 8015480:	af00      	add	r7, sp, #0
 8015482:	6078      	str	r0, [r7, #4]
 8015484:	460b      	mov	r3, r1
 8015486:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8015488:	78fb      	ldrb	r3, [r7, #3]
 801548a:	461a      	mov	r2, r3
 801548c:	2103      	movs	r1, #3
 801548e:	6878      	ldr	r0, [r7, #4]
 8015490:	f000 f814 	bl	80154bc <icmp_send_response>
}
 8015494:	bf00      	nop
 8015496:	3708      	adds	r7, #8
 8015498:	46bd      	mov	sp, r7
 801549a:	bd80      	pop	{r7, pc}

0801549c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801549c:	b580      	push	{r7, lr}
 801549e:	b082      	sub	sp, #8
 80154a0:	af00      	add	r7, sp, #0
 80154a2:	6078      	str	r0, [r7, #4]
 80154a4:	460b      	mov	r3, r1
 80154a6:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 80154a8:	78fb      	ldrb	r3, [r7, #3]
 80154aa:	461a      	mov	r2, r3
 80154ac:	210b      	movs	r1, #11
 80154ae:	6878      	ldr	r0, [r7, #4]
 80154b0:	f000 f804 	bl	80154bc <icmp_send_response>
}
 80154b4:	bf00      	nop
 80154b6:	3708      	adds	r7, #8
 80154b8:	46bd      	mov	sp, r7
 80154ba:	bd80      	pop	{r7, pc}

080154bc <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 80154bc:	b580      	push	{r7, lr}
 80154be:	b08c      	sub	sp, #48	; 0x30
 80154c0:	af04      	add	r7, sp, #16
 80154c2:	6078      	str	r0, [r7, #4]
 80154c4:	460b      	mov	r3, r1
 80154c6:	70fb      	strb	r3, [r7, #3]
 80154c8:	4613      	mov	r3, r2
 80154ca:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 80154cc:	f44f 7220 	mov.w	r2, #640	; 0x280
 80154d0:	2124      	movs	r1, #36	; 0x24
 80154d2:	2022      	movs	r0, #34	; 0x22
 80154d4:	f7f8 fa6a 	bl	800d9ac <pbuf_alloc>
 80154d8:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 80154da:	69fb      	ldr	r3, [r7, #28]
 80154dc:	2b00      	cmp	r3, #0
 80154de:	d04c      	beq.n	801557a <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 80154e0:	69fb      	ldr	r3, [r7, #28]
 80154e2:	895b      	ldrh	r3, [r3, #10]
 80154e4:	2b23      	cmp	r3, #35	; 0x23
 80154e6:	d806      	bhi.n	80154f6 <icmp_send_response+0x3a>
 80154e8:	4b26      	ldr	r3, [pc, #152]	; (8015584 <icmp_send_response+0xc8>)
 80154ea:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80154ee:	4926      	ldr	r1, [pc, #152]	; (8015588 <icmp_send_response+0xcc>)
 80154f0:	4826      	ldr	r0, [pc, #152]	; (801558c <icmp_send_response+0xd0>)
 80154f2:	f001 ff9f 	bl	8017434 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 80154f6:	687b      	ldr	r3, [r7, #4]
 80154f8:	685b      	ldr	r3, [r3, #4]
 80154fa:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 80154fc:	69fb      	ldr	r3, [r7, #28]
 80154fe:	685b      	ldr	r3, [r3, #4]
 8015500:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8015502:	697b      	ldr	r3, [r7, #20]
 8015504:	78fa      	ldrb	r2, [r7, #3]
 8015506:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8015508:	697b      	ldr	r3, [r7, #20]
 801550a:	78ba      	ldrb	r2, [r7, #2]
 801550c:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801550e:	697b      	ldr	r3, [r7, #20]
 8015510:	2200      	movs	r2, #0
 8015512:	711a      	strb	r2, [r3, #4]
 8015514:	2200      	movs	r2, #0
 8015516:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8015518:	697b      	ldr	r3, [r7, #20]
 801551a:	2200      	movs	r2, #0
 801551c:	719a      	strb	r2, [r3, #6]
 801551e:	2200      	movs	r2, #0
 8015520:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8015522:	69fb      	ldr	r3, [r7, #28]
 8015524:	685b      	ldr	r3, [r3, #4]
 8015526:	f103 0008 	add.w	r0, r3, #8
 801552a:	687b      	ldr	r3, [r7, #4]
 801552c:	685b      	ldr	r3, [r3, #4]
 801552e:	221c      	movs	r2, #28
 8015530:	4619      	mov	r1, r3
 8015532:	f002 f898 	bl	8017666 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8015536:	69bb      	ldr	r3, [r7, #24]
 8015538:	68db      	ldr	r3, [r3, #12]
 801553a:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801553c:	f107 030c 	add.w	r3, r7, #12
 8015540:	4618      	mov	r0, r3
 8015542:	f000 f825 	bl	8015590 <ip4_route>
 8015546:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8015548:	693b      	ldr	r3, [r7, #16]
 801554a:	2b00      	cmp	r3, #0
 801554c:	d011      	beq.n	8015572 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801554e:	697b      	ldr	r3, [r7, #20]
 8015550:	2200      	movs	r2, #0
 8015552:	709a      	strb	r2, [r3, #2]
 8015554:	2200      	movs	r2, #0
 8015556:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8015558:	f107 020c 	add.w	r2, r7, #12
 801555c:	693b      	ldr	r3, [r7, #16]
 801555e:	9302      	str	r3, [sp, #8]
 8015560:	2301      	movs	r3, #1
 8015562:	9301      	str	r3, [sp, #4]
 8015564:	2300      	movs	r3, #0
 8015566:	9300      	str	r3, [sp, #0]
 8015568:	23ff      	movs	r3, #255	; 0xff
 801556a:	2100      	movs	r1, #0
 801556c:	69f8      	ldr	r0, [r7, #28]
 801556e:	f000 f9cd 	bl	801590c <ip4_output_if>
  }
  pbuf_free(q);
 8015572:	69f8      	ldr	r0, [r7, #28]
 8015574:	f7f8 fcfe 	bl	800df74 <pbuf_free>
 8015578:	e000      	b.n	801557c <icmp_send_response+0xc0>
    return;
 801557a:	bf00      	nop
}
 801557c:	3720      	adds	r7, #32
 801557e:	46bd      	mov	sp, r7
 8015580:	bd80      	pop	{r7, pc}
 8015582:	bf00      	nop
 8015584:	0801bd0c 	.word	0x0801bd0c
 8015588:	0801bdd8 	.word	0x0801bdd8
 801558c:	0801bd7c 	.word	0x0801bd7c

08015590 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8015590:	b480      	push	{r7}
 8015592:	b085      	sub	sp, #20
 8015594:	af00      	add	r7, sp, #0
 8015596:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8015598:	4b33      	ldr	r3, [pc, #204]	; (8015668 <ip4_route+0xd8>)
 801559a:	681b      	ldr	r3, [r3, #0]
 801559c:	60fb      	str	r3, [r7, #12]
 801559e:	e036      	b.n	801560e <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80155a0:	68fb      	ldr	r3, [r7, #12]
 80155a2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80155a6:	f003 0301 	and.w	r3, r3, #1
 80155aa:	b2db      	uxtb	r3, r3
 80155ac:	2b00      	cmp	r3, #0
 80155ae:	d02b      	beq.n	8015608 <ip4_route+0x78>
 80155b0:	68fb      	ldr	r3, [r7, #12]
 80155b2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80155b6:	089b      	lsrs	r3, r3, #2
 80155b8:	f003 0301 	and.w	r3, r3, #1
 80155bc:	b2db      	uxtb	r3, r3
 80155be:	2b00      	cmp	r3, #0
 80155c0:	d022      	beq.n	8015608 <ip4_route+0x78>
 80155c2:	68fb      	ldr	r3, [r7, #12]
 80155c4:	3304      	adds	r3, #4
 80155c6:	681b      	ldr	r3, [r3, #0]
 80155c8:	2b00      	cmp	r3, #0
 80155ca:	d01d      	beq.n	8015608 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 80155cc:	687b      	ldr	r3, [r7, #4]
 80155ce:	681a      	ldr	r2, [r3, #0]
 80155d0:	68fb      	ldr	r3, [r7, #12]
 80155d2:	3304      	adds	r3, #4
 80155d4:	681b      	ldr	r3, [r3, #0]
 80155d6:	405a      	eors	r2, r3
 80155d8:	68fb      	ldr	r3, [r7, #12]
 80155da:	3308      	adds	r3, #8
 80155dc:	681b      	ldr	r3, [r3, #0]
 80155de:	4013      	ands	r3, r2
 80155e0:	2b00      	cmp	r3, #0
 80155e2:	d101      	bne.n	80155e8 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 80155e4:	68fb      	ldr	r3, [r7, #12]
 80155e6:	e038      	b.n	801565a <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 80155e8:	68fb      	ldr	r3, [r7, #12]
 80155ea:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80155ee:	f003 0302 	and.w	r3, r3, #2
 80155f2:	2b00      	cmp	r3, #0
 80155f4:	d108      	bne.n	8015608 <ip4_route+0x78>
 80155f6:	687b      	ldr	r3, [r7, #4]
 80155f8:	681a      	ldr	r2, [r3, #0]
 80155fa:	68fb      	ldr	r3, [r7, #12]
 80155fc:	330c      	adds	r3, #12
 80155fe:	681b      	ldr	r3, [r3, #0]
 8015600:	429a      	cmp	r2, r3
 8015602:	d101      	bne.n	8015608 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8015604:	68fb      	ldr	r3, [r7, #12]
 8015606:	e028      	b.n	801565a <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8015608:	68fb      	ldr	r3, [r7, #12]
 801560a:	681b      	ldr	r3, [r3, #0]
 801560c:	60fb      	str	r3, [r7, #12]
 801560e:	68fb      	ldr	r3, [r7, #12]
 8015610:	2b00      	cmp	r3, #0
 8015612:	d1c5      	bne.n	80155a0 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8015614:	4b15      	ldr	r3, [pc, #84]	; (801566c <ip4_route+0xdc>)
 8015616:	681b      	ldr	r3, [r3, #0]
 8015618:	2b00      	cmp	r3, #0
 801561a:	d01a      	beq.n	8015652 <ip4_route+0xc2>
 801561c:	4b13      	ldr	r3, [pc, #76]	; (801566c <ip4_route+0xdc>)
 801561e:	681b      	ldr	r3, [r3, #0]
 8015620:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8015624:	f003 0301 	and.w	r3, r3, #1
 8015628:	2b00      	cmp	r3, #0
 801562a:	d012      	beq.n	8015652 <ip4_route+0xc2>
 801562c:	4b0f      	ldr	r3, [pc, #60]	; (801566c <ip4_route+0xdc>)
 801562e:	681b      	ldr	r3, [r3, #0]
 8015630:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8015634:	f003 0304 	and.w	r3, r3, #4
 8015638:	2b00      	cmp	r3, #0
 801563a:	d00a      	beq.n	8015652 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801563c:	4b0b      	ldr	r3, [pc, #44]	; (801566c <ip4_route+0xdc>)
 801563e:	681b      	ldr	r3, [r3, #0]
 8015640:	3304      	adds	r3, #4
 8015642:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8015644:	2b00      	cmp	r3, #0
 8015646:	d004      	beq.n	8015652 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8015648:	687b      	ldr	r3, [r7, #4]
 801564a:	681b      	ldr	r3, [r3, #0]
 801564c:	b2db      	uxtb	r3, r3
 801564e:	2b7f      	cmp	r3, #127	; 0x7f
 8015650:	d101      	bne.n	8015656 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8015652:	2300      	movs	r3, #0
 8015654:	e001      	b.n	801565a <ip4_route+0xca>
  }

  return netif_default;
 8015656:	4b05      	ldr	r3, [pc, #20]	; (801566c <ip4_route+0xdc>)
 8015658:	681b      	ldr	r3, [r3, #0]
}
 801565a:	4618      	mov	r0, r3
 801565c:	3714      	adds	r7, #20
 801565e:	46bd      	mov	sp, r7
 8015660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015664:	4770      	bx	lr
 8015666:	bf00      	nop
 8015668:	200089a4 	.word	0x200089a4
 801566c:	200089a8 	.word	0x200089a8

08015670 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8015670:	b580      	push	{r7, lr}
 8015672:	b082      	sub	sp, #8
 8015674:	af00      	add	r7, sp, #0
 8015676:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8015678:	687b      	ldr	r3, [r7, #4]
 801567a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801567e:	f003 0301 	and.w	r3, r3, #1
 8015682:	b2db      	uxtb	r3, r3
 8015684:	2b00      	cmp	r3, #0
 8015686:	d016      	beq.n	80156b6 <ip4_input_accept+0x46>
 8015688:	687b      	ldr	r3, [r7, #4]
 801568a:	3304      	adds	r3, #4
 801568c:	681b      	ldr	r3, [r3, #0]
 801568e:	2b00      	cmp	r3, #0
 8015690:	d011      	beq.n	80156b6 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8015692:	4b0b      	ldr	r3, [pc, #44]	; (80156c0 <ip4_input_accept+0x50>)
 8015694:	695a      	ldr	r2, [r3, #20]
 8015696:	687b      	ldr	r3, [r7, #4]
 8015698:	3304      	adds	r3, #4
 801569a:	681b      	ldr	r3, [r3, #0]
 801569c:	429a      	cmp	r2, r3
 801569e:	d008      	beq.n	80156b2 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 80156a0:	4b07      	ldr	r3, [pc, #28]	; (80156c0 <ip4_input_accept+0x50>)
 80156a2:	695b      	ldr	r3, [r3, #20]
 80156a4:	6879      	ldr	r1, [r7, #4]
 80156a6:	4618      	mov	r0, r3
 80156a8:	f000 fa08 	bl	8015abc <ip4_addr_isbroadcast_u32>
 80156ac:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80156ae:	2b00      	cmp	r3, #0
 80156b0:	d001      	beq.n	80156b6 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 80156b2:	2301      	movs	r3, #1
 80156b4:	e000      	b.n	80156b8 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 80156b6:	2300      	movs	r3, #0
}
 80156b8:	4618      	mov	r0, r3
 80156ba:	3708      	adds	r7, #8
 80156bc:	46bd      	mov	sp, r7
 80156be:	bd80      	pop	{r7, pc}
 80156c0:	20005440 	.word	0x20005440

080156c4 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 80156c4:	b580      	push	{r7, lr}
 80156c6:	b086      	sub	sp, #24
 80156c8:	af00      	add	r7, sp, #0
 80156ca:	6078      	str	r0, [r7, #4]
 80156cc:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 80156ce:	687b      	ldr	r3, [r7, #4]
 80156d0:	685b      	ldr	r3, [r3, #4]
 80156d2:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 80156d4:	697b      	ldr	r3, [r7, #20]
 80156d6:	781b      	ldrb	r3, [r3, #0]
 80156d8:	091b      	lsrs	r3, r3, #4
 80156da:	b2db      	uxtb	r3, r3
 80156dc:	2b04      	cmp	r3, #4
 80156de:	d004      	beq.n	80156ea <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 80156e0:	6878      	ldr	r0, [r7, #4]
 80156e2:	f7f8 fc47 	bl	800df74 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 80156e6:	2300      	movs	r3, #0
 80156e8:	e107      	b.n	80158fa <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 80156ea:	697b      	ldr	r3, [r7, #20]
 80156ec:	781b      	ldrb	r3, [r3, #0]
 80156ee:	f003 030f 	and.w	r3, r3, #15
 80156f2:	b2db      	uxtb	r3, r3
 80156f4:	009b      	lsls	r3, r3, #2
 80156f6:	b2db      	uxtb	r3, r3
 80156f8:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80156fa:	697b      	ldr	r3, [r7, #20]
 80156fc:	885b      	ldrh	r3, [r3, #2]
 80156fe:	b29b      	uxth	r3, r3
 8015700:	4618      	mov	r0, r3
 8015702:	f7f7 f8fa 	bl	800c8fa <lwip_htons>
 8015706:	4603      	mov	r3, r0
 8015708:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801570a:	687b      	ldr	r3, [r7, #4]
 801570c:	891b      	ldrh	r3, [r3, #8]
 801570e:	89ba      	ldrh	r2, [r7, #12]
 8015710:	429a      	cmp	r2, r3
 8015712:	d204      	bcs.n	801571e <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8015714:	89bb      	ldrh	r3, [r7, #12]
 8015716:	4619      	mov	r1, r3
 8015718:	6878      	ldr	r0, [r7, #4]
 801571a:	f7f8 faa5 	bl	800dc68 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801571e:	687b      	ldr	r3, [r7, #4]
 8015720:	895b      	ldrh	r3, [r3, #10]
 8015722:	89fa      	ldrh	r2, [r7, #14]
 8015724:	429a      	cmp	r2, r3
 8015726:	d807      	bhi.n	8015738 <ip4_input+0x74>
 8015728:	687b      	ldr	r3, [r7, #4]
 801572a:	891b      	ldrh	r3, [r3, #8]
 801572c:	89ba      	ldrh	r2, [r7, #12]
 801572e:	429a      	cmp	r2, r3
 8015730:	d802      	bhi.n	8015738 <ip4_input+0x74>
 8015732:	89fb      	ldrh	r3, [r7, #14]
 8015734:	2b13      	cmp	r3, #19
 8015736:	d804      	bhi.n	8015742 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8015738:	6878      	ldr	r0, [r7, #4]
 801573a:	f7f8 fc1b 	bl	800df74 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801573e:	2300      	movs	r3, #0
 8015740:	e0db      	b.n	80158fa <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8015742:	697b      	ldr	r3, [r7, #20]
 8015744:	691b      	ldr	r3, [r3, #16]
 8015746:	4a6f      	ldr	r2, [pc, #444]	; (8015904 <ip4_input+0x240>)
 8015748:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801574a:	697b      	ldr	r3, [r7, #20]
 801574c:	68db      	ldr	r3, [r3, #12]
 801574e:	4a6d      	ldr	r2, [pc, #436]	; (8015904 <ip4_input+0x240>)
 8015750:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8015752:	4b6c      	ldr	r3, [pc, #432]	; (8015904 <ip4_input+0x240>)
 8015754:	695b      	ldr	r3, [r3, #20]
 8015756:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801575a:	2be0      	cmp	r3, #224	; 0xe0
 801575c:	d112      	bne.n	8015784 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801575e:	683b      	ldr	r3, [r7, #0]
 8015760:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8015764:	f003 0301 	and.w	r3, r3, #1
 8015768:	b2db      	uxtb	r3, r3
 801576a:	2b00      	cmp	r3, #0
 801576c:	d007      	beq.n	801577e <ip4_input+0xba>
 801576e:	683b      	ldr	r3, [r7, #0]
 8015770:	3304      	adds	r3, #4
 8015772:	681b      	ldr	r3, [r3, #0]
 8015774:	2b00      	cmp	r3, #0
 8015776:	d002      	beq.n	801577e <ip4_input+0xba>
      netif = inp;
 8015778:	683b      	ldr	r3, [r7, #0]
 801577a:	613b      	str	r3, [r7, #16]
 801577c:	e02a      	b.n	80157d4 <ip4_input+0x110>
    } else {
      netif = NULL;
 801577e:	2300      	movs	r3, #0
 8015780:	613b      	str	r3, [r7, #16]
 8015782:	e027      	b.n	80157d4 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8015784:	6838      	ldr	r0, [r7, #0]
 8015786:	f7ff ff73 	bl	8015670 <ip4_input_accept>
 801578a:	4603      	mov	r3, r0
 801578c:	2b00      	cmp	r3, #0
 801578e:	d002      	beq.n	8015796 <ip4_input+0xd2>
      netif = inp;
 8015790:	683b      	ldr	r3, [r7, #0]
 8015792:	613b      	str	r3, [r7, #16]
 8015794:	e01e      	b.n	80157d4 <ip4_input+0x110>
    } else {
      netif = NULL;
 8015796:	2300      	movs	r3, #0
 8015798:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801579a:	4b5a      	ldr	r3, [pc, #360]	; (8015904 <ip4_input+0x240>)
 801579c:	695b      	ldr	r3, [r3, #20]
 801579e:	b2db      	uxtb	r3, r3
 80157a0:	2b7f      	cmp	r3, #127	; 0x7f
 80157a2:	d017      	beq.n	80157d4 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 80157a4:	4b58      	ldr	r3, [pc, #352]	; (8015908 <ip4_input+0x244>)
 80157a6:	681b      	ldr	r3, [r3, #0]
 80157a8:	613b      	str	r3, [r7, #16]
 80157aa:	e00e      	b.n	80157ca <ip4_input+0x106>
          if (netif == inp) {
 80157ac:	693a      	ldr	r2, [r7, #16]
 80157ae:	683b      	ldr	r3, [r7, #0]
 80157b0:	429a      	cmp	r2, r3
 80157b2:	d006      	beq.n	80157c2 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 80157b4:	6938      	ldr	r0, [r7, #16]
 80157b6:	f7ff ff5b 	bl	8015670 <ip4_input_accept>
 80157ba:	4603      	mov	r3, r0
 80157bc:	2b00      	cmp	r3, #0
 80157be:	d108      	bne.n	80157d2 <ip4_input+0x10e>
 80157c0:	e000      	b.n	80157c4 <ip4_input+0x100>
            continue;
 80157c2:	bf00      	nop
        NETIF_FOREACH(netif) {
 80157c4:	693b      	ldr	r3, [r7, #16]
 80157c6:	681b      	ldr	r3, [r3, #0]
 80157c8:	613b      	str	r3, [r7, #16]
 80157ca:	693b      	ldr	r3, [r7, #16]
 80157cc:	2b00      	cmp	r3, #0
 80157ce:	d1ed      	bne.n	80157ac <ip4_input+0xe8>
 80157d0:	e000      	b.n	80157d4 <ip4_input+0x110>
            break;
 80157d2:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80157d4:	4b4b      	ldr	r3, [pc, #300]	; (8015904 <ip4_input+0x240>)
 80157d6:	691b      	ldr	r3, [r3, #16]
 80157d8:	6839      	ldr	r1, [r7, #0]
 80157da:	4618      	mov	r0, r3
 80157dc:	f000 f96e 	bl	8015abc <ip4_addr_isbroadcast_u32>
 80157e0:	4603      	mov	r3, r0
 80157e2:	2b00      	cmp	r3, #0
 80157e4:	d105      	bne.n	80157f2 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 80157e6:	4b47      	ldr	r3, [pc, #284]	; (8015904 <ip4_input+0x240>)
 80157e8:	691b      	ldr	r3, [r3, #16]
 80157ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80157ee:	2be0      	cmp	r3, #224	; 0xe0
 80157f0:	d104      	bne.n	80157fc <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 80157f2:	6878      	ldr	r0, [r7, #4]
 80157f4:	f7f8 fbbe 	bl	800df74 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 80157f8:	2300      	movs	r3, #0
 80157fa:	e07e      	b.n	80158fa <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 80157fc:	693b      	ldr	r3, [r7, #16]
 80157fe:	2b00      	cmp	r3, #0
 8015800:	d104      	bne.n	801580c <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8015802:	6878      	ldr	r0, [r7, #4]
 8015804:	f7f8 fbb6 	bl	800df74 <pbuf_free>
    return ERR_OK;
 8015808:	2300      	movs	r3, #0
 801580a:	e076      	b.n	80158fa <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801580c:	697b      	ldr	r3, [r7, #20]
 801580e:	88db      	ldrh	r3, [r3, #6]
 8015810:	b29b      	uxth	r3, r3
 8015812:	461a      	mov	r2, r3
 8015814:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8015818:	4013      	ands	r3, r2
 801581a:	2b00      	cmp	r3, #0
 801581c:	d00b      	beq.n	8015836 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801581e:	6878      	ldr	r0, [r7, #4]
 8015820:	f000 fc92 	bl	8016148 <ip4_reass>
 8015824:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8015826:	687b      	ldr	r3, [r7, #4]
 8015828:	2b00      	cmp	r3, #0
 801582a:	d101      	bne.n	8015830 <ip4_input+0x16c>
      return ERR_OK;
 801582c:	2300      	movs	r3, #0
 801582e:	e064      	b.n	80158fa <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8015830:	687b      	ldr	r3, [r7, #4]
 8015832:	685b      	ldr	r3, [r3, #4]
 8015834:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8015836:	4a33      	ldr	r2, [pc, #204]	; (8015904 <ip4_input+0x240>)
 8015838:	693b      	ldr	r3, [r7, #16]
 801583a:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801583c:	4a31      	ldr	r2, [pc, #196]	; (8015904 <ip4_input+0x240>)
 801583e:	683b      	ldr	r3, [r7, #0]
 8015840:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8015842:	4a30      	ldr	r2, [pc, #192]	; (8015904 <ip4_input+0x240>)
 8015844:	697b      	ldr	r3, [r7, #20]
 8015846:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8015848:	697b      	ldr	r3, [r7, #20]
 801584a:	781b      	ldrb	r3, [r3, #0]
 801584c:	f003 030f 	and.w	r3, r3, #15
 8015850:	b2db      	uxtb	r3, r3
 8015852:	009b      	lsls	r3, r3, #2
 8015854:	b2db      	uxtb	r3, r3
 8015856:	b29a      	uxth	r2, r3
 8015858:	4b2a      	ldr	r3, [pc, #168]	; (8015904 <ip4_input+0x240>)
 801585a:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801585c:	89fb      	ldrh	r3, [r7, #14]
 801585e:	4619      	mov	r1, r3
 8015860:	6878      	ldr	r0, [r7, #4]
 8015862:	f7f8 fb01 	bl	800de68 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8015866:	697b      	ldr	r3, [r7, #20]
 8015868:	7a5b      	ldrb	r3, [r3, #9]
 801586a:	2b11      	cmp	r3, #17
 801586c:	d006      	beq.n	801587c <ip4_input+0x1b8>
 801586e:	2b11      	cmp	r3, #17
 8015870:	dc13      	bgt.n	801589a <ip4_input+0x1d6>
 8015872:	2b01      	cmp	r3, #1
 8015874:	d00c      	beq.n	8015890 <ip4_input+0x1cc>
 8015876:	2b06      	cmp	r3, #6
 8015878:	d005      	beq.n	8015886 <ip4_input+0x1c2>
 801587a:	e00e      	b.n	801589a <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801587c:	6839      	ldr	r1, [r7, #0]
 801587e:	6878      	ldr	r0, [r7, #4]
 8015880:	f7fe f928 	bl	8013ad4 <udp_input>
        break;
 8015884:	e026      	b.n	80158d4 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8015886:	6839      	ldr	r1, [r7, #0]
 8015888:	6878      	ldr	r0, [r7, #4]
 801588a:	f7fa f9ab 	bl	800fbe4 <tcp_input>
        break;
 801588e:	e021      	b.n	80158d4 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8015890:	6839      	ldr	r1, [r7, #0]
 8015892:	6878      	ldr	r0, [r7, #4]
 8015894:	f7ff fcee 	bl	8015274 <icmp_input>
        break;
 8015898:	e01c      	b.n	80158d4 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801589a:	4b1a      	ldr	r3, [pc, #104]	; (8015904 <ip4_input+0x240>)
 801589c:	695b      	ldr	r3, [r3, #20]
 801589e:	6939      	ldr	r1, [r7, #16]
 80158a0:	4618      	mov	r0, r3
 80158a2:	f000 f90b 	bl	8015abc <ip4_addr_isbroadcast_u32>
 80158a6:	4603      	mov	r3, r0
 80158a8:	2b00      	cmp	r3, #0
 80158aa:	d10f      	bne.n	80158cc <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80158ac:	4b15      	ldr	r3, [pc, #84]	; (8015904 <ip4_input+0x240>)
 80158ae:	695b      	ldr	r3, [r3, #20]
 80158b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80158b4:	2be0      	cmp	r3, #224	; 0xe0
 80158b6:	d009      	beq.n	80158cc <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 80158b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80158bc:	4619      	mov	r1, r3
 80158be:	6878      	ldr	r0, [r7, #4]
 80158c0:	f7f8 fb45 	bl	800df4e <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 80158c4:	2102      	movs	r1, #2
 80158c6:	6878      	ldr	r0, [r7, #4]
 80158c8:	f7ff fdd8 	bl	801547c <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 80158cc:	6878      	ldr	r0, [r7, #4]
 80158ce:	f7f8 fb51 	bl	800df74 <pbuf_free>
        break;
 80158d2:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 80158d4:	4b0b      	ldr	r3, [pc, #44]	; (8015904 <ip4_input+0x240>)
 80158d6:	2200      	movs	r2, #0
 80158d8:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 80158da:	4b0a      	ldr	r3, [pc, #40]	; (8015904 <ip4_input+0x240>)
 80158dc:	2200      	movs	r2, #0
 80158de:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 80158e0:	4b08      	ldr	r3, [pc, #32]	; (8015904 <ip4_input+0x240>)
 80158e2:	2200      	movs	r2, #0
 80158e4:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 80158e6:	4b07      	ldr	r3, [pc, #28]	; (8015904 <ip4_input+0x240>)
 80158e8:	2200      	movs	r2, #0
 80158ea:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 80158ec:	4b05      	ldr	r3, [pc, #20]	; (8015904 <ip4_input+0x240>)
 80158ee:	2200      	movs	r2, #0
 80158f0:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 80158f2:	4b04      	ldr	r3, [pc, #16]	; (8015904 <ip4_input+0x240>)
 80158f4:	2200      	movs	r2, #0
 80158f6:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 80158f8:	2300      	movs	r3, #0
}
 80158fa:	4618      	mov	r0, r3
 80158fc:	3718      	adds	r7, #24
 80158fe:	46bd      	mov	sp, r7
 8015900:	bd80      	pop	{r7, pc}
 8015902:	bf00      	nop
 8015904:	20005440 	.word	0x20005440
 8015908:	200089a4 	.word	0x200089a4

0801590c <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801590c:	b580      	push	{r7, lr}
 801590e:	b08a      	sub	sp, #40	; 0x28
 8015910:	af04      	add	r7, sp, #16
 8015912:	60f8      	str	r0, [r7, #12]
 8015914:	60b9      	str	r1, [r7, #8]
 8015916:	607a      	str	r2, [r7, #4]
 8015918:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801591a:	68bb      	ldr	r3, [r7, #8]
 801591c:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801591e:	687b      	ldr	r3, [r7, #4]
 8015920:	2b00      	cmp	r3, #0
 8015922:	d009      	beq.n	8015938 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8015924:	68bb      	ldr	r3, [r7, #8]
 8015926:	2b00      	cmp	r3, #0
 8015928:	d003      	beq.n	8015932 <ip4_output_if+0x26>
 801592a:	68bb      	ldr	r3, [r7, #8]
 801592c:	681b      	ldr	r3, [r3, #0]
 801592e:	2b00      	cmp	r3, #0
 8015930:	d102      	bne.n	8015938 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8015932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015934:	3304      	adds	r3, #4
 8015936:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8015938:	78fa      	ldrb	r2, [r7, #3]
 801593a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801593c:	9302      	str	r3, [sp, #8]
 801593e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8015942:	9301      	str	r3, [sp, #4]
 8015944:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015948:	9300      	str	r3, [sp, #0]
 801594a:	4613      	mov	r3, r2
 801594c:	687a      	ldr	r2, [r7, #4]
 801594e:	6979      	ldr	r1, [r7, #20]
 8015950:	68f8      	ldr	r0, [r7, #12]
 8015952:	f000 f805 	bl	8015960 <ip4_output_if_src>
 8015956:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8015958:	4618      	mov	r0, r3
 801595a:	3718      	adds	r7, #24
 801595c:	46bd      	mov	sp, r7
 801595e:	bd80      	pop	{r7, pc}

08015960 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8015960:	b580      	push	{r7, lr}
 8015962:	b088      	sub	sp, #32
 8015964:	af00      	add	r7, sp, #0
 8015966:	60f8      	str	r0, [r7, #12]
 8015968:	60b9      	str	r1, [r7, #8]
 801596a:	607a      	str	r2, [r7, #4]
 801596c:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801596e:	68fb      	ldr	r3, [r7, #12]
 8015970:	7b9b      	ldrb	r3, [r3, #14]
 8015972:	2b01      	cmp	r3, #1
 8015974:	d006      	beq.n	8015984 <ip4_output_if_src+0x24>
 8015976:	4b4b      	ldr	r3, [pc, #300]	; (8015aa4 <ip4_output_if_src+0x144>)
 8015978:	f44f 7255 	mov.w	r2, #852	; 0x354
 801597c:	494a      	ldr	r1, [pc, #296]	; (8015aa8 <ip4_output_if_src+0x148>)
 801597e:	484b      	ldr	r0, [pc, #300]	; (8015aac <ip4_output_if_src+0x14c>)
 8015980:	f001 fd58 	bl	8017434 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8015984:	687b      	ldr	r3, [r7, #4]
 8015986:	2b00      	cmp	r3, #0
 8015988:	d060      	beq.n	8015a4c <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801598a:	2314      	movs	r3, #20
 801598c:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801598e:	2114      	movs	r1, #20
 8015990:	68f8      	ldr	r0, [r7, #12]
 8015992:	f7f8 fa59 	bl	800de48 <pbuf_add_header>
 8015996:	4603      	mov	r3, r0
 8015998:	2b00      	cmp	r3, #0
 801599a:	d002      	beq.n	80159a2 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801599c:	f06f 0301 	mvn.w	r3, #1
 80159a0:	e07c      	b.n	8015a9c <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 80159a2:	68fb      	ldr	r3, [r7, #12]
 80159a4:	685b      	ldr	r3, [r3, #4]
 80159a6:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 80159a8:	68fb      	ldr	r3, [r7, #12]
 80159aa:	895b      	ldrh	r3, [r3, #10]
 80159ac:	2b13      	cmp	r3, #19
 80159ae:	d806      	bhi.n	80159be <ip4_output_if_src+0x5e>
 80159b0:	4b3c      	ldr	r3, [pc, #240]	; (8015aa4 <ip4_output_if_src+0x144>)
 80159b2:	f44f 7262 	mov.w	r2, #904	; 0x388
 80159b6:	493e      	ldr	r1, [pc, #248]	; (8015ab0 <ip4_output_if_src+0x150>)
 80159b8:	483c      	ldr	r0, [pc, #240]	; (8015aac <ip4_output_if_src+0x14c>)
 80159ba:	f001 fd3b 	bl	8017434 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 80159be:	69fb      	ldr	r3, [r7, #28]
 80159c0:	78fa      	ldrb	r2, [r7, #3]
 80159c2:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 80159c4:	69fb      	ldr	r3, [r7, #28]
 80159c6:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80159ca:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 80159cc:	687b      	ldr	r3, [r7, #4]
 80159ce:	681a      	ldr	r2, [r3, #0]
 80159d0:	69fb      	ldr	r3, [r7, #28]
 80159d2:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 80159d4:	8b7b      	ldrh	r3, [r7, #26]
 80159d6:	089b      	lsrs	r3, r3, #2
 80159d8:	b29b      	uxth	r3, r3
 80159da:	b2db      	uxtb	r3, r3
 80159dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80159e0:	b2da      	uxtb	r2, r3
 80159e2:	69fb      	ldr	r3, [r7, #28]
 80159e4:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 80159e6:	69fb      	ldr	r3, [r7, #28]
 80159e8:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80159ec:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 80159ee:	68fb      	ldr	r3, [r7, #12]
 80159f0:	891b      	ldrh	r3, [r3, #8]
 80159f2:	4618      	mov	r0, r3
 80159f4:	f7f6 ff81 	bl	800c8fa <lwip_htons>
 80159f8:	4603      	mov	r3, r0
 80159fa:	461a      	mov	r2, r3
 80159fc:	69fb      	ldr	r3, [r7, #28]
 80159fe:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8015a00:	69fb      	ldr	r3, [r7, #28]
 8015a02:	2200      	movs	r2, #0
 8015a04:	719a      	strb	r2, [r3, #6]
 8015a06:	2200      	movs	r2, #0
 8015a08:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8015a0a:	4b2a      	ldr	r3, [pc, #168]	; (8015ab4 <ip4_output_if_src+0x154>)
 8015a0c:	881b      	ldrh	r3, [r3, #0]
 8015a0e:	4618      	mov	r0, r3
 8015a10:	f7f6 ff73 	bl	800c8fa <lwip_htons>
 8015a14:	4603      	mov	r3, r0
 8015a16:	461a      	mov	r2, r3
 8015a18:	69fb      	ldr	r3, [r7, #28]
 8015a1a:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8015a1c:	4b25      	ldr	r3, [pc, #148]	; (8015ab4 <ip4_output_if_src+0x154>)
 8015a1e:	881b      	ldrh	r3, [r3, #0]
 8015a20:	3301      	adds	r3, #1
 8015a22:	b29a      	uxth	r2, r3
 8015a24:	4b23      	ldr	r3, [pc, #140]	; (8015ab4 <ip4_output_if_src+0x154>)
 8015a26:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8015a28:	68bb      	ldr	r3, [r7, #8]
 8015a2a:	2b00      	cmp	r3, #0
 8015a2c:	d104      	bne.n	8015a38 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8015a2e:	4b22      	ldr	r3, [pc, #136]	; (8015ab8 <ip4_output_if_src+0x158>)
 8015a30:	681a      	ldr	r2, [r3, #0]
 8015a32:	69fb      	ldr	r3, [r7, #28]
 8015a34:	60da      	str	r2, [r3, #12]
 8015a36:	e003      	b.n	8015a40 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8015a38:	68bb      	ldr	r3, [r7, #8]
 8015a3a:	681a      	ldr	r2, [r3, #0]
 8015a3c:	69fb      	ldr	r3, [r7, #28]
 8015a3e:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8015a40:	69fb      	ldr	r3, [r7, #28]
 8015a42:	2200      	movs	r2, #0
 8015a44:	729a      	strb	r2, [r3, #10]
 8015a46:	2200      	movs	r2, #0
 8015a48:	72da      	strb	r2, [r3, #11]
 8015a4a:	e00f      	b.n	8015a6c <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8015a4c:	68fb      	ldr	r3, [r7, #12]
 8015a4e:	895b      	ldrh	r3, [r3, #10]
 8015a50:	2b13      	cmp	r3, #19
 8015a52:	d802      	bhi.n	8015a5a <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8015a54:	f06f 0301 	mvn.w	r3, #1
 8015a58:	e020      	b.n	8015a9c <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8015a5a:	68fb      	ldr	r3, [r7, #12]
 8015a5c:	685b      	ldr	r3, [r3, #4]
 8015a5e:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8015a60:	69fb      	ldr	r3, [r7, #28]
 8015a62:	691b      	ldr	r3, [r3, #16]
 8015a64:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8015a66:	f107 0314 	add.w	r3, r7, #20
 8015a6a:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8015a6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015a6e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8015a70:	2b00      	cmp	r3, #0
 8015a72:	d00c      	beq.n	8015a8e <ip4_output_if_src+0x12e>
 8015a74:	68fb      	ldr	r3, [r7, #12]
 8015a76:	891a      	ldrh	r2, [r3, #8]
 8015a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015a7a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8015a7c:	429a      	cmp	r2, r3
 8015a7e:	d906      	bls.n	8015a8e <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8015a80:	687a      	ldr	r2, [r7, #4]
 8015a82:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8015a84:	68f8      	ldr	r0, [r7, #12]
 8015a86:	f000 fd53 	bl	8016530 <ip4_frag>
 8015a8a:	4603      	mov	r3, r0
 8015a8c:	e006      	b.n	8015a9c <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8015a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015a90:	695b      	ldr	r3, [r3, #20]
 8015a92:	687a      	ldr	r2, [r7, #4]
 8015a94:	68f9      	ldr	r1, [r7, #12]
 8015a96:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015a98:	4798      	blx	r3
 8015a9a:	4603      	mov	r3, r0
}
 8015a9c:	4618      	mov	r0, r3
 8015a9e:	3720      	adds	r7, #32
 8015aa0:	46bd      	mov	sp, r7
 8015aa2:	bd80      	pop	{r7, pc}
 8015aa4:	0801be04 	.word	0x0801be04
 8015aa8:	0801be38 	.word	0x0801be38
 8015aac:	0801be44 	.word	0x0801be44
 8015ab0:	0801be6c 	.word	0x0801be6c
 8015ab4:	20008b02 	.word	0x20008b02
 8015ab8:	0801c268 	.word	0x0801c268

08015abc <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8015abc:	b480      	push	{r7}
 8015abe:	b085      	sub	sp, #20
 8015ac0:	af00      	add	r7, sp, #0
 8015ac2:	6078      	str	r0, [r7, #4]
 8015ac4:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8015ac6:	687b      	ldr	r3, [r7, #4]
 8015ac8:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8015aca:	687b      	ldr	r3, [r7, #4]
 8015acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015ad0:	d002      	beq.n	8015ad8 <ip4_addr_isbroadcast_u32+0x1c>
 8015ad2:	687b      	ldr	r3, [r7, #4]
 8015ad4:	2b00      	cmp	r3, #0
 8015ad6:	d101      	bne.n	8015adc <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8015ad8:	2301      	movs	r3, #1
 8015ada:	e02a      	b.n	8015b32 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8015adc:	683b      	ldr	r3, [r7, #0]
 8015ade:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8015ae2:	f003 0302 	and.w	r3, r3, #2
 8015ae6:	2b00      	cmp	r3, #0
 8015ae8:	d101      	bne.n	8015aee <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8015aea:	2300      	movs	r3, #0
 8015aec:	e021      	b.n	8015b32 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8015aee:	683b      	ldr	r3, [r7, #0]
 8015af0:	3304      	adds	r3, #4
 8015af2:	681b      	ldr	r3, [r3, #0]
 8015af4:	687a      	ldr	r2, [r7, #4]
 8015af6:	429a      	cmp	r2, r3
 8015af8:	d101      	bne.n	8015afe <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8015afa:	2300      	movs	r3, #0
 8015afc:	e019      	b.n	8015b32 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8015afe:	68fa      	ldr	r2, [r7, #12]
 8015b00:	683b      	ldr	r3, [r7, #0]
 8015b02:	3304      	adds	r3, #4
 8015b04:	681b      	ldr	r3, [r3, #0]
 8015b06:	405a      	eors	r2, r3
 8015b08:	683b      	ldr	r3, [r7, #0]
 8015b0a:	3308      	adds	r3, #8
 8015b0c:	681b      	ldr	r3, [r3, #0]
 8015b0e:	4013      	ands	r3, r2
 8015b10:	2b00      	cmp	r3, #0
 8015b12:	d10d      	bne.n	8015b30 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8015b14:	683b      	ldr	r3, [r7, #0]
 8015b16:	3308      	adds	r3, #8
 8015b18:	681b      	ldr	r3, [r3, #0]
 8015b1a:	43da      	mvns	r2, r3
 8015b1c:	687b      	ldr	r3, [r7, #4]
 8015b1e:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8015b20:	683b      	ldr	r3, [r7, #0]
 8015b22:	3308      	adds	r3, #8
 8015b24:	681b      	ldr	r3, [r3, #0]
 8015b26:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8015b28:	429a      	cmp	r2, r3
 8015b2a:	d101      	bne.n	8015b30 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8015b2c:	2301      	movs	r3, #1
 8015b2e:	e000      	b.n	8015b32 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8015b30:	2300      	movs	r3, #0
  }
}
 8015b32:	4618      	mov	r0, r3
 8015b34:	3714      	adds	r7, #20
 8015b36:	46bd      	mov	sp, r7
 8015b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b3c:	4770      	bx	lr
	...

08015b40 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8015b40:	b580      	push	{r7, lr}
 8015b42:	b084      	sub	sp, #16
 8015b44:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8015b46:	2300      	movs	r3, #0
 8015b48:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8015b4a:	4b12      	ldr	r3, [pc, #72]	; (8015b94 <ip_reass_tmr+0x54>)
 8015b4c:	681b      	ldr	r3, [r3, #0]
 8015b4e:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8015b50:	e018      	b.n	8015b84 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8015b52:	68fb      	ldr	r3, [r7, #12]
 8015b54:	7fdb      	ldrb	r3, [r3, #31]
 8015b56:	2b00      	cmp	r3, #0
 8015b58:	d00b      	beq.n	8015b72 <ip_reass_tmr+0x32>
      r->timer--;
 8015b5a:	68fb      	ldr	r3, [r7, #12]
 8015b5c:	7fdb      	ldrb	r3, [r3, #31]
 8015b5e:	3b01      	subs	r3, #1
 8015b60:	b2da      	uxtb	r2, r3
 8015b62:	68fb      	ldr	r3, [r7, #12]
 8015b64:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8015b66:	68fb      	ldr	r3, [r7, #12]
 8015b68:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8015b6a:	68fb      	ldr	r3, [r7, #12]
 8015b6c:	681b      	ldr	r3, [r3, #0]
 8015b6e:	60fb      	str	r3, [r7, #12]
 8015b70:	e008      	b.n	8015b84 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8015b72:	68fb      	ldr	r3, [r7, #12]
 8015b74:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8015b76:	68fb      	ldr	r3, [r7, #12]
 8015b78:	681b      	ldr	r3, [r3, #0]
 8015b7a:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8015b7c:	68b9      	ldr	r1, [r7, #8]
 8015b7e:	6878      	ldr	r0, [r7, #4]
 8015b80:	f000 f80a 	bl	8015b98 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8015b84:	68fb      	ldr	r3, [r7, #12]
 8015b86:	2b00      	cmp	r3, #0
 8015b88:	d1e3      	bne.n	8015b52 <ip_reass_tmr+0x12>
    }
  }
}
 8015b8a:	bf00      	nop
 8015b8c:	bf00      	nop
 8015b8e:	3710      	adds	r7, #16
 8015b90:	46bd      	mov	sp, r7
 8015b92:	bd80      	pop	{r7, pc}
 8015b94:	20008b04 	.word	0x20008b04

08015b98 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8015b98:	b580      	push	{r7, lr}
 8015b9a:	b088      	sub	sp, #32
 8015b9c:	af00      	add	r7, sp, #0
 8015b9e:	6078      	str	r0, [r7, #4]
 8015ba0:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8015ba2:	2300      	movs	r3, #0
 8015ba4:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8015ba6:	683a      	ldr	r2, [r7, #0]
 8015ba8:	687b      	ldr	r3, [r7, #4]
 8015baa:	429a      	cmp	r2, r3
 8015bac:	d105      	bne.n	8015bba <ip_reass_free_complete_datagram+0x22>
 8015bae:	4b45      	ldr	r3, [pc, #276]	; (8015cc4 <ip_reass_free_complete_datagram+0x12c>)
 8015bb0:	22ab      	movs	r2, #171	; 0xab
 8015bb2:	4945      	ldr	r1, [pc, #276]	; (8015cc8 <ip_reass_free_complete_datagram+0x130>)
 8015bb4:	4845      	ldr	r0, [pc, #276]	; (8015ccc <ip_reass_free_complete_datagram+0x134>)
 8015bb6:	f001 fc3d 	bl	8017434 <iprintf>
  if (prev != NULL) {
 8015bba:	683b      	ldr	r3, [r7, #0]
 8015bbc:	2b00      	cmp	r3, #0
 8015bbe:	d00a      	beq.n	8015bd6 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8015bc0:	683b      	ldr	r3, [r7, #0]
 8015bc2:	681b      	ldr	r3, [r3, #0]
 8015bc4:	687a      	ldr	r2, [r7, #4]
 8015bc6:	429a      	cmp	r2, r3
 8015bc8:	d005      	beq.n	8015bd6 <ip_reass_free_complete_datagram+0x3e>
 8015bca:	4b3e      	ldr	r3, [pc, #248]	; (8015cc4 <ip_reass_free_complete_datagram+0x12c>)
 8015bcc:	22ad      	movs	r2, #173	; 0xad
 8015bce:	4940      	ldr	r1, [pc, #256]	; (8015cd0 <ip_reass_free_complete_datagram+0x138>)
 8015bd0:	483e      	ldr	r0, [pc, #248]	; (8015ccc <ip_reass_free_complete_datagram+0x134>)
 8015bd2:	f001 fc2f 	bl	8017434 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8015bd6:	687b      	ldr	r3, [r7, #4]
 8015bd8:	685b      	ldr	r3, [r3, #4]
 8015bda:	685b      	ldr	r3, [r3, #4]
 8015bdc:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8015bde:	697b      	ldr	r3, [r7, #20]
 8015be0:	889b      	ldrh	r3, [r3, #4]
 8015be2:	b29b      	uxth	r3, r3
 8015be4:	2b00      	cmp	r3, #0
 8015be6:	d12a      	bne.n	8015c3e <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8015be8:	687b      	ldr	r3, [r7, #4]
 8015bea:	685b      	ldr	r3, [r3, #4]
 8015bec:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8015bee:	697b      	ldr	r3, [r7, #20]
 8015bf0:	681a      	ldr	r2, [r3, #0]
 8015bf2:	687b      	ldr	r3, [r7, #4]
 8015bf4:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8015bf6:	69bb      	ldr	r3, [r7, #24]
 8015bf8:	6858      	ldr	r0, [r3, #4]
 8015bfa:	687b      	ldr	r3, [r7, #4]
 8015bfc:	3308      	adds	r3, #8
 8015bfe:	2214      	movs	r2, #20
 8015c00:	4619      	mov	r1, r3
 8015c02:	f001 fd30 	bl	8017666 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8015c06:	2101      	movs	r1, #1
 8015c08:	69b8      	ldr	r0, [r7, #24]
 8015c0a:	f7ff fc47 	bl	801549c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8015c0e:	69b8      	ldr	r0, [r7, #24]
 8015c10:	f7f8 fa38 	bl	800e084 <pbuf_clen>
 8015c14:	4603      	mov	r3, r0
 8015c16:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8015c18:	8bfa      	ldrh	r2, [r7, #30]
 8015c1a:	8a7b      	ldrh	r3, [r7, #18]
 8015c1c:	4413      	add	r3, r2
 8015c1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015c22:	db05      	blt.n	8015c30 <ip_reass_free_complete_datagram+0x98>
 8015c24:	4b27      	ldr	r3, [pc, #156]	; (8015cc4 <ip_reass_free_complete_datagram+0x12c>)
 8015c26:	22bc      	movs	r2, #188	; 0xbc
 8015c28:	492a      	ldr	r1, [pc, #168]	; (8015cd4 <ip_reass_free_complete_datagram+0x13c>)
 8015c2a:	4828      	ldr	r0, [pc, #160]	; (8015ccc <ip_reass_free_complete_datagram+0x134>)
 8015c2c:	f001 fc02 	bl	8017434 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8015c30:	8bfa      	ldrh	r2, [r7, #30]
 8015c32:	8a7b      	ldrh	r3, [r7, #18]
 8015c34:	4413      	add	r3, r2
 8015c36:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8015c38:	69b8      	ldr	r0, [r7, #24]
 8015c3a:	f7f8 f99b 	bl	800df74 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8015c3e:	687b      	ldr	r3, [r7, #4]
 8015c40:	685b      	ldr	r3, [r3, #4]
 8015c42:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8015c44:	e01f      	b.n	8015c86 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8015c46:	69bb      	ldr	r3, [r7, #24]
 8015c48:	685b      	ldr	r3, [r3, #4]
 8015c4a:	617b      	str	r3, [r7, #20]
    pcur = p;
 8015c4c:	69bb      	ldr	r3, [r7, #24]
 8015c4e:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8015c50:	697b      	ldr	r3, [r7, #20]
 8015c52:	681b      	ldr	r3, [r3, #0]
 8015c54:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8015c56:	68f8      	ldr	r0, [r7, #12]
 8015c58:	f7f8 fa14 	bl	800e084 <pbuf_clen>
 8015c5c:	4603      	mov	r3, r0
 8015c5e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8015c60:	8bfa      	ldrh	r2, [r7, #30]
 8015c62:	8a7b      	ldrh	r3, [r7, #18]
 8015c64:	4413      	add	r3, r2
 8015c66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015c6a:	db05      	blt.n	8015c78 <ip_reass_free_complete_datagram+0xe0>
 8015c6c:	4b15      	ldr	r3, [pc, #84]	; (8015cc4 <ip_reass_free_complete_datagram+0x12c>)
 8015c6e:	22cc      	movs	r2, #204	; 0xcc
 8015c70:	4918      	ldr	r1, [pc, #96]	; (8015cd4 <ip_reass_free_complete_datagram+0x13c>)
 8015c72:	4816      	ldr	r0, [pc, #88]	; (8015ccc <ip_reass_free_complete_datagram+0x134>)
 8015c74:	f001 fbde 	bl	8017434 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8015c78:	8bfa      	ldrh	r2, [r7, #30]
 8015c7a:	8a7b      	ldrh	r3, [r7, #18]
 8015c7c:	4413      	add	r3, r2
 8015c7e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8015c80:	68f8      	ldr	r0, [r7, #12]
 8015c82:	f7f8 f977 	bl	800df74 <pbuf_free>
  while (p != NULL) {
 8015c86:	69bb      	ldr	r3, [r7, #24]
 8015c88:	2b00      	cmp	r3, #0
 8015c8a:	d1dc      	bne.n	8015c46 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8015c8c:	6839      	ldr	r1, [r7, #0]
 8015c8e:	6878      	ldr	r0, [r7, #4]
 8015c90:	f000 f8c2 	bl	8015e18 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8015c94:	4b10      	ldr	r3, [pc, #64]	; (8015cd8 <ip_reass_free_complete_datagram+0x140>)
 8015c96:	881b      	ldrh	r3, [r3, #0]
 8015c98:	8bfa      	ldrh	r2, [r7, #30]
 8015c9a:	429a      	cmp	r2, r3
 8015c9c:	d905      	bls.n	8015caa <ip_reass_free_complete_datagram+0x112>
 8015c9e:	4b09      	ldr	r3, [pc, #36]	; (8015cc4 <ip_reass_free_complete_datagram+0x12c>)
 8015ca0:	22d2      	movs	r2, #210	; 0xd2
 8015ca2:	490e      	ldr	r1, [pc, #56]	; (8015cdc <ip_reass_free_complete_datagram+0x144>)
 8015ca4:	4809      	ldr	r0, [pc, #36]	; (8015ccc <ip_reass_free_complete_datagram+0x134>)
 8015ca6:	f001 fbc5 	bl	8017434 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8015caa:	4b0b      	ldr	r3, [pc, #44]	; (8015cd8 <ip_reass_free_complete_datagram+0x140>)
 8015cac:	881a      	ldrh	r2, [r3, #0]
 8015cae:	8bfb      	ldrh	r3, [r7, #30]
 8015cb0:	1ad3      	subs	r3, r2, r3
 8015cb2:	b29a      	uxth	r2, r3
 8015cb4:	4b08      	ldr	r3, [pc, #32]	; (8015cd8 <ip_reass_free_complete_datagram+0x140>)
 8015cb6:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8015cb8:	8bfb      	ldrh	r3, [r7, #30]
}
 8015cba:	4618      	mov	r0, r3
 8015cbc:	3720      	adds	r7, #32
 8015cbe:	46bd      	mov	sp, r7
 8015cc0:	bd80      	pop	{r7, pc}
 8015cc2:	bf00      	nop
 8015cc4:	0801be9c 	.word	0x0801be9c
 8015cc8:	0801bed8 	.word	0x0801bed8
 8015ccc:	0801bee4 	.word	0x0801bee4
 8015cd0:	0801bf0c 	.word	0x0801bf0c
 8015cd4:	0801bf20 	.word	0x0801bf20
 8015cd8:	20008b08 	.word	0x20008b08
 8015cdc:	0801bf40 	.word	0x0801bf40

08015ce0 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8015ce0:	b580      	push	{r7, lr}
 8015ce2:	b08a      	sub	sp, #40	; 0x28
 8015ce4:	af00      	add	r7, sp, #0
 8015ce6:	6078      	str	r0, [r7, #4]
 8015ce8:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8015cea:	2300      	movs	r3, #0
 8015cec:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8015cee:	2300      	movs	r3, #0
 8015cf0:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8015cf2:	2300      	movs	r3, #0
 8015cf4:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8015cf6:	2300      	movs	r3, #0
 8015cf8:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8015cfa:	2300      	movs	r3, #0
 8015cfc:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8015cfe:	4b28      	ldr	r3, [pc, #160]	; (8015da0 <ip_reass_remove_oldest_datagram+0xc0>)
 8015d00:	681b      	ldr	r3, [r3, #0]
 8015d02:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8015d04:	e030      	b.n	8015d68 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8015d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d08:	695a      	ldr	r2, [r3, #20]
 8015d0a:	687b      	ldr	r3, [r7, #4]
 8015d0c:	68db      	ldr	r3, [r3, #12]
 8015d0e:	429a      	cmp	r2, r3
 8015d10:	d10c      	bne.n	8015d2c <ip_reass_remove_oldest_datagram+0x4c>
 8015d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d14:	699a      	ldr	r2, [r3, #24]
 8015d16:	687b      	ldr	r3, [r7, #4]
 8015d18:	691b      	ldr	r3, [r3, #16]
 8015d1a:	429a      	cmp	r2, r3
 8015d1c:	d106      	bne.n	8015d2c <ip_reass_remove_oldest_datagram+0x4c>
 8015d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d20:	899a      	ldrh	r2, [r3, #12]
 8015d22:	687b      	ldr	r3, [r7, #4]
 8015d24:	889b      	ldrh	r3, [r3, #4]
 8015d26:	b29b      	uxth	r3, r3
 8015d28:	429a      	cmp	r2, r3
 8015d2a:	d014      	beq.n	8015d56 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8015d2c:	693b      	ldr	r3, [r7, #16]
 8015d2e:	3301      	adds	r3, #1
 8015d30:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8015d32:	6a3b      	ldr	r3, [r7, #32]
 8015d34:	2b00      	cmp	r3, #0
 8015d36:	d104      	bne.n	8015d42 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8015d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d3a:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8015d3c:	69fb      	ldr	r3, [r7, #28]
 8015d3e:	61bb      	str	r3, [r7, #24]
 8015d40:	e009      	b.n	8015d56 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8015d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d44:	7fda      	ldrb	r2, [r3, #31]
 8015d46:	6a3b      	ldr	r3, [r7, #32]
 8015d48:	7fdb      	ldrb	r3, [r3, #31]
 8015d4a:	429a      	cmp	r2, r3
 8015d4c:	d803      	bhi.n	8015d56 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8015d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d50:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8015d52:	69fb      	ldr	r3, [r7, #28]
 8015d54:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8015d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d58:	681b      	ldr	r3, [r3, #0]
 8015d5a:	2b00      	cmp	r3, #0
 8015d5c:	d001      	beq.n	8015d62 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8015d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d60:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8015d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d64:	681b      	ldr	r3, [r3, #0]
 8015d66:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8015d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d6a:	2b00      	cmp	r3, #0
 8015d6c:	d1cb      	bne.n	8015d06 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8015d6e:	6a3b      	ldr	r3, [r7, #32]
 8015d70:	2b00      	cmp	r3, #0
 8015d72:	d008      	beq.n	8015d86 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8015d74:	69b9      	ldr	r1, [r7, #24]
 8015d76:	6a38      	ldr	r0, [r7, #32]
 8015d78:	f7ff ff0e 	bl	8015b98 <ip_reass_free_complete_datagram>
 8015d7c:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8015d7e:	697a      	ldr	r2, [r7, #20]
 8015d80:	68fb      	ldr	r3, [r7, #12]
 8015d82:	4413      	add	r3, r2
 8015d84:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8015d86:	697a      	ldr	r2, [r7, #20]
 8015d88:	683b      	ldr	r3, [r7, #0]
 8015d8a:	429a      	cmp	r2, r3
 8015d8c:	da02      	bge.n	8015d94 <ip_reass_remove_oldest_datagram+0xb4>
 8015d8e:	693b      	ldr	r3, [r7, #16]
 8015d90:	2b01      	cmp	r3, #1
 8015d92:	dcac      	bgt.n	8015cee <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8015d94:	697b      	ldr	r3, [r7, #20]
}
 8015d96:	4618      	mov	r0, r3
 8015d98:	3728      	adds	r7, #40	; 0x28
 8015d9a:	46bd      	mov	sp, r7
 8015d9c:	bd80      	pop	{r7, pc}
 8015d9e:	bf00      	nop
 8015da0:	20008b04 	.word	0x20008b04

08015da4 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8015da4:	b580      	push	{r7, lr}
 8015da6:	b084      	sub	sp, #16
 8015da8:	af00      	add	r7, sp, #0
 8015daa:	6078      	str	r0, [r7, #4]
 8015dac:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8015dae:	2004      	movs	r0, #4
 8015db0:	f7f7 fa1a 	bl	800d1e8 <memp_malloc>
 8015db4:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8015db6:	68fb      	ldr	r3, [r7, #12]
 8015db8:	2b00      	cmp	r3, #0
 8015dba:	d110      	bne.n	8015dde <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8015dbc:	6839      	ldr	r1, [r7, #0]
 8015dbe:	6878      	ldr	r0, [r7, #4]
 8015dc0:	f7ff ff8e 	bl	8015ce0 <ip_reass_remove_oldest_datagram>
 8015dc4:	4602      	mov	r2, r0
 8015dc6:	683b      	ldr	r3, [r7, #0]
 8015dc8:	4293      	cmp	r3, r2
 8015dca:	dc03      	bgt.n	8015dd4 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8015dcc:	2004      	movs	r0, #4
 8015dce:	f7f7 fa0b 	bl	800d1e8 <memp_malloc>
 8015dd2:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8015dd4:	68fb      	ldr	r3, [r7, #12]
 8015dd6:	2b00      	cmp	r3, #0
 8015dd8:	d101      	bne.n	8015dde <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8015dda:	2300      	movs	r3, #0
 8015ddc:	e016      	b.n	8015e0c <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8015dde:	2220      	movs	r2, #32
 8015de0:	2100      	movs	r1, #0
 8015de2:	68f8      	ldr	r0, [r7, #12]
 8015de4:	f001 fbc5 	bl	8017572 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8015de8:	68fb      	ldr	r3, [r7, #12]
 8015dea:	220f      	movs	r2, #15
 8015dec:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8015dee:	4b09      	ldr	r3, [pc, #36]	; (8015e14 <ip_reass_enqueue_new_datagram+0x70>)
 8015df0:	681a      	ldr	r2, [r3, #0]
 8015df2:	68fb      	ldr	r3, [r7, #12]
 8015df4:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8015df6:	4a07      	ldr	r2, [pc, #28]	; (8015e14 <ip_reass_enqueue_new_datagram+0x70>)
 8015df8:	68fb      	ldr	r3, [r7, #12]
 8015dfa:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8015dfc:	68fb      	ldr	r3, [r7, #12]
 8015dfe:	3308      	adds	r3, #8
 8015e00:	2214      	movs	r2, #20
 8015e02:	6879      	ldr	r1, [r7, #4]
 8015e04:	4618      	mov	r0, r3
 8015e06:	f001 fc2e 	bl	8017666 <memcpy>
  return ipr;
 8015e0a:	68fb      	ldr	r3, [r7, #12]
}
 8015e0c:	4618      	mov	r0, r3
 8015e0e:	3710      	adds	r7, #16
 8015e10:	46bd      	mov	sp, r7
 8015e12:	bd80      	pop	{r7, pc}
 8015e14:	20008b04 	.word	0x20008b04

08015e18 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8015e18:	b580      	push	{r7, lr}
 8015e1a:	b082      	sub	sp, #8
 8015e1c:	af00      	add	r7, sp, #0
 8015e1e:	6078      	str	r0, [r7, #4]
 8015e20:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8015e22:	4b10      	ldr	r3, [pc, #64]	; (8015e64 <ip_reass_dequeue_datagram+0x4c>)
 8015e24:	681b      	ldr	r3, [r3, #0]
 8015e26:	687a      	ldr	r2, [r7, #4]
 8015e28:	429a      	cmp	r2, r3
 8015e2a:	d104      	bne.n	8015e36 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8015e2c:	687b      	ldr	r3, [r7, #4]
 8015e2e:	681b      	ldr	r3, [r3, #0]
 8015e30:	4a0c      	ldr	r2, [pc, #48]	; (8015e64 <ip_reass_dequeue_datagram+0x4c>)
 8015e32:	6013      	str	r3, [r2, #0]
 8015e34:	e00d      	b.n	8015e52 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8015e36:	683b      	ldr	r3, [r7, #0]
 8015e38:	2b00      	cmp	r3, #0
 8015e3a:	d106      	bne.n	8015e4a <ip_reass_dequeue_datagram+0x32>
 8015e3c:	4b0a      	ldr	r3, [pc, #40]	; (8015e68 <ip_reass_dequeue_datagram+0x50>)
 8015e3e:	f240 1245 	movw	r2, #325	; 0x145
 8015e42:	490a      	ldr	r1, [pc, #40]	; (8015e6c <ip_reass_dequeue_datagram+0x54>)
 8015e44:	480a      	ldr	r0, [pc, #40]	; (8015e70 <ip_reass_dequeue_datagram+0x58>)
 8015e46:	f001 faf5 	bl	8017434 <iprintf>
    prev->next = ipr->next;
 8015e4a:	687b      	ldr	r3, [r7, #4]
 8015e4c:	681a      	ldr	r2, [r3, #0]
 8015e4e:	683b      	ldr	r3, [r7, #0]
 8015e50:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8015e52:	6879      	ldr	r1, [r7, #4]
 8015e54:	2004      	movs	r0, #4
 8015e56:	f7f7 fa37 	bl	800d2c8 <memp_free>
}
 8015e5a:	bf00      	nop
 8015e5c:	3708      	adds	r7, #8
 8015e5e:	46bd      	mov	sp, r7
 8015e60:	bd80      	pop	{r7, pc}
 8015e62:	bf00      	nop
 8015e64:	20008b04 	.word	0x20008b04
 8015e68:	0801be9c 	.word	0x0801be9c
 8015e6c:	0801bf64 	.word	0x0801bf64
 8015e70:	0801bee4 	.word	0x0801bee4

08015e74 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8015e74:	b580      	push	{r7, lr}
 8015e76:	b08c      	sub	sp, #48	; 0x30
 8015e78:	af00      	add	r7, sp, #0
 8015e7a:	60f8      	str	r0, [r7, #12]
 8015e7c:	60b9      	str	r1, [r7, #8]
 8015e7e:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8015e80:	2300      	movs	r3, #0
 8015e82:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8015e84:	2301      	movs	r3, #1
 8015e86:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8015e88:	68bb      	ldr	r3, [r7, #8]
 8015e8a:	685b      	ldr	r3, [r3, #4]
 8015e8c:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8015e8e:	69fb      	ldr	r3, [r7, #28]
 8015e90:	885b      	ldrh	r3, [r3, #2]
 8015e92:	b29b      	uxth	r3, r3
 8015e94:	4618      	mov	r0, r3
 8015e96:	f7f6 fd30 	bl	800c8fa <lwip_htons>
 8015e9a:	4603      	mov	r3, r0
 8015e9c:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8015e9e:	69fb      	ldr	r3, [r7, #28]
 8015ea0:	781b      	ldrb	r3, [r3, #0]
 8015ea2:	f003 030f 	and.w	r3, r3, #15
 8015ea6:	b2db      	uxtb	r3, r3
 8015ea8:	009b      	lsls	r3, r3, #2
 8015eaa:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8015eac:	7e7b      	ldrb	r3, [r7, #25]
 8015eae:	b29b      	uxth	r3, r3
 8015eb0:	8b7a      	ldrh	r2, [r7, #26]
 8015eb2:	429a      	cmp	r2, r3
 8015eb4:	d202      	bcs.n	8015ebc <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8015eba:	e135      	b.n	8016128 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8015ebc:	7e7b      	ldrb	r3, [r7, #25]
 8015ebe:	b29b      	uxth	r3, r3
 8015ec0:	8b7a      	ldrh	r2, [r7, #26]
 8015ec2:	1ad3      	subs	r3, r2, r3
 8015ec4:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8015ec6:	69fb      	ldr	r3, [r7, #28]
 8015ec8:	88db      	ldrh	r3, [r3, #6]
 8015eca:	b29b      	uxth	r3, r3
 8015ecc:	4618      	mov	r0, r3
 8015ece:	f7f6 fd14 	bl	800c8fa <lwip_htons>
 8015ed2:	4603      	mov	r3, r0
 8015ed4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015ed8:	b29b      	uxth	r3, r3
 8015eda:	00db      	lsls	r3, r3, #3
 8015edc:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8015ede:	68bb      	ldr	r3, [r7, #8]
 8015ee0:	685b      	ldr	r3, [r3, #4]
 8015ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8015ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015ee6:	2200      	movs	r2, #0
 8015ee8:	701a      	strb	r2, [r3, #0]
 8015eea:	2200      	movs	r2, #0
 8015eec:	705a      	strb	r2, [r3, #1]
 8015eee:	2200      	movs	r2, #0
 8015ef0:	709a      	strb	r2, [r3, #2]
 8015ef2:	2200      	movs	r2, #0
 8015ef4:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8015ef6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015ef8:	8afa      	ldrh	r2, [r7, #22]
 8015efa:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8015efc:	8afa      	ldrh	r2, [r7, #22]
 8015efe:	8b7b      	ldrh	r3, [r7, #26]
 8015f00:	4413      	add	r3, r2
 8015f02:	b29a      	uxth	r2, r3
 8015f04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f06:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8015f08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f0a:	88db      	ldrh	r3, [r3, #6]
 8015f0c:	b29b      	uxth	r3, r3
 8015f0e:	8afa      	ldrh	r2, [r7, #22]
 8015f10:	429a      	cmp	r2, r3
 8015f12:	d902      	bls.n	8015f1a <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015f14:	f04f 33ff 	mov.w	r3, #4294967295
 8015f18:	e106      	b.n	8016128 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8015f1a:	68fb      	ldr	r3, [r7, #12]
 8015f1c:	685b      	ldr	r3, [r3, #4]
 8015f1e:	627b      	str	r3, [r7, #36]	; 0x24
 8015f20:	e068      	b.n	8015ff4 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8015f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f24:	685b      	ldr	r3, [r3, #4]
 8015f26:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8015f28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f2a:	889b      	ldrh	r3, [r3, #4]
 8015f2c:	b29a      	uxth	r2, r3
 8015f2e:	693b      	ldr	r3, [r7, #16]
 8015f30:	889b      	ldrh	r3, [r3, #4]
 8015f32:	b29b      	uxth	r3, r3
 8015f34:	429a      	cmp	r2, r3
 8015f36:	d235      	bcs.n	8015fa4 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8015f38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015f3c:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8015f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015f40:	2b00      	cmp	r3, #0
 8015f42:	d020      	beq.n	8015f86 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8015f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f46:	889b      	ldrh	r3, [r3, #4]
 8015f48:	b29a      	uxth	r2, r3
 8015f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015f4c:	88db      	ldrh	r3, [r3, #6]
 8015f4e:	b29b      	uxth	r3, r3
 8015f50:	429a      	cmp	r2, r3
 8015f52:	d307      	bcc.n	8015f64 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8015f54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f56:	88db      	ldrh	r3, [r3, #6]
 8015f58:	b29a      	uxth	r2, r3
 8015f5a:	693b      	ldr	r3, [r7, #16]
 8015f5c:	889b      	ldrh	r3, [r3, #4]
 8015f5e:	b29b      	uxth	r3, r3
 8015f60:	429a      	cmp	r2, r3
 8015f62:	d902      	bls.n	8015f6a <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015f64:	f04f 33ff 	mov.w	r3, #4294967295
 8015f68:	e0de      	b.n	8016128 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8015f6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015f6c:	68ba      	ldr	r2, [r7, #8]
 8015f6e:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8015f70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015f72:	88db      	ldrh	r3, [r3, #6]
 8015f74:	b29a      	uxth	r2, r3
 8015f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f78:	889b      	ldrh	r3, [r3, #4]
 8015f7a:	b29b      	uxth	r3, r3
 8015f7c:	429a      	cmp	r2, r3
 8015f7e:	d03d      	beq.n	8015ffc <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8015f80:	2300      	movs	r3, #0
 8015f82:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8015f84:	e03a      	b.n	8015ffc <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8015f86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f88:	88db      	ldrh	r3, [r3, #6]
 8015f8a:	b29a      	uxth	r2, r3
 8015f8c:	693b      	ldr	r3, [r7, #16]
 8015f8e:	889b      	ldrh	r3, [r3, #4]
 8015f90:	b29b      	uxth	r3, r3
 8015f92:	429a      	cmp	r2, r3
 8015f94:	d902      	bls.n	8015f9c <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015f96:	f04f 33ff 	mov.w	r3, #4294967295
 8015f9a:	e0c5      	b.n	8016128 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8015f9c:	68fb      	ldr	r3, [r7, #12]
 8015f9e:	68ba      	ldr	r2, [r7, #8]
 8015fa0:	605a      	str	r2, [r3, #4]
      break;
 8015fa2:	e02b      	b.n	8015ffc <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8015fa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015fa6:	889b      	ldrh	r3, [r3, #4]
 8015fa8:	b29a      	uxth	r2, r3
 8015faa:	693b      	ldr	r3, [r7, #16]
 8015fac:	889b      	ldrh	r3, [r3, #4]
 8015fae:	b29b      	uxth	r3, r3
 8015fb0:	429a      	cmp	r2, r3
 8015fb2:	d102      	bne.n	8015fba <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8015fb8:	e0b6      	b.n	8016128 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8015fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015fbc:	889b      	ldrh	r3, [r3, #4]
 8015fbe:	b29a      	uxth	r2, r3
 8015fc0:	693b      	ldr	r3, [r7, #16]
 8015fc2:	88db      	ldrh	r3, [r3, #6]
 8015fc4:	b29b      	uxth	r3, r3
 8015fc6:	429a      	cmp	r2, r3
 8015fc8:	d202      	bcs.n	8015fd0 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015fca:	f04f 33ff 	mov.w	r3, #4294967295
 8015fce:	e0ab      	b.n	8016128 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8015fd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015fd2:	2b00      	cmp	r3, #0
 8015fd4:	d009      	beq.n	8015fea <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8015fd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015fd8:	88db      	ldrh	r3, [r3, #6]
 8015fda:	b29a      	uxth	r2, r3
 8015fdc:	693b      	ldr	r3, [r7, #16]
 8015fde:	889b      	ldrh	r3, [r3, #4]
 8015fe0:	b29b      	uxth	r3, r3
 8015fe2:	429a      	cmp	r2, r3
 8015fe4:	d001      	beq.n	8015fea <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8015fe6:	2300      	movs	r3, #0
 8015fe8:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8015fea:	693b      	ldr	r3, [r7, #16]
 8015fec:	681b      	ldr	r3, [r3, #0]
 8015fee:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8015ff0:	693b      	ldr	r3, [r7, #16]
 8015ff2:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8015ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ff6:	2b00      	cmp	r3, #0
 8015ff8:	d193      	bne.n	8015f22 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8015ffa:	e000      	b.n	8015ffe <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8015ffc:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8015ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016000:	2b00      	cmp	r3, #0
 8016002:	d12d      	bne.n	8016060 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8016004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016006:	2b00      	cmp	r3, #0
 8016008:	d01c      	beq.n	8016044 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801600a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801600c:	88db      	ldrh	r3, [r3, #6]
 801600e:	b29a      	uxth	r2, r3
 8016010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016012:	889b      	ldrh	r3, [r3, #4]
 8016014:	b29b      	uxth	r3, r3
 8016016:	429a      	cmp	r2, r3
 8016018:	d906      	bls.n	8016028 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801601a:	4b45      	ldr	r3, [pc, #276]	; (8016130 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801601c:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8016020:	4944      	ldr	r1, [pc, #272]	; (8016134 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8016022:	4845      	ldr	r0, [pc, #276]	; (8016138 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8016024:	f001 fa06 	bl	8017434 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8016028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801602a:	68ba      	ldr	r2, [r7, #8]
 801602c:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801602e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016030:	88db      	ldrh	r3, [r3, #6]
 8016032:	b29a      	uxth	r2, r3
 8016034:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016036:	889b      	ldrh	r3, [r3, #4]
 8016038:	b29b      	uxth	r3, r3
 801603a:	429a      	cmp	r2, r3
 801603c:	d010      	beq.n	8016060 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801603e:	2300      	movs	r3, #0
 8016040:	623b      	str	r3, [r7, #32]
 8016042:	e00d      	b.n	8016060 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8016044:	68fb      	ldr	r3, [r7, #12]
 8016046:	685b      	ldr	r3, [r3, #4]
 8016048:	2b00      	cmp	r3, #0
 801604a:	d006      	beq.n	801605a <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801604c:	4b38      	ldr	r3, [pc, #224]	; (8016130 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801604e:	f44f 72df 	mov.w	r2, #446	; 0x1be
 8016052:	493a      	ldr	r1, [pc, #232]	; (801613c <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8016054:	4838      	ldr	r0, [pc, #224]	; (8016138 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8016056:	f001 f9ed 	bl	8017434 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801605a:	68fb      	ldr	r3, [r7, #12]
 801605c:	68ba      	ldr	r2, [r7, #8]
 801605e:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8016060:	687b      	ldr	r3, [r7, #4]
 8016062:	2b00      	cmp	r3, #0
 8016064:	d105      	bne.n	8016072 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8016066:	68fb      	ldr	r3, [r7, #12]
 8016068:	7f9b      	ldrb	r3, [r3, #30]
 801606a:	f003 0301 	and.w	r3, r3, #1
 801606e:	2b00      	cmp	r3, #0
 8016070:	d059      	beq.n	8016126 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8016072:	6a3b      	ldr	r3, [r7, #32]
 8016074:	2b00      	cmp	r3, #0
 8016076:	d04f      	beq.n	8016118 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8016078:	68fb      	ldr	r3, [r7, #12]
 801607a:	685b      	ldr	r3, [r3, #4]
 801607c:	2b00      	cmp	r3, #0
 801607e:	d006      	beq.n	801608e <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8016080:	68fb      	ldr	r3, [r7, #12]
 8016082:	685b      	ldr	r3, [r3, #4]
 8016084:	685b      	ldr	r3, [r3, #4]
 8016086:	889b      	ldrh	r3, [r3, #4]
 8016088:	b29b      	uxth	r3, r3
 801608a:	2b00      	cmp	r3, #0
 801608c:	d002      	beq.n	8016094 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801608e:	2300      	movs	r3, #0
 8016090:	623b      	str	r3, [r7, #32]
 8016092:	e041      	b.n	8016118 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8016094:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016096:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8016098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801609a:	681b      	ldr	r3, [r3, #0]
 801609c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801609e:	e012      	b.n	80160c6 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 80160a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80160a2:	685b      	ldr	r3, [r3, #4]
 80160a4:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 80160a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80160a8:	88db      	ldrh	r3, [r3, #6]
 80160aa:	b29a      	uxth	r2, r3
 80160ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80160ae:	889b      	ldrh	r3, [r3, #4]
 80160b0:	b29b      	uxth	r3, r3
 80160b2:	429a      	cmp	r2, r3
 80160b4:	d002      	beq.n	80160bc <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 80160b6:	2300      	movs	r3, #0
 80160b8:	623b      	str	r3, [r7, #32]
            break;
 80160ba:	e007      	b.n	80160cc <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 80160bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80160be:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 80160c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80160c2:	681b      	ldr	r3, [r3, #0]
 80160c4:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 80160c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80160c8:	2b00      	cmp	r3, #0
 80160ca:	d1e9      	bne.n	80160a0 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 80160cc:	6a3b      	ldr	r3, [r7, #32]
 80160ce:	2b00      	cmp	r3, #0
 80160d0:	d022      	beq.n	8016118 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 80160d2:	68fb      	ldr	r3, [r7, #12]
 80160d4:	685b      	ldr	r3, [r3, #4]
 80160d6:	2b00      	cmp	r3, #0
 80160d8:	d106      	bne.n	80160e8 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 80160da:	4b15      	ldr	r3, [pc, #84]	; (8016130 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80160dc:	f240 12df 	movw	r2, #479	; 0x1df
 80160e0:	4917      	ldr	r1, [pc, #92]	; (8016140 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80160e2:	4815      	ldr	r0, [pc, #84]	; (8016138 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80160e4:	f001 f9a6 	bl	8017434 <iprintf>
          LWIP_ASSERT("sanity check",
 80160e8:	68fb      	ldr	r3, [r7, #12]
 80160ea:	685b      	ldr	r3, [r3, #4]
 80160ec:	685b      	ldr	r3, [r3, #4]
 80160ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80160f0:	429a      	cmp	r2, r3
 80160f2:	d106      	bne.n	8016102 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 80160f4:	4b0e      	ldr	r3, [pc, #56]	; (8016130 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80160f6:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80160fa:	4911      	ldr	r1, [pc, #68]	; (8016140 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80160fc:	480e      	ldr	r0, [pc, #56]	; (8016138 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80160fe:	f001 f999 	bl	8017434 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8016102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016104:	681b      	ldr	r3, [r3, #0]
 8016106:	2b00      	cmp	r3, #0
 8016108:	d006      	beq.n	8016118 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801610a:	4b09      	ldr	r3, [pc, #36]	; (8016130 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801610c:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8016110:	490c      	ldr	r1, [pc, #48]	; (8016144 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8016112:	4809      	ldr	r0, [pc, #36]	; (8016138 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8016114:	f001 f98e 	bl	8017434 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8016118:	6a3b      	ldr	r3, [r7, #32]
 801611a:	2b00      	cmp	r3, #0
 801611c:	bf14      	ite	ne
 801611e:	2301      	movne	r3, #1
 8016120:	2300      	moveq	r3, #0
 8016122:	b2db      	uxtb	r3, r3
 8016124:	e000      	b.n	8016128 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8016126:	2300      	movs	r3, #0
}
 8016128:	4618      	mov	r0, r3
 801612a:	3730      	adds	r7, #48	; 0x30
 801612c:	46bd      	mov	sp, r7
 801612e:	bd80      	pop	{r7, pc}
 8016130:	0801be9c 	.word	0x0801be9c
 8016134:	0801bf80 	.word	0x0801bf80
 8016138:	0801bee4 	.word	0x0801bee4
 801613c:	0801bfa0 	.word	0x0801bfa0
 8016140:	0801bfd8 	.word	0x0801bfd8
 8016144:	0801bfe8 	.word	0x0801bfe8

08016148 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8016148:	b580      	push	{r7, lr}
 801614a:	b08e      	sub	sp, #56	; 0x38
 801614c:	af00      	add	r7, sp, #0
 801614e:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8016150:	687b      	ldr	r3, [r7, #4]
 8016152:	685b      	ldr	r3, [r3, #4]
 8016154:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8016156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016158:	781b      	ldrb	r3, [r3, #0]
 801615a:	f003 030f 	and.w	r3, r3, #15
 801615e:	b2db      	uxtb	r3, r3
 8016160:	009b      	lsls	r3, r3, #2
 8016162:	b2db      	uxtb	r3, r3
 8016164:	2b14      	cmp	r3, #20
 8016166:	f040 8171 	bne.w	801644c <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801616a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801616c:	88db      	ldrh	r3, [r3, #6]
 801616e:	b29b      	uxth	r3, r3
 8016170:	4618      	mov	r0, r3
 8016172:	f7f6 fbc2 	bl	800c8fa <lwip_htons>
 8016176:	4603      	mov	r3, r0
 8016178:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801617c:	b29b      	uxth	r3, r3
 801617e:	00db      	lsls	r3, r3, #3
 8016180:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8016182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016184:	885b      	ldrh	r3, [r3, #2]
 8016186:	b29b      	uxth	r3, r3
 8016188:	4618      	mov	r0, r3
 801618a:	f7f6 fbb6 	bl	800c8fa <lwip_htons>
 801618e:	4603      	mov	r3, r0
 8016190:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8016192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016194:	781b      	ldrb	r3, [r3, #0]
 8016196:	f003 030f 	and.w	r3, r3, #15
 801619a:	b2db      	uxtb	r3, r3
 801619c:	009b      	lsls	r3, r3, #2
 801619e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 80161a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80161a6:	b29b      	uxth	r3, r3
 80161a8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80161aa:	429a      	cmp	r2, r3
 80161ac:	f0c0 8150 	bcc.w	8016450 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 80161b0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80161b4:	b29b      	uxth	r3, r3
 80161b6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80161b8:	1ad3      	subs	r3, r2, r3
 80161ba:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 80161bc:	6878      	ldr	r0, [r7, #4]
 80161be:	f7f7 ff61 	bl	800e084 <pbuf_clen>
 80161c2:	4603      	mov	r3, r0
 80161c4:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80161c6:	4b8c      	ldr	r3, [pc, #560]	; (80163f8 <ip4_reass+0x2b0>)
 80161c8:	881b      	ldrh	r3, [r3, #0]
 80161ca:	461a      	mov	r2, r3
 80161cc:	8c3b      	ldrh	r3, [r7, #32]
 80161ce:	4413      	add	r3, r2
 80161d0:	2b0a      	cmp	r3, #10
 80161d2:	dd10      	ble.n	80161f6 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80161d4:	8c3b      	ldrh	r3, [r7, #32]
 80161d6:	4619      	mov	r1, r3
 80161d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80161da:	f7ff fd81 	bl	8015ce0 <ip_reass_remove_oldest_datagram>
 80161de:	4603      	mov	r3, r0
 80161e0:	2b00      	cmp	r3, #0
 80161e2:	f000 8137 	beq.w	8016454 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 80161e6:	4b84      	ldr	r3, [pc, #528]	; (80163f8 <ip4_reass+0x2b0>)
 80161e8:	881b      	ldrh	r3, [r3, #0]
 80161ea:	461a      	mov	r2, r3
 80161ec:	8c3b      	ldrh	r3, [r7, #32]
 80161ee:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80161f0:	2b0a      	cmp	r3, #10
 80161f2:	f300 812f 	bgt.w	8016454 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80161f6:	4b81      	ldr	r3, [pc, #516]	; (80163fc <ip4_reass+0x2b4>)
 80161f8:	681b      	ldr	r3, [r3, #0]
 80161fa:	633b      	str	r3, [r7, #48]	; 0x30
 80161fc:	e015      	b.n	801622a <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 80161fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016200:	695a      	ldr	r2, [r3, #20]
 8016202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016204:	68db      	ldr	r3, [r3, #12]
 8016206:	429a      	cmp	r2, r3
 8016208:	d10c      	bne.n	8016224 <ip4_reass+0xdc>
 801620a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801620c:	699a      	ldr	r2, [r3, #24]
 801620e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016210:	691b      	ldr	r3, [r3, #16]
 8016212:	429a      	cmp	r2, r3
 8016214:	d106      	bne.n	8016224 <ip4_reass+0xdc>
 8016216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016218:	899a      	ldrh	r2, [r3, #12]
 801621a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801621c:	889b      	ldrh	r3, [r3, #4]
 801621e:	b29b      	uxth	r3, r3
 8016220:	429a      	cmp	r2, r3
 8016222:	d006      	beq.n	8016232 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8016224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016226:	681b      	ldr	r3, [r3, #0]
 8016228:	633b      	str	r3, [r7, #48]	; 0x30
 801622a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801622c:	2b00      	cmp	r3, #0
 801622e:	d1e6      	bne.n	80161fe <ip4_reass+0xb6>
 8016230:	e000      	b.n	8016234 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8016232:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8016234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016236:	2b00      	cmp	r3, #0
 8016238:	d109      	bne.n	801624e <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801623a:	8c3b      	ldrh	r3, [r7, #32]
 801623c:	4619      	mov	r1, r3
 801623e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016240:	f7ff fdb0 	bl	8015da4 <ip_reass_enqueue_new_datagram>
 8016244:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8016246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016248:	2b00      	cmp	r3, #0
 801624a:	d11c      	bne.n	8016286 <ip4_reass+0x13e>
      goto nullreturn;
 801624c:	e105      	b.n	801645a <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801624e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016250:	88db      	ldrh	r3, [r3, #6]
 8016252:	b29b      	uxth	r3, r3
 8016254:	4618      	mov	r0, r3
 8016256:	f7f6 fb50 	bl	800c8fa <lwip_htons>
 801625a:	4603      	mov	r3, r0
 801625c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8016260:	2b00      	cmp	r3, #0
 8016262:	d110      	bne.n	8016286 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8016264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016266:	89db      	ldrh	r3, [r3, #14]
 8016268:	4618      	mov	r0, r3
 801626a:	f7f6 fb46 	bl	800c8fa <lwip_htons>
 801626e:	4603      	mov	r3, r0
 8016270:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8016274:	2b00      	cmp	r3, #0
 8016276:	d006      	beq.n	8016286 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8016278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801627a:	3308      	adds	r3, #8
 801627c:	2214      	movs	r2, #20
 801627e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8016280:	4618      	mov	r0, r3
 8016282:	f001 f9f0 	bl	8017666 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8016286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016288:	88db      	ldrh	r3, [r3, #6]
 801628a:	b29b      	uxth	r3, r3
 801628c:	f003 0320 	and.w	r3, r3, #32
 8016290:	2b00      	cmp	r3, #0
 8016292:	bf0c      	ite	eq
 8016294:	2301      	moveq	r3, #1
 8016296:	2300      	movne	r3, #0
 8016298:	b2db      	uxtb	r3, r3
 801629a:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801629c:	69fb      	ldr	r3, [r7, #28]
 801629e:	2b00      	cmp	r3, #0
 80162a0:	d00e      	beq.n	80162c0 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 80162a2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80162a4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80162a6:	4413      	add	r3, r2
 80162a8:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80162aa:	8b7a      	ldrh	r2, [r7, #26]
 80162ac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80162ae:	429a      	cmp	r2, r3
 80162b0:	f0c0 80a0 	bcc.w	80163f4 <ip4_reass+0x2ac>
 80162b4:	8b7b      	ldrh	r3, [r7, #26]
 80162b6:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 80162ba:	4293      	cmp	r3, r2
 80162bc:	f200 809a 	bhi.w	80163f4 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 80162c0:	69fa      	ldr	r2, [r7, #28]
 80162c2:	6879      	ldr	r1, [r7, #4]
 80162c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80162c6:	f7ff fdd5 	bl	8015e74 <ip_reass_chain_frag_into_datagram_and_validate>
 80162ca:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 80162cc:	697b      	ldr	r3, [r7, #20]
 80162ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80162d2:	f000 809b 	beq.w	801640c <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80162d6:	4b48      	ldr	r3, [pc, #288]	; (80163f8 <ip4_reass+0x2b0>)
 80162d8:	881a      	ldrh	r2, [r3, #0]
 80162da:	8c3b      	ldrh	r3, [r7, #32]
 80162dc:	4413      	add	r3, r2
 80162de:	b29a      	uxth	r2, r3
 80162e0:	4b45      	ldr	r3, [pc, #276]	; (80163f8 <ip4_reass+0x2b0>)
 80162e2:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 80162e4:	69fb      	ldr	r3, [r7, #28]
 80162e6:	2b00      	cmp	r3, #0
 80162e8:	d00d      	beq.n	8016306 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 80162ea:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80162ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80162ee:	4413      	add	r3, r2
 80162f0:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 80162f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80162f4:	8a7a      	ldrh	r2, [r7, #18]
 80162f6:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80162f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80162fa:	7f9b      	ldrb	r3, [r3, #30]
 80162fc:	f043 0301 	orr.w	r3, r3, #1
 8016300:	b2da      	uxtb	r2, r3
 8016302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016304:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8016306:	697b      	ldr	r3, [r7, #20]
 8016308:	2b01      	cmp	r3, #1
 801630a:	d171      	bne.n	80163f0 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801630c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801630e:	8b9b      	ldrh	r3, [r3, #28]
 8016310:	3314      	adds	r3, #20
 8016312:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8016314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016316:	685b      	ldr	r3, [r3, #4]
 8016318:	685b      	ldr	r3, [r3, #4]
 801631a:	681b      	ldr	r3, [r3, #0]
 801631c:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801631e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016320:	685b      	ldr	r3, [r3, #4]
 8016322:	685b      	ldr	r3, [r3, #4]
 8016324:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8016326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016328:	3308      	adds	r3, #8
 801632a:	2214      	movs	r2, #20
 801632c:	4619      	mov	r1, r3
 801632e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016330:	f001 f999 	bl	8017666 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8016334:	8a3b      	ldrh	r3, [r7, #16]
 8016336:	4618      	mov	r0, r3
 8016338:	f7f6 fadf 	bl	800c8fa <lwip_htons>
 801633c:	4603      	mov	r3, r0
 801633e:	461a      	mov	r2, r3
 8016340:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016342:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8016344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016346:	2200      	movs	r2, #0
 8016348:	719a      	strb	r2, [r3, #6]
 801634a:	2200      	movs	r2, #0
 801634c:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801634e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016350:	2200      	movs	r2, #0
 8016352:	729a      	strb	r2, [r3, #10]
 8016354:	2200      	movs	r2, #0
 8016356:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8016358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801635a:	685b      	ldr	r3, [r3, #4]
 801635c:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801635e:	e00d      	b.n	801637c <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8016360:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016362:	685b      	ldr	r3, [r3, #4]
 8016364:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 8016366:	2114      	movs	r1, #20
 8016368:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801636a:	f7f7 fd7d 	bl	800de68 <pbuf_remove_header>
      pbuf_cat(p, r);
 801636e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8016370:	6878      	ldr	r0, [r7, #4]
 8016372:	f7f7 fec1 	bl	800e0f8 <pbuf_cat>
      r = iprh->next_pbuf;
 8016376:	68fb      	ldr	r3, [r7, #12]
 8016378:	681b      	ldr	r3, [r3, #0]
 801637a:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801637c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801637e:	2b00      	cmp	r3, #0
 8016380:	d1ee      	bne.n	8016360 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8016382:	4b1e      	ldr	r3, [pc, #120]	; (80163fc <ip4_reass+0x2b4>)
 8016384:	681b      	ldr	r3, [r3, #0]
 8016386:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016388:	429a      	cmp	r2, r3
 801638a:	d102      	bne.n	8016392 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801638c:	2300      	movs	r3, #0
 801638e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8016390:	e010      	b.n	80163b4 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8016392:	4b1a      	ldr	r3, [pc, #104]	; (80163fc <ip4_reass+0x2b4>)
 8016394:	681b      	ldr	r3, [r3, #0]
 8016396:	62fb      	str	r3, [r7, #44]	; 0x2c
 8016398:	e007      	b.n	80163aa <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801639a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801639c:	681b      	ldr	r3, [r3, #0]
 801639e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80163a0:	429a      	cmp	r2, r3
 80163a2:	d006      	beq.n	80163b2 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80163a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80163a6:	681b      	ldr	r3, [r3, #0]
 80163a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80163aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80163ac:	2b00      	cmp	r3, #0
 80163ae:	d1f4      	bne.n	801639a <ip4_reass+0x252>
 80163b0:	e000      	b.n	80163b4 <ip4_reass+0x26c>
          break;
 80163b2:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 80163b4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80163b6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80163b8:	f7ff fd2e 	bl	8015e18 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 80163bc:	6878      	ldr	r0, [r7, #4]
 80163be:	f7f7 fe61 	bl	800e084 <pbuf_clen>
 80163c2:	4603      	mov	r3, r0
 80163c4:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 80163c6:	4b0c      	ldr	r3, [pc, #48]	; (80163f8 <ip4_reass+0x2b0>)
 80163c8:	881b      	ldrh	r3, [r3, #0]
 80163ca:	8c3a      	ldrh	r2, [r7, #32]
 80163cc:	429a      	cmp	r2, r3
 80163ce:	d906      	bls.n	80163de <ip4_reass+0x296>
 80163d0:	4b0b      	ldr	r3, [pc, #44]	; (8016400 <ip4_reass+0x2b8>)
 80163d2:	f240 229b 	movw	r2, #667	; 0x29b
 80163d6:	490b      	ldr	r1, [pc, #44]	; (8016404 <ip4_reass+0x2bc>)
 80163d8:	480b      	ldr	r0, [pc, #44]	; (8016408 <ip4_reass+0x2c0>)
 80163da:	f001 f82b 	bl	8017434 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 80163de:	4b06      	ldr	r3, [pc, #24]	; (80163f8 <ip4_reass+0x2b0>)
 80163e0:	881a      	ldrh	r2, [r3, #0]
 80163e2:	8c3b      	ldrh	r3, [r7, #32]
 80163e4:	1ad3      	subs	r3, r2, r3
 80163e6:	b29a      	uxth	r2, r3
 80163e8:	4b03      	ldr	r3, [pc, #12]	; (80163f8 <ip4_reass+0x2b0>)
 80163ea:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 80163ec:	687b      	ldr	r3, [r7, #4]
 80163ee:	e038      	b.n	8016462 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 80163f0:	2300      	movs	r3, #0
 80163f2:	e036      	b.n	8016462 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 80163f4:	bf00      	nop
 80163f6:	e00a      	b.n	801640e <ip4_reass+0x2c6>
 80163f8:	20008b08 	.word	0x20008b08
 80163fc:	20008b04 	.word	0x20008b04
 8016400:	0801be9c 	.word	0x0801be9c
 8016404:	0801c00c 	.word	0x0801c00c
 8016408:	0801bee4 	.word	0x0801bee4
    goto nullreturn_ipr;
 801640c:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801640e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016410:	2b00      	cmp	r3, #0
 8016412:	d106      	bne.n	8016422 <ip4_reass+0x2da>
 8016414:	4b15      	ldr	r3, [pc, #84]	; (801646c <ip4_reass+0x324>)
 8016416:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801641a:	4915      	ldr	r1, [pc, #84]	; (8016470 <ip4_reass+0x328>)
 801641c:	4815      	ldr	r0, [pc, #84]	; (8016474 <ip4_reass+0x32c>)
 801641e:	f001 f809 	bl	8017434 <iprintf>
  if (ipr->p == NULL) {
 8016422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016424:	685b      	ldr	r3, [r3, #4]
 8016426:	2b00      	cmp	r3, #0
 8016428:	d116      	bne.n	8016458 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801642a:	4b13      	ldr	r3, [pc, #76]	; (8016478 <ip4_reass+0x330>)
 801642c:	681b      	ldr	r3, [r3, #0]
 801642e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016430:	429a      	cmp	r2, r3
 8016432:	d006      	beq.n	8016442 <ip4_reass+0x2fa>
 8016434:	4b0d      	ldr	r3, [pc, #52]	; (801646c <ip4_reass+0x324>)
 8016436:	f240 22ab 	movw	r2, #683	; 0x2ab
 801643a:	4910      	ldr	r1, [pc, #64]	; (801647c <ip4_reass+0x334>)
 801643c:	480d      	ldr	r0, [pc, #52]	; (8016474 <ip4_reass+0x32c>)
 801643e:	f000 fff9 	bl	8017434 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8016442:	2100      	movs	r1, #0
 8016444:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016446:	f7ff fce7 	bl	8015e18 <ip_reass_dequeue_datagram>
 801644a:	e006      	b.n	801645a <ip4_reass+0x312>
    goto nullreturn;
 801644c:	bf00      	nop
 801644e:	e004      	b.n	801645a <ip4_reass+0x312>
    goto nullreturn;
 8016450:	bf00      	nop
 8016452:	e002      	b.n	801645a <ip4_reass+0x312>
      goto nullreturn;
 8016454:	bf00      	nop
 8016456:	e000      	b.n	801645a <ip4_reass+0x312>
  }

nullreturn:
 8016458:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801645a:	6878      	ldr	r0, [r7, #4]
 801645c:	f7f7 fd8a 	bl	800df74 <pbuf_free>
  return NULL;
 8016460:	2300      	movs	r3, #0
}
 8016462:	4618      	mov	r0, r3
 8016464:	3738      	adds	r7, #56	; 0x38
 8016466:	46bd      	mov	sp, r7
 8016468:	bd80      	pop	{r7, pc}
 801646a:	bf00      	nop
 801646c:	0801be9c 	.word	0x0801be9c
 8016470:	0801c028 	.word	0x0801c028
 8016474:	0801bee4 	.word	0x0801bee4
 8016478:	20008b04 	.word	0x20008b04
 801647c:	0801c034 	.word	0x0801c034

08016480 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8016480:	b580      	push	{r7, lr}
 8016482:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8016484:	2005      	movs	r0, #5
 8016486:	f7f6 feaf 	bl	800d1e8 <memp_malloc>
 801648a:	4603      	mov	r3, r0
}
 801648c:	4618      	mov	r0, r3
 801648e:	bd80      	pop	{r7, pc}

08016490 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8016490:	b580      	push	{r7, lr}
 8016492:	b082      	sub	sp, #8
 8016494:	af00      	add	r7, sp, #0
 8016496:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8016498:	687b      	ldr	r3, [r7, #4]
 801649a:	2b00      	cmp	r3, #0
 801649c:	d106      	bne.n	80164ac <ip_frag_free_pbuf_custom_ref+0x1c>
 801649e:	4b07      	ldr	r3, [pc, #28]	; (80164bc <ip_frag_free_pbuf_custom_ref+0x2c>)
 80164a0:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 80164a4:	4906      	ldr	r1, [pc, #24]	; (80164c0 <ip_frag_free_pbuf_custom_ref+0x30>)
 80164a6:	4807      	ldr	r0, [pc, #28]	; (80164c4 <ip_frag_free_pbuf_custom_ref+0x34>)
 80164a8:	f000 ffc4 	bl	8017434 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 80164ac:	6879      	ldr	r1, [r7, #4]
 80164ae:	2005      	movs	r0, #5
 80164b0:	f7f6 ff0a 	bl	800d2c8 <memp_free>
}
 80164b4:	bf00      	nop
 80164b6:	3708      	adds	r7, #8
 80164b8:	46bd      	mov	sp, r7
 80164ba:	bd80      	pop	{r7, pc}
 80164bc:	0801be9c 	.word	0x0801be9c
 80164c0:	0801c054 	.word	0x0801c054
 80164c4:	0801bee4 	.word	0x0801bee4

080164c8 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 80164c8:	b580      	push	{r7, lr}
 80164ca:	b084      	sub	sp, #16
 80164cc:	af00      	add	r7, sp, #0
 80164ce:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 80164d0:	687b      	ldr	r3, [r7, #4]
 80164d2:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80164d4:	68fb      	ldr	r3, [r7, #12]
 80164d6:	2b00      	cmp	r3, #0
 80164d8:	d106      	bne.n	80164e8 <ipfrag_free_pbuf_custom+0x20>
 80164da:	4b11      	ldr	r3, [pc, #68]	; (8016520 <ipfrag_free_pbuf_custom+0x58>)
 80164dc:	f240 22ce 	movw	r2, #718	; 0x2ce
 80164e0:	4910      	ldr	r1, [pc, #64]	; (8016524 <ipfrag_free_pbuf_custom+0x5c>)
 80164e2:	4811      	ldr	r0, [pc, #68]	; (8016528 <ipfrag_free_pbuf_custom+0x60>)
 80164e4:	f000 ffa6 	bl	8017434 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 80164e8:	68fa      	ldr	r2, [r7, #12]
 80164ea:	687b      	ldr	r3, [r7, #4]
 80164ec:	429a      	cmp	r2, r3
 80164ee:	d006      	beq.n	80164fe <ipfrag_free_pbuf_custom+0x36>
 80164f0:	4b0b      	ldr	r3, [pc, #44]	; (8016520 <ipfrag_free_pbuf_custom+0x58>)
 80164f2:	f240 22cf 	movw	r2, #719	; 0x2cf
 80164f6:	490d      	ldr	r1, [pc, #52]	; (801652c <ipfrag_free_pbuf_custom+0x64>)
 80164f8:	480b      	ldr	r0, [pc, #44]	; (8016528 <ipfrag_free_pbuf_custom+0x60>)
 80164fa:	f000 ff9b 	bl	8017434 <iprintf>
  if (pcr->original != NULL) {
 80164fe:	68fb      	ldr	r3, [r7, #12]
 8016500:	695b      	ldr	r3, [r3, #20]
 8016502:	2b00      	cmp	r3, #0
 8016504:	d004      	beq.n	8016510 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8016506:	68fb      	ldr	r3, [r7, #12]
 8016508:	695b      	ldr	r3, [r3, #20]
 801650a:	4618      	mov	r0, r3
 801650c:	f7f7 fd32 	bl	800df74 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8016510:	68f8      	ldr	r0, [r7, #12]
 8016512:	f7ff ffbd 	bl	8016490 <ip_frag_free_pbuf_custom_ref>
}
 8016516:	bf00      	nop
 8016518:	3710      	adds	r7, #16
 801651a:	46bd      	mov	sp, r7
 801651c:	bd80      	pop	{r7, pc}
 801651e:	bf00      	nop
 8016520:	0801be9c 	.word	0x0801be9c
 8016524:	0801c060 	.word	0x0801c060
 8016528:	0801bee4 	.word	0x0801bee4
 801652c:	0801c06c 	.word	0x0801c06c

08016530 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8016530:	b580      	push	{r7, lr}
 8016532:	b094      	sub	sp, #80	; 0x50
 8016534:	af02      	add	r7, sp, #8
 8016536:	60f8      	str	r0, [r7, #12]
 8016538:	60b9      	str	r1, [r7, #8]
 801653a:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801653c:	2300      	movs	r3, #0
 801653e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8016542:	68bb      	ldr	r3, [r7, #8]
 8016544:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8016546:	3b14      	subs	r3, #20
 8016548:	2b00      	cmp	r3, #0
 801654a:	da00      	bge.n	801654e <ip4_frag+0x1e>
 801654c:	3307      	adds	r3, #7
 801654e:	10db      	asrs	r3, r3, #3
 8016550:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8016552:	2314      	movs	r3, #20
 8016554:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8016556:	68fb      	ldr	r3, [r7, #12]
 8016558:	685b      	ldr	r3, [r3, #4]
 801655a:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 801655c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801655e:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8016560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016562:	781b      	ldrb	r3, [r3, #0]
 8016564:	f003 030f 	and.w	r3, r3, #15
 8016568:	b2db      	uxtb	r3, r3
 801656a:	009b      	lsls	r3, r3, #2
 801656c:	b2db      	uxtb	r3, r3
 801656e:	2b14      	cmp	r3, #20
 8016570:	d002      	beq.n	8016578 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8016572:	f06f 0305 	mvn.w	r3, #5
 8016576:	e110      	b.n	801679a <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8016578:	68fb      	ldr	r3, [r7, #12]
 801657a:	895b      	ldrh	r3, [r3, #10]
 801657c:	2b13      	cmp	r3, #19
 801657e:	d809      	bhi.n	8016594 <ip4_frag+0x64>
 8016580:	4b88      	ldr	r3, [pc, #544]	; (80167a4 <ip4_frag+0x274>)
 8016582:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8016586:	4988      	ldr	r1, [pc, #544]	; (80167a8 <ip4_frag+0x278>)
 8016588:	4888      	ldr	r0, [pc, #544]	; (80167ac <ip4_frag+0x27c>)
 801658a:	f000 ff53 	bl	8017434 <iprintf>
 801658e:	f06f 0305 	mvn.w	r3, #5
 8016592:	e102      	b.n	801679a <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8016594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016596:	88db      	ldrh	r3, [r3, #6]
 8016598:	b29b      	uxth	r3, r3
 801659a:	4618      	mov	r0, r3
 801659c:	f7f6 f9ad 	bl	800c8fa <lwip_htons>
 80165a0:	4603      	mov	r3, r0
 80165a2:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 80165a4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80165a6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80165aa:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 80165ae:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80165b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80165b4:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 80165b6:	68fb      	ldr	r3, [r7, #12]
 80165b8:	891b      	ldrh	r3, [r3, #8]
 80165ba:	3b14      	subs	r3, #20
 80165bc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 80165c0:	e0e1      	b.n	8016786 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80165c2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80165c4:	00db      	lsls	r3, r3, #3
 80165c6:	b29b      	uxth	r3, r3
 80165c8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80165cc:	4293      	cmp	r3, r2
 80165ce:	bf28      	it	cs
 80165d0:	4613      	movcs	r3, r2
 80165d2:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80165d4:	f44f 7220 	mov.w	r2, #640	; 0x280
 80165d8:	2114      	movs	r1, #20
 80165da:	200e      	movs	r0, #14
 80165dc:	f7f7 f9e6 	bl	800d9ac <pbuf_alloc>
 80165e0:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 80165e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80165e4:	2b00      	cmp	r3, #0
 80165e6:	f000 80d5 	beq.w	8016794 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80165ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80165ec:	895b      	ldrh	r3, [r3, #10]
 80165ee:	2b13      	cmp	r3, #19
 80165f0:	d806      	bhi.n	8016600 <ip4_frag+0xd0>
 80165f2:	4b6c      	ldr	r3, [pc, #432]	; (80167a4 <ip4_frag+0x274>)
 80165f4:	f44f 7249 	mov.w	r2, #804	; 0x324
 80165f8:	496d      	ldr	r1, [pc, #436]	; (80167b0 <ip4_frag+0x280>)
 80165fa:	486c      	ldr	r0, [pc, #432]	; (80167ac <ip4_frag+0x27c>)
 80165fc:	f000 ff1a 	bl	8017434 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8016600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016602:	685b      	ldr	r3, [r3, #4]
 8016604:	2214      	movs	r2, #20
 8016606:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8016608:	4618      	mov	r0, r3
 801660a:	f001 f82c 	bl	8017666 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801660e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016610:	685b      	ldr	r3, [r3, #4]
 8016612:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 8016614:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8016616:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 801661a:	e064      	b.n	80166e6 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801661c:	68fb      	ldr	r3, [r7, #12]
 801661e:	895a      	ldrh	r2, [r3, #10]
 8016620:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8016622:	1ad3      	subs	r3, r2, r3
 8016624:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8016626:	68fb      	ldr	r3, [r7, #12]
 8016628:	895b      	ldrh	r3, [r3, #10]
 801662a:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801662c:	429a      	cmp	r2, r3
 801662e:	d906      	bls.n	801663e <ip4_frag+0x10e>
 8016630:	4b5c      	ldr	r3, [pc, #368]	; (80167a4 <ip4_frag+0x274>)
 8016632:	f240 322d 	movw	r2, #813	; 0x32d
 8016636:	495f      	ldr	r1, [pc, #380]	; (80167b4 <ip4_frag+0x284>)
 8016638:	485c      	ldr	r0, [pc, #368]	; (80167ac <ip4_frag+0x27c>)
 801663a:	f000 fefb 	bl	8017434 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801663e:	8bfa      	ldrh	r2, [r7, #30]
 8016640:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8016644:	4293      	cmp	r3, r2
 8016646:	bf28      	it	cs
 8016648:	4613      	movcs	r3, r2
 801664a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801664e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8016652:	2b00      	cmp	r3, #0
 8016654:	d105      	bne.n	8016662 <ip4_frag+0x132>
        poff = 0;
 8016656:	2300      	movs	r3, #0
 8016658:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801665a:	68fb      	ldr	r3, [r7, #12]
 801665c:	681b      	ldr	r3, [r3, #0]
 801665e:	60fb      	str	r3, [r7, #12]
        continue;
 8016660:	e041      	b.n	80166e6 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8016662:	f7ff ff0d 	bl	8016480 <ip_frag_alloc_pbuf_custom_ref>
 8016666:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8016668:	69bb      	ldr	r3, [r7, #24]
 801666a:	2b00      	cmp	r3, #0
 801666c:	d103      	bne.n	8016676 <ip4_frag+0x146>
        pbuf_free(rambuf);
 801666e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016670:	f7f7 fc80 	bl	800df74 <pbuf_free>
        goto memerr;
 8016674:	e08f      	b.n	8016796 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8016676:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8016678:	68fb      	ldr	r3, [r7, #12]
 801667a:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801667c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801667e:	4413      	add	r3, r2
 8016680:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8016684:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8016688:	9201      	str	r2, [sp, #4]
 801668a:	9300      	str	r3, [sp, #0]
 801668c:	4603      	mov	r3, r0
 801668e:	2241      	movs	r2, #65	; 0x41
 8016690:	2000      	movs	r0, #0
 8016692:	f7f7 fab5 	bl	800dc00 <pbuf_alloced_custom>
 8016696:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8016698:	697b      	ldr	r3, [r7, #20]
 801669a:	2b00      	cmp	r3, #0
 801669c:	d106      	bne.n	80166ac <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801669e:	69b8      	ldr	r0, [r7, #24]
 80166a0:	f7ff fef6 	bl	8016490 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 80166a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80166a6:	f7f7 fc65 	bl	800df74 <pbuf_free>
        goto memerr;
 80166aa:	e074      	b.n	8016796 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 80166ac:	68f8      	ldr	r0, [r7, #12]
 80166ae:	f7f7 fd01 	bl	800e0b4 <pbuf_ref>
      pcr->original = p;
 80166b2:	69bb      	ldr	r3, [r7, #24]
 80166b4:	68fa      	ldr	r2, [r7, #12]
 80166b6:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 80166b8:	69bb      	ldr	r3, [r7, #24]
 80166ba:	4a3f      	ldr	r2, [pc, #252]	; (80167b8 <ip4_frag+0x288>)
 80166bc:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 80166be:	6979      	ldr	r1, [r7, #20]
 80166c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80166c2:	f7f7 fd19 	bl	800e0f8 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 80166c6:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 80166ca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80166ce:	1ad3      	subs	r3, r2, r3
 80166d0:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 80166d4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80166d8:	2b00      	cmp	r3, #0
 80166da:	d004      	beq.n	80166e6 <ip4_frag+0x1b6>
        poff = 0;
 80166dc:	2300      	movs	r3, #0
 80166de:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 80166e0:	68fb      	ldr	r3, [r7, #12]
 80166e2:	681b      	ldr	r3, [r3, #0]
 80166e4:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 80166e6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80166ea:	2b00      	cmp	r3, #0
 80166ec:	d196      	bne.n	801661c <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 80166ee:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80166f0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80166f4:	4413      	add	r3, r2
 80166f6:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 80166f8:	68bb      	ldr	r3, [r7, #8]
 80166fa:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80166fc:	f1a3 0213 	sub.w	r2, r3, #19
 8016700:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016704:	429a      	cmp	r2, r3
 8016706:	bfcc      	ite	gt
 8016708:	2301      	movgt	r3, #1
 801670a:	2300      	movle	r3, #0
 801670c:	b2db      	uxtb	r3, r3
 801670e:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8016710:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8016714:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8016718:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 801671a:	6a3b      	ldr	r3, [r7, #32]
 801671c:	2b00      	cmp	r3, #0
 801671e:	d002      	beq.n	8016726 <ip4_frag+0x1f6>
 8016720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016722:	2b00      	cmp	r3, #0
 8016724:	d003      	beq.n	801672e <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8016726:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8016728:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801672c:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801672e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8016730:	4618      	mov	r0, r3
 8016732:	f7f6 f8e2 	bl	800c8fa <lwip_htons>
 8016736:	4603      	mov	r3, r0
 8016738:	461a      	mov	r2, r3
 801673a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801673c:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801673e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8016740:	3314      	adds	r3, #20
 8016742:	b29b      	uxth	r3, r3
 8016744:	4618      	mov	r0, r3
 8016746:	f7f6 f8d8 	bl	800c8fa <lwip_htons>
 801674a:	4603      	mov	r3, r0
 801674c:	461a      	mov	r2, r3
 801674e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016750:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8016752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016754:	2200      	movs	r2, #0
 8016756:	729a      	strb	r2, [r3, #10]
 8016758:	2200      	movs	r2, #0
 801675a:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801675c:	68bb      	ldr	r3, [r7, #8]
 801675e:	695b      	ldr	r3, [r3, #20]
 8016760:	687a      	ldr	r2, [r7, #4]
 8016762:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016764:	68b8      	ldr	r0, [r7, #8]
 8016766:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8016768:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801676a:	f7f7 fc03 	bl	800df74 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801676e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8016772:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8016774:	1ad3      	subs	r3, r2, r3
 8016776:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 801677a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801677e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8016780:	4413      	add	r3, r2
 8016782:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 8016786:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801678a:	2b00      	cmp	r3, #0
 801678c:	f47f af19 	bne.w	80165c2 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8016790:	2300      	movs	r3, #0
 8016792:	e002      	b.n	801679a <ip4_frag+0x26a>
      goto memerr;
 8016794:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8016796:	f04f 33ff 	mov.w	r3, #4294967295
}
 801679a:	4618      	mov	r0, r3
 801679c:	3748      	adds	r7, #72	; 0x48
 801679e:	46bd      	mov	sp, r7
 80167a0:	bd80      	pop	{r7, pc}
 80167a2:	bf00      	nop
 80167a4:	0801be9c 	.word	0x0801be9c
 80167a8:	0801c078 	.word	0x0801c078
 80167ac:	0801bee4 	.word	0x0801bee4
 80167b0:	0801c094 	.word	0x0801c094
 80167b4:	0801c0b4 	.word	0x0801c0b4
 80167b8:	080164c9 	.word	0x080164c9

080167bc <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 80167bc:	b580      	push	{r7, lr}
 80167be:	b086      	sub	sp, #24
 80167c0:	af00      	add	r7, sp, #0
 80167c2:	6078      	str	r0, [r7, #4]
 80167c4:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 80167c6:	230e      	movs	r3, #14
 80167c8:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 80167ca:	687b      	ldr	r3, [r7, #4]
 80167cc:	895b      	ldrh	r3, [r3, #10]
 80167ce:	2b0e      	cmp	r3, #14
 80167d0:	d96e      	bls.n	80168b0 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 80167d2:	687b      	ldr	r3, [r7, #4]
 80167d4:	7bdb      	ldrb	r3, [r3, #15]
 80167d6:	2b00      	cmp	r3, #0
 80167d8:	d106      	bne.n	80167e8 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 80167da:	683b      	ldr	r3, [r7, #0]
 80167dc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80167e0:	3301      	adds	r3, #1
 80167e2:	b2da      	uxtb	r2, r3
 80167e4:	687b      	ldr	r3, [r7, #4]
 80167e6:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 80167e8:	687b      	ldr	r3, [r7, #4]
 80167ea:	685b      	ldr	r3, [r3, #4]
 80167ec:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 80167ee:	693b      	ldr	r3, [r7, #16]
 80167f0:	7b1a      	ldrb	r2, [r3, #12]
 80167f2:	7b5b      	ldrb	r3, [r3, #13]
 80167f4:	021b      	lsls	r3, r3, #8
 80167f6:	4313      	orrs	r3, r2
 80167f8:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 80167fa:	693b      	ldr	r3, [r7, #16]
 80167fc:	781b      	ldrb	r3, [r3, #0]
 80167fe:	f003 0301 	and.w	r3, r3, #1
 8016802:	2b00      	cmp	r3, #0
 8016804:	d023      	beq.n	801684e <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8016806:	693b      	ldr	r3, [r7, #16]
 8016808:	781b      	ldrb	r3, [r3, #0]
 801680a:	2b01      	cmp	r3, #1
 801680c:	d10f      	bne.n	801682e <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801680e:	693b      	ldr	r3, [r7, #16]
 8016810:	785b      	ldrb	r3, [r3, #1]
 8016812:	2b00      	cmp	r3, #0
 8016814:	d11b      	bne.n	801684e <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8016816:	693b      	ldr	r3, [r7, #16]
 8016818:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801681a:	2b5e      	cmp	r3, #94	; 0x5e
 801681c:	d117      	bne.n	801684e <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801681e:	687b      	ldr	r3, [r7, #4]
 8016820:	7b5b      	ldrb	r3, [r3, #13]
 8016822:	f043 0310 	orr.w	r3, r3, #16
 8016826:	b2da      	uxtb	r2, r3
 8016828:	687b      	ldr	r3, [r7, #4]
 801682a:	735a      	strb	r2, [r3, #13]
 801682c:	e00f      	b.n	801684e <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801682e:	693b      	ldr	r3, [r7, #16]
 8016830:	2206      	movs	r2, #6
 8016832:	4928      	ldr	r1, [pc, #160]	; (80168d4 <ethernet_input+0x118>)
 8016834:	4618      	mov	r0, r3
 8016836:	f000 fe72 	bl	801751e <memcmp>
 801683a:	4603      	mov	r3, r0
 801683c:	2b00      	cmp	r3, #0
 801683e:	d106      	bne.n	801684e <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8016840:	687b      	ldr	r3, [r7, #4]
 8016842:	7b5b      	ldrb	r3, [r3, #13]
 8016844:	f043 0308 	orr.w	r3, r3, #8
 8016848:	b2da      	uxtb	r2, r3
 801684a:	687b      	ldr	r3, [r7, #4]
 801684c:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801684e:	89fb      	ldrh	r3, [r7, #14]
 8016850:	2b08      	cmp	r3, #8
 8016852:	d003      	beq.n	801685c <ethernet_input+0xa0>
 8016854:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8016858:	d014      	beq.n	8016884 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801685a:	e032      	b.n	80168c2 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801685c:	683b      	ldr	r3, [r7, #0]
 801685e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8016862:	f003 0308 	and.w	r3, r3, #8
 8016866:	2b00      	cmp	r3, #0
 8016868:	d024      	beq.n	80168b4 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801686a:	8afb      	ldrh	r3, [r7, #22]
 801686c:	4619      	mov	r1, r3
 801686e:	6878      	ldr	r0, [r7, #4]
 8016870:	f7f7 fafa 	bl	800de68 <pbuf_remove_header>
 8016874:	4603      	mov	r3, r0
 8016876:	2b00      	cmp	r3, #0
 8016878:	d11e      	bne.n	80168b8 <ethernet_input+0xfc>
        ip4_input(p, netif);
 801687a:	6839      	ldr	r1, [r7, #0]
 801687c:	6878      	ldr	r0, [r7, #4]
 801687e:	f7fe ff21 	bl	80156c4 <ip4_input>
      break;
 8016882:	e013      	b.n	80168ac <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8016884:	683b      	ldr	r3, [r7, #0]
 8016886:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801688a:	f003 0308 	and.w	r3, r3, #8
 801688e:	2b00      	cmp	r3, #0
 8016890:	d014      	beq.n	80168bc <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8016892:	8afb      	ldrh	r3, [r7, #22]
 8016894:	4619      	mov	r1, r3
 8016896:	6878      	ldr	r0, [r7, #4]
 8016898:	f7f7 fae6 	bl	800de68 <pbuf_remove_header>
 801689c:	4603      	mov	r3, r0
 801689e:	2b00      	cmp	r3, #0
 80168a0:	d10e      	bne.n	80168c0 <ethernet_input+0x104>
        etharp_input(p, netif);
 80168a2:	6839      	ldr	r1, [r7, #0]
 80168a4:	6878      	ldr	r0, [r7, #4]
 80168a6:	f7fe f8c1 	bl	8014a2c <etharp_input>
      break;
 80168aa:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 80168ac:	2300      	movs	r3, #0
 80168ae:	e00c      	b.n	80168ca <ethernet_input+0x10e>
    goto free_and_return;
 80168b0:	bf00      	nop
 80168b2:	e006      	b.n	80168c2 <ethernet_input+0x106>
        goto free_and_return;
 80168b4:	bf00      	nop
 80168b6:	e004      	b.n	80168c2 <ethernet_input+0x106>
        goto free_and_return;
 80168b8:	bf00      	nop
 80168ba:	e002      	b.n	80168c2 <ethernet_input+0x106>
        goto free_and_return;
 80168bc:	bf00      	nop
 80168be:	e000      	b.n	80168c2 <ethernet_input+0x106>
        goto free_and_return;
 80168c0:	bf00      	nop

free_and_return:
  pbuf_free(p);
 80168c2:	6878      	ldr	r0, [r7, #4]
 80168c4:	f7f7 fb56 	bl	800df74 <pbuf_free>
  return ERR_OK;
 80168c8:	2300      	movs	r3, #0
}
 80168ca:	4618      	mov	r0, r3
 80168cc:	3718      	adds	r7, #24
 80168ce:	46bd      	mov	sp, r7
 80168d0:	bd80      	pop	{r7, pc}
 80168d2:	bf00      	nop
 80168d4:	0801c26c 	.word	0x0801c26c

080168d8 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 80168d8:	b580      	push	{r7, lr}
 80168da:	b086      	sub	sp, #24
 80168dc:	af00      	add	r7, sp, #0
 80168de:	60f8      	str	r0, [r7, #12]
 80168e0:	60b9      	str	r1, [r7, #8]
 80168e2:	607a      	str	r2, [r7, #4]
 80168e4:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 80168e6:	8c3b      	ldrh	r3, [r7, #32]
 80168e8:	4618      	mov	r0, r3
 80168ea:	f7f6 f806 	bl	800c8fa <lwip_htons>
 80168ee:	4603      	mov	r3, r0
 80168f0:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 80168f2:	210e      	movs	r1, #14
 80168f4:	68b8      	ldr	r0, [r7, #8]
 80168f6:	f7f7 faa7 	bl	800de48 <pbuf_add_header>
 80168fa:	4603      	mov	r3, r0
 80168fc:	2b00      	cmp	r3, #0
 80168fe:	d125      	bne.n	801694c <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8016900:	68bb      	ldr	r3, [r7, #8]
 8016902:	685b      	ldr	r3, [r3, #4]
 8016904:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8016906:	693b      	ldr	r3, [r7, #16]
 8016908:	8afa      	ldrh	r2, [r7, #22]
 801690a:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801690c:	693b      	ldr	r3, [r7, #16]
 801690e:	2206      	movs	r2, #6
 8016910:	6839      	ldr	r1, [r7, #0]
 8016912:	4618      	mov	r0, r3
 8016914:	f000 fea7 	bl	8017666 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8016918:	693b      	ldr	r3, [r7, #16]
 801691a:	3306      	adds	r3, #6
 801691c:	2206      	movs	r2, #6
 801691e:	6879      	ldr	r1, [r7, #4]
 8016920:	4618      	mov	r0, r3
 8016922:	f000 fea0 	bl	8017666 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8016926:	68fb      	ldr	r3, [r7, #12]
 8016928:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801692c:	2b06      	cmp	r3, #6
 801692e:	d006      	beq.n	801693e <ethernet_output+0x66>
 8016930:	4b0a      	ldr	r3, [pc, #40]	; (801695c <ethernet_output+0x84>)
 8016932:	f44f 7299 	mov.w	r2, #306	; 0x132
 8016936:	490a      	ldr	r1, [pc, #40]	; (8016960 <ethernet_output+0x88>)
 8016938:	480a      	ldr	r0, [pc, #40]	; (8016964 <ethernet_output+0x8c>)
 801693a:	f000 fd7b 	bl	8017434 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801693e:	68fb      	ldr	r3, [r7, #12]
 8016940:	699b      	ldr	r3, [r3, #24]
 8016942:	68b9      	ldr	r1, [r7, #8]
 8016944:	68f8      	ldr	r0, [r7, #12]
 8016946:	4798      	blx	r3
 8016948:	4603      	mov	r3, r0
 801694a:	e002      	b.n	8016952 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801694c:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801694e:	f06f 0301 	mvn.w	r3, #1
}
 8016952:	4618      	mov	r0, r3
 8016954:	3718      	adds	r7, #24
 8016956:	46bd      	mov	sp, r7
 8016958:	bd80      	pop	{r7, pc}
 801695a:	bf00      	nop
 801695c:	0801c0c4 	.word	0x0801c0c4
 8016960:	0801c0fc 	.word	0x0801c0fc
 8016964:	0801c130 	.word	0x0801c130

08016968 <rand>:
 8016968:	4b16      	ldr	r3, [pc, #88]	; (80169c4 <rand+0x5c>)
 801696a:	b510      	push	{r4, lr}
 801696c:	681c      	ldr	r4, [r3, #0]
 801696e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016970:	b9b3      	cbnz	r3, 80169a0 <rand+0x38>
 8016972:	2018      	movs	r0, #24
 8016974:	f001 fd6a 	bl	801844c <malloc>
 8016978:	4602      	mov	r2, r0
 801697a:	6320      	str	r0, [r4, #48]	; 0x30
 801697c:	b920      	cbnz	r0, 8016988 <rand+0x20>
 801697e:	4b12      	ldr	r3, [pc, #72]	; (80169c8 <rand+0x60>)
 8016980:	4812      	ldr	r0, [pc, #72]	; (80169cc <rand+0x64>)
 8016982:	2152      	movs	r1, #82	; 0x52
 8016984:	f000 fe7e 	bl	8017684 <__assert_func>
 8016988:	4911      	ldr	r1, [pc, #68]	; (80169d0 <rand+0x68>)
 801698a:	4b12      	ldr	r3, [pc, #72]	; (80169d4 <rand+0x6c>)
 801698c:	e9c0 1300 	strd	r1, r3, [r0]
 8016990:	4b11      	ldr	r3, [pc, #68]	; (80169d8 <rand+0x70>)
 8016992:	6083      	str	r3, [r0, #8]
 8016994:	230b      	movs	r3, #11
 8016996:	8183      	strh	r3, [r0, #12]
 8016998:	2100      	movs	r1, #0
 801699a:	2001      	movs	r0, #1
 801699c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80169a0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80169a2:	480e      	ldr	r0, [pc, #56]	; (80169dc <rand+0x74>)
 80169a4:	690b      	ldr	r3, [r1, #16]
 80169a6:	694c      	ldr	r4, [r1, #20]
 80169a8:	4a0d      	ldr	r2, [pc, #52]	; (80169e0 <rand+0x78>)
 80169aa:	4358      	muls	r0, r3
 80169ac:	fb02 0004 	mla	r0, r2, r4, r0
 80169b0:	fba3 3202 	umull	r3, r2, r3, r2
 80169b4:	3301      	adds	r3, #1
 80169b6:	eb40 0002 	adc.w	r0, r0, r2
 80169ba:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80169be:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80169c2:	bd10      	pop	{r4, pc}
 80169c4:	20000084 	.word	0x20000084
 80169c8:	0801c27a 	.word	0x0801c27a
 80169cc:	0801c291 	.word	0x0801c291
 80169d0:	abcd330e 	.word	0xabcd330e
 80169d4:	e66d1234 	.word	0xe66d1234
 80169d8:	0005deec 	.word	0x0005deec
 80169dc:	5851f42d 	.word	0x5851f42d
 80169e0:	4c957f2d 	.word	0x4c957f2d

080169e4 <__cvt>:
 80169e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80169e8:	ec55 4b10 	vmov	r4, r5, d0
 80169ec:	2d00      	cmp	r5, #0
 80169ee:	460e      	mov	r6, r1
 80169f0:	4619      	mov	r1, r3
 80169f2:	462b      	mov	r3, r5
 80169f4:	bfbb      	ittet	lt
 80169f6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80169fa:	461d      	movlt	r5, r3
 80169fc:	2300      	movge	r3, #0
 80169fe:	232d      	movlt	r3, #45	; 0x2d
 8016a00:	700b      	strb	r3, [r1, #0]
 8016a02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016a04:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8016a08:	4691      	mov	r9, r2
 8016a0a:	f023 0820 	bic.w	r8, r3, #32
 8016a0e:	bfbc      	itt	lt
 8016a10:	4622      	movlt	r2, r4
 8016a12:	4614      	movlt	r4, r2
 8016a14:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8016a18:	d005      	beq.n	8016a26 <__cvt+0x42>
 8016a1a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8016a1e:	d100      	bne.n	8016a22 <__cvt+0x3e>
 8016a20:	3601      	adds	r6, #1
 8016a22:	2102      	movs	r1, #2
 8016a24:	e000      	b.n	8016a28 <__cvt+0x44>
 8016a26:	2103      	movs	r1, #3
 8016a28:	ab03      	add	r3, sp, #12
 8016a2a:	9301      	str	r3, [sp, #4]
 8016a2c:	ab02      	add	r3, sp, #8
 8016a2e:	9300      	str	r3, [sp, #0]
 8016a30:	ec45 4b10 	vmov	d0, r4, r5
 8016a34:	4653      	mov	r3, sl
 8016a36:	4632      	mov	r2, r6
 8016a38:	f000 feca 	bl	80177d0 <_dtoa_r>
 8016a3c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8016a40:	4607      	mov	r7, r0
 8016a42:	d102      	bne.n	8016a4a <__cvt+0x66>
 8016a44:	f019 0f01 	tst.w	r9, #1
 8016a48:	d022      	beq.n	8016a90 <__cvt+0xac>
 8016a4a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8016a4e:	eb07 0906 	add.w	r9, r7, r6
 8016a52:	d110      	bne.n	8016a76 <__cvt+0x92>
 8016a54:	783b      	ldrb	r3, [r7, #0]
 8016a56:	2b30      	cmp	r3, #48	; 0x30
 8016a58:	d10a      	bne.n	8016a70 <__cvt+0x8c>
 8016a5a:	2200      	movs	r2, #0
 8016a5c:	2300      	movs	r3, #0
 8016a5e:	4620      	mov	r0, r4
 8016a60:	4629      	mov	r1, r5
 8016a62:	f7ea f831 	bl	8000ac8 <__aeabi_dcmpeq>
 8016a66:	b918      	cbnz	r0, 8016a70 <__cvt+0x8c>
 8016a68:	f1c6 0601 	rsb	r6, r6, #1
 8016a6c:	f8ca 6000 	str.w	r6, [sl]
 8016a70:	f8da 3000 	ldr.w	r3, [sl]
 8016a74:	4499      	add	r9, r3
 8016a76:	2200      	movs	r2, #0
 8016a78:	2300      	movs	r3, #0
 8016a7a:	4620      	mov	r0, r4
 8016a7c:	4629      	mov	r1, r5
 8016a7e:	f7ea f823 	bl	8000ac8 <__aeabi_dcmpeq>
 8016a82:	b108      	cbz	r0, 8016a88 <__cvt+0xa4>
 8016a84:	f8cd 900c 	str.w	r9, [sp, #12]
 8016a88:	2230      	movs	r2, #48	; 0x30
 8016a8a:	9b03      	ldr	r3, [sp, #12]
 8016a8c:	454b      	cmp	r3, r9
 8016a8e:	d307      	bcc.n	8016aa0 <__cvt+0xbc>
 8016a90:	9b03      	ldr	r3, [sp, #12]
 8016a92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8016a94:	1bdb      	subs	r3, r3, r7
 8016a96:	4638      	mov	r0, r7
 8016a98:	6013      	str	r3, [r2, #0]
 8016a9a:	b004      	add	sp, #16
 8016a9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016aa0:	1c59      	adds	r1, r3, #1
 8016aa2:	9103      	str	r1, [sp, #12]
 8016aa4:	701a      	strb	r2, [r3, #0]
 8016aa6:	e7f0      	b.n	8016a8a <__cvt+0xa6>

08016aa8 <__exponent>:
 8016aa8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016aaa:	4603      	mov	r3, r0
 8016aac:	2900      	cmp	r1, #0
 8016aae:	bfb8      	it	lt
 8016ab0:	4249      	neglt	r1, r1
 8016ab2:	f803 2b02 	strb.w	r2, [r3], #2
 8016ab6:	bfb4      	ite	lt
 8016ab8:	222d      	movlt	r2, #45	; 0x2d
 8016aba:	222b      	movge	r2, #43	; 0x2b
 8016abc:	2909      	cmp	r1, #9
 8016abe:	7042      	strb	r2, [r0, #1]
 8016ac0:	dd2a      	ble.n	8016b18 <__exponent+0x70>
 8016ac2:	f10d 0207 	add.w	r2, sp, #7
 8016ac6:	4617      	mov	r7, r2
 8016ac8:	260a      	movs	r6, #10
 8016aca:	4694      	mov	ip, r2
 8016acc:	fb91 f5f6 	sdiv	r5, r1, r6
 8016ad0:	fb06 1415 	mls	r4, r6, r5, r1
 8016ad4:	3430      	adds	r4, #48	; 0x30
 8016ad6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8016ada:	460c      	mov	r4, r1
 8016adc:	2c63      	cmp	r4, #99	; 0x63
 8016ade:	f102 32ff 	add.w	r2, r2, #4294967295
 8016ae2:	4629      	mov	r1, r5
 8016ae4:	dcf1      	bgt.n	8016aca <__exponent+0x22>
 8016ae6:	3130      	adds	r1, #48	; 0x30
 8016ae8:	f1ac 0402 	sub.w	r4, ip, #2
 8016aec:	f802 1c01 	strb.w	r1, [r2, #-1]
 8016af0:	1c41      	adds	r1, r0, #1
 8016af2:	4622      	mov	r2, r4
 8016af4:	42ba      	cmp	r2, r7
 8016af6:	d30a      	bcc.n	8016b0e <__exponent+0x66>
 8016af8:	f10d 0209 	add.w	r2, sp, #9
 8016afc:	eba2 020c 	sub.w	r2, r2, ip
 8016b00:	42bc      	cmp	r4, r7
 8016b02:	bf88      	it	hi
 8016b04:	2200      	movhi	r2, #0
 8016b06:	4413      	add	r3, r2
 8016b08:	1a18      	subs	r0, r3, r0
 8016b0a:	b003      	add	sp, #12
 8016b0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016b0e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8016b12:	f801 5f01 	strb.w	r5, [r1, #1]!
 8016b16:	e7ed      	b.n	8016af4 <__exponent+0x4c>
 8016b18:	2330      	movs	r3, #48	; 0x30
 8016b1a:	3130      	adds	r1, #48	; 0x30
 8016b1c:	7083      	strb	r3, [r0, #2]
 8016b1e:	70c1      	strb	r1, [r0, #3]
 8016b20:	1d03      	adds	r3, r0, #4
 8016b22:	e7f1      	b.n	8016b08 <__exponent+0x60>

08016b24 <_printf_float>:
 8016b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016b28:	ed2d 8b02 	vpush	{d8}
 8016b2c:	b08d      	sub	sp, #52	; 0x34
 8016b2e:	460c      	mov	r4, r1
 8016b30:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8016b34:	4616      	mov	r6, r2
 8016b36:	461f      	mov	r7, r3
 8016b38:	4605      	mov	r5, r0
 8016b3a:	f000 fd23 	bl	8017584 <_localeconv_r>
 8016b3e:	f8d0 a000 	ldr.w	sl, [r0]
 8016b42:	4650      	mov	r0, sl
 8016b44:	f7e9 fb94 	bl	8000270 <strlen>
 8016b48:	2300      	movs	r3, #0
 8016b4a:	930a      	str	r3, [sp, #40]	; 0x28
 8016b4c:	6823      	ldr	r3, [r4, #0]
 8016b4e:	9305      	str	r3, [sp, #20]
 8016b50:	f8d8 3000 	ldr.w	r3, [r8]
 8016b54:	f894 b018 	ldrb.w	fp, [r4, #24]
 8016b58:	3307      	adds	r3, #7
 8016b5a:	f023 0307 	bic.w	r3, r3, #7
 8016b5e:	f103 0208 	add.w	r2, r3, #8
 8016b62:	f8c8 2000 	str.w	r2, [r8]
 8016b66:	e9d3 8900 	ldrd	r8, r9, [r3]
 8016b6a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8016b6e:	9307      	str	r3, [sp, #28]
 8016b70:	f8cd 8018 	str.w	r8, [sp, #24]
 8016b74:	ee08 0a10 	vmov	s16, r0
 8016b78:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8016b7c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016b80:	4b9e      	ldr	r3, [pc, #632]	; (8016dfc <_printf_float+0x2d8>)
 8016b82:	f04f 32ff 	mov.w	r2, #4294967295
 8016b86:	f7e9 ffd1 	bl	8000b2c <__aeabi_dcmpun>
 8016b8a:	bb88      	cbnz	r0, 8016bf0 <_printf_float+0xcc>
 8016b8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016b90:	4b9a      	ldr	r3, [pc, #616]	; (8016dfc <_printf_float+0x2d8>)
 8016b92:	f04f 32ff 	mov.w	r2, #4294967295
 8016b96:	f7e9 ffab 	bl	8000af0 <__aeabi_dcmple>
 8016b9a:	bb48      	cbnz	r0, 8016bf0 <_printf_float+0xcc>
 8016b9c:	2200      	movs	r2, #0
 8016b9e:	2300      	movs	r3, #0
 8016ba0:	4640      	mov	r0, r8
 8016ba2:	4649      	mov	r1, r9
 8016ba4:	f7e9 ff9a 	bl	8000adc <__aeabi_dcmplt>
 8016ba8:	b110      	cbz	r0, 8016bb0 <_printf_float+0x8c>
 8016baa:	232d      	movs	r3, #45	; 0x2d
 8016bac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016bb0:	4a93      	ldr	r2, [pc, #588]	; (8016e00 <_printf_float+0x2dc>)
 8016bb2:	4b94      	ldr	r3, [pc, #592]	; (8016e04 <_printf_float+0x2e0>)
 8016bb4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8016bb8:	bf94      	ite	ls
 8016bba:	4690      	movls	r8, r2
 8016bbc:	4698      	movhi	r8, r3
 8016bbe:	2303      	movs	r3, #3
 8016bc0:	6123      	str	r3, [r4, #16]
 8016bc2:	9b05      	ldr	r3, [sp, #20]
 8016bc4:	f023 0304 	bic.w	r3, r3, #4
 8016bc8:	6023      	str	r3, [r4, #0]
 8016bca:	f04f 0900 	mov.w	r9, #0
 8016bce:	9700      	str	r7, [sp, #0]
 8016bd0:	4633      	mov	r3, r6
 8016bd2:	aa0b      	add	r2, sp, #44	; 0x2c
 8016bd4:	4621      	mov	r1, r4
 8016bd6:	4628      	mov	r0, r5
 8016bd8:	f000 f9da 	bl	8016f90 <_printf_common>
 8016bdc:	3001      	adds	r0, #1
 8016bde:	f040 8090 	bne.w	8016d02 <_printf_float+0x1de>
 8016be2:	f04f 30ff 	mov.w	r0, #4294967295
 8016be6:	b00d      	add	sp, #52	; 0x34
 8016be8:	ecbd 8b02 	vpop	{d8}
 8016bec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016bf0:	4642      	mov	r2, r8
 8016bf2:	464b      	mov	r3, r9
 8016bf4:	4640      	mov	r0, r8
 8016bf6:	4649      	mov	r1, r9
 8016bf8:	f7e9 ff98 	bl	8000b2c <__aeabi_dcmpun>
 8016bfc:	b140      	cbz	r0, 8016c10 <_printf_float+0xec>
 8016bfe:	464b      	mov	r3, r9
 8016c00:	2b00      	cmp	r3, #0
 8016c02:	bfbc      	itt	lt
 8016c04:	232d      	movlt	r3, #45	; 0x2d
 8016c06:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8016c0a:	4a7f      	ldr	r2, [pc, #508]	; (8016e08 <_printf_float+0x2e4>)
 8016c0c:	4b7f      	ldr	r3, [pc, #508]	; (8016e0c <_printf_float+0x2e8>)
 8016c0e:	e7d1      	b.n	8016bb4 <_printf_float+0x90>
 8016c10:	6863      	ldr	r3, [r4, #4]
 8016c12:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8016c16:	9206      	str	r2, [sp, #24]
 8016c18:	1c5a      	adds	r2, r3, #1
 8016c1a:	d13f      	bne.n	8016c9c <_printf_float+0x178>
 8016c1c:	2306      	movs	r3, #6
 8016c1e:	6063      	str	r3, [r4, #4]
 8016c20:	9b05      	ldr	r3, [sp, #20]
 8016c22:	6861      	ldr	r1, [r4, #4]
 8016c24:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8016c28:	2300      	movs	r3, #0
 8016c2a:	9303      	str	r3, [sp, #12]
 8016c2c:	ab0a      	add	r3, sp, #40	; 0x28
 8016c2e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8016c32:	ab09      	add	r3, sp, #36	; 0x24
 8016c34:	ec49 8b10 	vmov	d0, r8, r9
 8016c38:	9300      	str	r3, [sp, #0]
 8016c3a:	6022      	str	r2, [r4, #0]
 8016c3c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8016c40:	4628      	mov	r0, r5
 8016c42:	f7ff fecf 	bl	80169e4 <__cvt>
 8016c46:	9b06      	ldr	r3, [sp, #24]
 8016c48:	9909      	ldr	r1, [sp, #36]	; 0x24
 8016c4a:	2b47      	cmp	r3, #71	; 0x47
 8016c4c:	4680      	mov	r8, r0
 8016c4e:	d108      	bne.n	8016c62 <_printf_float+0x13e>
 8016c50:	1cc8      	adds	r0, r1, #3
 8016c52:	db02      	blt.n	8016c5a <_printf_float+0x136>
 8016c54:	6863      	ldr	r3, [r4, #4]
 8016c56:	4299      	cmp	r1, r3
 8016c58:	dd41      	ble.n	8016cde <_printf_float+0x1ba>
 8016c5a:	f1ab 0302 	sub.w	r3, fp, #2
 8016c5e:	fa5f fb83 	uxtb.w	fp, r3
 8016c62:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8016c66:	d820      	bhi.n	8016caa <_printf_float+0x186>
 8016c68:	3901      	subs	r1, #1
 8016c6a:	465a      	mov	r2, fp
 8016c6c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8016c70:	9109      	str	r1, [sp, #36]	; 0x24
 8016c72:	f7ff ff19 	bl	8016aa8 <__exponent>
 8016c76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8016c78:	1813      	adds	r3, r2, r0
 8016c7a:	2a01      	cmp	r2, #1
 8016c7c:	4681      	mov	r9, r0
 8016c7e:	6123      	str	r3, [r4, #16]
 8016c80:	dc02      	bgt.n	8016c88 <_printf_float+0x164>
 8016c82:	6822      	ldr	r2, [r4, #0]
 8016c84:	07d2      	lsls	r2, r2, #31
 8016c86:	d501      	bpl.n	8016c8c <_printf_float+0x168>
 8016c88:	3301      	adds	r3, #1
 8016c8a:	6123      	str	r3, [r4, #16]
 8016c8c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8016c90:	2b00      	cmp	r3, #0
 8016c92:	d09c      	beq.n	8016bce <_printf_float+0xaa>
 8016c94:	232d      	movs	r3, #45	; 0x2d
 8016c96:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016c9a:	e798      	b.n	8016bce <_printf_float+0xaa>
 8016c9c:	9a06      	ldr	r2, [sp, #24]
 8016c9e:	2a47      	cmp	r2, #71	; 0x47
 8016ca0:	d1be      	bne.n	8016c20 <_printf_float+0xfc>
 8016ca2:	2b00      	cmp	r3, #0
 8016ca4:	d1bc      	bne.n	8016c20 <_printf_float+0xfc>
 8016ca6:	2301      	movs	r3, #1
 8016ca8:	e7b9      	b.n	8016c1e <_printf_float+0xfa>
 8016caa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8016cae:	d118      	bne.n	8016ce2 <_printf_float+0x1be>
 8016cb0:	2900      	cmp	r1, #0
 8016cb2:	6863      	ldr	r3, [r4, #4]
 8016cb4:	dd0b      	ble.n	8016cce <_printf_float+0x1aa>
 8016cb6:	6121      	str	r1, [r4, #16]
 8016cb8:	b913      	cbnz	r3, 8016cc0 <_printf_float+0x19c>
 8016cba:	6822      	ldr	r2, [r4, #0]
 8016cbc:	07d0      	lsls	r0, r2, #31
 8016cbe:	d502      	bpl.n	8016cc6 <_printf_float+0x1a2>
 8016cc0:	3301      	adds	r3, #1
 8016cc2:	440b      	add	r3, r1
 8016cc4:	6123      	str	r3, [r4, #16]
 8016cc6:	65a1      	str	r1, [r4, #88]	; 0x58
 8016cc8:	f04f 0900 	mov.w	r9, #0
 8016ccc:	e7de      	b.n	8016c8c <_printf_float+0x168>
 8016cce:	b913      	cbnz	r3, 8016cd6 <_printf_float+0x1b2>
 8016cd0:	6822      	ldr	r2, [r4, #0]
 8016cd2:	07d2      	lsls	r2, r2, #31
 8016cd4:	d501      	bpl.n	8016cda <_printf_float+0x1b6>
 8016cd6:	3302      	adds	r3, #2
 8016cd8:	e7f4      	b.n	8016cc4 <_printf_float+0x1a0>
 8016cda:	2301      	movs	r3, #1
 8016cdc:	e7f2      	b.n	8016cc4 <_printf_float+0x1a0>
 8016cde:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8016ce2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016ce4:	4299      	cmp	r1, r3
 8016ce6:	db05      	blt.n	8016cf4 <_printf_float+0x1d0>
 8016ce8:	6823      	ldr	r3, [r4, #0]
 8016cea:	6121      	str	r1, [r4, #16]
 8016cec:	07d8      	lsls	r0, r3, #31
 8016cee:	d5ea      	bpl.n	8016cc6 <_printf_float+0x1a2>
 8016cf0:	1c4b      	adds	r3, r1, #1
 8016cf2:	e7e7      	b.n	8016cc4 <_printf_float+0x1a0>
 8016cf4:	2900      	cmp	r1, #0
 8016cf6:	bfd4      	ite	le
 8016cf8:	f1c1 0202 	rsble	r2, r1, #2
 8016cfc:	2201      	movgt	r2, #1
 8016cfe:	4413      	add	r3, r2
 8016d00:	e7e0      	b.n	8016cc4 <_printf_float+0x1a0>
 8016d02:	6823      	ldr	r3, [r4, #0]
 8016d04:	055a      	lsls	r2, r3, #21
 8016d06:	d407      	bmi.n	8016d18 <_printf_float+0x1f4>
 8016d08:	6923      	ldr	r3, [r4, #16]
 8016d0a:	4642      	mov	r2, r8
 8016d0c:	4631      	mov	r1, r6
 8016d0e:	4628      	mov	r0, r5
 8016d10:	47b8      	blx	r7
 8016d12:	3001      	adds	r0, #1
 8016d14:	d12c      	bne.n	8016d70 <_printf_float+0x24c>
 8016d16:	e764      	b.n	8016be2 <_printf_float+0xbe>
 8016d18:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8016d1c:	f240 80e0 	bls.w	8016ee0 <_printf_float+0x3bc>
 8016d20:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8016d24:	2200      	movs	r2, #0
 8016d26:	2300      	movs	r3, #0
 8016d28:	f7e9 fece 	bl	8000ac8 <__aeabi_dcmpeq>
 8016d2c:	2800      	cmp	r0, #0
 8016d2e:	d034      	beq.n	8016d9a <_printf_float+0x276>
 8016d30:	4a37      	ldr	r2, [pc, #220]	; (8016e10 <_printf_float+0x2ec>)
 8016d32:	2301      	movs	r3, #1
 8016d34:	4631      	mov	r1, r6
 8016d36:	4628      	mov	r0, r5
 8016d38:	47b8      	blx	r7
 8016d3a:	3001      	adds	r0, #1
 8016d3c:	f43f af51 	beq.w	8016be2 <_printf_float+0xbe>
 8016d40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8016d44:	429a      	cmp	r2, r3
 8016d46:	db02      	blt.n	8016d4e <_printf_float+0x22a>
 8016d48:	6823      	ldr	r3, [r4, #0]
 8016d4a:	07d8      	lsls	r0, r3, #31
 8016d4c:	d510      	bpl.n	8016d70 <_printf_float+0x24c>
 8016d4e:	ee18 3a10 	vmov	r3, s16
 8016d52:	4652      	mov	r2, sl
 8016d54:	4631      	mov	r1, r6
 8016d56:	4628      	mov	r0, r5
 8016d58:	47b8      	blx	r7
 8016d5a:	3001      	adds	r0, #1
 8016d5c:	f43f af41 	beq.w	8016be2 <_printf_float+0xbe>
 8016d60:	f04f 0800 	mov.w	r8, #0
 8016d64:	f104 091a 	add.w	r9, r4, #26
 8016d68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016d6a:	3b01      	subs	r3, #1
 8016d6c:	4543      	cmp	r3, r8
 8016d6e:	dc09      	bgt.n	8016d84 <_printf_float+0x260>
 8016d70:	6823      	ldr	r3, [r4, #0]
 8016d72:	079b      	lsls	r3, r3, #30
 8016d74:	f100 8107 	bmi.w	8016f86 <_printf_float+0x462>
 8016d78:	68e0      	ldr	r0, [r4, #12]
 8016d7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016d7c:	4298      	cmp	r0, r3
 8016d7e:	bfb8      	it	lt
 8016d80:	4618      	movlt	r0, r3
 8016d82:	e730      	b.n	8016be6 <_printf_float+0xc2>
 8016d84:	2301      	movs	r3, #1
 8016d86:	464a      	mov	r2, r9
 8016d88:	4631      	mov	r1, r6
 8016d8a:	4628      	mov	r0, r5
 8016d8c:	47b8      	blx	r7
 8016d8e:	3001      	adds	r0, #1
 8016d90:	f43f af27 	beq.w	8016be2 <_printf_float+0xbe>
 8016d94:	f108 0801 	add.w	r8, r8, #1
 8016d98:	e7e6      	b.n	8016d68 <_printf_float+0x244>
 8016d9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016d9c:	2b00      	cmp	r3, #0
 8016d9e:	dc39      	bgt.n	8016e14 <_printf_float+0x2f0>
 8016da0:	4a1b      	ldr	r2, [pc, #108]	; (8016e10 <_printf_float+0x2ec>)
 8016da2:	2301      	movs	r3, #1
 8016da4:	4631      	mov	r1, r6
 8016da6:	4628      	mov	r0, r5
 8016da8:	47b8      	blx	r7
 8016daa:	3001      	adds	r0, #1
 8016dac:	f43f af19 	beq.w	8016be2 <_printf_float+0xbe>
 8016db0:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8016db4:	4313      	orrs	r3, r2
 8016db6:	d102      	bne.n	8016dbe <_printf_float+0x29a>
 8016db8:	6823      	ldr	r3, [r4, #0]
 8016dba:	07d9      	lsls	r1, r3, #31
 8016dbc:	d5d8      	bpl.n	8016d70 <_printf_float+0x24c>
 8016dbe:	ee18 3a10 	vmov	r3, s16
 8016dc2:	4652      	mov	r2, sl
 8016dc4:	4631      	mov	r1, r6
 8016dc6:	4628      	mov	r0, r5
 8016dc8:	47b8      	blx	r7
 8016dca:	3001      	adds	r0, #1
 8016dcc:	f43f af09 	beq.w	8016be2 <_printf_float+0xbe>
 8016dd0:	f04f 0900 	mov.w	r9, #0
 8016dd4:	f104 0a1a 	add.w	sl, r4, #26
 8016dd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016dda:	425b      	negs	r3, r3
 8016ddc:	454b      	cmp	r3, r9
 8016dde:	dc01      	bgt.n	8016de4 <_printf_float+0x2c0>
 8016de0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016de2:	e792      	b.n	8016d0a <_printf_float+0x1e6>
 8016de4:	2301      	movs	r3, #1
 8016de6:	4652      	mov	r2, sl
 8016de8:	4631      	mov	r1, r6
 8016dea:	4628      	mov	r0, r5
 8016dec:	47b8      	blx	r7
 8016dee:	3001      	adds	r0, #1
 8016df0:	f43f aef7 	beq.w	8016be2 <_printf_float+0xbe>
 8016df4:	f109 0901 	add.w	r9, r9, #1
 8016df8:	e7ee      	b.n	8016dd8 <_printf_float+0x2b4>
 8016dfa:	bf00      	nop
 8016dfc:	7fefffff 	.word	0x7fefffff
 8016e00:	0801c3ea 	.word	0x0801c3ea
 8016e04:	0801c3ee 	.word	0x0801c3ee
 8016e08:	0801c3f2 	.word	0x0801c3f2
 8016e0c:	0801c3f6 	.word	0x0801c3f6
 8016e10:	0801c3fa 	.word	0x0801c3fa
 8016e14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8016e16:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8016e18:	429a      	cmp	r2, r3
 8016e1a:	bfa8      	it	ge
 8016e1c:	461a      	movge	r2, r3
 8016e1e:	2a00      	cmp	r2, #0
 8016e20:	4691      	mov	r9, r2
 8016e22:	dc37      	bgt.n	8016e94 <_printf_float+0x370>
 8016e24:	f04f 0b00 	mov.w	fp, #0
 8016e28:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016e2c:	f104 021a 	add.w	r2, r4, #26
 8016e30:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8016e32:	9305      	str	r3, [sp, #20]
 8016e34:	eba3 0309 	sub.w	r3, r3, r9
 8016e38:	455b      	cmp	r3, fp
 8016e3a:	dc33      	bgt.n	8016ea4 <_printf_float+0x380>
 8016e3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8016e40:	429a      	cmp	r2, r3
 8016e42:	db3b      	blt.n	8016ebc <_printf_float+0x398>
 8016e44:	6823      	ldr	r3, [r4, #0]
 8016e46:	07da      	lsls	r2, r3, #31
 8016e48:	d438      	bmi.n	8016ebc <_printf_float+0x398>
 8016e4a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8016e4e:	eba2 0903 	sub.w	r9, r2, r3
 8016e52:	9b05      	ldr	r3, [sp, #20]
 8016e54:	1ad2      	subs	r2, r2, r3
 8016e56:	4591      	cmp	r9, r2
 8016e58:	bfa8      	it	ge
 8016e5a:	4691      	movge	r9, r2
 8016e5c:	f1b9 0f00 	cmp.w	r9, #0
 8016e60:	dc35      	bgt.n	8016ece <_printf_float+0x3aa>
 8016e62:	f04f 0800 	mov.w	r8, #0
 8016e66:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016e6a:	f104 0a1a 	add.w	sl, r4, #26
 8016e6e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8016e72:	1a9b      	subs	r3, r3, r2
 8016e74:	eba3 0309 	sub.w	r3, r3, r9
 8016e78:	4543      	cmp	r3, r8
 8016e7a:	f77f af79 	ble.w	8016d70 <_printf_float+0x24c>
 8016e7e:	2301      	movs	r3, #1
 8016e80:	4652      	mov	r2, sl
 8016e82:	4631      	mov	r1, r6
 8016e84:	4628      	mov	r0, r5
 8016e86:	47b8      	blx	r7
 8016e88:	3001      	adds	r0, #1
 8016e8a:	f43f aeaa 	beq.w	8016be2 <_printf_float+0xbe>
 8016e8e:	f108 0801 	add.w	r8, r8, #1
 8016e92:	e7ec      	b.n	8016e6e <_printf_float+0x34a>
 8016e94:	4613      	mov	r3, r2
 8016e96:	4631      	mov	r1, r6
 8016e98:	4642      	mov	r2, r8
 8016e9a:	4628      	mov	r0, r5
 8016e9c:	47b8      	blx	r7
 8016e9e:	3001      	adds	r0, #1
 8016ea0:	d1c0      	bne.n	8016e24 <_printf_float+0x300>
 8016ea2:	e69e      	b.n	8016be2 <_printf_float+0xbe>
 8016ea4:	2301      	movs	r3, #1
 8016ea6:	4631      	mov	r1, r6
 8016ea8:	4628      	mov	r0, r5
 8016eaa:	9205      	str	r2, [sp, #20]
 8016eac:	47b8      	blx	r7
 8016eae:	3001      	adds	r0, #1
 8016eb0:	f43f ae97 	beq.w	8016be2 <_printf_float+0xbe>
 8016eb4:	9a05      	ldr	r2, [sp, #20]
 8016eb6:	f10b 0b01 	add.w	fp, fp, #1
 8016eba:	e7b9      	b.n	8016e30 <_printf_float+0x30c>
 8016ebc:	ee18 3a10 	vmov	r3, s16
 8016ec0:	4652      	mov	r2, sl
 8016ec2:	4631      	mov	r1, r6
 8016ec4:	4628      	mov	r0, r5
 8016ec6:	47b8      	blx	r7
 8016ec8:	3001      	adds	r0, #1
 8016eca:	d1be      	bne.n	8016e4a <_printf_float+0x326>
 8016ecc:	e689      	b.n	8016be2 <_printf_float+0xbe>
 8016ece:	9a05      	ldr	r2, [sp, #20]
 8016ed0:	464b      	mov	r3, r9
 8016ed2:	4442      	add	r2, r8
 8016ed4:	4631      	mov	r1, r6
 8016ed6:	4628      	mov	r0, r5
 8016ed8:	47b8      	blx	r7
 8016eda:	3001      	adds	r0, #1
 8016edc:	d1c1      	bne.n	8016e62 <_printf_float+0x33e>
 8016ede:	e680      	b.n	8016be2 <_printf_float+0xbe>
 8016ee0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8016ee2:	2a01      	cmp	r2, #1
 8016ee4:	dc01      	bgt.n	8016eea <_printf_float+0x3c6>
 8016ee6:	07db      	lsls	r3, r3, #31
 8016ee8:	d53a      	bpl.n	8016f60 <_printf_float+0x43c>
 8016eea:	2301      	movs	r3, #1
 8016eec:	4642      	mov	r2, r8
 8016eee:	4631      	mov	r1, r6
 8016ef0:	4628      	mov	r0, r5
 8016ef2:	47b8      	blx	r7
 8016ef4:	3001      	adds	r0, #1
 8016ef6:	f43f ae74 	beq.w	8016be2 <_printf_float+0xbe>
 8016efa:	ee18 3a10 	vmov	r3, s16
 8016efe:	4652      	mov	r2, sl
 8016f00:	4631      	mov	r1, r6
 8016f02:	4628      	mov	r0, r5
 8016f04:	47b8      	blx	r7
 8016f06:	3001      	adds	r0, #1
 8016f08:	f43f ae6b 	beq.w	8016be2 <_printf_float+0xbe>
 8016f0c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8016f10:	2200      	movs	r2, #0
 8016f12:	2300      	movs	r3, #0
 8016f14:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8016f18:	f7e9 fdd6 	bl	8000ac8 <__aeabi_dcmpeq>
 8016f1c:	b9d8      	cbnz	r0, 8016f56 <_printf_float+0x432>
 8016f1e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8016f22:	f108 0201 	add.w	r2, r8, #1
 8016f26:	4631      	mov	r1, r6
 8016f28:	4628      	mov	r0, r5
 8016f2a:	47b8      	blx	r7
 8016f2c:	3001      	adds	r0, #1
 8016f2e:	d10e      	bne.n	8016f4e <_printf_float+0x42a>
 8016f30:	e657      	b.n	8016be2 <_printf_float+0xbe>
 8016f32:	2301      	movs	r3, #1
 8016f34:	4652      	mov	r2, sl
 8016f36:	4631      	mov	r1, r6
 8016f38:	4628      	mov	r0, r5
 8016f3a:	47b8      	blx	r7
 8016f3c:	3001      	adds	r0, #1
 8016f3e:	f43f ae50 	beq.w	8016be2 <_printf_float+0xbe>
 8016f42:	f108 0801 	add.w	r8, r8, #1
 8016f46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016f48:	3b01      	subs	r3, #1
 8016f4a:	4543      	cmp	r3, r8
 8016f4c:	dcf1      	bgt.n	8016f32 <_printf_float+0x40e>
 8016f4e:	464b      	mov	r3, r9
 8016f50:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8016f54:	e6da      	b.n	8016d0c <_printf_float+0x1e8>
 8016f56:	f04f 0800 	mov.w	r8, #0
 8016f5a:	f104 0a1a 	add.w	sl, r4, #26
 8016f5e:	e7f2      	b.n	8016f46 <_printf_float+0x422>
 8016f60:	2301      	movs	r3, #1
 8016f62:	4642      	mov	r2, r8
 8016f64:	e7df      	b.n	8016f26 <_printf_float+0x402>
 8016f66:	2301      	movs	r3, #1
 8016f68:	464a      	mov	r2, r9
 8016f6a:	4631      	mov	r1, r6
 8016f6c:	4628      	mov	r0, r5
 8016f6e:	47b8      	blx	r7
 8016f70:	3001      	adds	r0, #1
 8016f72:	f43f ae36 	beq.w	8016be2 <_printf_float+0xbe>
 8016f76:	f108 0801 	add.w	r8, r8, #1
 8016f7a:	68e3      	ldr	r3, [r4, #12]
 8016f7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8016f7e:	1a5b      	subs	r3, r3, r1
 8016f80:	4543      	cmp	r3, r8
 8016f82:	dcf0      	bgt.n	8016f66 <_printf_float+0x442>
 8016f84:	e6f8      	b.n	8016d78 <_printf_float+0x254>
 8016f86:	f04f 0800 	mov.w	r8, #0
 8016f8a:	f104 0919 	add.w	r9, r4, #25
 8016f8e:	e7f4      	b.n	8016f7a <_printf_float+0x456>

08016f90 <_printf_common>:
 8016f90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016f94:	4616      	mov	r6, r2
 8016f96:	4699      	mov	r9, r3
 8016f98:	688a      	ldr	r2, [r1, #8]
 8016f9a:	690b      	ldr	r3, [r1, #16]
 8016f9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8016fa0:	4293      	cmp	r3, r2
 8016fa2:	bfb8      	it	lt
 8016fa4:	4613      	movlt	r3, r2
 8016fa6:	6033      	str	r3, [r6, #0]
 8016fa8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8016fac:	4607      	mov	r7, r0
 8016fae:	460c      	mov	r4, r1
 8016fb0:	b10a      	cbz	r2, 8016fb6 <_printf_common+0x26>
 8016fb2:	3301      	adds	r3, #1
 8016fb4:	6033      	str	r3, [r6, #0]
 8016fb6:	6823      	ldr	r3, [r4, #0]
 8016fb8:	0699      	lsls	r1, r3, #26
 8016fba:	bf42      	ittt	mi
 8016fbc:	6833      	ldrmi	r3, [r6, #0]
 8016fbe:	3302      	addmi	r3, #2
 8016fc0:	6033      	strmi	r3, [r6, #0]
 8016fc2:	6825      	ldr	r5, [r4, #0]
 8016fc4:	f015 0506 	ands.w	r5, r5, #6
 8016fc8:	d106      	bne.n	8016fd8 <_printf_common+0x48>
 8016fca:	f104 0a19 	add.w	sl, r4, #25
 8016fce:	68e3      	ldr	r3, [r4, #12]
 8016fd0:	6832      	ldr	r2, [r6, #0]
 8016fd2:	1a9b      	subs	r3, r3, r2
 8016fd4:	42ab      	cmp	r3, r5
 8016fd6:	dc26      	bgt.n	8017026 <_printf_common+0x96>
 8016fd8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8016fdc:	1e13      	subs	r3, r2, #0
 8016fde:	6822      	ldr	r2, [r4, #0]
 8016fe0:	bf18      	it	ne
 8016fe2:	2301      	movne	r3, #1
 8016fe4:	0692      	lsls	r2, r2, #26
 8016fe6:	d42b      	bmi.n	8017040 <_printf_common+0xb0>
 8016fe8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8016fec:	4649      	mov	r1, r9
 8016fee:	4638      	mov	r0, r7
 8016ff0:	47c0      	blx	r8
 8016ff2:	3001      	adds	r0, #1
 8016ff4:	d01e      	beq.n	8017034 <_printf_common+0xa4>
 8016ff6:	6823      	ldr	r3, [r4, #0]
 8016ff8:	6922      	ldr	r2, [r4, #16]
 8016ffa:	f003 0306 	and.w	r3, r3, #6
 8016ffe:	2b04      	cmp	r3, #4
 8017000:	bf02      	ittt	eq
 8017002:	68e5      	ldreq	r5, [r4, #12]
 8017004:	6833      	ldreq	r3, [r6, #0]
 8017006:	1aed      	subeq	r5, r5, r3
 8017008:	68a3      	ldr	r3, [r4, #8]
 801700a:	bf0c      	ite	eq
 801700c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017010:	2500      	movne	r5, #0
 8017012:	4293      	cmp	r3, r2
 8017014:	bfc4      	itt	gt
 8017016:	1a9b      	subgt	r3, r3, r2
 8017018:	18ed      	addgt	r5, r5, r3
 801701a:	2600      	movs	r6, #0
 801701c:	341a      	adds	r4, #26
 801701e:	42b5      	cmp	r5, r6
 8017020:	d11a      	bne.n	8017058 <_printf_common+0xc8>
 8017022:	2000      	movs	r0, #0
 8017024:	e008      	b.n	8017038 <_printf_common+0xa8>
 8017026:	2301      	movs	r3, #1
 8017028:	4652      	mov	r2, sl
 801702a:	4649      	mov	r1, r9
 801702c:	4638      	mov	r0, r7
 801702e:	47c0      	blx	r8
 8017030:	3001      	adds	r0, #1
 8017032:	d103      	bne.n	801703c <_printf_common+0xac>
 8017034:	f04f 30ff 	mov.w	r0, #4294967295
 8017038:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801703c:	3501      	adds	r5, #1
 801703e:	e7c6      	b.n	8016fce <_printf_common+0x3e>
 8017040:	18e1      	adds	r1, r4, r3
 8017042:	1c5a      	adds	r2, r3, #1
 8017044:	2030      	movs	r0, #48	; 0x30
 8017046:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801704a:	4422      	add	r2, r4
 801704c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8017050:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8017054:	3302      	adds	r3, #2
 8017056:	e7c7      	b.n	8016fe8 <_printf_common+0x58>
 8017058:	2301      	movs	r3, #1
 801705a:	4622      	mov	r2, r4
 801705c:	4649      	mov	r1, r9
 801705e:	4638      	mov	r0, r7
 8017060:	47c0      	blx	r8
 8017062:	3001      	adds	r0, #1
 8017064:	d0e6      	beq.n	8017034 <_printf_common+0xa4>
 8017066:	3601      	adds	r6, #1
 8017068:	e7d9      	b.n	801701e <_printf_common+0x8e>
	...

0801706c <_printf_i>:
 801706c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017070:	7e0f      	ldrb	r7, [r1, #24]
 8017072:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8017074:	2f78      	cmp	r7, #120	; 0x78
 8017076:	4691      	mov	r9, r2
 8017078:	4680      	mov	r8, r0
 801707a:	460c      	mov	r4, r1
 801707c:	469a      	mov	sl, r3
 801707e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8017082:	d807      	bhi.n	8017094 <_printf_i+0x28>
 8017084:	2f62      	cmp	r7, #98	; 0x62
 8017086:	d80a      	bhi.n	801709e <_printf_i+0x32>
 8017088:	2f00      	cmp	r7, #0
 801708a:	f000 80d4 	beq.w	8017236 <_printf_i+0x1ca>
 801708e:	2f58      	cmp	r7, #88	; 0x58
 8017090:	f000 80c0 	beq.w	8017214 <_printf_i+0x1a8>
 8017094:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8017098:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801709c:	e03a      	b.n	8017114 <_printf_i+0xa8>
 801709e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80170a2:	2b15      	cmp	r3, #21
 80170a4:	d8f6      	bhi.n	8017094 <_printf_i+0x28>
 80170a6:	a101      	add	r1, pc, #4	; (adr r1, 80170ac <_printf_i+0x40>)
 80170a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80170ac:	08017105 	.word	0x08017105
 80170b0:	08017119 	.word	0x08017119
 80170b4:	08017095 	.word	0x08017095
 80170b8:	08017095 	.word	0x08017095
 80170bc:	08017095 	.word	0x08017095
 80170c0:	08017095 	.word	0x08017095
 80170c4:	08017119 	.word	0x08017119
 80170c8:	08017095 	.word	0x08017095
 80170cc:	08017095 	.word	0x08017095
 80170d0:	08017095 	.word	0x08017095
 80170d4:	08017095 	.word	0x08017095
 80170d8:	0801721d 	.word	0x0801721d
 80170dc:	08017145 	.word	0x08017145
 80170e0:	080171d7 	.word	0x080171d7
 80170e4:	08017095 	.word	0x08017095
 80170e8:	08017095 	.word	0x08017095
 80170ec:	0801723f 	.word	0x0801723f
 80170f0:	08017095 	.word	0x08017095
 80170f4:	08017145 	.word	0x08017145
 80170f8:	08017095 	.word	0x08017095
 80170fc:	08017095 	.word	0x08017095
 8017100:	080171df 	.word	0x080171df
 8017104:	682b      	ldr	r3, [r5, #0]
 8017106:	1d1a      	adds	r2, r3, #4
 8017108:	681b      	ldr	r3, [r3, #0]
 801710a:	602a      	str	r2, [r5, #0]
 801710c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8017110:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8017114:	2301      	movs	r3, #1
 8017116:	e09f      	b.n	8017258 <_printf_i+0x1ec>
 8017118:	6820      	ldr	r0, [r4, #0]
 801711a:	682b      	ldr	r3, [r5, #0]
 801711c:	0607      	lsls	r7, r0, #24
 801711e:	f103 0104 	add.w	r1, r3, #4
 8017122:	6029      	str	r1, [r5, #0]
 8017124:	d501      	bpl.n	801712a <_printf_i+0xbe>
 8017126:	681e      	ldr	r6, [r3, #0]
 8017128:	e003      	b.n	8017132 <_printf_i+0xc6>
 801712a:	0646      	lsls	r6, r0, #25
 801712c:	d5fb      	bpl.n	8017126 <_printf_i+0xba>
 801712e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8017132:	2e00      	cmp	r6, #0
 8017134:	da03      	bge.n	801713e <_printf_i+0xd2>
 8017136:	232d      	movs	r3, #45	; 0x2d
 8017138:	4276      	negs	r6, r6
 801713a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801713e:	485a      	ldr	r0, [pc, #360]	; (80172a8 <_printf_i+0x23c>)
 8017140:	230a      	movs	r3, #10
 8017142:	e012      	b.n	801716a <_printf_i+0xfe>
 8017144:	682b      	ldr	r3, [r5, #0]
 8017146:	6820      	ldr	r0, [r4, #0]
 8017148:	1d19      	adds	r1, r3, #4
 801714a:	6029      	str	r1, [r5, #0]
 801714c:	0605      	lsls	r5, r0, #24
 801714e:	d501      	bpl.n	8017154 <_printf_i+0xe8>
 8017150:	681e      	ldr	r6, [r3, #0]
 8017152:	e002      	b.n	801715a <_printf_i+0xee>
 8017154:	0641      	lsls	r1, r0, #25
 8017156:	d5fb      	bpl.n	8017150 <_printf_i+0xe4>
 8017158:	881e      	ldrh	r6, [r3, #0]
 801715a:	4853      	ldr	r0, [pc, #332]	; (80172a8 <_printf_i+0x23c>)
 801715c:	2f6f      	cmp	r7, #111	; 0x6f
 801715e:	bf0c      	ite	eq
 8017160:	2308      	moveq	r3, #8
 8017162:	230a      	movne	r3, #10
 8017164:	2100      	movs	r1, #0
 8017166:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801716a:	6865      	ldr	r5, [r4, #4]
 801716c:	60a5      	str	r5, [r4, #8]
 801716e:	2d00      	cmp	r5, #0
 8017170:	bfa2      	ittt	ge
 8017172:	6821      	ldrge	r1, [r4, #0]
 8017174:	f021 0104 	bicge.w	r1, r1, #4
 8017178:	6021      	strge	r1, [r4, #0]
 801717a:	b90e      	cbnz	r6, 8017180 <_printf_i+0x114>
 801717c:	2d00      	cmp	r5, #0
 801717e:	d04b      	beq.n	8017218 <_printf_i+0x1ac>
 8017180:	4615      	mov	r5, r2
 8017182:	fbb6 f1f3 	udiv	r1, r6, r3
 8017186:	fb03 6711 	mls	r7, r3, r1, r6
 801718a:	5dc7      	ldrb	r7, [r0, r7]
 801718c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8017190:	4637      	mov	r7, r6
 8017192:	42bb      	cmp	r3, r7
 8017194:	460e      	mov	r6, r1
 8017196:	d9f4      	bls.n	8017182 <_printf_i+0x116>
 8017198:	2b08      	cmp	r3, #8
 801719a:	d10b      	bne.n	80171b4 <_printf_i+0x148>
 801719c:	6823      	ldr	r3, [r4, #0]
 801719e:	07de      	lsls	r6, r3, #31
 80171a0:	d508      	bpl.n	80171b4 <_printf_i+0x148>
 80171a2:	6923      	ldr	r3, [r4, #16]
 80171a4:	6861      	ldr	r1, [r4, #4]
 80171a6:	4299      	cmp	r1, r3
 80171a8:	bfde      	ittt	le
 80171aa:	2330      	movle	r3, #48	; 0x30
 80171ac:	f805 3c01 	strble.w	r3, [r5, #-1]
 80171b0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80171b4:	1b52      	subs	r2, r2, r5
 80171b6:	6122      	str	r2, [r4, #16]
 80171b8:	f8cd a000 	str.w	sl, [sp]
 80171bc:	464b      	mov	r3, r9
 80171be:	aa03      	add	r2, sp, #12
 80171c0:	4621      	mov	r1, r4
 80171c2:	4640      	mov	r0, r8
 80171c4:	f7ff fee4 	bl	8016f90 <_printf_common>
 80171c8:	3001      	adds	r0, #1
 80171ca:	d14a      	bne.n	8017262 <_printf_i+0x1f6>
 80171cc:	f04f 30ff 	mov.w	r0, #4294967295
 80171d0:	b004      	add	sp, #16
 80171d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80171d6:	6823      	ldr	r3, [r4, #0]
 80171d8:	f043 0320 	orr.w	r3, r3, #32
 80171dc:	6023      	str	r3, [r4, #0]
 80171de:	4833      	ldr	r0, [pc, #204]	; (80172ac <_printf_i+0x240>)
 80171e0:	2778      	movs	r7, #120	; 0x78
 80171e2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80171e6:	6823      	ldr	r3, [r4, #0]
 80171e8:	6829      	ldr	r1, [r5, #0]
 80171ea:	061f      	lsls	r7, r3, #24
 80171ec:	f851 6b04 	ldr.w	r6, [r1], #4
 80171f0:	d402      	bmi.n	80171f8 <_printf_i+0x18c>
 80171f2:	065f      	lsls	r7, r3, #25
 80171f4:	bf48      	it	mi
 80171f6:	b2b6      	uxthmi	r6, r6
 80171f8:	07df      	lsls	r7, r3, #31
 80171fa:	bf48      	it	mi
 80171fc:	f043 0320 	orrmi.w	r3, r3, #32
 8017200:	6029      	str	r1, [r5, #0]
 8017202:	bf48      	it	mi
 8017204:	6023      	strmi	r3, [r4, #0]
 8017206:	b91e      	cbnz	r6, 8017210 <_printf_i+0x1a4>
 8017208:	6823      	ldr	r3, [r4, #0]
 801720a:	f023 0320 	bic.w	r3, r3, #32
 801720e:	6023      	str	r3, [r4, #0]
 8017210:	2310      	movs	r3, #16
 8017212:	e7a7      	b.n	8017164 <_printf_i+0xf8>
 8017214:	4824      	ldr	r0, [pc, #144]	; (80172a8 <_printf_i+0x23c>)
 8017216:	e7e4      	b.n	80171e2 <_printf_i+0x176>
 8017218:	4615      	mov	r5, r2
 801721a:	e7bd      	b.n	8017198 <_printf_i+0x12c>
 801721c:	682b      	ldr	r3, [r5, #0]
 801721e:	6826      	ldr	r6, [r4, #0]
 8017220:	6961      	ldr	r1, [r4, #20]
 8017222:	1d18      	adds	r0, r3, #4
 8017224:	6028      	str	r0, [r5, #0]
 8017226:	0635      	lsls	r5, r6, #24
 8017228:	681b      	ldr	r3, [r3, #0]
 801722a:	d501      	bpl.n	8017230 <_printf_i+0x1c4>
 801722c:	6019      	str	r1, [r3, #0]
 801722e:	e002      	b.n	8017236 <_printf_i+0x1ca>
 8017230:	0670      	lsls	r0, r6, #25
 8017232:	d5fb      	bpl.n	801722c <_printf_i+0x1c0>
 8017234:	8019      	strh	r1, [r3, #0]
 8017236:	2300      	movs	r3, #0
 8017238:	6123      	str	r3, [r4, #16]
 801723a:	4615      	mov	r5, r2
 801723c:	e7bc      	b.n	80171b8 <_printf_i+0x14c>
 801723e:	682b      	ldr	r3, [r5, #0]
 8017240:	1d1a      	adds	r2, r3, #4
 8017242:	602a      	str	r2, [r5, #0]
 8017244:	681d      	ldr	r5, [r3, #0]
 8017246:	6862      	ldr	r2, [r4, #4]
 8017248:	2100      	movs	r1, #0
 801724a:	4628      	mov	r0, r5
 801724c:	f7e8 ffc0 	bl	80001d0 <memchr>
 8017250:	b108      	cbz	r0, 8017256 <_printf_i+0x1ea>
 8017252:	1b40      	subs	r0, r0, r5
 8017254:	6060      	str	r0, [r4, #4]
 8017256:	6863      	ldr	r3, [r4, #4]
 8017258:	6123      	str	r3, [r4, #16]
 801725a:	2300      	movs	r3, #0
 801725c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017260:	e7aa      	b.n	80171b8 <_printf_i+0x14c>
 8017262:	6923      	ldr	r3, [r4, #16]
 8017264:	462a      	mov	r2, r5
 8017266:	4649      	mov	r1, r9
 8017268:	4640      	mov	r0, r8
 801726a:	47d0      	blx	sl
 801726c:	3001      	adds	r0, #1
 801726e:	d0ad      	beq.n	80171cc <_printf_i+0x160>
 8017270:	6823      	ldr	r3, [r4, #0]
 8017272:	079b      	lsls	r3, r3, #30
 8017274:	d413      	bmi.n	801729e <_printf_i+0x232>
 8017276:	68e0      	ldr	r0, [r4, #12]
 8017278:	9b03      	ldr	r3, [sp, #12]
 801727a:	4298      	cmp	r0, r3
 801727c:	bfb8      	it	lt
 801727e:	4618      	movlt	r0, r3
 8017280:	e7a6      	b.n	80171d0 <_printf_i+0x164>
 8017282:	2301      	movs	r3, #1
 8017284:	4632      	mov	r2, r6
 8017286:	4649      	mov	r1, r9
 8017288:	4640      	mov	r0, r8
 801728a:	47d0      	blx	sl
 801728c:	3001      	adds	r0, #1
 801728e:	d09d      	beq.n	80171cc <_printf_i+0x160>
 8017290:	3501      	adds	r5, #1
 8017292:	68e3      	ldr	r3, [r4, #12]
 8017294:	9903      	ldr	r1, [sp, #12]
 8017296:	1a5b      	subs	r3, r3, r1
 8017298:	42ab      	cmp	r3, r5
 801729a:	dcf2      	bgt.n	8017282 <_printf_i+0x216>
 801729c:	e7eb      	b.n	8017276 <_printf_i+0x20a>
 801729e:	2500      	movs	r5, #0
 80172a0:	f104 0619 	add.w	r6, r4, #25
 80172a4:	e7f5      	b.n	8017292 <_printf_i+0x226>
 80172a6:	bf00      	nop
 80172a8:	0801c3fc 	.word	0x0801c3fc
 80172ac:	0801c40d 	.word	0x0801c40d

080172b0 <std>:
 80172b0:	2300      	movs	r3, #0
 80172b2:	b510      	push	{r4, lr}
 80172b4:	4604      	mov	r4, r0
 80172b6:	e9c0 3300 	strd	r3, r3, [r0]
 80172ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80172be:	6083      	str	r3, [r0, #8]
 80172c0:	8181      	strh	r1, [r0, #12]
 80172c2:	6643      	str	r3, [r0, #100]	; 0x64
 80172c4:	81c2      	strh	r2, [r0, #14]
 80172c6:	6183      	str	r3, [r0, #24]
 80172c8:	4619      	mov	r1, r3
 80172ca:	2208      	movs	r2, #8
 80172cc:	305c      	adds	r0, #92	; 0x5c
 80172ce:	f000 f950 	bl	8017572 <memset>
 80172d2:	4b0d      	ldr	r3, [pc, #52]	; (8017308 <std+0x58>)
 80172d4:	6263      	str	r3, [r4, #36]	; 0x24
 80172d6:	4b0d      	ldr	r3, [pc, #52]	; (801730c <std+0x5c>)
 80172d8:	62a3      	str	r3, [r4, #40]	; 0x28
 80172da:	4b0d      	ldr	r3, [pc, #52]	; (8017310 <std+0x60>)
 80172dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80172de:	4b0d      	ldr	r3, [pc, #52]	; (8017314 <std+0x64>)
 80172e0:	6323      	str	r3, [r4, #48]	; 0x30
 80172e2:	4b0d      	ldr	r3, [pc, #52]	; (8017318 <std+0x68>)
 80172e4:	6224      	str	r4, [r4, #32]
 80172e6:	429c      	cmp	r4, r3
 80172e8:	d006      	beq.n	80172f8 <std+0x48>
 80172ea:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80172ee:	4294      	cmp	r4, r2
 80172f0:	d002      	beq.n	80172f8 <std+0x48>
 80172f2:	33d0      	adds	r3, #208	; 0xd0
 80172f4:	429c      	cmp	r4, r3
 80172f6:	d105      	bne.n	8017304 <std+0x54>
 80172f8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80172fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017300:	f000 b9ae 	b.w	8017660 <__retarget_lock_init_recursive>
 8017304:	bd10      	pop	{r4, pc}
 8017306:	bf00      	nop
 8017308:	08017499 	.word	0x08017499
 801730c:	080174bb 	.word	0x080174bb
 8017310:	080174f3 	.word	0x080174f3
 8017314:	08017517 	.word	0x08017517
 8017318:	20008b0c 	.word	0x20008b0c

0801731c <stdio_exit_handler>:
 801731c:	4a02      	ldr	r2, [pc, #8]	; (8017328 <stdio_exit_handler+0xc>)
 801731e:	4903      	ldr	r1, [pc, #12]	; (801732c <stdio_exit_handler+0x10>)
 8017320:	4803      	ldr	r0, [pc, #12]	; (8017330 <stdio_exit_handler+0x14>)
 8017322:	f000 b869 	b.w	80173f8 <_fwalk_sglue>
 8017326:	bf00      	nop
 8017328:	2000002c 	.word	0x2000002c
 801732c:	080192f1 	.word	0x080192f1
 8017330:	20000038 	.word	0x20000038

08017334 <cleanup_stdio>:
 8017334:	6841      	ldr	r1, [r0, #4]
 8017336:	4b0c      	ldr	r3, [pc, #48]	; (8017368 <cleanup_stdio+0x34>)
 8017338:	4299      	cmp	r1, r3
 801733a:	b510      	push	{r4, lr}
 801733c:	4604      	mov	r4, r0
 801733e:	d001      	beq.n	8017344 <cleanup_stdio+0x10>
 8017340:	f001 ffd6 	bl	80192f0 <_fflush_r>
 8017344:	68a1      	ldr	r1, [r4, #8]
 8017346:	4b09      	ldr	r3, [pc, #36]	; (801736c <cleanup_stdio+0x38>)
 8017348:	4299      	cmp	r1, r3
 801734a:	d002      	beq.n	8017352 <cleanup_stdio+0x1e>
 801734c:	4620      	mov	r0, r4
 801734e:	f001 ffcf 	bl	80192f0 <_fflush_r>
 8017352:	68e1      	ldr	r1, [r4, #12]
 8017354:	4b06      	ldr	r3, [pc, #24]	; (8017370 <cleanup_stdio+0x3c>)
 8017356:	4299      	cmp	r1, r3
 8017358:	d004      	beq.n	8017364 <cleanup_stdio+0x30>
 801735a:	4620      	mov	r0, r4
 801735c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017360:	f001 bfc6 	b.w	80192f0 <_fflush_r>
 8017364:	bd10      	pop	{r4, pc}
 8017366:	bf00      	nop
 8017368:	20008b0c 	.word	0x20008b0c
 801736c:	20008b74 	.word	0x20008b74
 8017370:	20008bdc 	.word	0x20008bdc

08017374 <global_stdio_init.part.0>:
 8017374:	b510      	push	{r4, lr}
 8017376:	4b0b      	ldr	r3, [pc, #44]	; (80173a4 <global_stdio_init.part.0+0x30>)
 8017378:	4c0b      	ldr	r4, [pc, #44]	; (80173a8 <global_stdio_init.part.0+0x34>)
 801737a:	4a0c      	ldr	r2, [pc, #48]	; (80173ac <global_stdio_init.part.0+0x38>)
 801737c:	601a      	str	r2, [r3, #0]
 801737e:	4620      	mov	r0, r4
 8017380:	2200      	movs	r2, #0
 8017382:	2104      	movs	r1, #4
 8017384:	f7ff ff94 	bl	80172b0 <std>
 8017388:	f104 0068 	add.w	r0, r4, #104	; 0x68
 801738c:	2201      	movs	r2, #1
 801738e:	2109      	movs	r1, #9
 8017390:	f7ff ff8e 	bl	80172b0 <std>
 8017394:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8017398:	2202      	movs	r2, #2
 801739a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801739e:	2112      	movs	r1, #18
 80173a0:	f7ff bf86 	b.w	80172b0 <std>
 80173a4:	20008c44 	.word	0x20008c44
 80173a8:	20008b0c 	.word	0x20008b0c
 80173ac:	0801731d 	.word	0x0801731d

080173b0 <__sfp_lock_acquire>:
 80173b0:	4801      	ldr	r0, [pc, #4]	; (80173b8 <__sfp_lock_acquire+0x8>)
 80173b2:	f000 b956 	b.w	8017662 <__retarget_lock_acquire_recursive>
 80173b6:	bf00      	nop
 80173b8:	20008c4d 	.word	0x20008c4d

080173bc <__sfp_lock_release>:
 80173bc:	4801      	ldr	r0, [pc, #4]	; (80173c4 <__sfp_lock_release+0x8>)
 80173be:	f000 b951 	b.w	8017664 <__retarget_lock_release_recursive>
 80173c2:	bf00      	nop
 80173c4:	20008c4d 	.word	0x20008c4d

080173c8 <__sinit>:
 80173c8:	b510      	push	{r4, lr}
 80173ca:	4604      	mov	r4, r0
 80173cc:	f7ff fff0 	bl	80173b0 <__sfp_lock_acquire>
 80173d0:	6a23      	ldr	r3, [r4, #32]
 80173d2:	b11b      	cbz	r3, 80173dc <__sinit+0x14>
 80173d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80173d8:	f7ff bff0 	b.w	80173bc <__sfp_lock_release>
 80173dc:	4b04      	ldr	r3, [pc, #16]	; (80173f0 <__sinit+0x28>)
 80173de:	6223      	str	r3, [r4, #32]
 80173e0:	4b04      	ldr	r3, [pc, #16]	; (80173f4 <__sinit+0x2c>)
 80173e2:	681b      	ldr	r3, [r3, #0]
 80173e4:	2b00      	cmp	r3, #0
 80173e6:	d1f5      	bne.n	80173d4 <__sinit+0xc>
 80173e8:	f7ff ffc4 	bl	8017374 <global_stdio_init.part.0>
 80173ec:	e7f2      	b.n	80173d4 <__sinit+0xc>
 80173ee:	bf00      	nop
 80173f0:	08017335 	.word	0x08017335
 80173f4:	20008c44 	.word	0x20008c44

080173f8 <_fwalk_sglue>:
 80173f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80173fc:	4607      	mov	r7, r0
 80173fe:	4688      	mov	r8, r1
 8017400:	4614      	mov	r4, r2
 8017402:	2600      	movs	r6, #0
 8017404:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8017408:	f1b9 0901 	subs.w	r9, r9, #1
 801740c:	d505      	bpl.n	801741a <_fwalk_sglue+0x22>
 801740e:	6824      	ldr	r4, [r4, #0]
 8017410:	2c00      	cmp	r4, #0
 8017412:	d1f7      	bne.n	8017404 <_fwalk_sglue+0xc>
 8017414:	4630      	mov	r0, r6
 8017416:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801741a:	89ab      	ldrh	r3, [r5, #12]
 801741c:	2b01      	cmp	r3, #1
 801741e:	d907      	bls.n	8017430 <_fwalk_sglue+0x38>
 8017420:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8017424:	3301      	adds	r3, #1
 8017426:	d003      	beq.n	8017430 <_fwalk_sglue+0x38>
 8017428:	4629      	mov	r1, r5
 801742a:	4638      	mov	r0, r7
 801742c:	47c0      	blx	r8
 801742e:	4306      	orrs	r6, r0
 8017430:	3568      	adds	r5, #104	; 0x68
 8017432:	e7e9      	b.n	8017408 <_fwalk_sglue+0x10>

08017434 <iprintf>:
 8017434:	b40f      	push	{r0, r1, r2, r3}
 8017436:	b507      	push	{r0, r1, r2, lr}
 8017438:	4906      	ldr	r1, [pc, #24]	; (8017454 <iprintf+0x20>)
 801743a:	ab04      	add	r3, sp, #16
 801743c:	6808      	ldr	r0, [r1, #0]
 801743e:	f853 2b04 	ldr.w	r2, [r3], #4
 8017442:	6881      	ldr	r1, [r0, #8]
 8017444:	9301      	str	r3, [sp, #4]
 8017446:	f001 fdb3 	bl	8018fb0 <_vfiprintf_r>
 801744a:	b003      	add	sp, #12
 801744c:	f85d eb04 	ldr.w	lr, [sp], #4
 8017450:	b004      	add	sp, #16
 8017452:	4770      	bx	lr
 8017454:	20000084 	.word	0x20000084

08017458 <siprintf>:
 8017458:	b40e      	push	{r1, r2, r3}
 801745a:	b500      	push	{lr}
 801745c:	b09c      	sub	sp, #112	; 0x70
 801745e:	ab1d      	add	r3, sp, #116	; 0x74
 8017460:	9002      	str	r0, [sp, #8]
 8017462:	9006      	str	r0, [sp, #24]
 8017464:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8017468:	4809      	ldr	r0, [pc, #36]	; (8017490 <siprintf+0x38>)
 801746a:	9107      	str	r1, [sp, #28]
 801746c:	9104      	str	r1, [sp, #16]
 801746e:	4909      	ldr	r1, [pc, #36]	; (8017494 <siprintf+0x3c>)
 8017470:	f853 2b04 	ldr.w	r2, [r3], #4
 8017474:	9105      	str	r1, [sp, #20]
 8017476:	6800      	ldr	r0, [r0, #0]
 8017478:	9301      	str	r3, [sp, #4]
 801747a:	a902      	add	r1, sp, #8
 801747c:	f001 fc70 	bl	8018d60 <_svfiprintf_r>
 8017480:	9b02      	ldr	r3, [sp, #8]
 8017482:	2200      	movs	r2, #0
 8017484:	701a      	strb	r2, [r3, #0]
 8017486:	b01c      	add	sp, #112	; 0x70
 8017488:	f85d eb04 	ldr.w	lr, [sp], #4
 801748c:	b003      	add	sp, #12
 801748e:	4770      	bx	lr
 8017490:	20000084 	.word	0x20000084
 8017494:	ffff0208 	.word	0xffff0208

08017498 <__sread>:
 8017498:	b510      	push	{r4, lr}
 801749a:	460c      	mov	r4, r1
 801749c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80174a0:	f000 f896 	bl	80175d0 <_read_r>
 80174a4:	2800      	cmp	r0, #0
 80174a6:	bfab      	itete	ge
 80174a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80174aa:	89a3      	ldrhlt	r3, [r4, #12]
 80174ac:	181b      	addge	r3, r3, r0
 80174ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80174b2:	bfac      	ite	ge
 80174b4:	6563      	strge	r3, [r4, #84]	; 0x54
 80174b6:	81a3      	strhlt	r3, [r4, #12]
 80174b8:	bd10      	pop	{r4, pc}

080174ba <__swrite>:
 80174ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80174be:	461f      	mov	r7, r3
 80174c0:	898b      	ldrh	r3, [r1, #12]
 80174c2:	05db      	lsls	r3, r3, #23
 80174c4:	4605      	mov	r5, r0
 80174c6:	460c      	mov	r4, r1
 80174c8:	4616      	mov	r6, r2
 80174ca:	d505      	bpl.n	80174d8 <__swrite+0x1e>
 80174cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80174d0:	2302      	movs	r3, #2
 80174d2:	2200      	movs	r2, #0
 80174d4:	f000 f86a 	bl	80175ac <_lseek_r>
 80174d8:	89a3      	ldrh	r3, [r4, #12]
 80174da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80174de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80174e2:	81a3      	strh	r3, [r4, #12]
 80174e4:	4632      	mov	r2, r6
 80174e6:	463b      	mov	r3, r7
 80174e8:	4628      	mov	r0, r5
 80174ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80174ee:	f000 b881 	b.w	80175f4 <_write_r>

080174f2 <__sseek>:
 80174f2:	b510      	push	{r4, lr}
 80174f4:	460c      	mov	r4, r1
 80174f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80174fa:	f000 f857 	bl	80175ac <_lseek_r>
 80174fe:	1c43      	adds	r3, r0, #1
 8017500:	89a3      	ldrh	r3, [r4, #12]
 8017502:	bf15      	itete	ne
 8017504:	6560      	strne	r0, [r4, #84]	; 0x54
 8017506:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801750a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801750e:	81a3      	strheq	r3, [r4, #12]
 8017510:	bf18      	it	ne
 8017512:	81a3      	strhne	r3, [r4, #12]
 8017514:	bd10      	pop	{r4, pc}

08017516 <__sclose>:
 8017516:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801751a:	f000 b837 	b.w	801758c <_close_r>

0801751e <memcmp>:
 801751e:	b510      	push	{r4, lr}
 8017520:	3901      	subs	r1, #1
 8017522:	4402      	add	r2, r0
 8017524:	4290      	cmp	r0, r2
 8017526:	d101      	bne.n	801752c <memcmp+0xe>
 8017528:	2000      	movs	r0, #0
 801752a:	e005      	b.n	8017538 <memcmp+0x1a>
 801752c:	7803      	ldrb	r3, [r0, #0]
 801752e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8017532:	42a3      	cmp	r3, r4
 8017534:	d001      	beq.n	801753a <memcmp+0x1c>
 8017536:	1b18      	subs	r0, r3, r4
 8017538:	bd10      	pop	{r4, pc}
 801753a:	3001      	adds	r0, #1
 801753c:	e7f2      	b.n	8017524 <memcmp+0x6>

0801753e <memmove>:
 801753e:	4288      	cmp	r0, r1
 8017540:	b510      	push	{r4, lr}
 8017542:	eb01 0402 	add.w	r4, r1, r2
 8017546:	d902      	bls.n	801754e <memmove+0x10>
 8017548:	4284      	cmp	r4, r0
 801754a:	4623      	mov	r3, r4
 801754c:	d807      	bhi.n	801755e <memmove+0x20>
 801754e:	1e43      	subs	r3, r0, #1
 8017550:	42a1      	cmp	r1, r4
 8017552:	d008      	beq.n	8017566 <memmove+0x28>
 8017554:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017558:	f803 2f01 	strb.w	r2, [r3, #1]!
 801755c:	e7f8      	b.n	8017550 <memmove+0x12>
 801755e:	4402      	add	r2, r0
 8017560:	4601      	mov	r1, r0
 8017562:	428a      	cmp	r2, r1
 8017564:	d100      	bne.n	8017568 <memmove+0x2a>
 8017566:	bd10      	pop	{r4, pc}
 8017568:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801756c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8017570:	e7f7      	b.n	8017562 <memmove+0x24>

08017572 <memset>:
 8017572:	4402      	add	r2, r0
 8017574:	4603      	mov	r3, r0
 8017576:	4293      	cmp	r3, r2
 8017578:	d100      	bne.n	801757c <memset+0xa>
 801757a:	4770      	bx	lr
 801757c:	f803 1b01 	strb.w	r1, [r3], #1
 8017580:	e7f9      	b.n	8017576 <memset+0x4>
	...

08017584 <_localeconv_r>:
 8017584:	4800      	ldr	r0, [pc, #0]	; (8017588 <_localeconv_r+0x4>)
 8017586:	4770      	bx	lr
 8017588:	20000178 	.word	0x20000178

0801758c <_close_r>:
 801758c:	b538      	push	{r3, r4, r5, lr}
 801758e:	4d06      	ldr	r5, [pc, #24]	; (80175a8 <_close_r+0x1c>)
 8017590:	2300      	movs	r3, #0
 8017592:	4604      	mov	r4, r0
 8017594:	4608      	mov	r0, r1
 8017596:	602b      	str	r3, [r5, #0]
 8017598:	f7eb fe5d 	bl	8003256 <_close>
 801759c:	1c43      	adds	r3, r0, #1
 801759e:	d102      	bne.n	80175a6 <_close_r+0x1a>
 80175a0:	682b      	ldr	r3, [r5, #0]
 80175a2:	b103      	cbz	r3, 80175a6 <_close_r+0x1a>
 80175a4:	6023      	str	r3, [r4, #0]
 80175a6:	bd38      	pop	{r3, r4, r5, pc}
 80175a8:	20008c48 	.word	0x20008c48

080175ac <_lseek_r>:
 80175ac:	b538      	push	{r3, r4, r5, lr}
 80175ae:	4d07      	ldr	r5, [pc, #28]	; (80175cc <_lseek_r+0x20>)
 80175b0:	4604      	mov	r4, r0
 80175b2:	4608      	mov	r0, r1
 80175b4:	4611      	mov	r1, r2
 80175b6:	2200      	movs	r2, #0
 80175b8:	602a      	str	r2, [r5, #0]
 80175ba:	461a      	mov	r2, r3
 80175bc:	f7eb fe72 	bl	80032a4 <_lseek>
 80175c0:	1c43      	adds	r3, r0, #1
 80175c2:	d102      	bne.n	80175ca <_lseek_r+0x1e>
 80175c4:	682b      	ldr	r3, [r5, #0]
 80175c6:	b103      	cbz	r3, 80175ca <_lseek_r+0x1e>
 80175c8:	6023      	str	r3, [r4, #0]
 80175ca:	bd38      	pop	{r3, r4, r5, pc}
 80175cc:	20008c48 	.word	0x20008c48

080175d0 <_read_r>:
 80175d0:	b538      	push	{r3, r4, r5, lr}
 80175d2:	4d07      	ldr	r5, [pc, #28]	; (80175f0 <_read_r+0x20>)
 80175d4:	4604      	mov	r4, r0
 80175d6:	4608      	mov	r0, r1
 80175d8:	4611      	mov	r1, r2
 80175da:	2200      	movs	r2, #0
 80175dc:	602a      	str	r2, [r5, #0]
 80175de:	461a      	mov	r2, r3
 80175e0:	f7eb fe1c 	bl	800321c <_read>
 80175e4:	1c43      	adds	r3, r0, #1
 80175e6:	d102      	bne.n	80175ee <_read_r+0x1e>
 80175e8:	682b      	ldr	r3, [r5, #0]
 80175ea:	b103      	cbz	r3, 80175ee <_read_r+0x1e>
 80175ec:	6023      	str	r3, [r4, #0]
 80175ee:	bd38      	pop	{r3, r4, r5, pc}
 80175f0:	20008c48 	.word	0x20008c48

080175f4 <_write_r>:
 80175f4:	b538      	push	{r3, r4, r5, lr}
 80175f6:	4d07      	ldr	r5, [pc, #28]	; (8017614 <_write_r+0x20>)
 80175f8:	4604      	mov	r4, r0
 80175fa:	4608      	mov	r0, r1
 80175fc:	4611      	mov	r1, r2
 80175fe:	2200      	movs	r2, #0
 8017600:	602a      	str	r2, [r5, #0]
 8017602:	461a      	mov	r2, r3
 8017604:	f7ea f8f2 	bl	80017ec <_write>
 8017608:	1c43      	adds	r3, r0, #1
 801760a:	d102      	bne.n	8017612 <_write_r+0x1e>
 801760c:	682b      	ldr	r3, [r5, #0]
 801760e:	b103      	cbz	r3, 8017612 <_write_r+0x1e>
 8017610:	6023      	str	r3, [r4, #0]
 8017612:	bd38      	pop	{r3, r4, r5, pc}
 8017614:	20008c48 	.word	0x20008c48

08017618 <__libc_init_array>:
 8017618:	b570      	push	{r4, r5, r6, lr}
 801761a:	4d0d      	ldr	r5, [pc, #52]	; (8017650 <__libc_init_array+0x38>)
 801761c:	4c0d      	ldr	r4, [pc, #52]	; (8017654 <__libc_init_array+0x3c>)
 801761e:	1b64      	subs	r4, r4, r5
 8017620:	10a4      	asrs	r4, r4, #2
 8017622:	2600      	movs	r6, #0
 8017624:	42a6      	cmp	r6, r4
 8017626:	d109      	bne.n	801763c <__libc_init_array+0x24>
 8017628:	4d0b      	ldr	r5, [pc, #44]	; (8017658 <__libc_init_array+0x40>)
 801762a:	4c0c      	ldr	r4, [pc, #48]	; (801765c <__libc_init_array+0x44>)
 801762c:	f002 f87c 	bl	8019728 <_init>
 8017630:	1b64      	subs	r4, r4, r5
 8017632:	10a4      	asrs	r4, r4, #2
 8017634:	2600      	movs	r6, #0
 8017636:	42a6      	cmp	r6, r4
 8017638:	d105      	bne.n	8017646 <__libc_init_array+0x2e>
 801763a:	bd70      	pop	{r4, r5, r6, pc}
 801763c:	f855 3b04 	ldr.w	r3, [r5], #4
 8017640:	4798      	blx	r3
 8017642:	3601      	adds	r6, #1
 8017644:	e7ee      	b.n	8017624 <__libc_init_array+0xc>
 8017646:	f855 3b04 	ldr.w	r3, [r5], #4
 801764a:	4798      	blx	r3
 801764c:	3601      	adds	r6, #1
 801764e:	e7f2      	b.n	8017636 <__libc_init_array+0x1e>
 8017650:	0801c650 	.word	0x0801c650
 8017654:	0801c650 	.word	0x0801c650
 8017658:	0801c650 	.word	0x0801c650
 801765c:	0801c654 	.word	0x0801c654

08017660 <__retarget_lock_init_recursive>:
 8017660:	4770      	bx	lr

08017662 <__retarget_lock_acquire_recursive>:
 8017662:	4770      	bx	lr

08017664 <__retarget_lock_release_recursive>:
 8017664:	4770      	bx	lr

08017666 <memcpy>:
 8017666:	440a      	add	r2, r1
 8017668:	4291      	cmp	r1, r2
 801766a:	f100 33ff 	add.w	r3, r0, #4294967295
 801766e:	d100      	bne.n	8017672 <memcpy+0xc>
 8017670:	4770      	bx	lr
 8017672:	b510      	push	{r4, lr}
 8017674:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017678:	f803 4f01 	strb.w	r4, [r3, #1]!
 801767c:	4291      	cmp	r1, r2
 801767e:	d1f9      	bne.n	8017674 <memcpy+0xe>
 8017680:	bd10      	pop	{r4, pc}
	...

08017684 <__assert_func>:
 8017684:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8017686:	4614      	mov	r4, r2
 8017688:	461a      	mov	r2, r3
 801768a:	4b09      	ldr	r3, [pc, #36]	; (80176b0 <__assert_func+0x2c>)
 801768c:	681b      	ldr	r3, [r3, #0]
 801768e:	4605      	mov	r5, r0
 8017690:	68d8      	ldr	r0, [r3, #12]
 8017692:	b14c      	cbz	r4, 80176a8 <__assert_func+0x24>
 8017694:	4b07      	ldr	r3, [pc, #28]	; (80176b4 <__assert_func+0x30>)
 8017696:	9100      	str	r1, [sp, #0]
 8017698:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801769c:	4906      	ldr	r1, [pc, #24]	; (80176b8 <__assert_func+0x34>)
 801769e:	462b      	mov	r3, r5
 80176a0:	f001 fe4e 	bl	8019340 <fiprintf>
 80176a4:	f001 ff04 	bl	80194b0 <abort>
 80176a8:	4b04      	ldr	r3, [pc, #16]	; (80176bc <__assert_func+0x38>)
 80176aa:	461c      	mov	r4, r3
 80176ac:	e7f3      	b.n	8017696 <__assert_func+0x12>
 80176ae:	bf00      	nop
 80176b0:	20000084 	.word	0x20000084
 80176b4:	0801c41e 	.word	0x0801c41e
 80176b8:	0801c42b 	.word	0x0801c42b
 80176bc:	0801c459 	.word	0x0801c459

080176c0 <quorem>:
 80176c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80176c4:	6903      	ldr	r3, [r0, #16]
 80176c6:	690c      	ldr	r4, [r1, #16]
 80176c8:	42a3      	cmp	r3, r4
 80176ca:	4607      	mov	r7, r0
 80176cc:	db7e      	blt.n	80177cc <quorem+0x10c>
 80176ce:	3c01      	subs	r4, #1
 80176d0:	f101 0814 	add.w	r8, r1, #20
 80176d4:	f100 0514 	add.w	r5, r0, #20
 80176d8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80176dc:	9301      	str	r3, [sp, #4]
 80176de:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80176e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80176e6:	3301      	adds	r3, #1
 80176e8:	429a      	cmp	r2, r3
 80176ea:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80176ee:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80176f2:	fbb2 f6f3 	udiv	r6, r2, r3
 80176f6:	d331      	bcc.n	801775c <quorem+0x9c>
 80176f8:	f04f 0e00 	mov.w	lr, #0
 80176fc:	4640      	mov	r0, r8
 80176fe:	46ac      	mov	ip, r5
 8017700:	46f2      	mov	sl, lr
 8017702:	f850 2b04 	ldr.w	r2, [r0], #4
 8017706:	b293      	uxth	r3, r2
 8017708:	fb06 e303 	mla	r3, r6, r3, lr
 801770c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8017710:	0c1a      	lsrs	r2, r3, #16
 8017712:	b29b      	uxth	r3, r3
 8017714:	ebaa 0303 	sub.w	r3, sl, r3
 8017718:	f8dc a000 	ldr.w	sl, [ip]
 801771c:	fa13 f38a 	uxtah	r3, r3, sl
 8017720:	fb06 220e 	mla	r2, r6, lr, r2
 8017724:	9300      	str	r3, [sp, #0]
 8017726:	9b00      	ldr	r3, [sp, #0]
 8017728:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801772c:	b292      	uxth	r2, r2
 801772e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8017732:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017736:	f8bd 3000 	ldrh.w	r3, [sp]
 801773a:	4581      	cmp	r9, r0
 801773c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017740:	f84c 3b04 	str.w	r3, [ip], #4
 8017744:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8017748:	d2db      	bcs.n	8017702 <quorem+0x42>
 801774a:	f855 300b 	ldr.w	r3, [r5, fp]
 801774e:	b92b      	cbnz	r3, 801775c <quorem+0x9c>
 8017750:	9b01      	ldr	r3, [sp, #4]
 8017752:	3b04      	subs	r3, #4
 8017754:	429d      	cmp	r5, r3
 8017756:	461a      	mov	r2, r3
 8017758:	d32c      	bcc.n	80177b4 <quorem+0xf4>
 801775a:	613c      	str	r4, [r7, #16]
 801775c:	4638      	mov	r0, r7
 801775e:	f001 f9a5 	bl	8018aac <__mcmp>
 8017762:	2800      	cmp	r0, #0
 8017764:	db22      	blt.n	80177ac <quorem+0xec>
 8017766:	3601      	adds	r6, #1
 8017768:	4629      	mov	r1, r5
 801776a:	2000      	movs	r0, #0
 801776c:	f858 2b04 	ldr.w	r2, [r8], #4
 8017770:	f8d1 c000 	ldr.w	ip, [r1]
 8017774:	b293      	uxth	r3, r2
 8017776:	1ac3      	subs	r3, r0, r3
 8017778:	0c12      	lsrs	r2, r2, #16
 801777a:	fa13 f38c 	uxtah	r3, r3, ip
 801777e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8017782:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017786:	b29b      	uxth	r3, r3
 8017788:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801778c:	45c1      	cmp	r9, r8
 801778e:	f841 3b04 	str.w	r3, [r1], #4
 8017792:	ea4f 4022 	mov.w	r0, r2, asr #16
 8017796:	d2e9      	bcs.n	801776c <quorem+0xac>
 8017798:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801779c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80177a0:	b922      	cbnz	r2, 80177ac <quorem+0xec>
 80177a2:	3b04      	subs	r3, #4
 80177a4:	429d      	cmp	r5, r3
 80177a6:	461a      	mov	r2, r3
 80177a8:	d30a      	bcc.n	80177c0 <quorem+0x100>
 80177aa:	613c      	str	r4, [r7, #16]
 80177ac:	4630      	mov	r0, r6
 80177ae:	b003      	add	sp, #12
 80177b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80177b4:	6812      	ldr	r2, [r2, #0]
 80177b6:	3b04      	subs	r3, #4
 80177b8:	2a00      	cmp	r2, #0
 80177ba:	d1ce      	bne.n	801775a <quorem+0x9a>
 80177bc:	3c01      	subs	r4, #1
 80177be:	e7c9      	b.n	8017754 <quorem+0x94>
 80177c0:	6812      	ldr	r2, [r2, #0]
 80177c2:	3b04      	subs	r3, #4
 80177c4:	2a00      	cmp	r2, #0
 80177c6:	d1f0      	bne.n	80177aa <quorem+0xea>
 80177c8:	3c01      	subs	r4, #1
 80177ca:	e7eb      	b.n	80177a4 <quorem+0xe4>
 80177cc:	2000      	movs	r0, #0
 80177ce:	e7ee      	b.n	80177ae <quorem+0xee>

080177d0 <_dtoa_r>:
 80177d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80177d4:	ed2d 8b04 	vpush	{d8-d9}
 80177d8:	69c5      	ldr	r5, [r0, #28]
 80177da:	b093      	sub	sp, #76	; 0x4c
 80177dc:	ed8d 0b02 	vstr	d0, [sp, #8]
 80177e0:	ec57 6b10 	vmov	r6, r7, d0
 80177e4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80177e8:	9107      	str	r1, [sp, #28]
 80177ea:	4604      	mov	r4, r0
 80177ec:	920a      	str	r2, [sp, #40]	; 0x28
 80177ee:	930d      	str	r3, [sp, #52]	; 0x34
 80177f0:	b975      	cbnz	r5, 8017810 <_dtoa_r+0x40>
 80177f2:	2010      	movs	r0, #16
 80177f4:	f000 fe2a 	bl	801844c <malloc>
 80177f8:	4602      	mov	r2, r0
 80177fa:	61e0      	str	r0, [r4, #28]
 80177fc:	b920      	cbnz	r0, 8017808 <_dtoa_r+0x38>
 80177fe:	4bae      	ldr	r3, [pc, #696]	; (8017ab8 <_dtoa_r+0x2e8>)
 8017800:	21ef      	movs	r1, #239	; 0xef
 8017802:	48ae      	ldr	r0, [pc, #696]	; (8017abc <_dtoa_r+0x2ec>)
 8017804:	f7ff ff3e 	bl	8017684 <__assert_func>
 8017808:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801780c:	6005      	str	r5, [r0, #0]
 801780e:	60c5      	str	r5, [r0, #12]
 8017810:	69e3      	ldr	r3, [r4, #28]
 8017812:	6819      	ldr	r1, [r3, #0]
 8017814:	b151      	cbz	r1, 801782c <_dtoa_r+0x5c>
 8017816:	685a      	ldr	r2, [r3, #4]
 8017818:	604a      	str	r2, [r1, #4]
 801781a:	2301      	movs	r3, #1
 801781c:	4093      	lsls	r3, r2
 801781e:	608b      	str	r3, [r1, #8]
 8017820:	4620      	mov	r0, r4
 8017822:	f000 ff07 	bl	8018634 <_Bfree>
 8017826:	69e3      	ldr	r3, [r4, #28]
 8017828:	2200      	movs	r2, #0
 801782a:	601a      	str	r2, [r3, #0]
 801782c:	1e3b      	subs	r3, r7, #0
 801782e:	bfbb      	ittet	lt
 8017830:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8017834:	9303      	strlt	r3, [sp, #12]
 8017836:	2300      	movge	r3, #0
 8017838:	2201      	movlt	r2, #1
 801783a:	bfac      	ite	ge
 801783c:	f8c8 3000 	strge.w	r3, [r8]
 8017840:	f8c8 2000 	strlt.w	r2, [r8]
 8017844:	4b9e      	ldr	r3, [pc, #632]	; (8017ac0 <_dtoa_r+0x2f0>)
 8017846:	f8dd 800c 	ldr.w	r8, [sp, #12]
 801784a:	ea33 0308 	bics.w	r3, r3, r8
 801784e:	d11b      	bne.n	8017888 <_dtoa_r+0xb8>
 8017850:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8017852:	f242 730f 	movw	r3, #9999	; 0x270f
 8017856:	6013      	str	r3, [r2, #0]
 8017858:	f3c8 0313 	ubfx	r3, r8, #0, #20
 801785c:	4333      	orrs	r3, r6
 801785e:	f000 8593 	beq.w	8018388 <_dtoa_r+0xbb8>
 8017862:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017864:	b963      	cbnz	r3, 8017880 <_dtoa_r+0xb0>
 8017866:	4b97      	ldr	r3, [pc, #604]	; (8017ac4 <_dtoa_r+0x2f4>)
 8017868:	e027      	b.n	80178ba <_dtoa_r+0xea>
 801786a:	4b97      	ldr	r3, [pc, #604]	; (8017ac8 <_dtoa_r+0x2f8>)
 801786c:	9300      	str	r3, [sp, #0]
 801786e:	3308      	adds	r3, #8
 8017870:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8017872:	6013      	str	r3, [r2, #0]
 8017874:	9800      	ldr	r0, [sp, #0]
 8017876:	b013      	add	sp, #76	; 0x4c
 8017878:	ecbd 8b04 	vpop	{d8-d9}
 801787c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017880:	4b90      	ldr	r3, [pc, #576]	; (8017ac4 <_dtoa_r+0x2f4>)
 8017882:	9300      	str	r3, [sp, #0]
 8017884:	3303      	adds	r3, #3
 8017886:	e7f3      	b.n	8017870 <_dtoa_r+0xa0>
 8017888:	ed9d 7b02 	vldr	d7, [sp, #8]
 801788c:	2200      	movs	r2, #0
 801788e:	ec51 0b17 	vmov	r0, r1, d7
 8017892:	eeb0 8a47 	vmov.f32	s16, s14
 8017896:	eef0 8a67 	vmov.f32	s17, s15
 801789a:	2300      	movs	r3, #0
 801789c:	f7e9 f914 	bl	8000ac8 <__aeabi_dcmpeq>
 80178a0:	4681      	mov	r9, r0
 80178a2:	b160      	cbz	r0, 80178be <_dtoa_r+0xee>
 80178a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80178a6:	2301      	movs	r3, #1
 80178a8:	6013      	str	r3, [r2, #0]
 80178aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80178ac:	2b00      	cmp	r3, #0
 80178ae:	f000 8568 	beq.w	8018382 <_dtoa_r+0xbb2>
 80178b2:	4b86      	ldr	r3, [pc, #536]	; (8017acc <_dtoa_r+0x2fc>)
 80178b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80178b6:	6013      	str	r3, [r2, #0]
 80178b8:	3b01      	subs	r3, #1
 80178ba:	9300      	str	r3, [sp, #0]
 80178bc:	e7da      	b.n	8017874 <_dtoa_r+0xa4>
 80178be:	aa10      	add	r2, sp, #64	; 0x40
 80178c0:	a911      	add	r1, sp, #68	; 0x44
 80178c2:	4620      	mov	r0, r4
 80178c4:	eeb0 0a48 	vmov.f32	s0, s16
 80178c8:	eef0 0a68 	vmov.f32	s1, s17
 80178cc:	f001 f994 	bl	8018bf8 <__d2b>
 80178d0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80178d4:	4682      	mov	sl, r0
 80178d6:	2d00      	cmp	r5, #0
 80178d8:	d07f      	beq.n	80179da <_dtoa_r+0x20a>
 80178da:	ee18 3a90 	vmov	r3, s17
 80178de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80178e2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80178e6:	ec51 0b18 	vmov	r0, r1, d8
 80178ea:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80178ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80178f2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80178f6:	4619      	mov	r1, r3
 80178f8:	2200      	movs	r2, #0
 80178fa:	4b75      	ldr	r3, [pc, #468]	; (8017ad0 <_dtoa_r+0x300>)
 80178fc:	f7e8 fcc4 	bl	8000288 <__aeabi_dsub>
 8017900:	a367      	add	r3, pc, #412	; (adr r3, 8017aa0 <_dtoa_r+0x2d0>)
 8017902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017906:	f7e8 fe77 	bl	80005f8 <__aeabi_dmul>
 801790a:	a367      	add	r3, pc, #412	; (adr r3, 8017aa8 <_dtoa_r+0x2d8>)
 801790c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017910:	f7e8 fcbc 	bl	800028c <__adddf3>
 8017914:	4606      	mov	r6, r0
 8017916:	4628      	mov	r0, r5
 8017918:	460f      	mov	r7, r1
 801791a:	f7e8 fe03 	bl	8000524 <__aeabi_i2d>
 801791e:	a364      	add	r3, pc, #400	; (adr r3, 8017ab0 <_dtoa_r+0x2e0>)
 8017920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017924:	f7e8 fe68 	bl	80005f8 <__aeabi_dmul>
 8017928:	4602      	mov	r2, r0
 801792a:	460b      	mov	r3, r1
 801792c:	4630      	mov	r0, r6
 801792e:	4639      	mov	r1, r7
 8017930:	f7e8 fcac 	bl	800028c <__adddf3>
 8017934:	4606      	mov	r6, r0
 8017936:	460f      	mov	r7, r1
 8017938:	f7e9 f90e 	bl	8000b58 <__aeabi_d2iz>
 801793c:	2200      	movs	r2, #0
 801793e:	4683      	mov	fp, r0
 8017940:	2300      	movs	r3, #0
 8017942:	4630      	mov	r0, r6
 8017944:	4639      	mov	r1, r7
 8017946:	f7e9 f8c9 	bl	8000adc <__aeabi_dcmplt>
 801794a:	b148      	cbz	r0, 8017960 <_dtoa_r+0x190>
 801794c:	4658      	mov	r0, fp
 801794e:	f7e8 fde9 	bl	8000524 <__aeabi_i2d>
 8017952:	4632      	mov	r2, r6
 8017954:	463b      	mov	r3, r7
 8017956:	f7e9 f8b7 	bl	8000ac8 <__aeabi_dcmpeq>
 801795a:	b908      	cbnz	r0, 8017960 <_dtoa_r+0x190>
 801795c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8017960:	f1bb 0f16 	cmp.w	fp, #22
 8017964:	d857      	bhi.n	8017a16 <_dtoa_r+0x246>
 8017966:	4b5b      	ldr	r3, [pc, #364]	; (8017ad4 <_dtoa_r+0x304>)
 8017968:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801796c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017970:	ec51 0b18 	vmov	r0, r1, d8
 8017974:	f7e9 f8b2 	bl	8000adc <__aeabi_dcmplt>
 8017978:	2800      	cmp	r0, #0
 801797a:	d04e      	beq.n	8017a1a <_dtoa_r+0x24a>
 801797c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8017980:	2300      	movs	r3, #0
 8017982:	930c      	str	r3, [sp, #48]	; 0x30
 8017984:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8017986:	1b5b      	subs	r3, r3, r5
 8017988:	1e5a      	subs	r2, r3, #1
 801798a:	bf45      	ittet	mi
 801798c:	f1c3 0301 	rsbmi	r3, r3, #1
 8017990:	9305      	strmi	r3, [sp, #20]
 8017992:	2300      	movpl	r3, #0
 8017994:	2300      	movmi	r3, #0
 8017996:	9206      	str	r2, [sp, #24]
 8017998:	bf54      	ite	pl
 801799a:	9305      	strpl	r3, [sp, #20]
 801799c:	9306      	strmi	r3, [sp, #24]
 801799e:	f1bb 0f00 	cmp.w	fp, #0
 80179a2:	db3c      	blt.n	8017a1e <_dtoa_r+0x24e>
 80179a4:	9b06      	ldr	r3, [sp, #24]
 80179a6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80179aa:	445b      	add	r3, fp
 80179ac:	9306      	str	r3, [sp, #24]
 80179ae:	2300      	movs	r3, #0
 80179b0:	9308      	str	r3, [sp, #32]
 80179b2:	9b07      	ldr	r3, [sp, #28]
 80179b4:	2b09      	cmp	r3, #9
 80179b6:	d868      	bhi.n	8017a8a <_dtoa_r+0x2ba>
 80179b8:	2b05      	cmp	r3, #5
 80179ba:	bfc4      	itt	gt
 80179bc:	3b04      	subgt	r3, #4
 80179be:	9307      	strgt	r3, [sp, #28]
 80179c0:	9b07      	ldr	r3, [sp, #28]
 80179c2:	f1a3 0302 	sub.w	r3, r3, #2
 80179c6:	bfcc      	ite	gt
 80179c8:	2500      	movgt	r5, #0
 80179ca:	2501      	movle	r5, #1
 80179cc:	2b03      	cmp	r3, #3
 80179ce:	f200 8085 	bhi.w	8017adc <_dtoa_r+0x30c>
 80179d2:	e8df f003 	tbb	[pc, r3]
 80179d6:	3b2e      	.short	0x3b2e
 80179d8:	5839      	.short	0x5839
 80179da:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80179de:	441d      	add	r5, r3
 80179e0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80179e4:	2b20      	cmp	r3, #32
 80179e6:	bfc1      	itttt	gt
 80179e8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80179ec:	fa08 f803 	lslgt.w	r8, r8, r3
 80179f0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80179f4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80179f8:	bfd6      	itet	le
 80179fa:	f1c3 0320 	rsble	r3, r3, #32
 80179fe:	ea48 0003 	orrgt.w	r0, r8, r3
 8017a02:	fa06 f003 	lslle.w	r0, r6, r3
 8017a06:	f7e8 fd7d 	bl	8000504 <__aeabi_ui2d>
 8017a0a:	2201      	movs	r2, #1
 8017a0c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8017a10:	3d01      	subs	r5, #1
 8017a12:	920e      	str	r2, [sp, #56]	; 0x38
 8017a14:	e76f      	b.n	80178f6 <_dtoa_r+0x126>
 8017a16:	2301      	movs	r3, #1
 8017a18:	e7b3      	b.n	8017982 <_dtoa_r+0x1b2>
 8017a1a:	900c      	str	r0, [sp, #48]	; 0x30
 8017a1c:	e7b2      	b.n	8017984 <_dtoa_r+0x1b4>
 8017a1e:	9b05      	ldr	r3, [sp, #20]
 8017a20:	eba3 030b 	sub.w	r3, r3, fp
 8017a24:	9305      	str	r3, [sp, #20]
 8017a26:	f1cb 0300 	rsb	r3, fp, #0
 8017a2a:	9308      	str	r3, [sp, #32]
 8017a2c:	2300      	movs	r3, #0
 8017a2e:	930b      	str	r3, [sp, #44]	; 0x2c
 8017a30:	e7bf      	b.n	80179b2 <_dtoa_r+0x1e2>
 8017a32:	2300      	movs	r3, #0
 8017a34:	9309      	str	r3, [sp, #36]	; 0x24
 8017a36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017a38:	2b00      	cmp	r3, #0
 8017a3a:	dc52      	bgt.n	8017ae2 <_dtoa_r+0x312>
 8017a3c:	2301      	movs	r3, #1
 8017a3e:	9301      	str	r3, [sp, #4]
 8017a40:	9304      	str	r3, [sp, #16]
 8017a42:	461a      	mov	r2, r3
 8017a44:	920a      	str	r2, [sp, #40]	; 0x28
 8017a46:	e00b      	b.n	8017a60 <_dtoa_r+0x290>
 8017a48:	2301      	movs	r3, #1
 8017a4a:	e7f3      	b.n	8017a34 <_dtoa_r+0x264>
 8017a4c:	2300      	movs	r3, #0
 8017a4e:	9309      	str	r3, [sp, #36]	; 0x24
 8017a50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017a52:	445b      	add	r3, fp
 8017a54:	9301      	str	r3, [sp, #4]
 8017a56:	3301      	adds	r3, #1
 8017a58:	2b01      	cmp	r3, #1
 8017a5a:	9304      	str	r3, [sp, #16]
 8017a5c:	bfb8      	it	lt
 8017a5e:	2301      	movlt	r3, #1
 8017a60:	69e0      	ldr	r0, [r4, #28]
 8017a62:	2100      	movs	r1, #0
 8017a64:	2204      	movs	r2, #4
 8017a66:	f102 0614 	add.w	r6, r2, #20
 8017a6a:	429e      	cmp	r6, r3
 8017a6c:	d93d      	bls.n	8017aea <_dtoa_r+0x31a>
 8017a6e:	6041      	str	r1, [r0, #4]
 8017a70:	4620      	mov	r0, r4
 8017a72:	f000 fd9f 	bl	80185b4 <_Balloc>
 8017a76:	9000      	str	r0, [sp, #0]
 8017a78:	2800      	cmp	r0, #0
 8017a7a:	d139      	bne.n	8017af0 <_dtoa_r+0x320>
 8017a7c:	4b16      	ldr	r3, [pc, #88]	; (8017ad8 <_dtoa_r+0x308>)
 8017a7e:	4602      	mov	r2, r0
 8017a80:	f240 11af 	movw	r1, #431	; 0x1af
 8017a84:	e6bd      	b.n	8017802 <_dtoa_r+0x32>
 8017a86:	2301      	movs	r3, #1
 8017a88:	e7e1      	b.n	8017a4e <_dtoa_r+0x27e>
 8017a8a:	2501      	movs	r5, #1
 8017a8c:	2300      	movs	r3, #0
 8017a8e:	9307      	str	r3, [sp, #28]
 8017a90:	9509      	str	r5, [sp, #36]	; 0x24
 8017a92:	f04f 33ff 	mov.w	r3, #4294967295
 8017a96:	9301      	str	r3, [sp, #4]
 8017a98:	9304      	str	r3, [sp, #16]
 8017a9a:	2200      	movs	r2, #0
 8017a9c:	2312      	movs	r3, #18
 8017a9e:	e7d1      	b.n	8017a44 <_dtoa_r+0x274>
 8017aa0:	636f4361 	.word	0x636f4361
 8017aa4:	3fd287a7 	.word	0x3fd287a7
 8017aa8:	8b60c8b3 	.word	0x8b60c8b3
 8017aac:	3fc68a28 	.word	0x3fc68a28
 8017ab0:	509f79fb 	.word	0x509f79fb
 8017ab4:	3fd34413 	.word	0x3fd34413
 8017ab8:	0801c27a 	.word	0x0801c27a
 8017abc:	0801c467 	.word	0x0801c467
 8017ac0:	7ff00000 	.word	0x7ff00000
 8017ac4:	0801c463 	.word	0x0801c463
 8017ac8:	0801c45a 	.word	0x0801c45a
 8017acc:	0801c3fb 	.word	0x0801c3fb
 8017ad0:	3ff80000 	.word	0x3ff80000
 8017ad4:	0801c558 	.word	0x0801c558
 8017ad8:	0801c4bf 	.word	0x0801c4bf
 8017adc:	2301      	movs	r3, #1
 8017ade:	9309      	str	r3, [sp, #36]	; 0x24
 8017ae0:	e7d7      	b.n	8017a92 <_dtoa_r+0x2c2>
 8017ae2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017ae4:	9301      	str	r3, [sp, #4]
 8017ae6:	9304      	str	r3, [sp, #16]
 8017ae8:	e7ba      	b.n	8017a60 <_dtoa_r+0x290>
 8017aea:	3101      	adds	r1, #1
 8017aec:	0052      	lsls	r2, r2, #1
 8017aee:	e7ba      	b.n	8017a66 <_dtoa_r+0x296>
 8017af0:	69e3      	ldr	r3, [r4, #28]
 8017af2:	9a00      	ldr	r2, [sp, #0]
 8017af4:	601a      	str	r2, [r3, #0]
 8017af6:	9b04      	ldr	r3, [sp, #16]
 8017af8:	2b0e      	cmp	r3, #14
 8017afa:	f200 80a8 	bhi.w	8017c4e <_dtoa_r+0x47e>
 8017afe:	2d00      	cmp	r5, #0
 8017b00:	f000 80a5 	beq.w	8017c4e <_dtoa_r+0x47e>
 8017b04:	f1bb 0f00 	cmp.w	fp, #0
 8017b08:	dd38      	ble.n	8017b7c <_dtoa_r+0x3ac>
 8017b0a:	4bc0      	ldr	r3, [pc, #768]	; (8017e0c <_dtoa_r+0x63c>)
 8017b0c:	f00b 020f 	and.w	r2, fp, #15
 8017b10:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017b14:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8017b18:	e9d3 6700 	ldrd	r6, r7, [r3]
 8017b1c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8017b20:	d019      	beq.n	8017b56 <_dtoa_r+0x386>
 8017b22:	4bbb      	ldr	r3, [pc, #748]	; (8017e10 <_dtoa_r+0x640>)
 8017b24:	ec51 0b18 	vmov	r0, r1, d8
 8017b28:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8017b2c:	f7e8 fe8e 	bl	800084c <__aeabi_ddiv>
 8017b30:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017b34:	f008 080f 	and.w	r8, r8, #15
 8017b38:	2503      	movs	r5, #3
 8017b3a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8017e10 <_dtoa_r+0x640>
 8017b3e:	f1b8 0f00 	cmp.w	r8, #0
 8017b42:	d10a      	bne.n	8017b5a <_dtoa_r+0x38a>
 8017b44:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017b48:	4632      	mov	r2, r6
 8017b4a:	463b      	mov	r3, r7
 8017b4c:	f7e8 fe7e 	bl	800084c <__aeabi_ddiv>
 8017b50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017b54:	e02b      	b.n	8017bae <_dtoa_r+0x3de>
 8017b56:	2502      	movs	r5, #2
 8017b58:	e7ef      	b.n	8017b3a <_dtoa_r+0x36a>
 8017b5a:	f018 0f01 	tst.w	r8, #1
 8017b5e:	d008      	beq.n	8017b72 <_dtoa_r+0x3a2>
 8017b60:	4630      	mov	r0, r6
 8017b62:	4639      	mov	r1, r7
 8017b64:	e9d9 2300 	ldrd	r2, r3, [r9]
 8017b68:	f7e8 fd46 	bl	80005f8 <__aeabi_dmul>
 8017b6c:	3501      	adds	r5, #1
 8017b6e:	4606      	mov	r6, r0
 8017b70:	460f      	mov	r7, r1
 8017b72:	ea4f 0868 	mov.w	r8, r8, asr #1
 8017b76:	f109 0908 	add.w	r9, r9, #8
 8017b7a:	e7e0      	b.n	8017b3e <_dtoa_r+0x36e>
 8017b7c:	f000 809f 	beq.w	8017cbe <_dtoa_r+0x4ee>
 8017b80:	f1cb 0600 	rsb	r6, fp, #0
 8017b84:	4ba1      	ldr	r3, [pc, #644]	; (8017e0c <_dtoa_r+0x63c>)
 8017b86:	4fa2      	ldr	r7, [pc, #648]	; (8017e10 <_dtoa_r+0x640>)
 8017b88:	f006 020f 	and.w	r2, r6, #15
 8017b8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017b94:	ec51 0b18 	vmov	r0, r1, d8
 8017b98:	f7e8 fd2e 	bl	80005f8 <__aeabi_dmul>
 8017b9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017ba0:	1136      	asrs	r6, r6, #4
 8017ba2:	2300      	movs	r3, #0
 8017ba4:	2502      	movs	r5, #2
 8017ba6:	2e00      	cmp	r6, #0
 8017ba8:	d17e      	bne.n	8017ca8 <_dtoa_r+0x4d8>
 8017baa:	2b00      	cmp	r3, #0
 8017bac:	d1d0      	bne.n	8017b50 <_dtoa_r+0x380>
 8017bae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017bb0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8017bb4:	2b00      	cmp	r3, #0
 8017bb6:	f000 8084 	beq.w	8017cc2 <_dtoa_r+0x4f2>
 8017bba:	4b96      	ldr	r3, [pc, #600]	; (8017e14 <_dtoa_r+0x644>)
 8017bbc:	2200      	movs	r2, #0
 8017bbe:	4640      	mov	r0, r8
 8017bc0:	4649      	mov	r1, r9
 8017bc2:	f7e8 ff8b 	bl	8000adc <__aeabi_dcmplt>
 8017bc6:	2800      	cmp	r0, #0
 8017bc8:	d07b      	beq.n	8017cc2 <_dtoa_r+0x4f2>
 8017bca:	9b04      	ldr	r3, [sp, #16]
 8017bcc:	2b00      	cmp	r3, #0
 8017bce:	d078      	beq.n	8017cc2 <_dtoa_r+0x4f2>
 8017bd0:	9b01      	ldr	r3, [sp, #4]
 8017bd2:	2b00      	cmp	r3, #0
 8017bd4:	dd39      	ble.n	8017c4a <_dtoa_r+0x47a>
 8017bd6:	4b90      	ldr	r3, [pc, #576]	; (8017e18 <_dtoa_r+0x648>)
 8017bd8:	2200      	movs	r2, #0
 8017bda:	4640      	mov	r0, r8
 8017bdc:	4649      	mov	r1, r9
 8017bde:	f7e8 fd0b 	bl	80005f8 <__aeabi_dmul>
 8017be2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017be6:	9e01      	ldr	r6, [sp, #4]
 8017be8:	f10b 37ff 	add.w	r7, fp, #4294967295
 8017bec:	3501      	adds	r5, #1
 8017bee:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8017bf2:	4628      	mov	r0, r5
 8017bf4:	f7e8 fc96 	bl	8000524 <__aeabi_i2d>
 8017bf8:	4642      	mov	r2, r8
 8017bfa:	464b      	mov	r3, r9
 8017bfc:	f7e8 fcfc 	bl	80005f8 <__aeabi_dmul>
 8017c00:	4b86      	ldr	r3, [pc, #536]	; (8017e1c <_dtoa_r+0x64c>)
 8017c02:	2200      	movs	r2, #0
 8017c04:	f7e8 fb42 	bl	800028c <__adddf3>
 8017c08:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8017c0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017c10:	9303      	str	r3, [sp, #12]
 8017c12:	2e00      	cmp	r6, #0
 8017c14:	d158      	bne.n	8017cc8 <_dtoa_r+0x4f8>
 8017c16:	4b82      	ldr	r3, [pc, #520]	; (8017e20 <_dtoa_r+0x650>)
 8017c18:	2200      	movs	r2, #0
 8017c1a:	4640      	mov	r0, r8
 8017c1c:	4649      	mov	r1, r9
 8017c1e:	f7e8 fb33 	bl	8000288 <__aeabi_dsub>
 8017c22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017c26:	4680      	mov	r8, r0
 8017c28:	4689      	mov	r9, r1
 8017c2a:	f7e8 ff75 	bl	8000b18 <__aeabi_dcmpgt>
 8017c2e:	2800      	cmp	r0, #0
 8017c30:	f040 8296 	bne.w	8018160 <_dtoa_r+0x990>
 8017c34:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8017c38:	4640      	mov	r0, r8
 8017c3a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017c3e:	4649      	mov	r1, r9
 8017c40:	f7e8 ff4c 	bl	8000adc <__aeabi_dcmplt>
 8017c44:	2800      	cmp	r0, #0
 8017c46:	f040 8289 	bne.w	801815c <_dtoa_r+0x98c>
 8017c4a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8017c4e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8017c50:	2b00      	cmp	r3, #0
 8017c52:	f2c0 814e 	blt.w	8017ef2 <_dtoa_r+0x722>
 8017c56:	f1bb 0f0e 	cmp.w	fp, #14
 8017c5a:	f300 814a 	bgt.w	8017ef2 <_dtoa_r+0x722>
 8017c5e:	4b6b      	ldr	r3, [pc, #428]	; (8017e0c <_dtoa_r+0x63c>)
 8017c60:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8017c64:	e9d3 8900 	ldrd	r8, r9, [r3]
 8017c68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017c6a:	2b00      	cmp	r3, #0
 8017c6c:	f280 80dc 	bge.w	8017e28 <_dtoa_r+0x658>
 8017c70:	9b04      	ldr	r3, [sp, #16]
 8017c72:	2b00      	cmp	r3, #0
 8017c74:	f300 80d8 	bgt.w	8017e28 <_dtoa_r+0x658>
 8017c78:	f040 826f 	bne.w	801815a <_dtoa_r+0x98a>
 8017c7c:	4b68      	ldr	r3, [pc, #416]	; (8017e20 <_dtoa_r+0x650>)
 8017c7e:	2200      	movs	r2, #0
 8017c80:	4640      	mov	r0, r8
 8017c82:	4649      	mov	r1, r9
 8017c84:	f7e8 fcb8 	bl	80005f8 <__aeabi_dmul>
 8017c88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017c8c:	f7e8 ff3a 	bl	8000b04 <__aeabi_dcmpge>
 8017c90:	9e04      	ldr	r6, [sp, #16]
 8017c92:	4637      	mov	r7, r6
 8017c94:	2800      	cmp	r0, #0
 8017c96:	f040 8245 	bne.w	8018124 <_dtoa_r+0x954>
 8017c9a:	9d00      	ldr	r5, [sp, #0]
 8017c9c:	2331      	movs	r3, #49	; 0x31
 8017c9e:	f805 3b01 	strb.w	r3, [r5], #1
 8017ca2:	f10b 0b01 	add.w	fp, fp, #1
 8017ca6:	e241      	b.n	801812c <_dtoa_r+0x95c>
 8017ca8:	07f2      	lsls	r2, r6, #31
 8017caa:	d505      	bpl.n	8017cb8 <_dtoa_r+0x4e8>
 8017cac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017cb0:	f7e8 fca2 	bl	80005f8 <__aeabi_dmul>
 8017cb4:	3501      	adds	r5, #1
 8017cb6:	2301      	movs	r3, #1
 8017cb8:	1076      	asrs	r6, r6, #1
 8017cba:	3708      	adds	r7, #8
 8017cbc:	e773      	b.n	8017ba6 <_dtoa_r+0x3d6>
 8017cbe:	2502      	movs	r5, #2
 8017cc0:	e775      	b.n	8017bae <_dtoa_r+0x3de>
 8017cc2:	9e04      	ldr	r6, [sp, #16]
 8017cc4:	465f      	mov	r7, fp
 8017cc6:	e792      	b.n	8017bee <_dtoa_r+0x41e>
 8017cc8:	9900      	ldr	r1, [sp, #0]
 8017cca:	4b50      	ldr	r3, [pc, #320]	; (8017e0c <_dtoa_r+0x63c>)
 8017ccc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8017cd0:	4431      	add	r1, r6
 8017cd2:	9102      	str	r1, [sp, #8]
 8017cd4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8017cd6:	eeb0 9a47 	vmov.f32	s18, s14
 8017cda:	eef0 9a67 	vmov.f32	s19, s15
 8017cde:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8017ce2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8017ce6:	2900      	cmp	r1, #0
 8017ce8:	d044      	beq.n	8017d74 <_dtoa_r+0x5a4>
 8017cea:	494e      	ldr	r1, [pc, #312]	; (8017e24 <_dtoa_r+0x654>)
 8017cec:	2000      	movs	r0, #0
 8017cee:	f7e8 fdad 	bl	800084c <__aeabi_ddiv>
 8017cf2:	ec53 2b19 	vmov	r2, r3, d9
 8017cf6:	f7e8 fac7 	bl	8000288 <__aeabi_dsub>
 8017cfa:	9d00      	ldr	r5, [sp, #0]
 8017cfc:	ec41 0b19 	vmov	d9, r0, r1
 8017d00:	4649      	mov	r1, r9
 8017d02:	4640      	mov	r0, r8
 8017d04:	f7e8 ff28 	bl	8000b58 <__aeabi_d2iz>
 8017d08:	4606      	mov	r6, r0
 8017d0a:	f7e8 fc0b 	bl	8000524 <__aeabi_i2d>
 8017d0e:	4602      	mov	r2, r0
 8017d10:	460b      	mov	r3, r1
 8017d12:	4640      	mov	r0, r8
 8017d14:	4649      	mov	r1, r9
 8017d16:	f7e8 fab7 	bl	8000288 <__aeabi_dsub>
 8017d1a:	3630      	adds	r6, #48	; 0x30
 8017d1c:	f805 6b01 	strb.w	r6, [r5], #1
 8017d20:	ec53 2b19 	vmov	r2, r3, d9
 8017d24:	4680      	mov	r8, r0
 8017d26:	4689      	mov	r9, r1
 8017d28:	f7e8 fed8 	bl	8000adc <__aeabi_dcmplt>
 8017d2c:	2800      	cmp	r0, #0
 8017d2e:	d164      	bne.n	8017dfa <_dtoa_r+0x62a>
 8017d30:	4642      	mov	r2, r8
 8017d32:	464b      	mov	r3, r9
 8017d34:	4937      	ldr	r1, [pc, #220]	; (8017e14 <_dtoa_r+0x644>)
 8017d36:	2000      	movs	r0, #0
 8017d38:	f7e8 faa6 	bl	8000288 <__aeabi_dsub>
 8017d3c:	ec53 2b19 	vmov	r2, r3, d9
 8017d40:	f7e8 fecc 	bl	8000adc <__aeabi_dcmplt>
 8017d44:	2800      	cmp	r0, #0
 8017d46:	f040 80b6 	bne.w	8017eb6 <_dtoa_r+0x6e6>
 8017d4a:	9b02      	ldr	r3, [sp, #8]
 8017d4c:	429d      	cmp	r5, r3
 8017d4e:	f43f af7c 	beq.w	8017c4a <_dtoa_r+0x47a>
 8017d52:	4b31      	ldr	r3, [pc, #196]	; (8017e18 <_dtoa_r+0x648>)
 8017d54:	ec51 0b19 	vmov	r0, r1, d9
 8017d58:	2200      	movs	r2, #0
 8017d5a:	f7e8 fc4d 	bl	80005f8 <__aeabi_dmul>
 8017d5e:	4b2e      	ldr	r3, [pc, #184]	; (8017e18 <_dtoa_r+0x648>)
 8017d60:	ec41 0b19 	vmov	d9, r0, r1
 8017d64:	2200      	movs	r2, #0
 8017d66:	4640      	mov	r0, r8
 8017d68:	4649      	mov	r1, r9
 8017d6a:	f7e8 fc45 	bl	80005f8 <__aeabi_dmul>
 8017d6e:	4680      	mov	r8, r0
 8017d70:	4689      	mov	r9, r1
 8017d72:	e7c5      	b.n	8017d00 <_dtoa_r+0x530>
 8017d74:	ec51 0b17 	vmov	r0, r1, d7
 8017d78:	f7e8 fc3e 	bl	80005f8 <__aeabi_dmul>
 8017d7c:	9b02      	ldr	r3, [sp, #8]
 8017d7e:	9d00      	ldr	r5, [sp, #0]
 8017d80:	930f      	str	r3, [sp, #60]	; 0x3c
 8017d82:	ec41 0b19 	vmov	d9, r0, r1
 8017d86:	4649      	mov	r1, r9
 8017d88:	4640      	mov	r0, r8
 8017d8a:	f7e8 fee5 	bl	8000b58 <__aeabi_d2iz>
 8017d8e:	4606      	mov	r6, r0
 8017d90:	f7e8 fbc8 	bl	8000524 <__aeabi_i2d>
 8017d94:	3630      	adds	r6, #48	; 0x30
 8017d96:	4602      	mov	r2, r0
 8017d98:	460b      	mov	r3, r1
 8017d9a:	4640      	mov	r0, r8
 8017d9c:	4649      	mov	r1, r9
 8017d9e:	f7e8 fa73 	bl	8000288 <__aeabi_dsub>
 8017da2:	f805 6b01 	strb.w	r6, [r5], #1
 8017da6:	9b02      	ldr	r3, [sp, #8]
 8017da8:	429d      	cmp	r5, r3
 8017daa:	4680      	mov	r8, r0
 8017dac:	4689      	mov	r9, r1
 8017dae:	f04f 0200 	mov.w	r2, #0
 8017db2:	d124      	bne.n	8017dfe <_dtoa_r+0x62e>
 8017db4:	4b1b      	ldr	r3, [pc, #108]	; (8017e24 <_dtoa_r+0x654>)
 8017db6:	ec51 0b19 	vmov	r0, r1, d9
 8017dba:	f7e8 fa67 	bl	800028c <__adddf3>
 8017dbe:	4602      	mov	r2, r0
 8017dc0:	460b      	mov	r3, r1
 8017dc2:	4640      	mov	r0, r8
 8017dc4:	4649      	mov	r1, r9
 8017dc6:	f7e8 fea7 	bl	8000b18 <__aeabi_dcmpgt>
 8017dca:	2800      	cmp	r0, #0
 8017dcc:	d173      	bne.n	8017eb6 <_dtoa_r+0x6e6>
 8017dce:	ec53 2b19 	vmov	r2, r3, d9
 8017dd2:	4914      	ldr	r1, [pc, #80]	; (8017e24 <_dtoa_r+0x654>)
 8017dd4:	2000      	movs	r0, #0
 8017dd6:	f7e8 fa57 	bl	8000288 <__aeabi_dsub>
 8017dda:	4602      	mov	r2, r0
 8017ddc:	460b      	mov	r3, r1
 8017dde:	4640      	mov	r0, r8
 8017de0:	4649      	mov	r1, r9
 8017de2:	f7e8 fe7b 	bl	8000adc <__aeabi_dcmplt>
 8017de6:	2800      	cmp	r0, #0
 8017de8:	f43f af2f 	beq.w	8017c4a <_dtoa_r+0x47a>
 8017dec:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8017dee:	1e6b      	subs	r3, r5, #1
 8017df0:	930f      	str	r3, [sp, #60]	; 0x3c
 8017df2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017df6:	2b30      	cmp	r3, #48	; 0x30
 8017df8:	d0f8      	beq.n	8017dec <_dtoa_r+0x61c>
 8017dfa:	46bb      	mov	fp, r7
 8017dfc:	e04a      	b.n	8017e94 <_dtoa_r+0x6c4>
 8017dfe:	4b06      	ldr	r3, [pc, #24]	; (8017e18 <_dtoa_r+0x648>)
 8017e00:	f7e8 fbfa 	bl	80005f8 <__aeabi_dmul>
 8017e04:	4680      	mov	r8, r0
 8017e06:	4689      	mov	r9, r1
 8017e08:	e7bd      	b.n	8017d86 <_dtoa_r+0x5b6>
 8017e0a:	bf00      	nop
 8017e0c:	0801c558 	.word	0x0801c558
 8017e10:	0801c530 	.word	0x0801c530
 8017e14:	3ff00000 	.word	0x3ff00000
 8017e18:	40240000 	.word	0x40240000
 8017e1c:	401c0000 	.word	0x401c0000
 8017e20:	40140000 	.word	0x40140000
 8017e24:	3fe00000 	.word	0x3fe00000
 8017e28:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8017e2c:	9d00      	ldr	r5, [sp, #0]
 8017e2e:	4642      	mov	r2, r8
 8017e30:	464b      	mov	r3, r9
 8017e32:	4630      	mov	r0, r6
 8017e34:	4639      	mov	r1, r7
 8017e36:	f7e8 fd09 	bl	800084c <__aeabi_ddiv>
 8017e3a:	f7e8 fe8d 	bl	8000b58 <__aeabi_d2iz>
 8017e3e:	9001      	str	r0, [sp, #4]
 8017e40:	f7e8 fb70 	bl	8000524 <__aeabi_i2d>
 8017e44:	4642      	mov	r2, r8
 8017e46:	464b      	mov	r3, r9
 8017e48:	f7e8 fbd6 	bl	80005f8 <__aeabi_dmul>
 8017e4c:	4602      	mov	r2, r0
 8017e4e:	460b      	mov	r3, r1
 8017e50:	4630      	mov	r0, r6
 8017e52:	4639      	mov	r1, r7
 8017e54:	f7e8 fa18 	bl	8000288 <__aeabi_dsub>
 8017e58:	9e01      	ldr	r6, [sp, #4]
 8017e5a:	9f04      	ldr	r7, [sp, #16]
 8017e5c:	3630      	adds	r6, #48	; 0x30
 8017e5e:	f805 6b01 	strb.w	r6, [r5], #1
 8017e62:	9e00      	ldr	r6, [sp, #0]
 8017e64:	1bae      	subs	r6, r5, r6
 8017e66:	42b7      	cmp	r7, r6
 8017e68:	4602      	mov	r2, r0
 8017e6a:	460b      	mov	r3, r1
 8017e6c:	d134      	bne.n	8017ed8 <_dtoa_r+0x708>
 8017e6e:	f7e8 fa0d 	bl	800028c <__adddf3>
 8017e72:	4642      	mov	r2, r8
 8017e74:	464b      	mov	r3, r9
 8017e76:	4606      	mov	r6, r0
 8017e78:	460f      	mov	r7, r1
 8017e7a:	f7e8 fe4d 	bl	8000b18 <__aeabi_dcmpgt>
 8017e7e:	b9c8      	cbnz	r0, 8017eb4 <_dtoa_r+0x6e4>
 8017e80:	4642      	mov	r2, r8
 8017e82:	464b      	mov	r3, r9
 8017e84:	4630      	mov	r0, r6
 8017e86:	4639      	mov	r1, r7
 8017e88:	f7e8 fe1e 	bl	8000ac8 <__aeabi_dcmpeq>
 8017e8c:	b110      	cbz	r0, 8017e94 <_dtoa_r+0x6c4>
 8017e8e:	9b01      	ldr	r3, [sp, #4]
 8017e90:	07db      	lsls	r3, r3, #31
 8017e92:	d40f      	bmi.n	8017eb4 <_dtoa_r+0x6e4>
 8017e94:	4651      	mov	r1, sl
 8017e96:	4620      	mov	r0, r4
 8017e98:	f000 fbcc 	bl	8018634 <_Bfree>
 8017e9c:	2300      	movs	r3, #0
 8017e9e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8017ea0:	702b      	strb	r3, [r5, #0]
 8017ea2:	f10b 0301 	add.w	r3, fp, #1
 8017ea6:	6013      	str	r3, [r2, #0]
 8017ea8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017eaa:	2b00      	cmp	r3, #0
 8017eac:	f43f ace2 	beq.w	8017874 <_dtoa_r+0xa4>
 8017eb0:	601d      	str	r5, [r3, #0]
 8017eb2:	e4df      	b.n	8017874 <_dtoa_r+0xa4>
 8017eb4:	465f      	mov	r7, fp
 8017eb6:	462b      	mov	r3, r5
 8017eb8:	461d      	mov	r5, r3
 8017eba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8017ebe:	2a39      	cmp	r2, #57	; 0x39
 8017ec0:	d106      	bne.n	8017ed0 <_dtoa_r+0x700>
 8017ec2:	9a00      	ldr	r2, [sp, #0]
 8017ec4:	429a      	cmp	r2, r3
 8017ec6:	d1f7      	bne.n	8017eb8 <_dtoa_r+0x6e8>
 8017ec8:	9900      	ldr	r1, [sp, #0]
 8017eca:	2230      	movs	r2, #48	; 0x30
 8017ecc:	3701      	adds	r7, #1
 8017ece:	700a      	strb	r2, [r1, #0]
 8017ed0:	781a      	ldrb	r2, [r3, #0]
 8017ed2:	3201      	adds	r2, #1
 8017ed4:	701a      	strb	r2, [r3, #0]
 8017ed6:	e790      	b.n	8017dfa <_dtoa_r+0x62a>
 8017ed8:	4ba3      	ldr	r3, [pc, #652]	; (8018168 <_dtoa_r+0x998>)
 8017eda:	2200      	movs	r2, #0
 8017edc:	f7e8 fb8c 	bl	80005f8 <__aeabi_dmul>
 8017ee0:	2200      	movs	r2, #0
 8017ee2:	2300      	movs	r3, #0
 8017ee4:	4606      	mov	r6, r0
 8017ee6:	460f      	mov	r7, r1
 8017ee8:	f7e8 fdee 	bl	8000ac8 <__aeabi_dcmpeq>
 8017eec:	2800      	cmp	r0, #0
 8017eee:	d09e      	beq.n	8017e2e <_dtoa_r+0x65e>
 8017ef0:	e7d0      	b.n	8017e94 <_dtoa_r+0x6c4>
 8017ef2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017ef4:	2a00      	cmp	r2, #0
 8017ef6:	f000 80ca 	beq.w	801808e <_dtoa_r+0x8be>
 8017efa:	9a07      	ldr	r2, [sp, #28]
 8017efc:	2a01      	cmp	r2, #1
 8017efe:	f300 80ad 	bgt.w	801805c <_dtoa_r+0x88c>
 8017f02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017f04:	2a00      	cmp	r2, #0
 8017f06:	f000 80a5 	beq.w	8018054 <_dtoa_r+0x884>
 8017f0a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8017f0e:	9e08      	ldr	r6, [sp, #32]
 8017f10:	9d05      	ldr	r5, [sp, #20]
 8017f12:	9a05      	ldr	r2, [sp, #20]
 8017f14:	441a      	add	r2, r3
 8017f16:	9205      	str	r2, [sp, #20]
 8017f18:	9a06      	ldr	r2, [sp, #24]
 8017f1a:	2101      	movs	r1, #1
 8017f1c:	441a      	add	r2, r3
 8017f1e:	4620      	mov	r0, r4
 8017f20:	9206      	str	r2, [sp, #24]
 8017f22:	f000 fc3d 	bl	80187a0 <__i2b>
 8017f26:	4607      	mov	r7, r0
 8017f28:	b165      	cbz	r5, 8017f44 <_dtoa_r+0x774>
 8017f2a:	9b06      	ldr	r3, [sp, #24]
 8017f2c:	2b00      	cmp	r3, #0
 8017f2e:	dd09      	ble.n	8017f44 <_dtoa_r+0x774>
 8017f30:	42ab      	cmp	r3, r5
 8017f32:	9a05      	ldr	r2, [sp, #20]
 8017f34:	bfa8      	it	ge
 8017f36:	462b      	movge	r3, r5
 8017f38:	1ad2      	subs	r2, r2, r3
 8017f3a:	9205      	str	r2, [sp, #20]
 8017f3c:	9a06      	ldr	r2, [sp, #24]
 8017f3e:	1aed      	subs	r5, r5, r3
 8017f40:	1ad3      	subs	r3, r2, r3
 8017f42:	9306      	str	r3, [sp, #24]
 8017f44:	9b08      	ldr	r3, [sp, #32]
 8017f46:	b1f3      	cbz	r3, 8017f86 <_dtoa_r+0x7b6>
 8017f48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017f4a:	2b00      	cmp	r3, #0
 8017f4c:	f000 80a3 	beq.w	8018096 <_dtoa_r+0x8c6>
 8017f50:	2e00      	cmp	r6, #0
 8017f52:	dd10      	ble.n	8017f76 <_dtoa_r+0x7a6>
 8017f54:	4639      	mov	r1, r7
 8017f56:	4632      	mov	r2, r6
 8017f58:	4620      	mov	r0, r4
 8017f5a:	f000 fce1 	bl	8018920 <__pow5mult>
 8017f5e:	4652      	mov	r2, sl
 8017f60:	4601      	mov	r1, r0
 8017f62:	4607      	mov	r7, r0
 8017f64:	4620      	mov	r0, r4
 8017f66:	f000 fc31 	bl	80187cc <__multiply>
 8017f6a:	4651      	mov	r1, sl
 8017f6c:	4680      	mov	r8, r0
 8017f6e:	4620      	mov	r0, r4
 8017f70:	f000 fb60 	bl	8018634 <_Bfree>
 8017f74:	46c2      	mov	sl, r8
 8017f76:	9b08      	ldr	r3, [sp, #32]
 8017f78:	1b9a      	subs	r2, r3, r6
 8017f7a:	d004      	beq.n	8017f86 <_dtoa_r+0x7b6>
 8017f7c:	4651      	mov	r1, sl
 8017f7e:	4620      	mov	r0, r4
 8017f80:	f000 fcce 	bl	8018920 <__pow5mult>
 8017f84:	4682      	mov	sl, r0
 8017f86:	2101      	movs	r1, #1
 8017f88:	4620      	mov	r0, r4
 8017f8a:	f000 fc09 	bl	80187a0 <__i2b>
 8017f8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017f90:	2b00      	cmp	r3, #0
 8017f92:	4606      	mov	r6, r0
 8017f94:	f340 8081 	ble.w	801809a <_dtoa_r+0x8ca>
 8017f98:	461a      	mov	r2, r3
 8017f9a:	4601      	mov	r1, r0
 8017f9c:	4620      	mov	r0, r4
 8017f9e:	f000 fcbf 	bl	8018920 <__pow5mult>
 8017fa2:	9b07      	ldr	r3, [sp, #28]
 8017fa4:	2b01      	cmp	r3, #1
 8017fa6:	4606      	mov	r6, r0
 8017fa8:	dd7a      	ble.n	80180a0 <_dtoa_r+0x8d0>
 8017faa:	f04f 0800 	mov.w	r8, #0
 8017fae:	6933      	ldr	r3, [r6, #16]
 8017fb0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8017fb4:	6918      	ldr	r0, [r3, #16]
 8017fb6:	f000 fba5 	bl	8018704 <__hi0bits>
 8017fba:	f1c0 0020 	rsb	r0, r0, #32
 8017fbe:	9b06      	ldr	r3, [sp, #24]
 8017fc0:	4418      	add	r0, r3
 8017fc2:	f010 001f 	ands.w	r0, r0, #31
 8017fc6:	f000 8094 	beq.w	80180f2 <_dtoa_r+0x922>
 8017fca:	f1c0 0320 	rsb	r3, r0, #32
 8017fce:	2b04      	cmp	r3, #4
 8017fd0:	f340 8085 	ble.w	80180de <_dtoa_r+0x90e>
 8017fd4:	9b05      	ldr	r3, [sp, #20]
 8017fd6:	f1c0 001c 	rsb	r0, r0, #28
 8017fda:	4403      	add	r3, r0
 8017fdc:	9305      	str	r3, [sp, #20]
 8017fde:	9b06      	ldr	r3, [sp, #24]
 8017fe0:	4403      	add	r3, r0
 8017fe2:	4405      	add	r5, r0
 8017fe4:	9306      	str	r3, [sp, #24]
 8017fe6:	9b05      	ldr	r3, [sp, #20]
 8017fe8:	2b00      	cmp	r3, #0
 8017fea:	dd05      	ble.n	8017ff8 <_dtoa_r+0x828>
 8017fec:	4651      	mov	r1, sl
 8017fee:	461a      	mov	r2, r3
 8017ff0:	4620      	mov	r0, r4
 8017ff2:	f000 fcef 	bl	80189d4 <__lshift>
 8017ff6:	4682      	mov	sl, r0
 8017ff8:	9b06      	ldr	r3, [sp, #24]
 8017ffa:	2b00      	cmp	r3, #0
 8017ffc:	dd05      	ble.n	801800a <_dtoa_r+0x83a>
 8017ffe:	4631      	mov	r1, r6
 8018000:	461a      	mov	r2, r3
 8018002:	4620      	mov	r0, r4
 8018004:	f000 fce6 	bl	80189d4 <__lshift>
 8018008:	4606      	mov	r6, r0
 801800a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801800c:	2b00      	cmp	r3, #0
 801800e:	d072      	beq.n	80180f6 <_dtoa_r+0x926>
 8018010:	4631      	mov	r1, r6
 8018012:	4650      	mov	r0, sl
 8018014:	f000 fd4a 	bl	8018aac <__mcmp>
 8018018:	2800      	cmp	r0, #0
 801801a:	da6c      	bge.n	80180f6 <_dtoa_r+0x926>
 801801c:	2300      	movs	r3, #0
 801801e:	4651      	mov	r1, sl
 8018020:	220a      	movs	r2, #10
 8018022:	4620      	mov	r0, r4
 8018024:	f000 fb28 	bl	8018678 <__multadd>
 8018028:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801802a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801802e:	4682      	mov	sl, r0
 8018030:	2b00      	cmp	r3, #0
 8018032:	f000 81b0 	beq.w	8018396 <_dtoa_r+0xbc6>
 8018036:	2300      	movs	r3, #0
 8018038:	4639      	mov	r1, r7
 801803a:	220a      	movs	r2, #10
 801803c:	4620      	mov	r0, r4
 801803e:	f000 fb1b 	bl	8018678 <__multadd>
 8018042:	9b01      	ldr	r3, [sp, #4]
 8018044:	2b00      	cmp	r3, #0
 8018046:	4607      	mov	r7, r0
 8018048:	f300 8096 	bgt.w	8018178 <_dtoa_r+0x9a8>
 801804c:	9b07      	ldr	r3, [sp, #28]
 801804e:	2b02      	cmp	r3, #2
 8018050:	dc59      	bgt.n	8018106 <_dtoa_r+0x936>
 8018052:	e091      	b.n	8018178 <_dtoa_r+0x9a8>
 8018054:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8018056:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801805a:	e758      	b.n	8017f0e <_dtoa_r+0x73e>
 801805c:	9b04      	ldr	r3, [sp, #16]
 801805e:	1e5e      	subs	r6, r3, #1
 8018060:	9b08      	ldr	r3, [sp, #32]
 8018062:	42b3      	cmp	r3, r6
 8018064:	bfbf      	itttt	lt
 8018066:	9b08      	ldrlt	r3, [sp, #32]
 8018068:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 801806a:	9608      	strlt	r6, [sp, #32]
 801806c:	1af3      	sublt	r3, r6, r3
 801806e:	bfb4      	ite	lt
 8018070:	18d2      	addlt	r2, r2, r3
 8018072:	1b9e      	subge	r6, r3, r6
 8018074:	9b04      	ldr	r3, [sp, #16]
 8018076:	bfbc      	itt	lt
 8018078:	920b      	strlt	r2, [sp, #44]	; 0x2c
 801807a:	2600      	movlt	r6, #0
 801807c:	2b00      	cmp	r3, #0
 801807e:	bfb7      	itett	lt
 8018080:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8018084:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8018088:	1a9d      	sublt	r5, r3, r2
 801808a:	2300      	movlt	r3, #0
 801808c:	e741      	b.n	8017f12 <_dtoa_r+0x742>
 801808e:	9e08      	ldr	r6, [sp, #32]
 8018090:	9d05      	ldr	r5, [sp, #20]
 8018092:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8018094:	e748      	b.n	8017f28 <_dtoa_r+0x758>
 8018096:	9a08      	ldr	r2, [sp, #32]
 8018098:	e770      	b.n	8017f7c <_dtoa_r+0x7ac>
 801809a:	9b07      	ldr	r3, [sp, #28]
 801809c:	2b01      	cmp	r3, #1
 801809e:	dc19      	bgt.n	80180d4 <_dtoa_r+0x904>
 80180a0:	9b02      	ldr	r3, [sp, #8]
 80180a2:	b9bb      	cbnz	r3, 80180d4 <_dtoa_r+0x904>
 80180a4:	9b03      	ldr	r3, [sp, #12]
 80180a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80180aa:	b99b      	cbnz	r3, 80180d4 <_dtoa_r+0x904>
 80180ac:	9b03      	ldr	r3, [sp, #12]
 80180ae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80180b2:	0d1b      	lsrs	r3, r3, #20
 80180b4:	051b      	lsls	r3, r3, #20
 80180b6:	b183      	cbz	r3, 80180da <_dtoa_r+0x90a>
 80180b8:	9b05      	ldr	r3, [sp, #20]
 80180ba:	3301      	adds	r3, #1
 80180bc:	9305      	str	r3, [sp, #20]
 80180be:	9b06      	ldr	r3, [sp, #24]
 80180c0:	3301      	adds	r3, #1
 80180c2:	9306      	str	r3, [sp, #24]
 80180c4:	f04f 0801 	mov.w	r8, #1
 80180c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80180ca:	2b00      	cmp	r3, #0
 80180cc:	f47f af6f 	bne.w	8017fae <_dtoa_r+0x7de>
 80180d0:	2001      	movs	r0, #1
 80180d2:	e774      	b.n	8017fbe <_dtoa_r+0x7ee>
 80180d4:	f04f 0800 	mov.w	r8, #0
 80180d8:	e7f6      	b.n	80180c8 <_dtoa_r+0x8f8>
 80180da:	4698      	mov	r8, r3
 80180dc:	e7f4      	b.n	80180c8 <_dtoa_r+0x8f8>
 80180de:	d082      	beq.n	8017fe6 <_dtoa_r+0x816>
 80180e0:	9a05      	ldr	r2, [sp, #20]
 80180e2:	331c      	adds	r3, #28
 80180e4:	441a      	add	r2, r3
 80180e6:	9205      	str	r2, [sp, #20]
 80180e8:	9a06      	ldr	r2, [sp, #24]
 80180ea:	441a      	add	r2, r3
 80180ec:	441d      	add	r5, r3
 80180ee:	9206      	str	r2, [sp, #24]
 80180f0:	e779      	b.n	8017fe6 <_dtoa_r+0x816>
 80180f2:	4603      	mov	r3, r0
 80180f4:	e7f4      	b.n	80180e0 <_dtoa_r+0x910>
 80180f6:	9b04      	ldr	r3, [sp, #16]
 80180f8:	2b00      	cmp	r3, #0
 80180fa:	dc37      	bgt.n	801816c <_dtoa_r+0x99c>
 80180fc:	9b07      	ldr	r3, [sp, #28]
 80180fe:	2b02      	cmp	r3, #2
 8018100:	dd34      	ble.n	801816c <_dtoa_r+0x99c>
 8018102:	9b04      	ldr	r3, [sp, #16]
 8018104:	9301      	str	r3, [sp, #4]
 8018106:	9b01      	ldr	r3, [sp, #4]
 8018108:	b963      	cbnz	r3, 8018124 <_dtoa_r+0x954>
 801810a:	4631      	mov	r1, r6
 801810c:	2205      	movs	r2, #5
 801810e:	4620      	mov	r0, r4
 8018110:	f000 fab2 	bl	8018678 <__multadd>
 8018114:	4601      	mov	r1, r0
 8018116:	4606      	mov	r6, r0
 8018118:	4650      	mov	r0, sl
 801811a:	f000 fcc7 	bl	8018aac <__mcmp>
 801811e:	2800      	cmp	r0, #0
 8018120:	f73f adbb 	bgt.w	8017c9a <_dtoa_r+0x4ca>
 8018124:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018126:	9d00      	ldr	r5, [sp, #0]
 8018128:	ea6f 0b03 	mvn.w	fp, r3
 801812c:	f04f 0800 	mov.w	r8, #0
 8018130:	4631      	mov	r1, r6
 8018132:	4620      	mov	r0, r4
 8018134:	f000 fa7e 	bl	8018634 <_Bfree>
 8018138:	2f00      	cmp	r7, #0
 801813a:	f43f aeab 	beq.w	8017e94 <_dtoa_r+0x6c4>
 801813e:	f1b8 0f00 	cmp.w	r8, #0
 8018142:	d005      	beq.n	8018150 <_dtoa_r+0x980>
 8018144:	45b8      	cmp	r8, r7
 8018146:	d003      	beq.n	8018150 <_dtoa_r+0x980>
 8018148:	4641      	mov	r1, r8
 801814a:	4620      	mov	r0, r4
 801814c:	f000 fa72 	bl	8018634 <_Bfree>
 8018150:	4639      	mov	r1, r7
 8018152:	4620      	mov	r0, r4
 8018154:	f000 fa6e 	bl	8018634 <_Bfree>
 8018158:	e69c      	b.n	8017e94 <_dtoa_r+0x6c4>
 801815a:	2600      	movs	r6, #0
 801815c:	4637      	mov	r7, r6
 801815e:	e7e1      	b.n	8018124 <_dtoa_r+0x954>
 8018160:	46bb      	mov	fp, r7
 8018162:	4637      	mov	r7, r6
 8018164:	e599      	b.n	8017c9a <_dtoa_r+0x4ca>
 8018166:	bf00      	nop
 8018168:	40240000 	.word	0x40240000
 801816c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801816e:	2b00      	cmp	r3, #0
 8018170:	f000 80c8 	beq.w	8018304 <_dtoa_r+0xb34>
 8018174:	9b04      	ldr	r3, [sp, #16]
 8018176:	9301      	str	r3, [sp, #4]
 8018178:	2d00      	cmp	r5, #0
 801817a:	dd05      	ble.n	8018188 <_dtoa_r+0x9b8>
 801817c:	4639      	mov	r1, r7
 801817e:	462a      	mov	r2, r5
 8018180:	4620      	mov	r0, r4
 8018182:	f000 fc27 	bl	80189d4 <__lshift>
 8018186:	4607      	mov	r7, r0
 8018188:	f1b8 0f00 	cmp.w	r8, #0
 801818c:	d05b      	beq.n	8018246 <_dtoa_r+0xa76>
 801818e:	6879      	ldr	r1, [r7, #4]
 8018190:	4620      	mov	r0, r4
 8018192:	f000 fa0f 	bl	80185b4 <_Balloc>
 8018196:	4605      	mov	r5, r0
 8018198:	b928      	cbnz	r0, 80181a6 <_dtoa_r+0x9d6>
 801819a:	4b83      	ldr	r3, [pc, #524]	; (80183a8 <_dtoa_r+0xbd8>)
 801819c:	4602      	mov	r2, r0
 801819e:	f240 21ef 	movw	r1, #751	; 0x2ef
 80181a2:	f7ff bb2e 	b.w	8017802 <_dtoa_r+0x32>
 80181a6:	693a      	ldr	r2, [r7, #16]
 80181a8:	3202      	adds	r2, #2
 80181aa:	0092      	lsls	r2, r2, #2
 80181ac:	f107 010c 	add.w	r1, r7, #12
 80181b0:	300c      	adds	r0, #12
 80181b2:	f7ff fa58 	bl	8017666 <memcpy>
 80181b6:	2201      	movs	r2, #1
 80181b8:	4629      	mov	r1, r5
 80181ba:	4620      	mov	r0, r4
 80181bc:	f000 fc0a 	bl	80189d4 <__lshift>
 80181c0:	9b00      	ldr	r3, [sp, #0]
 80181c2:	3301      	adds	r3, #1
 80181c4:	9304      	str	r3, [sp, #16]
 80181c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80181ca:	4413      	add	r3, r2
 80181cc:	9308      	str	r3, [sp, #32]
 80181ce:	9b02      	ldr	r3, [sp, #8]
 80181d0:	f003 0301 	and.w	r3, r3, #1
 80181d4:	46b8      	mov	r8, r7
 80181d6:	9306      	str	r3, [sp, #24]
 80181d8:	4607      	mov	r7, r0
 80181da:	9b04      	ldr	r3, [sp, #16]
 80181dc:	4631      	mov	r1, r6
 80181de:	3b01      	subs	r3, #1
 80181e0:	4650      	mov	r0, sl
 80181e2:	9301      	str	r3, [sp, #4]
 80181e4:	f7ff fa6c 	bl	80176c0 <quorem>
 80181e8:	4641      	mov	r1, r8
 80181ea:	9002      	str	r0, [sp, #8]
 80181ec:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80181f0:	4650      	mov	r0, sl
 80181f2:	f000 fc5b 	bl	8018aac <__mcmp>
 80181f6:	463a      	mov	r2, r7
 80181f8:	9005      	str	r0, [sp, #20]
 80181fa:	4631      	mov	r1, r6
 80181fc:	4620      	mov	r0, r4
 80181fe:	f000 fc71 	bl	8018ae4 <__mdiff>
 8018202:	68c2      	ldr	r2, [r0, #12]
 8018204:	4605      	mov	r5, r0
 8018206:	bb02      	cbnz	r2, 801824a <_dtoa_r+0xa7a>
 8018208:	4601      	mov	r1, r0
 801820a:	4650      	mov	r0, sl
 801820c:	f000 fc4e 	bl	8018aac <__mcmp>
 8018210:	4602      	mov	r2, r0
 8018212:	4629      	mov	r1, r5
 8018214:	4620      	mov	r0, r4
 8018216:	9209      	str	r2, [sp, #36]	; 0x24
 8018218:	f000 fa0c 	bl	8018634 <_Bfree>
 801821c:	9b07      	ldr	r3, [sp, #28]
 801821e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8018220:	9d04      	ldr	r5, [sp, #16]
 8018222:	ea43 0102 	orr.w	r1, r3, r2
 8018226:	9b06      	ldr	r3, [sp, #24]
 8018228:	4319      	orrs	r1, r3
 801822a:	d110      	bne.n	801824e <_dtoa_r+0xa7e>
 801822c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8018230:	d029      	beq.n	8018286 <_dtoa_r+0xab6>
 8018232:	9b05      	ldr	r3, [sp, #20]
 8018234:	2b00      	cmp	r3, #0
 8018236:	dd02      	ble.n	801823e <_dtoa_r+0xa6e>
 8018238:	9b02      	ldr	r3, [sp, #8]
 801823a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 801823e:	9b01      	ldr	r3, [sp, #4]
 8018240:	f883 9000 	strb.w	r9, [r3]
 8018244:	e774      	b.n	8018130 <_dtoa_r+0x960>
 8018246:	4638      	mov	r0, r7
 8018248:	e7ba      	b.n	80181c0 <_dtoa_r+0x9f0>
 801824a:	2201      	movs	r2, #1
 801824c:	e7e1      	b.n	8018212 <_dtoa_r+0xa42>
 801824e:	9b05      	ldr	r3, [sp, #20]
 8018250:	2b00      	cmp	r3, #0
 8018252:	db04      	blt.n	801825e <_dtoa_r+0xa8e>
 8018254:	9907      	ldr	r1, [sp, #28]
 8018256:	430b      	orrs	r3, r1
 8018258:	9906      	ldr	r1, [sp, #24]
 801825a:	430b      	orrs	r3, r1
 801825c:	d120      	bne.n	80182a0 <_dtoa_r+0xad0>
 801825e:	2a00      	cmp	r2, #0
 8018260:	dded      	ble.n	801823e <_dtoa_r+0xa6e>
 8018262:	4651      	mov	r1, sl
 8018264:	2201      	movs	r2, #1
 8018266:	4620      	mov	r0, r4
 8018268:	f000 fbb4 	bl	80189d4 <__lshift>
 801826c:	4631      	mov	r1, r6
 801826e:	4682      	mov	sl, r0
 8018270:	f000 fc1c 	bl	8018aac <__mcmp>
 8018274:	2800      	cmp	r0, #0
 8018276:	dc03      	bgt.n	8018280 <_dtoa_r+0xab0>
 8018278:	d1e1      	bne.n	801823e <_dtoa_r+0xa6e>
 801827a:	f019 0f01 	tst.w	r9, #1
 801827e:	d0de      	beq.n	801823e <_dtoa_r+0xa6e>
 8018280:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8018284:	d1d8      	bne.n	8018238 <_dtoa_r+0xa68>
 8018286:	9a01      	ldr	r2, [sp, #4]
 8018288:	2339      	movs	r3, #57	; 0x39
 801828a:	7013      	strb	r3, [r2, #0]
 801828c:	462b      	mov	r3, r5
 801828e:	461d      	mov	r5, r3
 8018290:	3b01      	subs	r3, #1
 8018292:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8018296:	2a39      	cmp	r2, #57	; 0x39
 8018298:	d06c      	beq.n	8018374 <_dtoa_r+0xba4>
 801829a:	3201      	adds	r2, #1
 801829c:	701a      	strb	r2, [r3, #0]
 801829e:	e747      	b.n	8018130 <_dtoa_r+0x960>
 80182a0:	2a00      	cmp	r2, #0
 80182a2:	dd07      	ble.n	80182b4 <_dtoa_r+0xae4>
 80182a4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80182a8:	d0ed      	beq.n	8018286 <_dtoa_r+0xab6>
 80182aa:	9a01      	ldr	r2, [sp, #4]
 80182ac:	f109 0301 	add.w	r3, r9, #1
 80182b0:	7013      	strb	r3, [r2, #0]
 80182b2:	e73d      	b.n	8018130 <_dtoa_r+0x960>
 80182b4:	9b04      	ldr	r3, [sp, #16]
 80182b6:	9a08      	ldr	r2, [sp, #32]
 80182b8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80182bc:	4293      	cmp	r3, r2
 80182be:	d043      	beq.n	8018348 <_dtoa_r+0xb78>
 80182c0:	4651      	mov	r1, sl
 80182c2:	2300      	movs	r3, #0
 80182c4:	220a      	movs	r2, #10
 80182c6:	4620      	mov	r0, r4
 80182c8:	f000 f9d6 	bl	8018678 <__multadd>
 80182cc:	45b8      	cmp	r8, r7
 80182ce:	4682      	mov	sl, r0
 80182d0:	f04f 0300 	mov.w	r3, #0
 80182d4:	f04f 020a 	mov.w	r2, #10
 80182d8:	4641      	mov	r1, r8
 80182da:	4620      	mov	r0, r4
 80182dc:	d107      	bne.n	80182ee <_dtoa_r+0xb1e>
 80182de:	f000 f9cb 	bl	8018678 <__multadd>
 80182e2:	4680      	mov	r8, r0
 80182e4:	4607      	mov	r7, r0
 80182e6:	9b04      	ldr	r3, [sp, #16]
 80182e8:	3301      	adds	r3, #1
 80182ea:	9304      	str	r3, [sp, #16]
 80182ec:	e775      	b.n	80181da <_dtoa_r+0xa0a>
 80182ee:	f000 f9c3 	bl	8018678 <__multadd>
 80182f2:	4639      	mov	r1, r7
 80182f4:	4680      	mov	r8, r0
 80182f6:	2300      	movs	r3, #0
 80182f8:	220a      	movs	r2, #10
 80182fa:	4620      	mov	r0, r4
 80182fc:	f000 f9bc 	bl	8018678 <__multadd>
 8018300:	4607      	mov	r7, r0
 8018302:	e7f0      	b.n	80182e6 <_dtoa_r+0xb16>
 8018304:	9b04      	ldr	r3, [sp, #16]
 8018306:	9301      	str	r3, [sp, #4]
 8018308:	9d00      	ldr	r5, [sp, #0]
 801830a:	4631      	mov	r1, r6
 801830c:	4650      	mov	r0, sl
 801830e:	f7ff f9d7 	bl	80176c0 <quorem>
 8018312:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8018316:	9b00      	ldr	r3, [sp, #0]
 8018318:	f805 9b01 	strb.w	r9, [r5], #1
 801831c:	1aea      	subs	r2, r5, r3
 801831e:	9b01      	ldr	r3, [sp, #4]
 8018320:	4293      	cmp	r3, r2
 8018322:	dd07      	ble.n	8018334 <_dtoa_r+0xb64>
 8018324:	4651      	mov	r1, sl
 8018326:	2300      	movs	r3, #0
 8018328:	220a      	movs	r2, #10
 801832a:	4620      	mov	r0, r4
 801832c:	f000 f9a4 	bl	8018678 <__multadd>
 8018330:	4682      	mov	sl, r0
 8018332:	e7ea      	b.n	801830a <_dtoa_r+0xb3a>
 8018334:	9b01      	ldr	r3, [sp, #4]
 8018336:	2b00      	cmp	r3, #0
 8018338:	bfc8      	it	gt
 801833a:	461d      	movgt	r5, r3
 801833c:	9b00      	ldr	r3, [sp, #0]
 801833e:	bfd8      	it	le
 8018340:	2501      	movle	r5, #1
 8018342:	441d      	add	r5, r3
 8018344:	f04f 0800 	mov.w	r8, #0
 8018348:	4651      	mov	r1, sl
 801834a:	2201      	movs	r2, #1
 801834c:	4620      	mov	r0, r4
 801834e:	f000 fb41 	bl	80189d4 <__lshift>
 8018352:	4631      	mov	r1, r6
 8018354:	4682      	mov	sl, r0
 8018356:	f000 fba9 	bl	8018aac <__mcmp>
 801835a:	2800      	cmp	r0, #0
 801835c:	dc96      	bgt.n	801828c <_dtoa_r+0xabc>
 801835e:	d102      	bne.n	8018366 <_dtoa_r+0xb96>
 8018360:	f019 0f01 	tst.w	r9, #1
 8018364:	d192      	bne.n	801828c <_dtoa_r+0xabc>
 8018366:	462b      	mov	r3, r5
 8018368:	461d      	mov	r5, r3
 801836a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801836e:	2a30      	cmp	r2, #48	; 0x30
 8018370:	d0fa      	beq.n	8018368 <_dtoa_r+0xb98>
 8018372:	e6dd      	b.n	8018130 <_dtoa_r+0x960>
 8018374:	9a00      	ldr	r2, [sp, #0]
 8018376:	429a      	cmp	r2, r3
 8018378:	d189      	bne.n	801828e <_dtoa_r+0xabe>
 801837a:	f10b 0b01 	add.w	fp, fp, #1
 801837e:	2331      	movs	r3, #49	; 0x31
 8018380:	e796      	b.n	80182b0 <_dtoa_r+0xae0>
 8018382:	4b0a      	ldr	r3, [pc, #40]	; (80183ac <_dtoa_r+0xbdc>)
 8018384:	f7ff ba99 	b.w	80178ba <_dtoa_r+0xea>
 8018388:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801838a:	2b00      	cmp	r3, #0
 801838c:	f47f aa6d 	bne.w	801786a <_dtoa_r+0x9a>
 8018390:	4b07      	ldr	r3, [pc, #28]	; (80183b0 <_dtoa_r+0xbe0>)
 8018392:	f7ff ba92 	b.w	80178ba <_dtoa_r+0xea>
 8018396:	9b01      	ldr	r3, [sp, #4]
 8018398:	2b00      	cmp	r3, #0
 801839a:	dcb5      	bgt.n	8018308 <_dtoa_r+0xb38>
 801839c:	9b07      	ldr	r3, [sp, #28]
 801839e:	2b02      	cmp	r3, #2
 80183a0:	f73f aeb1 	bgt.w	8018106 <_dtoa_r+0x936>
 80183a4:	e7b0      	b.n	8018308 <_dtoa_r+0xb38>
 80183a6:	bf00      	nop
 80183a8:	0801c4bf 	.word	0x0801c4bf
 80183ac:	0801c3fa 	.word	0x0801c3fa
 80183b0:	0801c45a 	.word	0x0801c45a

080183b4 <_free_r>:
 80183b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80183b6:	2900      	cmp	r1, #0
 80183b8:	d044      	beq.n	8018444 <_free_r+0x90>
 80183ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80183be:	9001      	str	r0, [sp, #4]
 80183c0:	2b00      	cmp	r3, #0
 80183c2:	f1a1 0404 	sub.w	r4, r1, #4
 80183c6:	bfb8      	it	lt
 80183c8:	18e4      	addlt	r4, r4, r3
 80183ca:	f000 f8e7 	bl	801859c <__malloc_lock>
 80183ce:	4a1e      	ldr	r2, [pc, #120]	; (8018448 <_free_r+0x94>)
 80183d0:	9801      	ldr	r0, [sp, #4]
 80183d2:	6813      	ldr	r3, [r2, #0]
 80183d4:	b933      	cbnz	r3, 80183e4 <_free_r+0x30>
 80183d6:	6063      	str	r3, [r4, #4]
 80183d8:	6014      	str	r4, [r2, #0]
 80183da:	b003      	add	sp, #12
 80183dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80183e0:	f000 b8e2 	b.w	80185a8 <__malloc_unlock>
 80183e4:	42a3      	cmp	r3, r4
 80183e6:	d908      	bls.n	80183fa <_free_r+0x46>
 80183e8:	6825      	ldr	r5, [r4, #0]
 80183ea:	1961      	adds	r1, r4, r5
 80183ec:	428b      	cmp	r3, r1
 80183ee:	bf01      	itttt	eq
 80183f0:	6819      	ldreq	r1, [r3, #0]
 80183f2:	685b      	ldreq	r3, [r3, #4]
 80183f4:	1949      	addeq	r1, r1, r5
 80183f6:	6021      	streq	r1, [r4, #0]
 80183f8:	e7ed      	b.n	80183d6 <_free_r+0x22>
 80183fa:	461a      	mov	r2, r3
 80183fc:	685b      	ldr	r3, [r3, #4]
 80183fe:	b10b      	cbz	r3, 8018404 <_free_r+0x50>
 8018400:	42a3      	cmp	r3, r4
 8018402:	d9fa      	bls.n	80183fa <_free_r+0x46>
 8018404:	6811      	ldr	r1, [r2, #0]
 8018406:	1855      	adds	r5, r2, r1
 8018408:	42a5      	cmp	r5, r4
 801840a:	d10b      	bne.n	8018424 <_free_r+0x70>
 801840c:	6824      	ldr	r4, [r4, #0]
 801840e:	4421      	add	r1, r4
 8018410:	1854      	adds	r4, r2, r1
 8018412:	42a3      	cmp	r3, r4
 8018414:	6011      	str	r1, [r2, #0]
 8018416:	d1e0      	bne.n	80183da <_free_r+0x26>
 8018418:	681c      	ldr	r4, [r3, #0]
 801841a:	685b      	ldr	r3, [r3, #4]
 801841c:	6053      	str	r3, [r2, #4]
 801841e:	440c      	add	r4, r1
 8018420:	6014      	str	r4, [r2, #0]
 8018422:	e7da      	b.n	80183da <_free_r+0x26>
 8018424:	d902      	bls.n	801842c <_free_r+0x78>
 8018426:	230c      	movs	r3, #12
 8018428:	6003      	str	r3, [r0, #0]
 801842a:	e7d6      	b.n	80183da <_free_r+0x26>
 801842c:	6825      	ldr	r5, [r4, #0]
 801842e:	1961      	adds	r1, r4, r5
 8018430:	428b      	cmp	r3, r1
 8018432:	bf04      	itt	eq
 8018434:	6819      	ldreq	r1, [r3, #0]
 8018436:	685b      	ldreq	r3, [r3, #4]
 8018438:	6063      	str	r3, [r4, #4]
 801843a:	bf04      	itt	eq
 801843c:	1949      	addeq	r1, r1, r5
 801843e:	6021      	streq	r1, [r4, #0]
 8018440:	6054      	str	r4, [r2, #4]
 8018442:	e7ca      	b.n	80183da <_free_r+0x26>
 8018444:	b003      	add	sp, #12
 8018446:	bd30      	pop	{r4, r5, pc}
 8018448:	20008c50 	.word	0x20008c50

0801844c <malloc>:
 801844c:	4b02      	ldr	r3, [pc, #8]	; (8018458 <malloc+0xc>)
 801844e:	4601      	mov	r1, r0
 8018450:	6818      	ldr	r0, [r3, #0]
 8018452:	f000 b823 	b.w	801849c <_malloc_r>
 8018456:	bf00      	nop
 8018458:	20000084 	.word	0x20000084

0801845c <sbrk_aligned>:
 801845c:	b570      	push	{r4, r5, r6, lr}
 801845e:	4e0e      	ldr	r6, [pc, #56]	; (8018498 <sbrk_aligned+0x3c>)
 8018460:	460c      	mov	r4, r1
 8018462:	6831      	ldr	r1, [r6, #0]
 8018464:	4605      	mov	r5, r0
 8018466:	b911      	cbnz	r1, 801846e <sbrk_aligned+0x12>
 8018468:	f001 f812 	bl	8019490 <_sbrk_r>
 801846c:	6030      	str	r0, [r6, #0]
 801846e:	4621      	mov	r1, r4
 8018470:	4628      	mov	r0, r5
 8018472:	f001 f80d 	bl	8019490 <_sbrk_r>
 8018476:	1c43      	adds	r3, r0, #1
 8018478:	d00a      	beq.n	8018490 <sbrk_aligned+0x34>
 801847a:	1cc4      	adds	r4, r0, #3
 801847c:	f024 0403 	bic.w	r4, r4, #3
 8018480:	42a0      	cmp	r0, r4
 8018482:	d007      	beq.n	8018494 <sbrk_aligned+0x38>
 8018484:	1a21      	subs	r1, r4, r0
 8018486:	4628      	mov	r0, r5
 8018488:	f001 f802 	bl	8019490 <_sbrk_r>
 801848c:	3001      	adds	r0, #1
 801848e:	d101      	bne.n	8018494 <sbrk_aligned+0x38>
 8018490:	f04f 34ff 	mov.w	r4, #4294967295
 8018494:	4620      	mov	r0, r4
 8018496:	bd70      	pop	{r4, r5, r6, pc}
 8018498:	20008c54 	.word	0x20008c54

0801849c <_malloc_r>:
 801849c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80184a0:	1ccd      	adds	r5, r1, #3
 80184a2:	f025 0503 	bic.w	r5, r5, #3
 80184a6:	3508      	adds	r5, #8
 80184a8:	2d0c      	cmp	r5, #12
 80184aa:	bf38      	it	cc
 80184ac:	250c      	movcc	r5, #12
 80184ae:	2d00      	cmp	r5, #0
 80184b0:	4607      	mov	r7, r0
 80184b2:	db01      	blt.n	80184b8 <_malloc_r+0x1c>
 80184b4:	42a9      	cmp	r1, r5
 80184b6:	d905      	bls.n	80184c4 <_malloc_r+0x28>
 80184b8:	230c      	movs	r3, #12
 80184ba:	603b      	str	r3, [r7, #0]
 80184bc:	2600      	movs	r6, #0
 80184be:	4630      	mov	r0, r6
 80184c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80184c4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8018598 <_malloc_r+0xfc>
 80184c8:	f000 f868 	bl	801859c <__malloc_lock>
 80184cc:	f8d8 3000 	ldr.w	r3, [r8]
 80184d0:	461c      	mov	r4, r3
 80184d2:	bb5c      	cbnz	r4, 801852c <_malloc_r+0x90>
 80184d4:	4629      	mov	r1, r5
 80184d6:	4638      	mov	r0, r7
 80184d8:	f7ff ffc0 	bl	801845c <sbrk_aligned>
 80184dc:	1c43      	adds	r3, r0, #1
 80184de:	4604      	mov	r4, r0
 80184e0:	d155      	bne.n	801858e <_malloc_r+0xf2>
 80184e2:	f8d8 4000 	ldr.w	r4, [r8]
 80184e6:	4626      	mov	r6, r4
 80184e8:	2e00      	cmp	r6, #0
 80184ea:	d145      	bne.n	8018578 <_malloc_r+0xdc>
 80184ec:	2c00      	cmp	r4, #0
 80184ee:	d048      	beq.n	8018582 <_malloc_r+0xe6>
 80184f0:	6823      	ldr	r3, [r4, #0]
 80184f2:	4631      	mov	r1, r6
 80184f4:	4638      	mov	r0, r7
 80184f6:	eb04 0903 	add.w	r9, r4, r3
 80184fa:	f000 ffc9 	bl	8019490 <_sbrk_r>
 80184fe:	4581      	cmp	r9, r0
 8018500:	d13f      	bne.n	8018582 <_malloc_r+0xe6>
 8018502:	6821      	ldr	r1, [r4, #0]
 8018504:	1a6d      	subs	r5, r5, r1
 8018506:	4629      	mov	r1, r5
 8018508:	4638      	mov	r0, r7
 801850a:	f7ff ffa7 	bl	801845c <sbrk_aligned>
 801850e:	3001      	adds	r0, #1
 8018510:	d037      	beq.n	8018582 <_malloc_r+0xe6>
 8018512:	6823      	ldr	r3, [r4, #0]
 8018514:	442b      	add	r3, r5
 8018516:	6023      	str	r3, [r4, #0]
 8018518:	f8d8 3000 	ldr.w	r3, [r8]
 801851c:	2b00      	cmp	r3, #0
 801851e:	d038      	beq.n	8018592 <_malloc_r+0xf6>
 8018520:	685a      	ldr	r2, [r3, #4]
 8018522:	42a2      	cmp	r2, r4
 8018524:	d12b      	bne.n	801857e <_malloc_r+0xe2>
 8018526:	2200      	movs	r2, #0
 8018528:	605a      	str	r2, [r3, #4]
 801852a:	e00f      	b.n	801854c <_malloc_r+0xb0>
 801852c:	6822      	ldr	r2, [r4, #0]
 801852e:	1b52      	subs	r2, r2, r5
 8018530:	d41f      	bmi.n	8018572 <_malloc_r+0xd6>
 8018532:	2a0b      	cmp	r2, #11
 8018534:	d917      	bls.n	8018566 <_malloc_r+0xca>
 8018536:	1961      	adds	r1, r4, r5
 8018538:	42a3      	cmp	r3, r4
 801853a:	6025      	str	r5, [r4, #0]
 801853c:	bf18      	it	ne
 801853e:	6059      	strne	r1, [r3, #4]
 8018540:	6863      	ldr	r3, [r4, #4]
 8018542:	bf08      	it	eq
 8018544:	f8c8 1000 	streq.w	r1, [r8]
 8018548:	5162      	str	r2, [r4, r5]
 801854a:	604b      	str	r3, [r1, #4]
 801854c:	4638      	mov	r0, r7
 801854e:	f104 060b 	add.w	r6, r4, #11
 8018552:	f000 f829 	bl	80185a8 <__malloc_unlock>
 8018556:	f026 0607 	bic.w	r6, r6, #7
 801855a:	1d23      	adds	r3, r4, #4
 801855c:	1af2      	subs	r2, r6, r3
 801855e:	d0ae      	beq.n	80184be <_malloc_r+0x22>
 8018560:	1b9b      	subs	r3, r3, r6
 8018562:	50a3      	str	r3, [r4, r2]
 8018564:	e7ab      	b.n	80184be <_malloc_r+0x22>
 8018566:	42a3      	cmp	r3, r4
 8018568:	6862      	ldr	r2, [r4, #4]
 801856a:	d1dd      	bne.n	8018528 <_malloc_r+0x8c>
 801856c:	f8c8 2000 	str.w	r2, [r8]
 8018570:	e7ec      	b.n	801854c <_malloc_r+0xb0>
 8018572:	4623      	mov	r3, r4
 8018574:	6864      	ldr	r4, [r4, #4]
 8018576:	e7ac      	b.n	80184d2 <_malloc_r+0x36>
 8018578:	4634      	mov	r4, r6
 801857a:	6876      	ldr	r6, [r6, #4]
 801857c:	e7b4      	b.n	80184e8 <_malloc_r+0x4c>
 801857e:	4613      	mov	r3, r2
 8018580:	e7cc      	b.n	801851c <_malloc_r+0x80>
 8018582:	230c      	movs	r3, #12
 8018584:	603b      	str	r3, [r7, #0]
 8018586:	4638      	mov	r0, r7
 8018588:	f000 f80e 	bl	80185a8 <__malloc_unlock>
 801858c:	e797      	b.n	80184be <_malloc_r+0x22>
 801858e:	6025      	str	r5, [r4, #0]
 8018590:	e7dc      	b.n	801854c <_malloc_r+0xb0>
 8018592:	605b      	str	r3, [r3, #4]
 8018594:	deff      	udf	#255	; 0xff
 8018596:	bf00      	nop
 8018598:	20008c50 	.word	0x20008c50

0801859c <__malloc_lock>:
 801859c:	4801      	ldr	r0, [pc, #4]	; (80185a4 <__malloc_lock+0x8>)
 801859e:	f7ff b860 	b.w	8017662 <__retarget_lock_acquire_recursive>
 80185a2:	bf00      	nop
 80185a4:	20008c4c 	.word	0x20008c4c

080185a8 <__malloc_unlock>:
 80185a8:	4801      	ldr	r0, [pc, #4]	; (80185b0 <__malloc_unlock+0x8>)
 80185aa:	f7ff b85b 	b.w	8017664 <__retarget_lock_release_recursive>
 80185ae:	bf00      	nop
 80185b0:	20008c4c 	.word	0x20008c4c

080185b4 <_Balloc>:
 80185b4:	b570      	push	{r4, r5, r6, lr}
 80185b6:	69c6      	ldr	r6, [r0, #28]
 80185b8:	4604      	mov	r4, r0
 80185ba:	460d      	mov	r5, r1
 80185bc:	b976      	cbnz	r6, 80185dc <_Balloc+0x28>
 80185be:	2010      	movs	r0, #16
 80185c0:	f7ff ff44 	bl	801844c <malloc>
 80185c4:	4602      	mov	r2, r0
 80185c6:	61e0      	str	r0, [r4, #28]
 80185c8:	b920      	cbnz	r0, 80185d4 <_Balloc+0x20>
 80185ca:	4b18      	ldr	r3, [pc, #96]	; (801862c <_Balloc+0x78>)
 80185cc:	4818      	ldr	r0, [pc, #96]	; (8018630 <_Balloc+0x7c>)
 80185ce:	216b      	movs	r1, #107	; 0x6b
 80185d0:	f7ff f858 	bl	8017684 <__assert_func>
 80185d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80185d8:	6006      	str	r6, [r0, #0]
 80185da:	60c6      	str	r6, [r0, #12]
 80185dc:	69e6      	ldr	r6, [r4, #28]
 80185de:	68f3      	ldr	r3, [r6, #12]
 80185e0:	b183      	cbz	r3, 8018604 <_Balloc+0x50>
 80185e2:	69e3      	ldr	r3, [r4, #28]
 80185e4:	68db      	ldr	r3, [r3, #12]
 80185e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80185ea:	b9b8      	cbnz	r0, 801861c <_Balloc+0x68>
 80185ec:	2101      	movs	r1, #1
 80185ee:	fa01 f605 	lsl.w	r6, r1, r5
 80185f2:	1d72      	adds	r2, r6, #5
 80185f4:	0092      	lsls	r2, r2, #2
 80185f6:	4620      	mov	r0, r4
 80185f8:	f000 ff61 	bl	80194be <_calloc_r>
 80185fc:	b160      	cbz	r0, 8018618 <_Balloc+0x64>
 80185fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8018602:	e00e      	b.n	8018622 <_Balloc+0x6e>
 8018604:	2221      	movs	r2, #33	; 0x21
 8018606:	2104      	movs	r1, #4
 8018608:	4620      	mov	r0, r4
 801860a:	f000 ff58 	bl	80194be <_calloc_r>
 801860e:	69e3      	ldr	r3, [r4, #28]
 8018610:	60f0      	str	r0, [r6, #12]
 8018612:	68db      	ldr	r3, [r3, #12]
 8018614:	2b00      	cmp	r3, #0
 8018616:	d1e4      	bne.n	80185e2 <_Balloc+0x2e>
 8018618:	2000      	movs	r0, #0
 801861a:	bd70      	pop	{r4, r5, r6, pc}
 801861c:	6802      	ldr	r2, [r0, #0]
 801861e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8018622:	2300      	movs	r3, #0
 8018624:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8018628:	e7f7      	b.n	801861a <_Balloc+0x66>
 801862a:	bf00      	nop
 801862c:	0801c27a 	.word	0x0801c27a
 8018630:	0801c4d0 	.word	0x0801c4d0

08018634 <_Bfree>:
 8018634:	b570      	push	{r4, r5, r6, lr}
 8018636:	69c6      	ldr	r6, [r0, #28]
 8018638:	4605      	mov	r5, r0
 801863a:	460c      	mov	r4, r1
 801863c:	b976      	cbnz	r6, 801865c <_Bfree+0x28>
 801863e:	2010      	movs	r0, #16
 8018640:	f7ff ff04 	bl	801844c <malloc>
 8018644:	4602      	mov	r2, r0
 8018646:	61e8      	str	r0, [r5, #28]
 8018648:	b920      	cbnz	r0, 8018654 <_Bfree+0x20>
 801864a:	4b09      	ldr	r3, [pc, #36]	; (8018670 <_Bfree+0x3c>)
 801864c:	4809      	ldr	r0, [pc, #36]	; (8018674 <_Bfree+0x40>)
 801864e:	218f      	movs	r1, #143	; 0x8f
 8018650:	f7ff f818 	bl	8017684 <__assert_func>
 8018654:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018658:	6006      	str	r6, [r0, #0]
 801865a:	60c6      	str	r6, [r0, #12]
 801865c:	b13c      	cbz	r4, 801866e <_Bfree+0x3a>
 801865e:	69eb      	ldr	r3, [r5, #28]
 8018660:	6862      	ldr	r2, [r4, #4]
 8018662:	68db      	ldr	r3, [r3, #12]
 8018664:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8018668:	6021      	str	r1, [r4, #0]
 801866a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801866e:	bd70      	pop	{r4, r5, r6, pc}
 8018670:	0801c27a 	.word	0x0801c27a
 8018674:	0801c4d0 	.word	0x0801c4d0

08018678 <__multadd>:
 8018678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801867c:	690d      	ldr	r5, [r1, #16]
 801867e:	4607      	mov	r7, r0
 8018680:	460c      	mov	r4, r1
 8018682:	461e      	mov	r6, r3
 8018684:	f101 0c14 	add.w	ip, r1, #20
 8018688:	2000      	movs	r0, #0
 801868a:	f8dc 3000 	ldr.w	r3, [ip]
 801868e:	b299      	uxth	r1, r3
 8018690:	fb02 6101 	mla	r1, r2, r1, r6
 8018694:	0c1e      	lsrs	r6, r3, #16
 8018696:	0c0b      	lsrs	r3, r1, #16
 8018698:	fb02 3306 	mla	r3, r2, r6, r3
 801869c:	b289      	uxth	r1, r1
 801869e:	3001      	adds	r0, #1
 80186a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80186a4:	4285      	cmp	r5, r0
 80186a6:	f84c 1b04 	str.w	r1, [ip], #4
 80186aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80186ae:	dcec      	bgt.n	801868a <__multadd+0x12>
 80186b0:	b30e      	cbz	r6, 80186f6 <__multadd+0x7e>
 80186b2:	68a3      	ldr	r3, [r4, #8]
 80186b4:	42ab      	cmp	r3, r5
 80186b6:	dc19      	bgt.n	80186ec <__multadd+0x74>
 80186b8:	6861      	ldr	r1, [r4, #4]
 80186ba:	4638      	mov	r0, r7
 80186bc:	3101      	adds	r1, #1
 80186be:	f7ff ff79 	bl	80185b4 <_Balloc>
 80186c2:	4680      	mov	r8, r0
 80186c4:	b928      	cbnz	r0, 80186d2 <__multadd+0x5a>
 80186c6:	4602      	mov	r2, r0
 80186c8:	4b0c      	ldr	r3, [pc, #48]	; (80186fc <__multadd+0x84>)
 80186ca:	480d      	ldr	r0, [pc, #52]	; (8018700 <__multadd+0x88>)
 80186cc:	21ba      	movs	r1, #186	; 0xba
 80186ce:	f7fe ffd9 	bl	8017684 <__assert_func>
 80186d2:	6922      	ldr	r2, [r4, #16]
 80186d4:	3202      	adds	r2, #2
 80186d6:	f104 010c 	add.w	r1, r4, #12
 80186da:	0092      	lsls	r2, r2, #2
 80186dc:	300c      	adds	r0, #12
 80186de:	f7fe ffc2 	bl	8017666 <memcpy>
 80186e2:	4621      	mov	r1, r4
 80186e4:	4638      	mov	r0, r7
 80186e6:	f7ff ffa5 	bl	8018634 <_Bfree>
 80186ea:	4644      	mov	r4, r8
 80186ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80186f0:	3501      	adds	r5, #1
 80186f2:	615e      	str	r6, [r3, #20]
 80186f4:	6125      	str	r5, [r4, #16]
 80186f6:	4620      	mov	r0, r4
 80186f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80186fc:	0801c4bf 	.word	0x0801c4bf
 8018700:	0801c4d0 	.word	0x0801c4d0

08018704 <__hi0bits>:
 8018704:	0c03      	lsrs	r3, r0, #16
 8018706:	041b      	lsls	r3, r3, #16
 8018708:	b9d3      	cbnz	r3, 8018740 <__hi0bits+0x3c>
 801870a:	0400      	lsls	r0, r0, #16
 801870c:	2310      	movs	r3, #16
 801870e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8018712:	bf04      	itt	eq
 8018714:	0200      	lsleq	r0, r0, #8
 8018716:	3308      	addeq	r3, #8
 8018718:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801871c:	bf04      	itt	eq
 801871e:	0100      	lsleq	r0, r0, #4
 8018720:	3304      	addeq	r3, #4
 8018722:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8018726:	bf04      	itt	eq
 8018728:	0080      	lsleq	r0, r0, #2
 801872a:	3302      	addeq	r3, #2
 801872c:	2800      	cmp	r0, #0
 801872e:	db05      	blt.n	801873c <__hi0bits+0x38>
 8018730:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8018734:	f103 0301 	add.w	r3, r3, #1
 8018738:	bf08      	it	eq
 801873a:	2320      	moveq	r3, #32
 801873c:	4618      	mov	r0, r3
 801873e:	4770      	bx	lr
 8018740:	2300      	movs	r3, #0
 8018742:	e7e4      	b.n	801870e <__hi0bits+0xa>

08018744 <__lo0bits>:
 8018744:	6803      	ldr	r3, [r0, #0]
 8018746:	f013 0207 	ands.w	r2, r3, #7
 801874a:	d00c      	beq.n	8018766 <__lo0bits+0x22>
 801874c:	07d9      	lsls	r1, r3, #31
 801874e:	d422      	bmi.n	8018796 <__lo0bits+0x52>
 8018750:	079a      	lsls	r2, r3, #30
 8018752:	bf49      	itett	mi
 8018754:	085b      	lsrmi	r3, r3, #1
 8018756:	089b      	lsrpl	r3, r3, #2
 8018758:	6003      	strmi	r3, [r0, #0]
 801875a:	2201      	movmi	r2, #1
 801875c:	bf5c      	itt	pl
 801875e:	6003      	strpl	r3, [r0, #0]
 8018760:	2202      	movpl	r2, #2
 8018762:	4610      	mov	r0, r2
 8018764:	4770      	bx	lr
 8018766:	b299      	uxth	r1, r3
 8018768:	b909      	cbnz	r1, 801876e <__lo0bits+0x2a>
 801876a:	0c1b      	lsrs	r3, r3, #16
 801876c:	2210      	movs	r2, #16
 801876e:	b2d9      	uxtb	r1, r3
 8018770:	b909      	cbnz	r1, 8018776 <__lo0bits+0x32>
 8018772:	3208      	adds	r2, #8
 8018774:	0a1b      	lsrs	r3, r3, #8
 8018776:	0719      	lsls	r1, r3, #28
 8018778:	bf04      	itt	eq
 801877a:	091b      	lsreq	r3, r3, #4
 801877c:	3204      	addeq	r2, #4
 801877e:	0799      	lsls	r1, r3, #30
 8018780:	bf04      	itt	eq
 8018782:	089b      	lsreq	r3, r3, #2
 8018784:	3202      	addeq	r2, #2
 8018786:	07d9      	lsls	r1, r3, #31
 8018788:	d403      	bmi.n	8018792 <__lo0bits+0x4e>
 801878a:	085b      	lsrs	r3, r3, #1
 801878c:	f102 0201 	add.w	r2, r2, #1
 8018790:	d003      	beq.n	801879a <__lo0bits+0x56>
 8018792:	6003      	str	r3, [r0, #0]
 8018794:	e7e5      	b.n	8018762 <__lo0bits+0x1e>
 8018796:	2200      	movs	r2, #0
 8018798:	e7e3      	b.n	8018762 <__lo0bits+0x1e>
 801879a:	2220      	movs	r2, #32
 801879c:	e7e1      	b.n	8018762 <__lo0bits+0x1e>
	...

080187a0 <__i2b>:
 80187a0:	b510      	push	{r4, lr}
 80187a2:	460c      	mov	r4, r1
 80187a4:	2101      	movs	r1, #1
 80187a6:	f7ff ff05 	bl	80185b4 <_Balloc>
 80187aa:	4602      	mov	r2, r0
 80187ac:	b928      	cbnz	r0, 80187ba <__i2b+0x1a>
 80187ae:	4b05      	ldr	r3, [pc, #20]	; (80187c4 <__i2b+0x24>)
 80187b0:	4805      	ldr	r0, [pc, #20]	; (80187c8 <__i2b+0x28>)
 80187b2:	f240 1145 	movw	r1, #325	; 0x145
 80187b6:	f7fe ff65 	bl	8017684 <__assert_func>
 80187ba:	2301      	movs	r3, #1
 80187bc:	6144      	str	r4, [r0, #20]
 80187be:	6103      	str	r3, [r0, #16]
 80187c0:	bd10      	pop	{r4, pc}
 80187c2:	bf00      	nop
 80187c4:	0801c4bf 	.word	0x0801c4bf
 80187c8:	0801c4d0 	.word	0x0801c4d0

080187cc <__multiply>:
 80187cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80187d0:	4691      	mov	r9, r2
 80187d2:	690a      	ldr	r2, [r1, #16]
 80187d4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80187d8:	429a      	cmp	r2, r3
 80187da:	bfb8      	it	lt
 80187dc:	460b      	movlt	r3, r1
 80187de:	460c      	mov	r4, r1
 80187e0:	bfbc      	itt	lt
 80187e2:	464c      	movlt	r4, r9
 80187e4:	4699      	movlt	r9, r3
 80187e6:	6927      	ldr	r7, [r4, #16]
 80187e8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80187ec:	68a3      	ldr	r3, [r4, #8]
 80187ee:	6861      	ldr	r1, [r4, #4]
 80187f0:	eb07 060a 	add.w	r6, r7, sl
 80187f4:	42b3      	cmp	r3, r6
 80187f6:	b085      	sub	sp, #20
 80187f8:	bfb8      	it	lt
 80187fa:	3101      	addlt	r1, #1
 80187fc:	f7ff feda 	bl	80185b4 <_Balloc>
 8018800:	b930      	cbnz	r0, 8018810 <__multiply+0x44>
 8018802:	4602      	mov	r2, r0
 8018804:	4b44      	ldr	r3, [pc, #272]	; (8018918 <__multiply+0x14c>)
 8018806:	4845      	ldr	r0, [pc, #276]	; (801891c <__multiply+0x150>)
 8018808:	f44f 71b1 	mov.w	r1, #354	; 0x162
 801880c:	f7fe ff3a 	bl	8017684 <__assert_func>
 8018810:	f100 0514 	add.w	r5, r0, #20
 8018814:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8018818:	462b      	mov	r3, r5
 801881a:	2200      	movs	r2, #0
 801881c:	4543      	cmp	r3, r8
 801881e:	d321      	bcc.n	8018864 <__multiply+0x98>
 8018820:	f104 0314 	add.w	r3, r4, #20
 8018824:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8018828:	f109 0314 	add.w	r3, r9, #20
 801882c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8018830:	9202      	str	r2, [sp, #8]
 8018832:	1b3a      	subs	r2, r7, r4
 8018834:	3a15      	subs	r2, #21
 8018836:	f022 0203 	bic.w	r2, r2, #3
 801883a:	3204      	adds	r2, #4
 801883c:	f104 0115 	add.w	r1, r4, #21
 8018840:	428f      	cmp	r7, r1
 8018842:	bf38      	it	cc
 8018844:	2204      	movcc	r2, #4
 8018846:	9201      	str	r2, [sp, #4]
 8018848:	9a02      	ldr	r2, [sp, #8]
 801884a:	9303      	str	r3, [sp, #12]
 801884c:	429a      	cmp	r2, r3
 801884e:	d80c      	bhi.n	801886a <__multiply+0x9e>
 8018850:	2e00      	cmp	r6, #0
 8018852:	dd03      	ble.n	801885c <__multiply+0x90>
 8018854:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8018858:	2b00      	cmp	r3, #0
 801885a:	d05b      	beq.n	8018914 <__multiply+0x148>
 801885c:	6106      	str	r6, [r0, #16]
 801885e:	b005      	add	sp, #20
 8018860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018864:	f843 2b04 	str.w	r2, [r3], #4
 8018868:	e7d8      	b.n	801881c <__multiply+0x50>
 801886a:	f8b3 a000 	ldrh.w	sl, [r3]
 801886e:	f1ba 0f00 	cmp.w	sl, #0
 8018872:	d024      	beq.n	80188be <__multiply+0xf2>
 8018874:	f104 0e14 	add.w	lr, r4, #20
 8018878:	46a9      	mov	r9, r5
 801887a:	f04f 0c00 	mov.w	ip, #0
 801887e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8018882:	f8d9 1000 	ldr.w	r1, [r9]
 8018886:	fa1f fb82 	uxth.w	fp, r2
 801888a:	b289      	uxth	r1, r1
 801888c:	fb0a 110b 	mla	r1, sl, fp, r1
 8018890:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8018894:	f8d9 2000 	ldr.w	r2, [r9]
 8018898:	4461      	add	r1, ip
 801889a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801889e:	fb0a c20b 	mla	r2, sl, fp, ip
 80188a2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80188a6:	b289      	uxth	r1, r1
 80188a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80188ac:	4577      	cmp	r7, lr
 80188ae:	f849 1b04 	str.w	r1, [r9], #4
 80188b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80188b6:	d8e2      	bhi.n	801887e <__multiply+0xb2>
 80188b8:	9a01      	ldr	r2, [sp, #4]
 80188ba:	f845 c002 	str.w	ip, [r5, r2]
 80188be:	9a03      	ldr	r2, [sp, #12]
 80188c0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80188c4:	3304      	adds	r3, #4
 80188c6:	f1b9 0f00 	cmp.w	r9, #0
 80188ca:	d021      	beq.n	8018910 <__multiply+0x144>
 80188cc:	6829      	ldr	r1, [r5, #0]
 80188ce:	f104 0c14 	add.w	ip, r4, #20
 80188d2:	46ae      	mov	lr, r5
 80188d4:	f04f 0a00 	mov.w	sl, #0
 80188d8:	f8bc b000 	ldrh.w	fp, [ip]
 80188dc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80188e0:	fb09 220b 	mla	r2, r9, fp, r2
 80188e4:	4452      	add	r2, sl
 80188e6:	b289      	uxth	r1, r1
 80188e8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80188ec:	f84e 1b04 	str.w	r1, [lr], #4
 80188f0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80188f4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80188f8:	f8be 1000 	ldrh.w	r1, [lr]
 80188fc:	fb09 110a 	mla	r1, r9, sl, r1
 8018900:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8018904:	4567      	cmp	r7, ip
 8018906:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801890a:	d8e5      	bhi.n	80188d8 <__multiply+0x10c>
 801890c:	9a01      	ldr	r2, [sp, #4]
 801890e:	50a9      	str	r1, [r5, r2]
 8018910:	3504      	adds	r5, #4
 8018912:	e799      	b.n	8018848 <__multiply+0x7c>
 8018914:	3e01      	subs	r6, #1
 8018916:	e79b      	b.n	8018850 <__multiply+0x84>
 8018918:	0801c4bf 	.word	0x0801c4bf
 801891c:	0801c4d0 	.word	0x0801c4d0

08018920 <__pow5mult>:
 8018920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018924:	4615      	mov	r5, r2
 8018926:	f012 0203 	ands.w	r2, r2, #3
 801892a:	4606      	mov	r6, r0
 801892c:	460f      	mov	r7, r1
 801892e:	d007      	beq.n	8018940 <__pow5mult+0x20>
 8018930:	4c25      	ldr	r4, [pc, #148]	; (80189c8 <__pow5mult+0xa8>)
 8018932:	3a01      	subs	r2, #1
 8018934:	2300      	movs	r3, #0
 8018936:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801893a:	f7ff fe9d 	bl	8018678 <__multadd>
 801893e:	4607      	mov	r7, r0
 8018940:	10ad      	asrs	r5, r5, #2
 8018942:	d03d      	beq.n	80189c0 <__pow5mult+0xa0>
 8018944:	69f4      	ldr	r4, [r6, #28]
 8018946:	b97c      	cbnz	r4, 8018968 <__pow5mult+0x48>
 8018948:	2010      	movs	r0, #16
 801894a:	f7ff fd7f 	bl	801844c <malloc>
 801894e:	4602      	mov	r2, r0
 8018950:	61f0      	str	r0, [r6, #28]
 8018952:	b928      	cbnz	r0, 8018960 <__pow5mult+0x40>
 8018954:	4b1d      	ldr	r3, [pc, #116]	; (80189cc <__pow5mult+0xac>)
 8018956:	481e      	ldr	r0, [pc, #120]	; (80189d0 <__pow5mult+0xb0>)
 8018958:	f240 11b3 	movw	r1, #435	; 0x1b3
 801895c:	f7fe fe92 	bl	8017684 <__assert_func>
 8018960:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8018964:	6004      	str	r4, [r0, #0]
 8018966:	60c4      	str	r4, [r0, #12]
 8018968:	f8d6 801c 	ldr.w	r8, [r6, #28]
 801896c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8018970:	b94c      	cbnz	r4, 8018986 <__pow5mult+0x66>
 8018972:	f240 2171 	movw	r1, #625	; 0x271
 8018976:	4630      	mov	r0, r6
 8018978:	f7ff ff12 	bl	80187a0 <__i2b>
 801897c:	2300      	movs	r3, #0
 801897e:	f8c8 0008 	str.w	r0, [r8, #8]
 8018982:	4604      	mov	r4, r0
 8018984:	6003      	str	r3, [r0, #0]
 8018986:	f04f 0900 	mov.w	r9, #0
 801898a:	07eb      	lsls	r3, r5, #31
 801898c:	d50a      	bpl.n	80189a4 <__pow5mult+0x84>
 801898e:	4639      	mov	r1, r7
 8018990:	4622      	mov	r2, r4
 8018992:	4630      	mov	r0, r6
 8018994:	f7ff ff1a 	bl	80187cc <__multiply>
 8018998:	4639      	mov	r1, r7
 801899a:	4680      	mov	r8, r0
 801899c:	4630      	mov	r0, r6
 801899e:	f7ff fe49 	bl	8018634 <_Bfree>
 80189a2:	4647      	mov	r7, r8
 80189a4:	106d      	asrs	r5, r5, #1
 80189a6:	d00b      	beq.n	80189c0 <__pow5mult+0xa0>
 80189a8:	6820      	ldr	r0, [r4, #0]
 80189aa:	b938      	cbnz	r0, 80189bc <__pow5mult+0x9c>
 80189ac:	4622      	mov	r2, r4
 80189ae:	4621      	mov	r1, r4
 80189b0:	4630      	mov	r0, r6
 80189b2:	f7ff ff0b 	bl	80187cc <__multiply>
 80189b6:	6020      	str	r0, [r4, #0]
 80189b8:	f8c0 9000 	str.w	r9, [r0]
 80189bc:	4604      	mov	r4, r0
 80189be:	e7e4      	b.n	801898a <__pow5mult+0x6a>
 80189c0:	4638      	mov	r0, r7
 80189c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80189c6:	bf00      	nop
 80189c8:	0801c620 	.word	0x0801c620
 80189cc:	0801c27a 	.word	0x0801c27a
 80189d0:	0801c4d0 	.word	0x0801c4d0

080189d4 <__lshift>:
 80189d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80189d8:	460c      	mov	r4, r1
 80189da:	6849      	ldr	r1, [r1, #4]
 80189dc:	6923      	ldr	r3, [r4, #16]
 80189de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80189e2:	68a3      	ldr	r3, [r4, #8]
 80189e4:	4607      	mov	r7, r0
 80189e6:	4691      	mov	r9, r2
 80189e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80189ec:	f108 0601 	add.w	r6, r8, #1
 80189f0:	42b3      	cmp	r3, r6
 80189f2:	db0b      	blt.n	8018a0c <__lshift+0x38>
 80189f4:	4638      	mov	r0, r7
 80189f6:	f7ff fddd 	bl	80185b4 <_Balloc>
 80189fa:	4605      	mov	r5, r0
 80189fc:	b948      	cbnz	r0, 8018a12 <__lshift+0x3e>
 80189fe:	4602      	mov	r2, r0
 8018a00:	4b28      	ldr	r3, [pc, #160]	; (8018aa4 <__lshift+0xd0>)
 8018a02:	4829      	ldr	r0, [pc, #164]	; (8018aa8 <__lshift+0xd4>)
 8018a04:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8018a08:	f7fe fe3c 	bl	8017684 <__assert_func>
 8018a0c:	3101      	adds	r1, #1
 8018a0e:	005b      	lsls	r3, r3, #1
 8018a10:	e7ee      	b.n	80189f0 <__lshift+0x1c>
 8018a12:	2300      	movs	r3, #0
 8018a14:	f100 0114 	add.w	r1, r0, #20
 8018a18:	f100 0210 	add.w	r2, r0, #16
 8018a1c:	4618      	mov	r0, r3
 8018a1e:	4553      	cmp	r3, sl
 8018a20:	db33      	blt.n	8018a8a <__lshift+0xb6>
 8018a22:	6920      	ldr	r0, [r4, #16]
 8018a24:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8018a28:	f104 0314 	add.w	r3, r4, #20
 8018a2c:	f019 091f 	ands.w	r9, r9, #31
 8018a30:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8018a34:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8018a38:	d02b      	beq.n	8018a92 <__lshift+0xbe>
 8018a3a:	f1c9 0e20 	rsb	lr, r9, #32
 8018a3e:	468a      	mov	sl, r1
 8018a40:	2200      	movs	r2, #0
 8018a42:	6818      	ldr	r0, [r3, #0]
 8018a44:	fa00 f009 	lsl.w	r0, r0, r9
 8018a48:	4310      	orrs	r0, r2
 8018a4a:	f84a 0b04 	str.w	r0, [sl], #4
 8018a4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8018a52:	459c      	cmp	ip, r3
 8018a54:	fa22 f20e 	lsr.w	r2, r2, lr
 8018a58:	d8f3      	bhi.n	8018a42 <__lshift+0x6e>
 8018a5a:	ebac 0304 	sub.w	r3, ip, r4
 8018a5e:	3b15      	subs	r3, #21
 8018a60:	f023 0303 	bic.w	r3, r3, #3
 8018a64:	3304      	adds	r3, #4
 8018a66:	f104 0015 	add.w	r0, r4, #21
 8018a6a:	4584      	cmp	ip, r0
 8018a6c:	bf38      	it	cc
 8018a6e:	2304      	movcc	r3, #4
 8018a70:	50ca      	str	r2, [r1, r3]
 8018a72:	b10a      	cbz	r2, 8018a78 <__lshift+0xa4>
 8018a74:	f108 0602 	add.w	r6, r8, #2
 8018a78:	3e01      	subs	r6, #1
 8018a7a:	4638      	mov	r0, r7
 8018a7c:	612e      	str	r6, [r5, #16]
 8018a7e:	4621      	mov	r1, r4
 8018a80:	f7ff fdd8 	bl	8018634 <_Bfree>
 8018a84:	4628      	mov	r0, r5
 8018a86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018a8a:	f842 0f04 	str.w	r0, [r2, #4]!
 8018a8e:	3301      	adds	r3, #1
 8018a90:	e7c5      	b.n	8018a1e <__lshift+0x4a>
 8018a92:	3904      	subs	r1, #4
 8018a94:	f853 2b04 	ldr.w	r2, [r3], #4
 8018a98:	f841 2f04 	str.w	r2, [r1, #4]!
 8018a9c:	459c      	cmp	ip, r3
 8018a9e:	d8f9      	bhi.n	8018a94 <__lshift+0xc0>
 8018aa0:	e7ea      	b.n	8018a78 <__lshift+0xa4>
 8018aa2:	bf00      	nop
 8018aa4:	0801c4bf 	.word	0x0801c4bf
 8018aa8:	0801c4d0 	.word	0x0801c4d0

08018aac <__mcmp>:
 8018aac:	b530      	push	{r4, r5, lr}
 8018aae:	6902      	ldr	r2, [r0, #16]
 8018ab0:	690c      	ldr	r4, [r1, #16]
 8018ab2:	1b12      	subs	r2, r2, r4
 8018ab4:	d10e      	bne.n	8018ad4 <__mcmp+0x28>
 8018ab6:	f100 0314 	add.w	r3, r0, #20
 8018aba:	3114      	adds	r1, #20
 8018abc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8018ac0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8018ac4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8018ac8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8018acc:	42a5      	cmp	r5, r4
 8018ace:	d003      	beq.n	8018ad8 <__mcmp+0x2c>
 8018ad0:	d305      	bcc.n	8018ade <__mcmp+0x32>
 8018ad2:	2201      	movs	r2, #1
 8018ad4:	4610      	mov	r0, r2
 8018ad6:	bd30      	pop	{r4, r5, pc}
 8018ad8:	4283      	cmp	r3, r0
 8018ada:	d3f3      	bcc.n	8018ac4 <__mcmp+0x18>
 8018adc:	e7fa      	b.n	8018ad4 <__mcmp+0x28>
 8018ade:	f04f 32ff 	mov.w	r2, #4294967295
 8018ae2:	e7f7      	b.n	8018ad4 <__mcmp+0x28>

08018ae4 <__mdiff>:
 8018ae4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018ae8:	460c      	mov	r4, r1
 8018aea:	4606      	mov	r6, r0
 8018aec:	4611      	mov	r1, r2
 8018aee:	4620      	mov	r0, r4
 8018af0:	4690      	mov	r8, r2
 8018af2:	f7ff ffdb 	bl	8018aac <__mcmp>
 8018af6:	1e05      	subs	r5, r0, #0
 8018af8:	d110      	bne.n	8018b1c <__mdiff+0x38>
 8018afa:	4629      	mov	r1, r5
 8018afc:	4630      	mov	r0, r6
 8018afe:	f7ff fd59 	bl	80185b4 <_Balloc>
 8018b02:	b930      	cbnz	r0, 8018b12 <__mdiff+0x2e>
 8018b04:	4b3a      	ldr	r3, [pc, #232]	; (8018bf0 <__mdiff+0x10c>)
 8018b06:	4602      	mov	r2, r0
 8018b08:	f240 2137 	movw	r1, #567	; 0x237
 8018b0c:	4839      	ldr	r0, [pc, #228]	; (8018bf4 <__mdiff+0x110>)
 8018b0e:	f7fe fdb9 	bl	8017684 <__assert_func>
 8018b12:	2301      	movs	r3, #1
 8018b14:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8018b18:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018b1c:	bfa4      	itt	ge
 8018b1e:	4643      	movge	r3, r8
 8018b20:	46a0      	movge	r8, r4
 8018b22:	4630      	mov	r0, r6
 8018b24:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8018b28:	bfa6      	itte	ge
 8018b2a:	461c      	movge	r4, r3
 8018b2c:	2500      	movge	r5, #0
 8018b2e:	2501      	movlt	r5, #1
 8018b30:	f7ff fd40 	bl	80185b4 <_Balloc>
 8018b34:	b920      	cbnz	r0, 8018b40 <__mdiff+0x5c>
 8018b36:	4b2e      	ldr	r3, [pc, #184]	; (8018bf0 <__mdiff+0x10c>)
 8018b38:	4602      	mov	r2, r0
 8018b3a:	f240 2145 	movw	r1, #581	; 0x245
 8018b3e:	e7e5      	b.n	8018b0c <__mdiff+0x28>
 8018b40:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8018b44:	6926      	ldr	r6, [r4, #16]
 8018b46:	60c5      	str	r5, [r0, #12]
 8018b48:	f104 0914 	add.w	r9, r4, #20
 8018b4c:	f108 0514 	add.w	r5, r8, #20
 8018b50:	f100 0e14 	add.w	lr, r0, #20
 8018b54:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8018b58:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8018b5c:	f108 0210 	add.w	r2, r8, #16
 8018b60:	46f2      	mov	sl, lr
 8018b62:	2100      	movs	r1, #0
 8018b64:	f859 3b04 	ldr.w	r3, [r9], #4
 8018b68:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8018b6c:	fa11 f88b 	uxtah	r8, r1, fp
 8018b70:	b299      	uxth	r1, r3
 8018b72:	0c1b      	lsrs	r3, r3, #16
 8018b74:	eba8 0801 	sub.w	r8, r8, r1
 8018b78:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8018b7c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8018b80:	fa1f f888 	uxth.w	r8, r8
 8018b84:	1419      	asrs	r1, r3, #16
 8018b86:	454e      	cmp	r6, r9
 8018b88:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8018b8c:	f84a 3b04 	str.w	r3, [sl], #4
 8018b90:	d8e8      	bhi.n	8018b64 <__mdiff+0x80>
 8018b92:	1b33      	subs	r3, r6, r4
 8018b94:	3b15      	subs	r3, #21
 8018b96:	f023 0303 	bic.w	r3, r3, #3
 8018b9a:	3304      	adds	r3, #4
 8018b9c:	3415      	adds	r4, #21
 8018b9e:	42a6      	cmp	r6, r4
 8018ba0:	bf38      	it	cc
 8018ba2:	2304      	movcc	r3, #4
 8018ba4:	441d      	add	r5, r3
 8018ba6:	4473      	add	r3, lr
 8018ba8:	469e      	mov	lr, r3
 8018baa:	462e      	mov	r6, r5
 8018bac:	4566      	cmp	r6, ip
 8018bae:	d30e      	bcc.n	8018bce <__mdiff+0xea>
 8018bb0:	f10c 0203 	add.w	r2, ip, #3
 8018bb4:	1b52      	subs	r2, r2, r5
 8018bb6:	f022 0203 	bic.w	r2, r2, #3
 8018bba:	3d03      	subs	r5, #3
 8018bbc:	45ac      	cmp	ip, r5
 8018bbe:	bf38      	it	cc
 8018bc0:	2200      	movcc	r2, #0
 8018bc2:	4413      	add	r3, r2
 8018bc4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8018bc8:	b17a      	cbz	r2, 8018bea <__mdiff+0x106>
 8018bca:	6107      	str	r7, [r0, #16]
 8018bcc:	e7a4      	b.n	8018b18 <__mdiff+0x34>
 8018bce:	f856 8b04 	ldr.w	r8, [r6], #4
 8018bd2:	fa11 f288 	uxtah	r2, r1, r8
 8018bd6:	1414      	asrs	r4, r2, #16
 8018bd8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8018bdc:	b292      	uxth	r2, r2
 8018bde:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8018be2:	f84e 2b04 	str.w	r2, [lr], #4
 8018be6:	1421      	asrs	r1, r4, #16
 8018be8:	e7e0      	b.n	8018bac <__mdiff+0xc8>
 8018bea:	3f01      	subs	r7, #1
 8018bec:	e7ea      	b.n	8018bc4 <__mdiff+0xe0>
 8018bee:	bf00      	nop
 8018bf0:	0801c4bf 	.word	0x0801c4bf
 8018bf4:	0801c4d0 	.word	0x0801c4d0

08018bf8 <__d2b>:
 8018bf8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8018bfc:	460f      	mov	r7, r1
 8018bfe:	2101      	movs	r1, #1
 8018c00:	ec59 8b10 	vmov	r8, r9, d0
 8018c04:	4616      	mov	r6, r2
 8018c06:	f7ff fcd5 	bl	80185b4 <_Balloc>
 8018c0a:	4604      	mov	r4, r0
 8018c0c:	b930      	cbnz	r0, 8018c1c <__d2b+0x24>
 8018c0e:	4602      	mov	r2, r0
 8018c10:	4b24      	ldr	r3, [pc, #144]	; (8018ca4 <__d2b+0xac>)
 8018c12:	4825      	ldr	r0, [pc, #148]	; (8018ca8 <__d2b+0xb0>)
 8018c14:	f240 310f 	movw	r1, #783	; 0x30f
 8018c18:	f7fe fd34 	bl	8017684 <__assert_func>
 8018c1c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8018c20:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8018c24:	bb2d      	cbnz	r5, 8018c72 <__d2b+0x7a>
 8018c26:	9301      	str	r3, [sp, #4]
 8018c28:	f1b8 0300 	subs.w	r3, r8, #0
 8018c2c:	d026      	beq.n	8018c7c <__d2b+0x84>
 8018c2e:	4668      	mov	r0, sp
 8018c30:	9300      	str	r3, [sp, #0]
 8018c32:	f7ff fd87 	bl	8018744 <__lo0bits>
 8018c36:	e9dd 1200 	ldrd	r1, r2, [sp]
 8018c3a:	b1e8      	cbz	r0, 8018c78 <__d2b+0x80>
 8018c3c:	f1c0 0320 	rsb	r3, r0, #32
 8018c40:	fa02 f303 	lsl.w	r3, r2, r3
 8018c44:	430b      	orrs	r3, r1
 8018c46:	40c2      	lsrs	r2, r0
 8018c48:	6163      	str	r3, [r4, #20]
 8018c4a:	9201      	str	r2, [sp, #4]
 8018c4c:	9b01      	ldr	r3, [sp, #4]
 8018c4e:	61a3      	str	r3, [r4, #24]
 8018c50:	2b00      	cmp	r3, #0
 8018c52:	bf14      	ite	ne
 8018c54:	2202      	movne	r2, #2
 8018c56:	2201      	moveq	r2, #1
 8018c58:	6122      	str	r2, [r4, #16]
 8018c5a:	b1bd      	cbz	r5, 8018c8c <__d2b+0x94>
 8018c5c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8018c60:	4405      	add	r5, r0
 8018c62:	603d      	str	r5, [r7, #0]
 8018c64:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8018c68:	6030      	str	r0, [r6, #0]
 8018c6a:	4620      	mov	r0, r4
 8018c6c:	b003      	add	sp, #12
 8018c6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018c72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8018c76:	e7d6      	b.n	8018c26 <__d2b+0x2e>
 8018c78:	6161      	str	r1, [r4, #20]
 8018c7a:	e7e7      	b.n	8018c4c <__d2b+0x54>
 8018c7c:	a801      	add	r0, sp, #4
 8018c7e:	f7ff fd61 	bl	8018744 <__lo0bits>
 8018c82:	9b01      	ldr	r3, [sp, #4]
 8018c84:	6163      	str	r3, [r4, #20]
 8018c86:	3020      	adds	r0, #32
 8018c88:	2201      	movs	r2, #1
 8018c8a:	e7e5      	b.n	8018c58 <__d2b+0x60>
 8018c8c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8018c90:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8018c94:	6038      	str	r0, [r7, #0]
 8018c96:	6918      	ldr	r0, [r3, #16]
 8018c98:	f7ff fd34 	bl	8018704 <__hi0bits>
 8018c9c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8018ca0:	e7e2      	b.n	8018c68 <__d2b+0x70>
 8018ca2:	bf00      	nop
 8018ca4:	0801c4bf 	.word	0x0801c4bf
 8018ca8:	0801c4d0 	.word	0x0801c4d0

08018cac <__ssputs_r>:
 8018cac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018cb0:	688e      	ldr	r6, [r1, #8]
 8018cb2:	461f      	mov	r7, r3
 8018cb4:	42be      	cmp	r6, r7
 8018cb6:	680b      	ldr	r3, [r1, #0]
 8018cb8:	4682      	mov	sl, r0
 8018cba:	460c      	mov	r4, r1
 8018cbc:	4690      	mov	r8, r2
 8018cbe:	d82c      	bhi.n	8018d1a <__ssputs_r+0x6e>
 8018cc0:	898a      	ldrh	r2, [r1, #12]
 8018cc2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8018cc6:	d026      	beq.n	8018d16 <__ssputs_r+0x6a>
 8018cc8:	6965      	ldr	r5, [r4, #20]
 8018cca:	6909      	ldr	r1, [r1, #16]
 8018ccc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018cd0:	eba3 0901 	sub.w	r9, r3, r1
 8018cd4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8018cd8:	1c7b      	adds	r3, r7, #1
 8018cda:	444b      	add	r3, r9
 8018cdc:	106d      	asrs	r5, r5, #1
 8018cde:	429d      	cmp	r5, r3
 8018ce0:	bf38      	it	cc
 8018ce2:	461d      	movcc	r5, r3
 8018ce4:	0553      	lsls	r3, r2, #21
 8018ce6:	d527      	bpl.n	8018d38 <__ssputs_r+0x8c>
 8018ce8:	4629      	mov	r1, r5
 8018cea:	f7ff fbd7 	bl	801849c <_malloc_r>
 8018cee:	4606      	mov	r6, r0
 8018cf0:	b360      	cbz	r0, 8018d4c <__ssputs_r+0xa0>
 8018cf2:	6921      	ldr	r1, [r4, #16]
 8018cf4:	464a      	mov	r2, r9
 8018cf6:	f7fe fcb6 	bl	8017666 <memcpy>
 8018cfa:	89a3      	ldrh	r3, [r4, #12]
 8018cfc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8018d00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018d04:	81a3      	strh	r3, [r4, #12]
 8018d06:	6126      	str	r6, [r4, #16]
 8018d08:	6165      	str	r5, [r4, #20]
 8018d0a:	444e      	add	r6, r9
 8018d0c:	eba5 0509 	sub.w	r5, r5, r9
 8018d10:	6026      	str	r6, [r4, #0]
 8018d12:	60a5      	str	r5, [r4, #8]
 8018d14:	463e      	mov	r6, r7
 8018d16:	42be      	cmp	r6, r7
 8018d18:	d900      	bls.n	8018d1c <__ssputs_r+0x70>
 8018d1a:	463e      	mov	r6, r7
 8018d1c:	6820      	ldr	r0, [r4, #0]
 8018d1e:	4632      	mov	r2, r6
 8018d20:	4641      	mov	r1, r8
 8018d22:	f7fe fc0c 	bl	801753e <memmove>
 8018d26:	68a3      	ldr	r3, [r4, #8]
 8018d28:	1b9b      	subs	r3, r3, r6
 8018d2a:	60a3      	str	r3, [r4, #8]
 8018d2c:	6823      	ldr	r3, [r4, #0]
 8018d2e:	4433      	add	r3, r6
 8018d30:	6023      	str	r3, [r4, #0]
 8018d32:	2000      	movs	r0, #0
 8018d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018d38:	462a      	mov	r2, r5
 8018d3a:	f000 fbe8 	bl	801950e <_realloc_r>
 8018d3e:	4606      	mov	r6, r0
 8018d40:	2800      	cmp	r0, #0
 8018d42:	d1e0      	bne.n	8018d06 <__ssputs_r+0x5a>
 8018d44:	6921      	ldr	r1, [r4, #16]
 8018d46:	4650      	mov	r0, sl
 8018d48:	f7ff fb34 	bl	80183b4 <_free_r>
 8018d4c:	230c      	movs	r3, #12
 8018d4e:	f8ca 3000 	str.w	r3, [sl]
 8018d52:	89a3      	ldrh	r3, [r4, #12]
 8018d54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018d58:	81a3      	strh	r3, [r4, #12]
 8018d5a:	f04f 30ff 	mov.w	r0, #4294967295
 8018d5e:	e7e9      	b.n	8018d34 <__ssputs_r+0x88>

08018d60 <_svfiprintf_r>:
 8018d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018d64:	4698      	mov	r8, r3
 8018d66:	898b      	ldrh	r3, [r1, #12]
 8018d68:	061b      	lsls	r3, r3, #24
 8018d6a:	b09d      	sub	sp, #116	; 0x74
 8018d6c:	4607      	mov	r7, r0
 8018d6e:	460d      	mov	r5, r1
 8018d70:	4614      	mov	r4, r2
 8018d72:	d50e      	bpl.n	8018d92 <_svfiprintf_r+0x32>
 8018d74:	690b      	ldr	r3, [r1, #16]
 8018d76:	b963      	cbnz	r3, 8018d92 <_svfiprintf_r+0x32>
 8018d78:	2140      	movs	r1, #64	; 0x40
 8018d7a:	f7ff fb8f 	bl	801849c <_malloc_r>
 8018d7e:	6028      	str	r0, [r5, #0]
 8018d80:	6128      	str	r0, [r5, #16]
 8018d82:	b920      	cbnz	r0, 8018d8e <_svfiprintf_r+0x2e>
 8018d84:	230c      	movs	r3, #12
 8018d86:	603b      	str	r3, [r7, #0]
 8018d88:	f04f 30ff 	mov.w	r0, #4294967295
 8018d8c:	e0d0      	b.n	8018f30 <_svfiprintf_r+0x1d0>
 8018d8e:	2340      	movs	r3, #64	; 0x40
 8018d90:	616b      	str	r3, [r5, #20]
 8018d92:	2300      	movs	r3, #0
 8018d94:	9309      	str	r3, [sp, #36]	; 0x24
 8018d96:	2320      	movs	r3, #32
 8018d98:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8018d9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8018da0:	2330      	movs	r3, #48	; 0x30
 8018da2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8018f48 <_svfiprintf_r+0x1e8>
 8018da6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8018daa:	f04f 0901 	mov.w	r9, #1
 8018dae:	4623      	mov	r3, r4
 8018db0:	469a      	mov	sl, r3
 8018db2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018db6:	b10a      	cbz	r2, 8018dbc <_svfiprintf_r+0x5c>
 8018db8:	2a25      	cmp	r2, #37	; 0x25
 8018dba:	d1f9      	bne.n	8018db0 <_svfiprintf_r+0x50>
 8018dbc:	ebba 0b04 	subs.w	fp, sl, r4
 8018dc0:	d00b      	beq.n	8018dda <_svfiprintf_r+0x7a>
 8018dc2:	465b      	mov	r3, fp
 8018dc4:	4622      	mov	r2, r4
 8018dc6:	4629      	mov	r1, r5
 8018dc8:	4638      	mov	r0, r7
 8018dca:	f7ff ff6f 	bl	8018cac <__ssputs_r>
 8018dce:	3001      	adds	r0, #1
 8018dd0:	f000 80a9 	beq.w	8018f26 <_svfiprintf_r+0x1c6>
 8018dd4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8018dd6:	445a      	add	r2, fp
 8018dd8:	9209      	str	r2, [sp, #36]	; 0x24
 8018dda:	f89a 3000 	ldrb.w	r3, [sl]
 8018dde:	2b00      	cmp	r3, #0
 8018de0:	f000 80a1 	beq.w	8018f26 <_svfiprintf_r+0x1c6>
 8018de4:	2300      	movs	r3, #0
 8018de6:	f04f 32ff 	mov.w	r2, #4294967295
 8018dea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018dee:	f10a 0a01 	add.w	sl, sl, #1
 8018df2:	9304      	str	r3, [sp, #16]
 8018df4:	9307      	str	r3, [sp, #28]
 8018df6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8018dfa:	931a      	str	r3, [sp, #104]	; 0x68
 8018dfc:	4654      	mov	r4, sl
 8018dfe:	2205      	movs	r2, #5
 8018e00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018e04:	4850      	ldr	r0, [pc, #320]	; (8018f48 <_svfiprintf_r+0x1e8>)
 8018e06:	f7e7 f9e3 	bl	80001d0 <memchr>
 8018e0a:	9a04      	ldr	r2, [sp, #16]
 8018e0c:	b9d8      	cbnz	r0, 8018e46 <_svfiprintf_r+0xe6>
 8018e0e:	06d0      	lsls	r0, r2, #27
 8018e10:	bf44      	itt	mi
 8018e12:	2320      	movmi	r3, #32
 8018e14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018e18:	0711      	lsls	r1, r2, #28
 8018e1a:	bf44      	itt	mi
 8018e1c:	232b      	movmi	r3, #43	; 0x2b
 8018e1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018e22:	f89a 3000 	ldrb.w	r3, [sl]
 8018e26:	2b2a      	cmp	r3, #42	; 0x2a
 8018e28:	d015      	beq.n	8018e56 <_svfiprintf_r+0xf6>
 8018e2a:	9a07      	ldr	r2, [sp, #28]
 8018e2c:	4654      	mov	r4, sl
 8018e2e:	2000      	movs	r0, #0
 8018e30:	f04f 0c0a 	mov.w	ip, #10
 8018e34:	4621      	mov	r1, r4
 8018e36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018e3a:	3b30      	subs	r3, #48	; 0x30
 8018e3c:	2b09      	cmp	r3, #9
 8018e3e:	d94d      	bls.n	8018edc <_svfiprintf_r+0x17c>
 8018e40:	b1b0      	cbz	r0, 8018e70 <_svfiprintf_r+0x110>
 8018e42:	9207      	str	r2, [sp, #28]
 8018e44:	e014      	b.n	8018e70 <_svfiprintf_r+0x110>
 8018e46:	eba0 0308 	sub.w	r3, r0, r8
 8018e4a:	fa09 f303 	lsl.w	r3, r9, r3
 8018e4e:	4313      	orrs	r3, r2
 8018e50:	9304      	str	r3, [sp, #16]
 8018e52:	46a2      	mov	sl, r4
 8018e54:	e7d2      	b.n	8018dfc <_svfiprintf_r+0x9c>
 8018e56:	9b03      	ldr	r3, [sp, #12]
 8018e58:	1d19      	adds	r1, r3, #4
 8018e5a:	681b      	ldr	r3, [r3, #0]
 8018e5c:	9103      	str	r1, [sp, #12]
 8018e5e:	2b00      	cmp	r3, #0
 8018e60:	bfbb      	ittet	lt
 8018e62:	425b      	neglt	r3, r3
 8018e64:	f042 0202 	orrlt.w	r2, r2, #2
 8018e68:	9307      	strge	r3, [sp, #28]
 8018e6a:	9307      	strlt	r3, [sp, #28]
 8018e6c:	bfb8      	it	lt
 8018e6e:	9204      	strlt	r2, [sp, #16]
 8018e70:	7823      	ldrb	r3, [r4, #0]
 8018e72:	2b2e      	cmp	r3, #46	; 0x2e
 8018e74:	d10c      	bne.n	8018e90 <_svfiprintf_r+0x130>
 8018e76:	7863      	ldrb	r3, [r4, #1]
 8018e78:	2b2a      	cmp	r3, #42	; 0x2a
 8018e7a:	d134      	bne.n	8018ee6 <_svfiprintf_r+0x186>
 8018e7c:	9b03      	ldr	r3, [sp, #12]
 8018e7e:	1d1a      	adds	r2, r3, #4
 8018e80:	681b      	ldr	r3, [r3, #0]
 8018e82:	9203      	str	r2, [sp, #12]
 8018e84:	2b00      	cmp	r3, #0
 8018e86:	bfb8      	it	lt
 8018e88:	f04f 33ff 	movlt.w	r3, #4294967295
 8018e8c:	3402      	adds	r4, #2
 8018e8e:	9305      	str	r3, [sp, #20]
 8018e90:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8018f58 <_svfiprintf_r+0x1f8>
 8018e94:	7821      	ldrb	r1, [r4, #0]
 8018e96:	2203      	movs	r2, #3
 8018e98:	4650      	mov	r0, sl
 8018e9a:	f7e7 f999 	bl	80001d0 <memchr>
 8018e9e:	b138      	cbz	r0, 8018eb0 <_svfiprintf_r+0x150>
 8018ea0:	9b04      	ldr	r3, [sp, #16]
 8018ea2:	eba0 000a 	sub.w	r0, r0, sl
 8018ea6:	2240      	movs	r2, #64	; 0x40
 8018ea8:	4082      	lsls	r2, r0
 8018eaa:	4313      	orrs	r3, r2
 8018eac:	3401      	adds	r4, #1
 8018eae:	9304      	str	r3, [sp, #16]
 8018eb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018eb4:	4825      	ldr	r0, [pc, #148]	; (8018f4c <_svfiprintf_r+0x1ec>)
 8018eb6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8018eba:	2206      	movs	r2, #6
 8018ebc:	f7e7 f988 	bl	80001d0 <memchr>
 8018ec0:	2800      	cmp	r0, #0
 8018ec2:	d038      	beq.n	8018f36 <_svfiprintf_r+0x1d6>
 8018ec4:	4b22      	ldr	r3, [pc, #136]	; (8018f50 <_svfiprintf_r+0x1f0>)
 8018ec6:	bb1b      	cbnz	r3, 8018f10 <_svfiprintf_r+0x1b0>
 8018ec8:	9b03      	ldr	r3, [sp, #12]
 8018eca:	3307      	adds	r3, #7
 8018ecc:	f023 0307 	bic.w	r3, r3, #7
 8018ed0:	3308      	adds	r3, #8
 8018ed2:	9303      	str	r3, [sp, #12]
 8018ed4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018ed6:	4433      	add	r3, r6
 8018ed8:	9309      	str	r3, [sp, #36]	; 0x24
 8018eda:	e768      	b.n	8018dae <_svfiprintf_r+0x4e>
 8018edc:	fb0c 3202 	mla	r2, ip, r2, r3
 8018ee0:	460c      	mov	r4, r1
 8018ee2:	2001      	movs	r0, #1
 8018ee4:	e7a6      	b.n	8018e34 <_svfiprintf_r+0xd4>
 8018ee6:	2300      	movs	r3, #0
 8018ee8:	3401      	adds	r4, #1
 8018eea:	9305      	str	r3, [sp, #20]
 8018eec:	4619      	mov	r1, r3
 8018eee:	f04f 0c0a 	mov.w	ip, #10
 8018ef2:	4620      	mov	r0, r4
 8018ef4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018ef8:	3a30      	subs	r2, #48	; 0x30
 8018efa:	2a09      	cmp	r2, #9
 8018efc:	d903      	bls.n	8018f06 <_svfiprintf_r+0x1a6>
 8018efe:	2b00      	cmp	r3, #0
 8018f00:	d0c6      	beq.n	8018e90 <_svfiprintf_r+0x130>
 8018f02:	9105      	str	r1, [sp, #20]
 8018f04:	e7c4      	b.n	8018e90 <_svfiprintf_r+0x130>
 8018f06:	fb0c 2101 	mla	r1, ip, r1, r2
 8018f0a:	4604      	mov	r4, r0
 8018f0c:	2301      	movs	r3, #1
 8018f0e:	e7f0      	b.n	8018ef2 <_svfiprintf_r+0x192>
 8018f10:	ab03      	add	r3, sp, #12
 8018f12:	9300      	str	r3, [sp, #0]
 8018f14:	462a      	mov	r2, r5
 8018f16:	4b0f      	ldr	r3, [pc, #60]	; (8018f54 <_svfiprintf_r+0x1f4>)
 8018f18:	a904      	add	r1, sp, #16
 8018f1a:	4638      	mov	r0, r7
 8018f1c:	f7fd fe02 	bl	8016b24 <_printf_float>
 8018f20:	1c42      	adds	r2, r0, #1
 8018f22:	4606      	mov	r6, r0
 8018f24:	d1d6      	bne.n	8018ed4 <_svfiprintf_r+0x174>
 8018f26:	89ab      	ldrh	r3, [r5, #12]
 8018f28:	065b      	lsls	r3, r3, #25
 8018f2a:	f53f af2d 	bmi.w	8018d88 <_svfiprintf_r+0x28>
 8018f2e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018f30:	b01d      	add	sp, #116	; 0x74
 8018f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018f36:	ab03      	add	r3, sp, #12
 8018f38:	9300      	str	r3, [sp, #0]
 8018f3a:	462a      	mov	r2, r5
 8018f3c:	4b05      	ldr	r3, [pc, #20]	; (8018f54 <_svfiprintf_r+0x1f4>)
 8018f3e:	a904      	add	r1, sp, #16
 8018f40:	4638      	mov	r0, r7
 8018f42:	f7fe f893 	bl	801706c <_printf_i>
 8018f46:	e7eb      	b.n	8018f20 <_svfiprintf_r+0x1c0>
 8018f48:	0801c62c 	.word	0x0801c62c
 8018f4c:	0801c636 	.word	0x0801c636
 8018f50:	08016b25 	.word	0x08016b25
 8018f54:	08018cad 	.word	0x08018cad
 8018f58:	0801c632 	.word	0x0801c632

08018f5c <__sfputc_r>:
 8018f5c:	6893      	ldr	r3, [r2, #8]
 8018f5e:	3b01      	subs	r3, #1
 8018f60:	2b00      	cmp	r3, #0
 8018f62:	b410      	push	{r4}
 8018f64:	6093      	str	r3, [r2, #8]
 8018f66:	da08      	bge.n	8018f7a <__sfputc_r+0x1e>
 8018f68:	6994      	ldr	r4, [r2, #24]
 8018f6a:	42a3      	cmp	r3, r4
 8018f6c:	db01      	blt.n	8018f72 <__sfputc_r+0x16>
 8018f6e:	290a      	cmp	r1, #10
 8018f70:	d103      	bne.n	8018f7a <__sfputc_r+0x1e>
 8018f72:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018f76:	f000 b9f5 	b.w	8019364 <__swbuf_r>
 8018f7a:	6813      	ldr	r3, [r2, #0]
 8018f7c:	1c58      	adds	r0, r3, #1
 8018f7e:	6010      	str	r0, [r2, #0]
 8018f80:	7019      	strb	r1, [r3, #0]
 8018f82:	4608      	mov	r0, r1
 8018f84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018f88:	4770      	bx	lr

08018f8a <__sfputs_r>:
 8018f8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018f8c:	4606      	mov	r6, r0
 8018f8e:	460f      	mov	r7, r1
 8018f90:	4614      	mov	r4, r2
 8018f92:	18d5      	adds	r5, r2, r3
 8018f94:	42ac      	cmp	r4, r5
 8018f96:	d101      	bne.n	8018f9c <__sfputs_r+0x12>
 8018f98:	2000      	movs	r0, #0
 8018f9a:	e007      	b.n	8018fac <__sfputs_r+0x22>
 8018f9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018fa0:	463a      	mov	r2, r7
 8018fa2:	4630      	mov	r0, r6
 8018fa4:	f7ff ffda 	bl	8018f5c <__sfputc_r>
 8018fa8:	1c43      	adds	r3, r0, #1
 8018faa:	d1f3      	bne.n	8018f94 <__sfputs_r+0xa>
 8018fac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08018fb0 <_vfiprintf_r>:
 8018fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018fb4:	460d      	mov	r5, r1
 8018fb6:	b09d      	sub	sp, #116	; 0x74
 8018fb8:	4614      	mov	r4, r2
 8018fba:	4698      	mov	r8, r3
 8018fbc:	4606      	mov	r6, r0
 8018fbe:	b118      	cbz	r0, 8018fc8 <_vfiprintf_r+0x18>
 8018fc0:	6a03      	ldr	r3, [r0, #32]
 8018fc2:	b90b      	cbnz	r3, 8018fc8 <_vfiprintf_r+0x18>
 8018fc4:	f7fe fa00 	bl	80173c8 <__sinit>
 8018fc8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018fca:	07d9      	lsls	r1, r3, #31
 8018fcc:	d405      	bmi.n	8018fda <_vfiprintf_r+0x2a>
 8018fce:	89ab      	ldrh	r3, [r5, #12]
 8018fd0:	059a      	lsls	r2, r3, #22
 8018fd2:	d402      	bmi.n	8018fda <_vfiprintf_r+0x2a>
 8018fd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018fd6:	f7fe fb44 	bl	8017662 <__retarget_lock_acquire_recursive>
 8018fda:	89ab      	ldrh	r3, [r5, #12]
 8018fdc:	071b      	lsls	r3, r3, #28
 8018fde:	d501      	bpl.n	8018fe4 <_vfiprintf_r+0x34>
 8018fe0:	692b      	ldr	r3, [r5, #16]
 8018fe2:	b99b      	cbnz	r3, 801900c <_vfiprintf_r+0x5c>
 8018fe4:	4629      	mov	r1, r5
 8018fe6:	4630      	mov	r0, r6
 8018fe8:	f000 f9fa 	bl	80193e0 <__swsetup_r>
 8018fec:	b170      	cbz	r0, 801900c <_vfiprintf_r+0x5c>
 8018fee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018ff0:	07dc      	lsls	r4, r3, #31
 8018ff2:	d504      	bpl.n	8018ffe <_vfiprintf_r+0x4e>
 8018ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8018ff8:	b01d      	add	sp, #116	; 0x74
 8018ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018ffe:	89ab      	ldrh	r3, [r5, #12]
 8019000:	0598      	lsls	r0, r3, #22
 8019002:	d4f7      	bmi.n	8018ff4 <_vfiprintf_r+0x44>
 8019004:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8019006:	f7fe fb2d 	bl	8017664 <__retarget_lock_release_recursive>
 801900a:	e7f3      	b.n	8018ff4 <_vfiprintf_r+0x44>
 801900c:	2300      	movs	r3, #0
 801900e:	9309      	str	r3, [sp, #36]	; 0x24
 8019010:	2320      	movs	r3, #32
 8019012:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8019016:	f8cd 800c 	str.w	r8, [sp, #12]
 801901a:	2330      	movs	r3, #48	; 0x30
 801901c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80191d0 <_vfiprintf_r+0x220>
 8019020:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8019024:	f04f 0901 	mov.w	r9, #1
 8019028:	4623      	mov	r3, r4
 801902a:	469a      	mov	sl, r3
 801902c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019030:	b10a      	cbz	r2, 8019036 <_vfiprintf_r+0x86>
 8019032:	2a25      	cmp	r2, #37	; 0x25
 8019034:	d1f9      	bne.n	801902a <_vfiprintf_r+0x7a>
 8019036:	ebba 0b04 	subs.w	fp, sl, r4
 801903a:	d00b      	beq.n	8019054 <_vfiprintf_r+0xa4>
 801903c:	465b      	mov	r3, fp
 801903e:	4622      	mov	r2, r4
 8019040:	4629      	mov	r1, r5
 8019042:	4630      	mov	r0, r6
 8019044:	f7ff ffa1 	bl	8018f8a <__sfputs_r>
 8019048:	3001      	adds	r0, #1
 801904a:	f000 80a9 	beq.w	80191a0 <_vfiprintf_r+0x1f0>
 801904e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019050:	445a      	add	r2, fp
 8019052:	9209      	str	r2, [sp, #36]	; 0x24
 8019054:	f89a 3000 	ldrb.w	r3, [sl]
 8019058:	2b00      	cmp	r3, #0
 801905a:	f000 80a1 	beq.w	80191a0 <_vfiprintf_r+0x1f0>
 801905e:	2300      	movs	r3, #0
 8019060:	f04f 32ff 	mov.w	r2, #4294967295
 8019064:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019068:	f10a 0a01 	add.w	sl, sl, #1
 801906c:	9304      	str	r3, [sp, #16]
 801906e:	9307      	str	r3, [sp, #28]
 8019070:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8019074:	931a      	str	r3, [sp, #104]	; 0x68
 8019076:	4654      	mov	r4, sl
 8019078:	2205      	movs	r2, #5
 801907a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801907e:	4854      	ldr	r0, [pc, #336]	; (80191d0 <_vfiprintf_r+0x220>)
 8019080:	f7e7 f8a6 	bl	80001d0 <memchr>
 8019084:	9a04      	ldr	r2, [sp, #16]
 8019086:	b9d8      	cbnz	r0, 80190c0 <_vfiprintf_r+0x110>
 8019088:	06d1      	lsls	r1, r2, #27
 801908a:	bf44      	itt	mi
 801908c:	2320      	movmi	r3, #32
 801908e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019092:	0713      	lsls	r3, r2, #28
 8019094:	bf44      	itt	mi
 8019096:	232b      	movmi	r3, #43	; 0x2b
 8019098:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801909c:	f89a 3000 	ldrb.w	r3, [sl]
 80190a0:	2b2a      	cmp	r3, #42	; 0x2a
 80190a2:	d015      	beq.n	80190d0 <_vfiprintf_r+0x120>
 80190a4:	9a07      	ldr	r2, [sp, #28]
 80190a6:	4654      	mov	r4, sl
 80190a8:	2000      	movs	r0, #0
 80190aa:	f04f 0c0a 	mov.w	ip, #10
 80190ae:	4621      	mov	r1, r4
 80190b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80190b4:	3b30      	subs	r3, #48	; 0x30
 80190b6:	2b09      	cmp	r3, #9
 80190b8:	d94d      	bls.n	8019156 <_vfiprintf_r+0x1a6>
 80190ba:	b1b0      	cbz	r0, 80190ea <_vfiprintf_r+0x13a>
 80190bc:	9207      	str	r2, [sp, #28]
 80190be:	e014      	b.n	80190ea <_vfiprintf_r+0x13a>
 80190c0:	eba0 0308 	sub.w	r3, r0, r8
 80190c4:	fa09 f303 	lsl.w	r3, r9, r3
 80190c8:	4313      	orrs	r3, r2
 80190ca:	9304      	str	r3, [sp, #16]
 80190cc:	46a2      	mov	sl, r4
 80190ce:	e7d2      	b.n	8019076 <_vfiprintf_r+0xc6>
 80190d0:	9b03      	ldr	r3, [sp, #12]
 80190d2:	1d19      	adds	r1, r3, #4
 80190d4:	681b      	ldr	r3, [r3, #0]
 80190d6:	9103      	str	r1, [sp, #12]
 80190d8:	2b00      	cmp	r3, #0
 80190da:	bfbb      	ittet	lt
 80190dc:	425b      	neglt	r3, r3
 80190de:	f042 0202 	orrlt.w	r2, r2, #2
 80190e2:	9307      	strge	r3, [sp, #28]
 80190e4:	9307      	strlt	r3, [sp, #28]
 80190e6:	bfb8      	it	lt
 80190e8:	9204      	strlt	r2, [sp, #16]
 80190ea:	7823      	ldrb	r3, [r4, #0]
 80190ec:	2b2e      	cmp	r3, #46	; 0x2e
 80190ee:	d10c      	bne.n	801910a <_vfiprintf_r+0x15a>
 80190f0:	7863      	ldrb	r3, [r4, #1]
 80190f2:	2b2a      	cmp	r3, #42	; 0x2a
 80190f4:	d134      	bne.n	8019160 <_vfiprintf_r+0x1b0>
 80190f6:	9b03      	ldr	r3, [sp, #12]
 80190f8:	1d1a      	adds	r2, r3, #4
 80190fa:	681b      	ldr	r3, [r3, #0]
 80190fc:	9203      	str	r2, [sp, #12]
 80190fe:	2b00      	cmp	r3, #0
 8019100:	bfb8      	it	lt
 8019102:	f04f 33ff 	movlt.w	r3, #4294967295
 8019106:	3402      	adds	r4, #2
 8019108:	9305      	str	r3, [sp, #20]
 801910a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80191e0 <_vfiprintf_r+0x230>
 801910e:	7821      	ldrb	r1, [r4, #0]
 8019110:	2203      	movs	r2, #3
 8019112:	4650      	mov	r0, sl
 8019114:	f7e7 f85c 	bl	80001d0 <memchr>
 8019118:	b138      	cbz	r0, 801912a <_vfiprintf_r+0x17a>
 801911a:	9b04      	ldr	r3, [sp, #16]
 801911c:	eba0 000a 	sub.w	r0, r0, sl
 8019120:	2240      	movs	r2, #64	; 0x40
 8019122:	4082      	lsls	r2, r0
 8019124:	4313      	orrs	r3, r2
 8019126:	3401      	adds	r4, #1
 8019128:	9304      	str	r3, [sp, #16]
 801912a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801912e:	4829      	ldr	r0, [pc, #164]	; (80191d4 <_vfiprintf_r+0x224>)
 8019130:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8019134:	2206      	movs	r2, #6
 8019136:	f7e7 f84b 	bl	80001d0 <memchr>
 801913a:	2800      	cmp	r0, #0
 801913c:	d03f      	beq.n	80191be <_vfiprintf_r+0x20e>
 801913e:	4b26      	ldr	r3, [pc, #152]	; (80191d8 <_vfiprintf_r+0x228>)
 8019140:	bb1b      	cbnz	r3, 801918a <_vfiprintf_r+0x1da>
 8019142:	9b03      	ldr	r3, [sp, #12]
 8019144:	3307      	adds	r3, #7
 8019146:	f023 0307 	bic.w	r3, r3, #7
 801914a:	3308      	adds	r3, #8
 801914c:	9303      	str	r3, [sp, #12]
 801914e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019150:	443b      	add	r3, r7
 8019152:	9309      	str	r3, [sp, #36]	; 0x24
 8019154:	e768      	b.n	8019028 <_vfiprintf_r+0x78>
 8019156:	fb0c 3202 	mla	r2, ip, r2, r3
 801915a:	460c      	mov	r4, r1
 801915c:	2001      	movs	r0, #1
 801915e:	e7a6      	b.n	80190ae <_vfiprintf_r+0xfe>
 8019160:	2300      	movs	r3, #0
 8019162:	3401      	adds	r4, #1
 8019164:	9305      	str	r3, [sp, #20]
 8019166:	4619      	mov	r1, r3
 8019168:	f04f 0c0a 	mov.w	ip, #10
 801916c:	4620      	mov	r0, r4
 801916e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019172:	3a30      	subs	r2, #48	; 0x30
 8019174:	2a09      	cmp	r2, #9
 8019176:	d903      	bls.n	8019180 <_vfiprintf_r+0x1d0>
 8019178:	2b00      	cmp	r3, #0
 801917a:	d0c6      	beq.n	801910a <_vfiprintf_r+0x15a>
 801917c:	9105      	str	r1, [sp, #20]
 801917e:	e7c4      	b.n	801910a <_vfiprintf_r+0x15a>
 8019180:	fb0c 2101 	mla	r1, ip, r1, r2
 8019184:	4604      	mov	r4, r0
 8019186:	2301      	movs	r3, #1
 8019188:	e7f0      	b.n	801916c <_vfiprintf_r+0x1bc>
 801918a:	ab03      	add	r3, sp, #12
 801918c:	9300      	str	r3, [sp, #0]
 801918e:	462a      	mov	r2, r5
 8019190:	4b12      	ldr	r3, [pc, #72]	; (80191dc <_vfiprintf_r+0x22c>)
 8019192:	a904      	add	r1, sp, #16
 8019194:	4630      	mov	r0, r6
 8019196:	f7fd fcc5 	bl	8016b24 <_printf_float>
 801919a:	4607      	mov	r7, r0
 801919c:	1c78      	adds	r0, r7, #1
 801919e:	d1d6      	bne.n	801914e <_vfiprintf_r+0x19e>
 80191a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80191a2:	07d9      	lsls	r1, r3, #31
 80191a4:	d405      	bmi.n	80191b2 <_vfiprintf_r+0x202>
 80191a6:	89ab      	ldrh	r3, [r5, #12]
 80191a8:	059a      	lsls	r2, r3, #22
 80191aa:	d402      	bmi.n	80191b2 <_vfiprintf_r+0x202>
 80191ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80191ae:	f7fe fa59 	bl	8017664 <__retarget_lock_release_recursive>
 80191b2:	89ab      	ldrh	r3, [r5, #12]
 80191b4:	065b      	lsls	r3, r3, #25
 80191b6:	f53f af1d 	bmi.w	8018ff4 <_vfiprintf_r+0x44>
 80191ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 80191bc:	e71c      	b.n	8018ff8 <_vfiprintf_r+0x48>
 80191be:	ab03      	add	r3, sp, #12
 80191c0:	9300      	str	r3, [sp, #0]
 80191c2:	462a      	mov	r2, r5
 80191c4:	4b05      	ldr	r3, [pc, #20]	; (80191dc <_vfiprintf_r+0x22c>)
 80191c6:	a904      	add	r1, sp, #16
 80191c8:	4630      	mov	r0, r6
 80191ca:	f7fd ff4f 	bl	801706c <_printf_i>
 80191ce:	e7e4      	b.n	801919a <_vfiprintf_r+0x1ea>
 80191d0:	0801c62c 	.word	0x0801c62c
 80191d4:	0801c636 	.word	0x0801c636
 80191d8:	08016b25 	.word	0x08016b25
 80191dc:	08018f8b 	.word	0x08018f8b
 80191e0:	0801c632 	.word	0x0801c632

080191e4 <__sflush_r>:
 80191e4:	898a      	ldrh	r2, [r1, #12]
 80191e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80191ea:	4605      	mov	r5, r0
 80191ec:	0710      	lsls	r0, r2, #28
 80191ee:	460c      	mov	r4, r1
 80191f0:	d458      	bmi.n	80192a4 <__sflush_r+0xc0>
 80191f2:	684b      	ldr	r3, [r1, #4]
 80191f4:	2b00      	cmp	r3, #0
 80191f6:	dc05      	bgt.n	8019204 <__sflush_r+0x20>
 80191f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80191fa:	2b00      	cmp	r3, #0
 80191fc:	dc02      	bgt.n	8019204 <__sflush_r+0x20>
 80191fe:	2000      	movs	r0, #0
 8019200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019204:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8019206:	2e00      	cmp	r6, #0
 8019208:	d0f9      	beq.n	80191fe <__sflush_r+0x1a>
 801920a:	2300      	movs	r3, #0
 801920c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8019210:	682f      	ldr	r7, [r5, #0]
 8019212:	6a21      	ldr	r1, [r4, #32]
 8019214:	602b      	str	r3, [r5, #0]
 8019216:	d032      	beq.n	801927e <__sflush_r+0x9a>
 8019218:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801921a:	89a3      	ldrh	r3, [r4, #12]
 801921c:	075a      	lsls	r2, r3, #29
 801921e:	d505      	bpl.n	801922c <__sflush_r+0x48>
 8019220:	6863      	ldr	r3, [r4, #4]
 8019222:	1ac0      	subs	r0, r0, r3
 8019224:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8019226:	b10b      	cbz	r3, 801922c <__sflush_r+0x48>
 8019228:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801922a:	1ac0      	subs	r0, r0, r3
 801922c:	2300      	movs	r3, #0
 801922e:	4602      	mov	r2, r0
 8019230:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8019232:	6a21      	ldr	r1, [r4, #32]
 8019234:	4628      	mov	r0, r5
 8019236:	47b0      	blx	r6
 8019238:	1c43      	adds	r3, r0, #1
 801923a:	89a3      	ldrh	r3, [r4, #12]
 801923c:	d106      	bne.n	801924c <__sflush_r+0x68>
 801923e:	6829      	ldr	r1, [r5, #0]
 8019240:	291d      	cmp	r1, #29
 8019242:	d82b      	bhi.n	801929c <__sflush_r+0xb8>
 8019244:	4a29      	ldr	r2, [pc, #164]	; (80192ec <__sflush_r+0x108>)
 8019246:	410a      	asrs	r2, r1
 8019248:	07d6      	lsls	r6, r2, #31
 801924a:	d427      	bmi.n	801929c <__sflush_r+0xb8>
 801924c:	2200      	movs	r2, #0
 801924e:	6062      	str	r2, [r4, #4]
 8019250:	04d9      	lsls	r1, r3, #19
 8019252:	6922      	ldr	r2, [r4, #16]
 8019254:	6022      	str	r2, [r4, #0]
 8019256:	d504      	bpl.n	8019262 <__sflush_r+0x7e>
 8019258:	1c42      	adds	r2, r0, #1
 801925a:	d101      	bne.n	8019260 <__sflush_r+0x7c>
 801925c:	682b      	ldr	r3, [r5, #0]
 801925e:	b903      	cbnz	r3, 8019262 <__sflush_r+0x7e>
 8019260:	6560      	str	r0, [r4, #84]	; 0x54
 8019262:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8019264:	602f      	str	r7, [r5, #0]
 8019266:	2900      	cmp	r1, #0
 8019268:	d0c9      	beq.n	80191fe <__sflush_r+0x1a>
 801926a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801926e:	4299      	cmp	r1, r3
 8019270:	d002      	beq.n	8019278 <__sflush_r+0x94>
 8019272:	4628      	mov	r0, r5
 8019274:	f7ff f89e 	bl	80183b4 <_free_r>
 8019278:	2000      	movs	r0, #0
 801927a:	6360      	str	r0, [r4, #52]	; 0x34
 801927c:	e7c0      	b.n	8019200 <__sflush_r+0x1c>
 801927e:	2301      	movs	r3, #1
 8019280:	4628      	mov	r0, r5
 8019282:	47b0      	blx	r6
 8019284:	1c41      	adds	r1, r0, #1
 8019286:	d1c8      	bne.n	801921a <__sflush_r+0x36>
 8019288:	682b      	ldr	r3, [r5, #0]
 801928a:	2b00      	cmp	r3, #0
 801928c:	d0c5      	beq.n	801921a <__sflush_r+0x36>
 801928e:	2b1d      	cmp	r3, #29
 8019290:	d001      	beq.n	8019296 <__sflush_r+0xb2>
 8019292:	2b16      	cmp	r3, #22
 8019294:	d101      	bne.n	801929a <__sflush_r+0xb6>
 8019296:	602f      	str	r7, [r5, #0]
 8019298:	e7b1      	b.n	80191fe <__sflush_r+0x1a>
 801929a:	89a3      	ldrh	r3, [r4, #12]
 801929c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80192a0:	81a3      	strh	r3, [r4, #12]
 80192a2:	e7ad      	b.n	8019200 <__sflush_r+0x1c>
 80192a4:	690f      	ldr	r7, [r1, #16]
 80192a6:	2f00      	cmp	r7, #0
 80192a8:	d0a9      	beq.n	80191fe <__sflush_r+0x1a>
 80192aa:	0793      	lsls	r3, r2, #30
 80192ac:	680e      	ldr	r6, [r1, #0]
 80192ae:	bf08      	it	eq
 80192b0:	694b      	ldreq	r3, [r1, #20]
 80192b2:	600f      	str	r7, [r1, #0]
 80192b4:	bf18      	it	ne
 80192b6:	2300      	movne	r3, #0
 80192b8:	eba6 0807 	sub.w	r8, r6, r7
 80192bc:	608b      	str	r3, [r1, #8]
 80192be:	f1b8 0f00 	cmp.w	r8, #0
 80192c2:	dd9c      	ble.n	80191fe <__sflush_r+0x1a>
 80192c4:	6a21      	ldr	r1, [r4, #32]
 80192c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80192c8:	4643      	mov	r3, r8
 80192ca:	463a      	mov	r2, r7
 80192cc:	4628      	mov	r0, r5
 80192ce:	47b0      	blx	r6
 80192d0:	2800      	cmp	r0, #0
 80192d2:	dc06      	bgt.n	80192e2 <__sflush_r+0xfe>
 80192d4:	89a3      	ldrh	r3, [r4, #12]
 80192d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80192da:	81a3      	strh	r3, [r4, #12]
 80192dc:	f04f 30ff 	mov.w	r0, #4294967295
 80192e0:	e78e      	b.n	8019200 <__sflush_r+0x1c>
 80192e2:	4407      	add	r7, r0
 80192e4:	eba8 0800 	sub.w	r8, r8, r0
 80192e8:	e7e9      	b.n	80192be <__sflush_r+0xda>
 80192ea:	bf00      	nop
 80192ec:	dfbffffe 	.word	0xdfbffffe

080192f0 <_fflush_r>:
 80192f0:	b538      	push	{r3, r4, r5, lr}
 80192f2:	690b      	ldr	r3, [r1, #16]
 80192f4:	4605      	mov	r5, r0
 80192f6:	460c      	mov	r4, r1
 80192f8:	b913      	cbnz	r3, 8019300 <_fflush_r+0x10>
 80192fa:	2500      	movs	r5, #0
 80192fc:	4628      	mov	r0, r5
 80192fe:	bd38      	pop	{r3, r4, r5, pc}
 8019300:	b118      	cbz	r0, 801930a <_fflush_r+0x1a>
 8019302:	6a03      	ldr	r3, [r0, #32]
 8019304:	b90b      	cbnz	r3, 801930a <_fflush_r+0x1a>
 8019306:	f7fe f85f 	bl	80173c8 <__sinit>
 801930a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801930e:	2b00      	cmp	r3, #0
 8019310:	d0f3      	beq.n	80192fa <_fflush_r+0xa>
 8019312:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8019314:	07d0      	lsls	r0, r2, #31
 8019316:	d404      	bmi.n	8019322 <_fflush_r+0x32>
 8019318:	0599      	lsls	r1, r3, #22
 801931a:	d402      	bmi.n	8019322 <_fflush_r+0x32>
 801931c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801931e:	f7fe f9a0 	bl	8017662 <__retarget_lock_acquire_recursive>
 8019322:	4628      	mov	r0, r5
 8019324:	4621      	mov	r1, r4
 8019326:	f7ff ff5d 	bl	80191e4 <__sflush_r>
 801932a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801932c:	07da      	lsls	r2, r3, #31
 801932e:	4605      	mov	r5, r0
 8019330:	d4e4      	bmi.n	80192fc <_fflush_r+0xc>
 8019332:	89a3      	ldrh	r3, [r4, #12]
 8019334:	059b      	lsls	r3, r3, #22
 8019336:	d4e1      	bmi.n	80192fc <_fflush_r+0xc>
 8019338:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801933a:	f7fe f993 	bl	8017664 <__retarget_lock_release_recursive>
 801933e:	e7dd      	b.n	80192fc <_fflush_r+0xc>

08019340 <fiprintf>:
 8019340:	b40e      	push	{r1, r2, r3}
 8019342:	b503      	push	{r0, r1, lr}
 8019344:	4601      	mov	r1, r0
 8019346:	ab03      	add	r3, sp, #12
 8019348:	4805      	ldr	r0, [pc, #20]	; (8019360 <fiprintf+0x20>)
 801934a:	f853 2b04 	ldr.w	r2, [r3], #4
 801934e:	6800      	ldr	r0, [r0, #0]
 8019350:	9301      	str	r3, [sp, #4]
 8019352:	f7ff fe2d 	bl	8018fb0 <_vfiprintf_r>
 8019356:	b002      	add	sp, #8
 8019358:	f85d eb04 	ldr.w	lr, [sp], #4
 801935c:	b003      	add	sp, #12
 801935e:	4770      	bx	lr
 8019360:	20000084 	.word	0x20000084

08019364 <__swbuf_r>:
 8019364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019366:	460e      	mov	r6, r1
 8019368:	4614      	mov	r4, r2
 801936a:	4605      	mov	r5, r0
 801936c:	b118      	cbz	r0, 8019376 <__swbuf_r+0x12>
 801936e:	6a03      	ldr	r3, [r0, #32]
 8019370:	b90b      	cbnz	r3, 8019376 <__swbuf_r+0x12>
 8019372:	f7fe f829 	bl	80173c8 <__sinit>
 8019376:	69a3      	ldr	r3, [r4, #24]
 8019378:	60a3      	str	r3, [r4, #8]
 801937a:	89a3      	ldrh	r3, [r4, #12]
 801937c:	071a      	lsls	r2, r3, #28
 801937e:	d525      	bpl.n	80193cc <__swbuf_r+0x68>
 8019380:	6923      	ldr	r3, [r4, #16]
 8019382:	b31b      	cbz	r3, 80193cc <__swbuf_r+0x68>
 8019384:	6823      	ldr	r3, [r4, #0]
 8019386:	6922      	ldr	r2, [r4, #16]
 8019388:	1a98      	subs	r0, r3, r2
 801938a:	6963      	ldr	r3, [r4, #20]
 801938c:	b2f6      	uxtb	r6, r6
 801938e:	4283      	cmp	r3, r0
 8019390:	4637      	mov	r7, r6
 8019392:	dc04      	bgt.n	801939e <__swbuf_r+0x3a>
 8019394:	4621      	mov	r1, r4
 8019396:	4628      	mov	r0, r5
 8019398:	f7ff ffaa 	bl	80192f0 <_fflush_r>
 801939c:	b9e0      	cbnz	r0, 80193d8 <__swbuf_r+0x74>
 801939e:	68a3      	ldr	r3, [r4, #8]
 80193a0:	3b01      	subs	r3, #1
 80193a2:	60a3      	str	r3, [r4, #8]
 80193a4:	6823      	ldr	r3, [r4, #0]
 80193a6:	1c5a      	adds	r2, r3, #1
 80193a8:	6022      	str	r2, [r4, #0]
 80193aa:	701e      	strb	r6, [r3, #0]
 80193ac:	6962      	ldr	r2, [r4, #20]
 80193ae:	1c43      	adds	r3, r0, #1
 80193b0:	429a      	cmp	r2, r3
 80193b2:	d004      	beq.n	80193be <__swbuf_r+0x5a>
 80193b4:	89a3      	ldrh	r3, [r4, #12]
 80193b6:	07db      	lsls	r3, r3, #31
 80193b8:	d506      	bpl.n	80193c8 <__swbuf_r+0x64>
 80193ba:	2e0a      	cmp	r6, #10
 80193bc:	d104      	bne.n	80193c8 <__swbuf_r+0x64>
 80193be:	4621      	mov	r1, r4
 80193c0:	4628      	mov	r0, r5
 80193c2:	f7ff ff95 	bl	80192f0 <_fflush_r>
 80193c6:	b938      	cbnz	r0, 80193d8 <__swbuf_r+0x74>
 80193c8:	4638      	mov	r0, r7
 80193ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80193cc:	4621      	mov	r1, r4
 80193ce:	4628      	mov	r0, r5
 80193d0:	f000 f806 	bl	80193e0 <__swsetup_r>
 80193d4:	2800      	cmp	r0, #0
 80193d6:	d0d5      	beq.n	8019384 <__swbuf_r+0x20>
 80193d8:	f04f 37ff 	mov.w	r7, #4294967295
 80193dc:	e7f4      	b.n	80193c8 <__swbuf_r+0x64>
	...

080193e0 <__swsetup_r>:
 80193e0:	b538      	push	{r3, r4, r5, lr}
 80193e2:	4b2a      	ldr	r3, [pc, #168]	; (801948c <__swsetup_r+0xac>)
 80193e4:	4605      	mov	r5, r0
 80193e6:	6818      	ldr	r0, [r3, #0]
 80193e8:	460c      	mov	r4, r1
 80193ea:	b118      	cbz	r0, 80193f4 <__swsetup_r+0x14>
 80193ec:	6a03      	ldr	r3, [r0, #32]
 80193ee:	b90b      	cbnz	r3, 80193f4 <__swsetup_r+0x14>
 80193f0:	f7fd ffea 	bl	80173c8 <__sinit>
 80193f4:	89a3      	ldrh	r3, [r4, #12]
 80193f6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80193fa:	0718      	lsls	r0, r3, #28
 80193fc:	d422      	bmi.n	8019444 <__swsetup_r+0x64>
 80193fe:	06d9      	lsls	r1, r3, #27
 8019400:	d407      	bmi.n	8019412 <__swsetup_r+0x32>
 8019402:	2309      	movs	r3, #9
 8019404:	602b      	str	r3, [r5, #0]
 8019406:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801940a:	81a3      	strh	r3, [r4, #12]
 801940c:	f04f 30ff 	mov.w	r0, #4294967295
 8019410:	e034      	b.n	801947c <__swsetup_r+0x9c>
 8019412:	0758      	lsls	r0, r3, #29
 8019414:	d512      	bpl.n	801943c <__swsetup_r+0x5c>
 8019416:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8019418:	b141      	cbz	r1, 801942c <__swsetup_r+0x4c>
 801941a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801941e:	4299      	cmp	r1, r3
 8019420:	d002      	beq.n	8019428 <__swsetup_r+0x48>
 8019422:	4628      	mov	r0, r5
 8019424:	f7fe ffc6 	bl	80183b4 <_free_r>
 8019428:	2300      	movs	r3, #0
 801942a:	6363      	str	r3, [r4, #52]	; 0x34
 801942c:	89a3      	ldrh	r3, [r4, #12]
 801942e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8019432:	81a3      	strh	r3, [r4, #12]
 8019434:	2300      	movs	r3, #0
 8019436:	6063      	str	r3, [r4, #4]
 8019438:	6923      	ldr	r3, [r4, #16]
 801943a:	6023      	str	r3, [r4, #0]
 801943c:	89a3      	ldrh	r3, [r4, #12]
 801943e:	f043 0308 	orr.w	r3, r3, #8
 8019442:	81a3      	strh	r3, [r4, #12]
 8019444:	6923      	ldr	r3, [r4, #16]
 8019446:	b94b      	cbnz	r3, 801945c <__swsetup_r+0x7c>
 8019448:	89a3      	ldrh	r3, [r4, #12]
 801944a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801944e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8019452:	d003      	beq.n	801945c <__swsetup_r+0x7c>
 8019454:	4621      	mov	r1, r4
 8019456:	4628      	mov	r0, r5
 8019458:	f000 f8bb 	bl	80195d2 <__smakebuf_r>
 801945c:	89a0      	ldrh	r0, [r4, #12]
 801945e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8019462:	f010 0301 	ands.w	r3, r0, #1
 8019466:	d00a      	beq.n	801947e <__swsetup_r+0x9e>
 8019468:	2300      	movs	r3, #0
 801946a:	60a3      	str	r3, [r4, #8]
 801946c:	6963      	ldr	r3, [r4, #20]
 801946e:	425b      	negs	r3, r3
 8019470:	61a3      	str	r3, [r4, #24]
 8019472:	6923      	ldr	r3, [r4, #16]
 8019474:	b943      	cbnz	r3, 8019488 <__swsetup_r+0xa8>
 8019476:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801947a:	d1c4      	bne.n	8019406 <__swsetup_r+0x26>
 801947c:	bd38      	pop	{r3, r4, r5, pc}
 801947e:	0781      	lsls	r1, r0, #30
 8019480:	bf58      	it	pl
 8019482:	6963      	ldrpl	r3, [r4, #20]
 8019484:	60a3      	str	r3, [r4, #8]
 8019486:	e7f4      	b.n	8019472 <__swsetup_r+0x92>
 8019488:	2000      	movs	r0, #0
 801948a:	e7f7      	b.n	801947c <__swsetup_r+0x9c>
 801948c:	20000084 	.word	0x20000084

08019490 <_sbrk_r>:
 8019490:	b538      	push	{r3, r4, r5, lr}
 8019492:	4d06      	ldr	r5, [pc, #24]	; (80194ac <_sbrk_r+0x1c>)
 8019494:	2300      	movs	r3, #0
 8019496:	4604      	mov	r4, r0
 8019498:	4608      	mov	r0, r1
 801949a:	602b      	str	r3, [r5, #0]
 801949c:	f7e9 ff10 	bl	80032c0 <_sbrk>
 80194a0:	1c43      	adds	r3, r0, #1
 80194a2:	d102      	bne.n	80194aa <_sbrk_r+0x1a>
 80194a4:	682b      	ldr	r3, [r5, #0]
 80194a6:	b103      	cbz	r3, 80194aa <_sbrk_r+0x1a>
 80194a8:	6023      	str	r3, [r4, #0]
 80194aa:	bd38      	pop	{r3, r4, r5, pc}
 80194ac:	20008c48 	.word	0x20008c48

080194b0 <abort>:
 80194b0:	b508      	push	{r3, lr}
 80194b2:	2006      	movs	r0, #6
 80194b4:	f000 f8f2 	bl	801969c <raise>
 80194b8:	2001      	movs	r0, #1
 80194ba:	f7e9 fea5 	bl	8003208 <_exit>

080194be <_calloc_r>:
 80194be:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80194c0:	fba1 2402 	umull	r2, r4, r1, r2
 80194c4:	b94c      	cbnz	r4, 80194da <_calloc_r+0x1c>
 80194c6:	4611      	mov	r1, r2
 80194c8:	9201      	str	r2, [sp, #4]
 80194ca:	f7fe ffe7 	bl	801849c <_malloc_r>
 80194ce:	9a01      	ldr	r2, [sp, #4]
 80194d0:	4605      	mov	r5, r0
 80194d2:	b930      	cbnz	r0, 80194e2 <_calloc_r+0x24>
 80194d4:	4628      	mov	r0, r5
 80194d6:	b003      	add	sp, #12
 80194d8:	bd30      	pop	{r4, r5, pc}
 80194da:	220c      	movs	r2, #12
 80194dc:	6002      	str	r2, [r0, #0]
 80194de:	2500      	movs	r5, #0
 80194e0:	e7f8      	b.n	80194d4 <_calloc_r+0x16>
 80194e2:	4621      	mov	r1, r4
 80194e4:	f7fe f845 	bl	8017572 <memset>
 80194e8:	e7f4      	b.n	80194d4 <_calloc_r+0x16>

080194ea <__ascii_mbtowc>:
 80194ea:	b082      	sub	sp, #8
 80194ec:	b901      	cbnz	r1, 80194f0 <__ascii_mbtowc+0x6>
 80194ee:	a901      	add	r1, sp, #4
 80194f0:	b142      	cbz	r2, 8019504 <__ascii_mbtowc+0x1a>
 80194f2:	b14b      	cbz	r3, 8019508 <__ascii_mbtowc+0x1e>
 80194f4:	7813      	ldrb	r3, [r2, #0]
 80194f6:	600b      	str	r3, [r1, #0]
 80194f8:	7812      	ldrb	r2, [r2, #0]
 80194fa:	1e10      	subs	r0, r2, #0
 80194fc:	bf18      	it	ne
 80194fe:	2001      	movne	r0, #1
 8019500:	b002      	add	sp, #8
 8019502:	4770      	bx	lr
 8019504:	4610      	mov	r0, r2
 8019506:	e7fb      	b.n	8019500 <__ascii_mbtowc+0x16>
 8019508:	f06f 0001 	mvn.w	r0, #1
 801950c:	e7f8      	b.n	8019500 <__ascii_mbtowc+0x16>

0801950e <_realloc_r>:
 801950e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019512:	4680      	mov	r8, r0
 8019514:	4614      	mov	r4, r2
 8019516:	460e      	mov	r6, r1
 8019518:	b921      	cbnz	r1, 8019524 <_realloc_r+0x16>
 801951a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801951e:	4611      	mov	r1, r2
 8019520:	f7fe bfbc 	b.w	801849c <_malloc_r>
 8019524:	b92a      	cbnz	r2, 8019532 <_realloc_r+0x24>
 8019526:	f7fe ff45 	bl	80183b4 <_free_r>
 801952a:	4625      	mov	r5, r4
 801952c:	4628      	mov	r0, r5
 801952e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019532:	f000 f8f1 	bl	8019718 <_malloc_usable_size_r>
 8019536:	4284      	cmp	r4, r0
 8019538:	4607      	mov	r7, r0
 801953a:	d802      	bhi.n	8019542 <_realloc_r+0x34>
 801953c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8019540:	d812      	bhi.n	8019568 <_realloc_r+0x5a>
 8019542:	4621      	mov	r1, r4
 8019544:	4640      	mov	r0, r8
 8019546:	f7fe ffa9 	bl	801849c <_malloc_r>
 801954a:	4605      	mov	r5, r0
 801954c:	2800      	cmp	r0, #0
 801954e:	d0ed      	beq.n	801952c <_realloc_r+0x1e>
 8019550:	42bc      	cmp	r4, r7
 8019552:	4622      	mov	r2, r4
 8019554:	4631      	mov	r1, r6
 8019556:	bf28      	it	cs
 8019558:	463a      	movcs	r2, r7
 801955a:	f7fe f884 	bl	8017666 <memcpy>
 801955e:	4631      	mov	r1, r6
 8019560:	4640      	mov	r0, r8
 8019562:	f7fe ff27 	bl	80183b4 <_free_r>
 8019566:	e7e1      	b.n	801952c <_realloc_r+0x1e>
 8019568:	4635      	mov	r5, r6
 801956a:	e7df      	b.n	801952c <_realloc_r+0x1e>

0801956c <__ascii_wctomb>:
 801956c:	b149      	cbz	r1, 8019582 <__ascii_wctomb+0x16>
 801956e:	2aff      	cmp	r2, #255	; 0xff
 8019570:	bf85      	ittet	hi
 8019572:	238a      	movhi	r3, #138	; 0x8a
 8019574:	6003      	strhi	r3, [r0, #0]
 8019576:	700a      	strbls	r2, [r1, #0]
 8019578:	f04f 30ff 	movhi.w	r0, #4294967295
 801957c:	bf98      	it	ls
 801957e:	2001      	movls	r0, #1
 8019580:	4770      	bx	lr
 8019582:	4608      	mov	r0, r1
 8019584:	4770      	bx	lr

08019586 <__swhatbuf_r>:
 8019586:	b570      	push	{r4, r5, r6, lr}
 8019588:	460c      	mov	r4, r1
 801958a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801958e:	2900      	cmp	r1, #0
 8019590:	b096      	sub	sp, #88	; 0x58
 8019592:	4615      	mov	r5, r2
 8019594:	461e      	mov	r6, r3
 8019596:	da0d      	bge.n	80195b4 <__swhatbuf_r+0x2e>
 8019598:	89a3      	ldrh	r3, [r4, #12]
 801959a:	f013 0f80 	tst.w	r3, #128	; 0x80
 801959e:	f04f 0100 	mov.w	r1, #0
 80195a2:	bf0c      	ite	eq
 80195a4:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80195a8:	2340      	movne	r3, #64	; 0x40
 80195aa:	2000      	movs	r0, #0
 80195ac:	6031      	str	r1, [r6, #0]
 80195ae:	602b      	str	r3, [r5, #0]
 80195b0:	b016      	add	sp, #88	; 0x58
 80195b2:	bd70      	pop	{r4, r5, r6, pc}
 80195b4:	466a      	mov	r2, sp
 80195b6:	f000 f879 	bl	80196ac <_fstat_r>
 80195ba:	2800      	cmp	r0, #0
 80195bc:	dbec      	blt.n	8019598 <__swhatbuf_r+0x12>
 80195be:	9901      	ldr	r1, [sp, #4]
 80195c0:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80195c4:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80195c8:	4259      	negs	r1, r3
 80195ca:	4159      	adcs	r1, r3
 80195cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80195d0:	e7eb      	b.n	80195aa <__swhatbuf_r+0x24>

080195d2 <__smakebuf_r>:
 80195d2:	898b      	ldrh	r3, [r1, #12]
 80195d4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80195d6:	079d      	lsls	r5, r3, #30
 80195d8:	4606      	mov	r6, r0
 80195da:	460c      	mov	r4, r1
 80195dc:	d507      	bpl.n	80195ee <__smakebuf_r+0x1c>
 80195de:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80195e2:	6023      	str	r3, [r4, #0]
 80195e4:	6123      	str	r3, [r4, #16]
 80195e6:	2301      	movs	r3, #1
 80195e8:	6163      	str	r3, [r4, #20]
 80195ea:	b002      	add	sp, #8
 80195ec:	bd70      	pop	{r4, r5, r6, pc}
 80195ee:	ab01      	add	r3, sp, #4
 80195f0:	466a      	mov	r2, sp
 80195f2:	f7ff ffc8 	bl	8019586 <__swhatbuf_r>
 80195f6:	9900      	ldr	r1, [sp, #0]
 80195f8:	4605      	mov	r5, r0
 80195fa:	4630      	mov	r0, r6
 80195fc:	f7fe ff4e 	bl	801849c <_malloc_r>
 8019600:	b948      	cbnz	r0, 8019616 <__smakebuf_r+0x44>
 8019602:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019606:	059a      	lsls	r2, r3, #22
 8019608:	d4ef      	bmi.n	80195ea <__smakebuf_r+0x18>
 801960a:	f023 0303 	bic.w	r3, r3, #3
 801960e:	f043 0302 	orr.w	r3, r3, #2
 8019612:	81a3      	strh	r3, [r4, #12]
 8019614:	e7e3      	b.n	80195de <__smakebuf_r+0xc>
 8019616:	89a3      	ldrh	r3, [r4, #12]
 8019618:	6020      	str	r0, [r4, #0]
 801961a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801961e:	81a3      	strh	r3, [r4, #12]
 8019620:	9b00      	ldr	r3, [sp, #0]
 8019622:	6163      	str	r3, [r4, #20]
 8019624:	9b01      	ldr	r3, [sp, #4]
 8019626:	6120      	str	r0, [r4, #16]
 8019628:	b15b      	cbz	r3, 8019642 <__smakebuf_r+0x70>
 801962a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801962e:	4630      	mov	r0, r6
 8019630:	f000 f84e 	bl	80196d0 <_isatty_r>
 8019634:	b128      	cbz	r0, 8019642 <__smakebuf_r+0x70>
 8019636:	89a3      	ldrh	r3, [r4, #12]
 8019638:	f023 0303 	bic.w	r3, r3, #3
 801963c:	f043 0301 	orr.w	r3, r3, #1
 8019640:	81a3      	strh	r3, [r4, #12]
 8019642:	89a3      	ldrh	r3, [r4, #12]
 8019644:	431d      	orrs	r5, r3
 8019646:	81a5      	strh	r5, [r4, #12]
 8019648:	e7cf      	b.n	80195ea <__smakebuf_r+0x18>

0801964a <_raise_r>:
 801964a:	291f      	cmp	r1, #31
 801964c:	b538      	push	{r3, r4, r5, lr}
 801964e:	4604      	mov	r4, r0
 8019650:	460d      	mov	r5, r1
 8019652:	d904      	bls.n	801965e <_raise_r+0x14>
 8019654:	2316      	movs	r3, #22
 8019656:	6003      	str	r3, [r0, #0]
 8019658:	f04f 30ff 	mov.w	r0, #4294967295
 801965c:	bd38      	pop	{r3, r4, r5, pc}
 801965e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8019660:	b112      	cbz	r2, 8019668 <_raise_r+0x1e>
 8019662:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8019666:	b94b      	cbnz	r3, 801967c <_raise_r+0x32>
 8019668:	4620      	mov	r0, r4
 801966a:	f000 f853 	bl	8019714 <_getpid_r>
 801966e:	462a      	mov	r2, r5
 8019670:	4601      	mov	r1, r0
 8019672:	4620      	mov	r0, r4
 8019674:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019678:	f000 b83a 	b.w	80196f0 <_kill_r>
 801967c:	2b01      	cmp	r3, #1
 801967e:	d00a      	beq.n	8019696 <_raise_r+0x4c>
 8019680:	1c59      	adds	r1, r3, #1
 8019682:	d103      	bne.n	801968c <_raise_r+0x42>
 8019684:	2316      	movs	r3, #22
 8019686:	6003      	str	r3, [r0, #0]
 8019688:	2001      	movs	r0, #1
 801968a:	e7e7      	b.n	801965c <_raise_r+0x12>
 801968c:	2400      	movs	r4, #0
 801968e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8019692:	4628      	mov	r0, r5
 8019694:	4798      	blx	r3
 8019696:	2000      	movs	r0, #0
 8019698:	e7e0      	b.n	801965c <_raise_r+0x12>
	...

0801969c <raise>:
 801969c:	4b02      	ldr	r3, [pc, #8]	; (80196a8 <raise+0xc>)
 801969e:	4601      	mov	r1, r0
 80196a0:	6818      	ldr	r0, [r3, #0]
 80196a2:	f7ff bfd2 	b.w	801964a <_raise_r>
 80196a6:	bf00      	nop
 80196a8:	20000084 	.word	0x20000084

080196ac <_fstat_r>:
 80196ac:	b538      	push	{r3, r4, r5, lr}
 80196ae:	4d07      	ldr	r5, [pc, #28]	; (80196cc <_fstat_r+0x20>)
 80196b0:	2300      	movs	r3, #0
 80196b2:	4604      	mov	r4, r0
 80196b4:	4608      	mov	r0, r1
 80196b6:	4611      	mov	r1, r2
 80196b8:	602b      	str	r3, [r5, #0]
 80196ba:	f7e9 fdd8 	bl	800326e <_fstat>
 80196be:	1c43      	adds	r3, r0, #1
 80196c0:	d102      	bne.n	80196c8 <_fstat_r+0x1c>
 80196c2:	682b      	ldr	r3, [r5, #0]
 80196c4:	b103      	cbz	r3, 80196c8 <_fstat_r+0x1c>
 80196c6:	6023      	str	r3, [r4, #0]
 80196c8:	bd38      	pop	{r3, r4, r5, pc}
 80196ca:	bf00      	nop
 80196cc:	20008c48 	.word	0x20008c48

080196d0 <_isatty_r>:
 80196d0:	b538      	push	{r3, r4, r5, lr}
 80196d2:	4d06      	ldr	r5, [pc, #24]	; (80196ec <_isatty_r+0x1c>)
 80196d4:	2300      	movs	r3, #0
 80196d6:	4604      	mov	r4, r0
 80196d8:	4608      	mov	r0, r1
 80196da:	602b      	str	r3, [r5, #0]
 80196dc:	f7e9 fdd7 	bl	800328e <_isatty>
 80196e0:	1c43      	adds	r3, r0, #1
 80196e2:	d102      	bne.n	80196ea <_isatty_r+0x1a>
 80196e4:	682b      	ldr	r3, [r5, #0]
 80196e6:	b103      	cbz	r3, 80196ea <_isatty_r+0x1a>
 80196e8:	6023      	str	r3, [r4, #0]
 80196ea:	bd38      	pop	{r3, r4, r5, pc}
 80196ec:	20008c48 	.word	0x20008c48

080196f0 <_kill_r>:
 80196f0:	b538      	push	{r3, r4, r5, lr}
 80196f2:	4d07      	ldr	r5, [pc, #28]	; (8019710 <_kill_r+0x20>)
 80196f4:	2300      	movs	r3, #0
 80196f6:	4604      	mov	r4, r0
 80196f8:	4608      	mov	r0, r1
 80196fa:	4611      	mov	r1, r2
 80196fc:	602b      	str	r3, [r5, #0]
 80196fe:	f7e9 fd71 	bl	80031e4 <_kill>
 8019702:	1c43      	adds	r3, r0, #1
 8019704:	d102      	bne.n	801970c <_kill_r+0x1c>
 8019706:	682b      	ldr	r3, [r5, #0]
 8019708:	b103      	cbz	r3, 801970c <_kill_r+0x1c>
 801970a:	6023      	str	r3, [r4, #0]
 801970c:	bd38      	pop	{r3, r4, r5, pc}
 801970e:	bf00      	nop
 8019710:	20008c48 	.word	0x20008c48

08019714 <_getpid_r>:
 8019714:	f7e9 bd5e 	b.w	80031d4 <_getpid>

08019718 <_malloc_usable_size_r>:
 8019718:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801971c:	1f18      	subs	r0, r3, #4
 801971e:	2b00      	cmp	r3, #0
 8019720:	bfbc      	itt	lt
 8019722:	580b      	ldrlt	r3, [r1, r0]
 8019724:	18c0      	addlt	r0, r0, r3
 8019726:	4770      	bx	lr

08019728 <_init>:
 8019728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801972a:	bf00      	nop
 801972c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801972e:	bc08      	pop	{r3}
 8019730:	469e      	mov	lr, r3
 8019732:	4770      	bx	lr

08019734 <_fini>:
 8019734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019736:	bf00      	nop
 8019738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801973a:	bc08      	pop	{r3}
 801973c:	469e      	mov	lr, r3
 801973e:	4770      	bx	lr
