#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ecaba0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ecad30 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x1eb3d50 .functor NOT 1, L_0x1f0b1e0, C4<0>, C4<0>, C4<0>;
L_0x1f0b030 .functor XOR 10, L_0x1f0ae60, L_0x1f0af90, C4<0000000000>, C4<0000000000>;
L_0x1f0b140 .functor XOR 10, L_0x1f0b030, L_0x1f0b0a0, C4<0000000000>, C4<0000000000>;
v0x1f07220_0 .net *"_ivl_10", 9 0, L_0x1f0b0a0;  1 drivers
v0x1f07320_0 .net *"_ivl_12", 9 0, L_0x1f0b140;  1 drivers
v0x1f07400_0 .net *"_ivl_2", 9 0, L_0x1f0adc0;  1 drivers
v0x1f074c0_0 .net *"_ivl_4", 9 0, L_0x1f0ae60;  1 drivers
v0x1f075a0_0 .net *"_ivl_6", 9 0, L_0x1f0af90;  1 drivers
v0x1f076d0_0 .net *"_ivl_8", 9 0, L_0x1f0b030;  1 drivers
v0x1f077b0_0 .var "clk", 0 0;
v0x1f07850_0 .net "in", 3 0, v0x1f04920_0;  1 drivers
v0x1f078f0_0 .net "out_any_dut", 3 1, L_0x1f09ab0;  1 drivers
v0x1f079b0_0 .net "out_any_ref", 3 1, L_0x1eb4310;  1 drivers
v0x1f07a80_0 .net "out_both_dut", 2 0, L_0x1f08f70;  1 drivers
v0x1f07b50_0 .net "out_both_ref", 2 0, L_0x1eb4040;  1 drivers
v0x1f07c20_0 .net "out_different_dut", 3 0, L_0x1f0a3c0;  1 drivers
v0x1f07cf0_0 .net "out_different_ref", 3 0, L_0x1eb4560;  1 drivers
v0x1f07dc0_0 .var/2u "stats1", 287 0;
v0x1f07e80_0 .var/2u "strobe", 0 0;
v0x1f07f40_0 .net "tb_match", 0 0, L_0x1f0b1e0;  1 drivers
v0x1f08010_0 .net "tb_mismatch", 0 0, L_0x1eb3d50;  1 drivers
v0x1f080b0_0 .net "wavedrom_enable", 0 0, v0x1f04a80_0;  1 drivers
v0x1f08180_0 .net "wavedrom_title", 511 0, v0x1f04b20_0;  1 drivers
E_0x1ec4910/0 .event negedge, v0x1f04860_0;
E_0x1ec4910/1 .event posedge, v0x1f04860_0;
E_0x1ec4910 .event/or E_0x1ec4910/0, E_0x1ec4910/1;
L_0x1f0adc0 .concat [ 4 3 3 0], L_0x1eb4560, L_0x1eb4310, L_0x1eb4040;
L_0x1f0ae60 .concat [ 4 3 3 0], L_0x1eb4560, L_0x1eb4310, L_0x1eb4040;
L_0x1f0af90 .concat [ 4 3 3 0], L_0x1f0a3c0, L_0x1f09ab0, L_0x1f08f70;
L_0x1f0b0a0 .concat [ 4 3 3 0], L_0x1eb4560, L_0x1eb4310, L_0x1eb4040;
L_0x1f0b1e0 .cmp/eeq 10, L_0x1f0adc0, L_0x1f0b140;
S_0x1ecaec0 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x1ecad30;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1eb4040 .functor AND 3, L_0x1f08280, L_0x1f08320, C4<111>, C4<111>;
L_0x1eb4310 .functor OR 3, L_0x1f084b0, L_0x1f08550, C4<000>, C4<000>;
L_0x1eb4560 .functor XOR 4, v0x1f04920_0, L_0x1f089a0, C4<0000>, C4<0000>;
v0x1eb3540_0 .net *"_ivl_1", 2 0, L_0x1f08280;  1 drivers
v0x1eb3880_0 .net *"_ivl_13", 0 0, L_0x1f08710;  1 drivers
v0x1eb3b50_0 .net *"_ivl_15", 2 0, L_0x1f088c0;  1 drivers
v0x1eb3e60_0 .net *"_ivl_16", 3 0, L_0x1f089a0;  1 drivers
v0x1eb4150_0 .net *"_ivl_3", 2 0, L_0x1f08320;  1 drivers
v0x1eb4420_0 .net *"_ivl_7", 2 0, L_0x1f084b0;  1 drivers
v0x1eb4630_0 .net *"_ivl_9", 2 0, L_0x1f08550;  1 drivers
v0x1f03c30_0 .net "in", 3 0, v0x1f04920_0;  alias, 1 drivers
v0x1f03d10_0 .net "out_any", 3 1, L_0x1eb4310;  alias, 1 drivers
v0x1f03e80_0 .net "out_both", 2 0, L_0x1eb4040;  alias, 1 drivers
v0x1f03f60_0 .net "out_different", 3 0, L_0x1eb4560;  alias, 1 drivers
L_0x1f08280 .part v0x1f04920_0, 0, 3;
L_0x1f08320 .part v0x1f04920_0, 1, 3;
L_0x1f084b0 .part v0x1f04920_0, 0, 3;
L_0x1f08550 .part v0x1f04920_0, 1, 3;
L_0x1f08710 .part v0x1f04920_0, 0, 1;
L_0x1f088c0 .part v0x1f04920_0, 1, 3;
L_0x1f089a0 .concat [ 3 1 0 0], L_0x1f088c0, L_0x1f08710;
S_0x1f040c0 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x1ecad30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1f04860_0 .net "clk", 0 0, v0x1f077b0_0;  1 drivers
v0x1f04920_0 .var "in", 3 0;
v0x1f049e0_0 .net "tb_match", 0 0, L_0x1f0b1e0;  alias, 1 drivers
v0x1f04a80_0 .var "wavedrom_enable", 0 0;
v0x1f04b20_0 .var "wavedrom_title", 511 0;
E_0x1ec44a0 .event posedge, v0x1f04860_0;
E_0x1ec4d90 .event negedge, v0x1f04860_0;
S_0x1f04360 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1f040c0;
 .timescale -12 -12;
v0x1f04560_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f04660 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1f040c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f04cf0 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x1ecad30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1ecbb00 .functor AND 1, L_0x1f08b80, L_0x1f08c20, C4<1>, C4<1>;
L_0x1edc7c0 .functor AND 1, L_0x1f08d60, L_0x1f08e00, C4<1>, C4<1>;
L_0x1edc830 .functor AND 1, L_0x1f09100, L_0x1f091e0, C4<1>, C4<1>;
L_0x1f09710 .functor OR 1, L_0x1f09580, L_0x1f09670, C4<0>, C4<0>;
L_0x1f099f0 .functor OR 1, L_0x1f09850, L_0x1f09950, C4<0>, C4<0>;
L_0x1f09c40 .functor OR 1, L_0x1f09cb0, L_0x1f09d50, C4<0>, C4<0>;
L_0x1f0a170 .functor XOR 1, L_0x1f09fa0, L_0x1f0a040, C4<0>, C4<0>;
L_0x1f0a460 .functor XOR 1, L_0x1f0a280, L_0x1f0a320, C4<0>, C4<0>;
L_0x1f0a7b0 .functor XOR 1, L_0x1f0a5c0, L_0x1f0a660, C4<0>, C4<0>;
L_0x1f0ac00 .functor XOR 1, L_0x1f0aa00, L_0x1f0ab60, C4<0>, C4<0>;
v0x1f04f60_0 .net *"_ivl_11", 0 0, L_0x1f08d60;  1 drivers
v0x1f05040_0 .net *"_ivl_13", 0 0, L_0x1f08e00;  1 drivers
v0x1f05120_0 .net *"_ivl_14", 0 0, L_0x1edc7c0;  1 drivers
v0x1f05210_0 .net *"_ivl_20", 0 0, L_0x1f09100;  1 drivers
v0x1f052f0_0 .net *"_ivl_22", 0 0, L_0x1f091e0;  1 drivers
v0x1f05420_0 .net *"_ivl_23", 0 0, L_0x1edc830;  1 drivers
v0x1f05500_0 .net *"_ivl_28", 0 0, L_0x1f09580;  1 drivers
v0x1f055e0_0 .net *"_ivl_3", 0 0, L_0x1f08b80;  1 drivers
v0x1f056c0_0 .net *"_ivl_30", 0 0, L_0x1f09670;  1 drivers
v0x1f05830_0 .net *"_ivl_31", 0 0, L_0x1f09710;  1 drivers
v0x1f05910_0 .net *"_ivl_36", 0 0, L_0x1f09850;  1 drivers
v0x1f059f0_0 .net *"_ivl_38", 0 0, L_0x1f09950;  1 drivers
v0x1f05ad0_0 .net *"_ivl_39", 0 0, L_0x1f099f0;  1 drivers
v0x1f05bb0_0 .net *"_ivl_45", 0 0, L_0x1f09cb0;  1 drivers
v0x1f05c90_0 .net *"_ivl_47", 0 0, L_0x1f09d50;  1 drivers
v0x1f05d70_0 .net *"_ivl_48", 0 0, L_0x1f09c40;  1 drivers
v0x1f05e50_0 .net *"_ivl_5", 0 0, L_0x1f08c20;  1 drivers
v0x1f05f30_0 .net *"_ivl_53", 0 0, L_0x1f09fa0;  1 drivers
v0x1f06010_0 .net *"_ivl_55", 0 0, L_0x1f0a040;  1 drivers
v0x1f060f0_0 .net *"_ivl_56", 0 0, L_0x1f0a170;  1 drivers
v0x1f061b0_0 .net *"_ivl_6", 0 0, L_0x1ecbb00;  1 drivers
v0x1f06290_0 .net *"_ivl_61", 0 0, L_0x1f0a280;  1 drivers
v0x1f06370_0 .net *"_ivl_63", 0 0, L_0x1f0a320;  1 drivers
v0x1f06450_0 .net *"_ivl_64", 0 0, L_0x1f0a460;  1 drivers
v0x1f06510_0 .net *"_ivl_69", 0 0, L_0x1f0a5c0;  1 drivers
v0x1f065f0_0 .net *"_ivl_71", 0 0, L_0x1f0a660;  1 drivers
v0x1f066d0_0 .net *"_ivl_72", 0 0, L_0x1f0a7b0;  1 drivers
v0x1f06790_0 .net *"_ivl_78", 0 0, L_0x1f0aa00;  1 drivers
v0x1f06870_0 .net *"_ivl_80", 0 0, L_0x1f0ab60;  1 drivers
v0x1f06950_0 .net *"_ivl_81", 0 0, L_0x1f0ac00;  1 drivers
v0x1f06a10_0 .net "in", 3 0, v0x1f04920_0;  alias, 1 drivers
v0x1f06ad0_0 .net "out_any", 3 1, L_0x1f09ab0;  alias, 1 drivers
v0x1f06bb0_0 .net "out_both", 2 0, L_0x1f08f70;  alias, 1 drivers
v0x1f06ea0_0 .net "out_different", 3 0, L_0x1f0a3c0;  alias, 1 drivers
L_0x1f08b80 .part v0x1f04920_0, 0, 1;
L_0x1f08c20 .part v0x1f04920_0, 3, 1;
L_0x1f08d60 .part v0x1f04920_0, 1, 1;
L_0x1f08e00 .part v0x1f04920_0, 0, 1;
L_0x1f08f70 .concat8 [ 1 1 1 0], L_0x1ecbb00, L_0x1edc7c0, L_0x1edc830;
L_0x1f09100 .part v0x1f04920_0, 2, 1;
L_0x1f091e0 .part v0x1f04920_0, 1, 1;
L_0x1f09580 .part v0x1f04920_0, 1, 1;
L_0x1f09670 .part v0x1f04920_0, 0, 1;
L_0x1f09850 .part v0x1f04920_0, 2, 1;
L_0x1f09950 .part v0x1f04920_0, 1, 1;
L_0x1f09ab0 .concat8 [ 1 1 1 0], L_0x1f09710, L_0x1f099f0, L_0x1f09c40;
L_0x1f09cb0 .part v0x1f04920_0, 3, 1;
L_0x1f09d50 .part v0x1f04920_0, 2, 1;
L_0x1f09fa0 .part v0x1f04920_0, 0, 1;
L_0x1f0a040 .part v0x1f04920_0, 3, 1;
L_0x1f0a280 .part v0x1f04920_0, 1, 1;
L_0x1f0a320 .part v0x1f04920_0, 0, 1;
L_0x1f0a5c0 .part v0x1f04920_0, 2, 1;
L_0x1f0a660 .part v0x1f04920_0, 1, 1;
L_0x1f0a3c0 .concat8 [ 1 1 1 1], L_0x1f0a170, L_0x1f0a460, L_0x1f0a7b0, L_0x1f0ac00;
L_0x1f0aa00 .part v0x1f04920_0, 3, 1;
L_0x1f0ab60 .part v0x1f04920_0, 2, 1;
S_0x1f07000 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x1ecad30;
 .timescale -12 -12;
E_0x1eaca20 .event anyedge, v0x1f07e80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f07e80_0;
    %nor/r;
    %assign/vec4 v0x1f07e80_0, 0;
    %wait E_0x1eaca20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f040c0;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1f04920_0, 0;
    %wait E_0x1ec4d90;
    %wait E_0x1ec44a0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1f04920_0, 0;
    %wait E_0x1ec44a0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1f04920_0, 0;
    %wait E_0x1ec44a0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1f04920_0, 0;
    %wait E_0x1ec44a0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x1f04920_0, 0;
    %wait E_0x1ec44a0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1f04920_0, 0;
    %wait E_0x1ec4d90;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f04660;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1f04920_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ec4d90;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1f04920_0, 0;
    %wait E_0x1ec44a0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1f04920_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1ecad30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f077b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f07e80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ecad30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f077b0_0;
    %inv;
    %store/vec4 v0x1f077b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ecad30;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f04860_0, v0x1f08010_0, v0x1f07850_0, v0x1f07b50_0, v0x1f07a80_0, v0x1f079b0_0, v0x1f078f0_0, v0x1f07cf0_0, v0x1f07c20_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ecad30;
T_7 ;
    %load/vec4 v0x1f07dc0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1f07dc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f07dc0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1f07dc0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1f07dc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f07dc0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1f07dc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1f07dc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f07dc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1f07dc0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f07dc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f07dc0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f07dc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ecad30;
T_8 ;
    %wait E_0x1ec4910;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f07dc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f07dc0_0, 4, 32;
    %load/vec4 v0x1f07f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f07dc0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f07dc0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f07dc0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f07dc0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1f07b50_0;
    %load/vec4 v0x1f07b50_0;
    %load/vec4 v0x1f07a80_0;
    %xor;
    %load/vec4 v0x1f07b50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1f07dc0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f07dc0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1f07dc0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f07dc0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1f079b0_0;
    %load/vec4 v0x1f079b0_0;
    %load/vec4 v0x1f078f0_0;
    %xor;
    %load/vec4 v0x1f079b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1f07dc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f07dc0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1f07dc0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f07dc0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1f07cf0_0;
    %load/vec4 v0x1f07cf0_0;
    %load/vec4 v0x1f07c20_0;
    %xor;
    %load/vec4 v0x1f07cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1f07dc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f07dc0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1f07dc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f07dc0_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/gatesv/iter0/response7/top_module.sv";
