
Analog-Data-Logger-with-Driven-Interrupt-Alarm.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002b34  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000134  00800060  00002b34  00002bc8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000f  00800194  00800194  00002cfc  2**0
                  ALLOC
  3 .stab         00002514  00000000  00000000  00002cfc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001055  00000000  00000000  00005210  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  00006265  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f1  00000000  00000000  00006405  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000228e  00000000  00000000  000065f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000012ca  00000000  00000000  00008884  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000010d4  00000000  00000000  00009b4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000ac24  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c9  00000000  00000000  0000ade4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000008ea  00000000  00000000  0000b0ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000b997  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 99 12 	jmp	0x2532	; 0x2532 <__vector_1>
       8:	0c 94 de 12 	jmp	0x25bc	; 0x25bc <__vector_2>
       c:	0c 94 23 13 	jmp	0x2646	; 0x2646 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 b4 07 	jmp	0xf68	; 0xf68 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 e3       	ldi	r30, 0x34	; 52
      68:	fb e2       	ldi	r31, 0x2B	; 43
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a4 39       	cpi	r26, 0x94	; 148
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a4 e9       	ldi	r26, 0x94	; 148
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a3 3a       	cpi	r26, 0xA3	; 163
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 72 13 	call	0x26e4	; 0x26e4 <main>
      8a:	0c 94 98 15 	jmp	0x2b30	; 0x2b30 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 d9 03 	call	0x7b2	; 0x7b2 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 d9 03 	call	0x7b2	; 0x7b2 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 61 15 	jmp	0x2ac2	; 0x2ac2 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a8 e8       	ldi	r26, 0x88	; 136
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 7d 15 	jmp	0x2afa	; 0x2afa <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 6d 15 	jmp	0x2ada	; 0x2ada <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 ca 05 	call	0xb94	; 0xb94 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 ca 05 	call	0xb94	; 0xb94 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 f5 04 	call	0x9ea	; 0x9ea <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 89 15 	jmp	0x2b12	; 0x2b12 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 6d 15 	jmp	0x2ada	; 0x2ada <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 ca 05 	call	0xb94	; 0xb94 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 ca 05 	call	0xb94	; 0xb94 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 f5 04 	call	0x9ea	; 0x9ea <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 89 15 	jmp	0x2b12	; 0x2b12 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 61 15 	jmp	0x2ac2	; 0x2ac2 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 ca 05 	call	0xb94	; 0xb94 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 ca 05 	call	0xb94	; 0xb94 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	88 e8       	ldi	r24, 0x88	; 136
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 f5 04 	call	0x9ea	; 0x9ea <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 7d 15 	jmp	0x2afa	; 0x2afa <__epilogue_restores__>

00000632 <__nesf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 6d 15 	jmp	0x2ada	; 0x2ada <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 ca 05 	call	0xb94	; 0xb94 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 ca 05 	call	0xb94	; 0xb94 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__nesf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__nesf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 42 06 	call	0xc84	; 0xc84 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__nesf2+0x58>
     688:	81 e0       	ldi	r24, 0x01	; 1
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 89 15 	jmp	0x2b12	; 0x2b12 <__epilogue_restores__+0x18>

00000692 <__gtsf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 6d 15 	jmp	0x2ada	; 0x2ada <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 ca 05 	call	0xb94	; 0xb94 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 ca 05 	call	0xb94	; 0xb94 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gtsf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gtsf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 42 06 	call	0xc84	; 0xc84 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gtsf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 89 15 	jmp	0x2b12	; 0x2b12 <__epilogue_restores__+0x18>

000006f2 <__gesf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 6d 15 	jmp	0x2ada	; 0x2ada <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 ca 05 	call	0xb94	; 0xb94 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 ca 05 	call	0xb94	; 0xb94 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__gesf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__gesf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 42 06 	call	0xc84	; 0xc84 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__gesf2+0x58>
     748:	8f ef       	ldi	r24, 0xFF	; 255
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 89 15 	jmp	0x2b12	; 0x2b12 <__epilogue_restores__+0x18>

00000752 <__ltsf2>:
     752:	a8 e1       	ldi	r26, 0x18	; 24
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 6d 15 	jmp	0x2ada	; 0x2ada <__prologue_saves__+0x18>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	2d 83       	std	Y+5, r18	; 0x05
     768:	3e 83       	std	Y+6, r19	; 0x06
     76a:	4f 83       	std	Y+7, r20	; 0x07
     76c:	58 87       	std	Y+8, r21	; 0x08
     76e:	89 e0       	ldi	r24, 0x09	; 9
     770:	e8 2e       	mov	r14, r24
     772:	f1 2c       	mov	r15, r1
     774:	ec 0e       	add	r14, r28
     776:	fd 1e       	adc	r15, r29
     778:	ce 01       	movw	r24, r28
     77a:	01 96       	adiw	r24, 0x01	; 1
     77c:	b7 01       	movw	r22, r14
     77e:	0e 94 ca 05 	call	0xb94	; 0xb94 <__unpack_f>
     782:	8e 01       	movw	r16, r28
     784:	0f 5e       	subi	r16, 0xEF	; 239
     786:	1f 4f       	sbci	r17, 0xFF	; 255
     788:	ce 01       	movw	r24, r28
     78a:	05 96       	adiw	r24, 0x05	; 5
     78c:	b8 01       	movw	r22, r16
     78e:	0e 94 ca 05 	call	0xb94	; 0xb94 <__unpack_f>
     792:	89 85       	ldd	r24, Y+9	; 0x09
     794:	82 30       	cpi	r24, 0x02	; 2
     796:	40 f0       	brcs	.+16     	; 0x7a8 <__ltsf2+0x56>
     798:	89 89       	ldd	r24, Y+17	; 0x11
     79a:	82 30       	cpi	r24, 0x02	; 2
     79c:	28 f0       	brcs	.+10     	; 0x7a8 <__ltsf2+0x56>
     79e:	c7 01       	movw	r24, r14
     7a0:	b8 01       	movw	r22, r16
     7a2:	0e 94 42 06 	call	0xc84	; 0xc84 <__fpcmp_parts_f>
     7a6:	01 c0       	rjmp	.+2      	; 0x7aa <__ltsf2+0x58>
     7a8:	81 e0       	ldi	r24, 0x01	; 1
     7aa:	68 96       	adiw	r28, 0x18	; 24
     7ac:	e6 e0       	ldi	r30, 0x06	; 6
     7ae:	0c 94 89 15 	jmp	0x2b12	; 0x2b12 <__epilogue_restores__+0x18>

000007b2 <__fixsfsi>:
     7b2:	ac e0       	ldi	r26, 0x0C	; 12
     7b4:	b0 e0       	ldi	r27, 0x00	; 0
     7b6:	ef ed       	ldi	r30, 0xDF	; 223
     7b8:	f3 e0       	ldi	r31, 0x03	; 3
     7ba:	0c 94 71 15 	jmp	0x2ae2	; 0x2ae2 <__prologue_saves__+0x20>
     7be:	69 83       	std	Y+1, r22	; 0x01
     7c0:	7a 83       	std	Y+2, r23	; 0x02
     7c2:	8b 83       	std	Y+3, r24	; 0x03
     7c4:	9c 83       	std	Y+4, r25	; 0x04
     7c6:	ce 01       	movw	r24, r28
     7c8:	01 96       	adiw	r24, 0x01	; 1
     7ca:	be 01       	movw	r22, r28
     7cc:	6b 5f       	subi	r22, 0xFB	; 251
     7ce:	7f 4f       	sbci	r23, 0xFF	; 255
     7d0:	0e 94 ca 05 	call	0xb94	; 0xb94 <__unpack_f>
     7d4:	8d 81       	ldd	r24, Y+5	; 0x05
     7d6:	82 30       	cpi	r24, 0x02	; 2
     7d8:	61 f1       	breq	.+88     	; 0x832 <__fixsfsi+0x80>
     7da:	82 30       	cpi	r24, 0x02	; 2
     7dc:	50 f1       	brcs	.+84     	; 0x832 <__fixsfsi+0x80>
     7de:	84 30       	cpi	r24, 0x04	; 4
     7e0:	21 f4       	brne	.+8      	; 0x7ea <__fixsfsi+0x38>
     7e2:	8e 81       	ldd	r24, Y+6	; 0x06
     7e4:	88 23       	and	r24, r24
     7e6:	51 f1       	breq	.+84     	; 0x83c <__fixsfsi+0x8a>
     7e8:	2e c0       	rjmp	.+92     	; 0x846 <__fixsfsi+0x94>
     7ea:	2f 81       	ldd	r18, Y+7	; 0x07
     7ec:	38 85       	ldd	r19, Y+8	; 0x08
     7ee:	37 fd       	sbrc	r19, 7
     7f0:	20 c0       	rjmp	.+64     	; 0x832 <__fixsfsi+0x80>
     7f2:	6e 81       	ldd	r22, Y+6	; 0x06
     7f4:	2f 31       	cpi	r18, 0x1F	; 31
     7f6:	31 05       	cpc	r19, r1
     7f8:	1c f0       	brlt	.+6      	; 0x800 <__fixsfsi+0x4e>
     7fa:	66 23       	and	r22, r22
     7fc:	f9 f0       	breq	.+62     	; 0x83c <__fixsfsi+0x8a>
     7fe:	23 c0       	rjmp	.+70     	; 0x846 <__fixsfsi+0x94>
     800:	8e e1       	ldi	r24, 0x1E	; 30
     802:	90 e0       	ldi	r25, 0x00	; 0
     804:	82 1b       	sub	r24, r18
     806:	93 0b       	sbc	r25, r19
     808:	29 85       	ldd	r18, Y+9	; 0x09
     80a:	3a 85       	ldd	r19, Y+10	; 0x0a
     80c:	4b 85       	ldd	r20, Y+11	; 0x0b
     80e:	5c 85       	ldd	r21, Y+12	; 0x0c
     810:	04 c0       	rjmp	.+8      	; 0x81a <__fixsfsi+0x68>
     812:	56 95       	lsr	r21
     814:	47 95       	ror	r20
     816:	37 95       	ror	r19
     818:	27 95       	ror	r18
     81a:	8a 95       	dec	r24
     81c:	d2 f7       	brpl	.-12     	; 0x812 <__fixsfsi+0x60>
     81e:	66 23       	and	r22, r22
     820:	b1 f0       	breq	.+44     	; 0x84e <__fixsfsi+0x9c>
     822:	50 95       	com	r21
     824:	40 95       	com	r20
     826:	30 95       	com	r19
     828:	21 95       	neg	r18
     82a:	3f 4f       	sbci	r19, 0xFF	; 255
     82c:	4f 4f       	sbci	r20, 0xFF	; 255
     82e:	5f 4f       	sbci	r21, 0xFF	; 255
     830:	0e c0       	rjmp	.+28     	; 0x84e <__fixsfsi+0x9c>
     832:	20 e0       	ldi	r18, 0x00	; 0
     834:	30 e0       	ldi	r19, 0x00	; 0
     836:	40 e0       	ldi	r20, 0x00	; 0
     838:	50 e0       	ldi	r21, 0x00	; 0
     83a:	09 c0       	rjmp	.+18     	; 0x84e <__fixsfsi+0x9c>
     83c:	2f ef       	ldi	r18, 0xFF	; 255
     83e:	3f ef       	ldi	r19, 0xFF	; 255
     840:	4f ef       	ldi	r20, 0xFF	; 255
     842:	5f e7       	ldi	r21, 0x7F	; 127
     844:	04 c0       	rjmp	.+8      	; 0x84e <__fixsfsi+0x9c>
     846:	20 e0       	ldi	r18, 0x00	; 0
     848:	30 e0       	ldi	r19, 0x00	; 0
     84a:	40 e0       	ldi	r20, 0x00	; 0
     84c:	50 e8       	ldi	r21, 0x80	; 128
     84e:	b9 01       	movw	r22, r18
     850:	ca 01       	movw	r24, r20
     852:	2c 96       	adiw	r28, 0x0c	; 12
     854:	e2 e0       	ldi	r30, 0x02	; 2
     856:	0c 94 8d 15 	jmp	0x2b1a	; 0x2b1a <__epilogue_restores__+0x20>

0000085a <__floatunsisf>:
     85a:	a8 e0       	ldi	r26, 0x08	; 8
     85c:	b0 e0       	ldi	r27, 0x00	; 0
     85e:	e3 e3       	ldi	r30, 0x33	; 51
     860:	f4 e0       	ldi	r31, 0x04	; 4
     862:	0c 94 69 15 	jmp	0x2ad2	; 0x2ad2 <__prologue_saves__+0x10>
     866:	7b 01       	movw	r14, r22
     868:	8c 01       	movw	r16, r24
     86a:	61 15       	cp	r22, r1
     86c:	71 05       	cpc	r23, r1
     86e:	81 05       	cpc	r24, r1
     870:	91 05       	cpc	r25, r1
     872:	19 f4       	brne	.+6      	; 0x87a <__stack+0x1b>
     874:	82 e0       	ldi	r24, 0x02	; 2
     876:	89 83       	std	Y+1, r24	; 0x01
     878:	60 c0       	rjmp	.+192    	; 0x93a <__stack+0xdb>
     87a:	83 e0       	ldi	r24, 0x03	; 3
     87c:	89 83       	std	Y+1, r24	; 0x01
     87e:	8e e1       	ldi	r24, 0x1E	; 30
     880:	c8 2e       	mov	r12, r24
     882:	d1 2c       	mov	r13, r1
     884:	dc 82       	std	Y+4, r13	; 0x04
     886:	cb 82       	std	Y+3, r12	; 0x03
     888:	ed 82       	std	Y+5, r14	; 0x05
     88a:	fe 82       	std	Y+6, r15	; 0x06
     88c:	0f 83       	std	Y+7, r16	; 0x07
     88e:	18 87       	std	Y+8, r17	; 0x08
     890:	c8 01       	movw	r24, r16
     892:	b7 01       	movw	r22, r14
     894:	0e 94 a6 04 	call	0x94c	; 0x94c <__clzsi2>
     898:	fc 01       	movw	r30, r24
     89a:	31 97       	sbiw	r30, 0x01	; 1
     89c:	f7 ff       	sbrs	r31, 7
     89e:	3b c0       	rjmp	.+118    	; 0x916 <__stack+0xb7>
     8a0:	22 27       	eor	r18, r18
     8a2:	33 27       	eor	r19, r19
     8a4:	2e 1b       	sub	r18, r30
     8a6:	3f 0b       	sbc	r19, r31
     8a8:	57 01       	movw	r10, r14
     8aa:	68 01       	movw	r12, r16
     8ac:	02 2e       	mov	r0, r18
     8ae:	04 c0       	rjmp	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	d6 94       	lsr	r13
     8b2:	c7 94       	ror	r12
     8b4:	b7 94       	ror	r11
     8b6:	a7 94       	ror	r10
     8b8:	0a 94       	dec	r0
     8ba:	d2 f7       	brpl	.-12     	; 0x8b0 <__stack+0x51>
     8bc:	40 e0       	ldi	r20, 0x00	; 0
     8be:	50 e0       	ldi	r21, 0x00	; 0
     8c0:	60 e0       	ldi	r22, 0x00	; 0
     8c2:	70 e0       	ldi	r23, 0x00	; 0
     8c4:	81 e0       	ldi	r24, 0x01	; 1
     8c6:	90 e0       	ldi	r25, 0x00	; 0
     8c8:	a0 e0       	ldi	r26, 0x00	; 0
     8ca:	b0 e0       	ldi	r27, 0x00	; 0
     8cc:	04 c0       	rjmp	.+8      	; 0x8d6 <__stack+0x77>
     8ce:	88 0f       	add	r24, r24
     8d0:	99 1f       	adc	r25, r25
     8d2:	aa 1f       	adc	r26, r26
     8d4:	bb 1f       	adc	r27, r27
     8d6:	2a 95       	dec	r18
     8d8:	d2 f7       	brpl	.-12     	; 0x8ce <__stack+0x6f>
     8da:	01 97       	sbiw	r24, 0x01	; 1
     8dc:	a1 09       	sbc	r26, r1
     8de:	b1 09       	sbc	r27, r1
     8e0:	8e 21       	and	r24, r14
     8e2:	9f 21       	and	r25, r15
     8e4:	a0 23       	and	r26, r16
     8e6:	b1 23       	and	r27, r17
     8e8:	00 97       	sbiw	r24, 0x00	; 0
     8ea:	a1 05       	cpc	r26, r1
     8ec:	b1 05       	cpc	r27, r1
     8ee:	21 f0       	breq	.+8      	; 0x8f8 <__stack+0x99>
     8f0:	41 e0       	ldi	r20, 0x01	; 1
     8f2:	50 e0       	ldi	r21, 0x00	; 0
     8f4:	60 e0       	ldi	r22, 0x00	; 0
     8f6:	70 e0       	ldi	r23, 0x00	; 0
     8f8:	4a 29       	or	r20, r10
     8fa:	5b 29       	or	r21, r11
     8fc:	6c 29       	or	r22, r12
     8fe:	7d 29       	or	r23, r13
     900:	4d 83       	std	Y+5, r20	; 0x05
     902:	5e 83       	std	Y+6, r21	; 0x06
     904:	6f 83       	std	Y+7, r22	; 0x07
     906:	78 87       	std	Y+8, r23	; 0x08
     908:	8e e1       	ldi	r24, 0x1E	; 30
     90a:	90 e0       	ldi	r25, 0x00	; 0
     90c:	8e 1b       	sub	r24, r30
     90e:	9f 0b       	sbc	r25, r31
     910:	9c 83       	std	Y+4, r25	; 0x04
     912:	8b 83       	std	Y+3, r24	; 0x03
     914:	12 c0       	rjmp	.+36     	; 0x93a <__stack+0xdb>
     916:	30 97       	sbiw	r30, 0x00	; 0
     918:	81 f0       	breq	.+32     	; 0x93a <__stack+0xdb>
     91a:	0e 2e       	mov	r0, r30
     91c:	04 c0       	rjmp	.+8      	; 0x926 <__stack+0xc7>
     91e:	ee 0c       	add	r14, r14
     920:	ff 1c       	adc	r15, r15
     922:	00 1f       	adc	r16, r16
     924:	11 1f       	adc	r17, r17
     926:	0a 94       	dec	r0
     928:	d2 f7       	brpl	.-12     	; 0x91e <__stack+0xbf>
     92a:	ed 82       	std	Y+5, r14	; 0x05
     92c:	fe 82       	std	Y+6, r15	; 0x06
     92e:	0f 83       	std	Y+7, r16	; 0x07
     930:	18 87       	std	Y+8, r17	; 0x08
     932:	ce 1a       	sub	r12, r30
     934:	df 0a       	sbc	r13, r31
     936:	dc 82       	std	Y+4, r13	; 0x04
     938:	cb 82       	std	Y+3, r12	; 0x03
     93a:	1a 82       	std	Y+2, r1	; 0x02
     93c:	ce 01       	movw	r24, r28
     93e:	01 96       	adiw	r24, 0x01	; 1
     940:	0e 94 f5 04 	call	0x9ea	; 0x9ea <__pack_f>
     944:	28 96       	adiw	r28, 0x08	; 8
     946:	ea e0       	ldi	r30, 0x0A	; 10
     948:	0c 94 85 15 	jmp	0x2b0a	; 0x2b0a <__epilogue_restores__+0x10>

0000094c <__clzsi2>:
     94c:	ef 92       	push	r14
     94e:	ff 92       	push	r15
     950:	0f 93       	push	r16
     952:	1f 93       	push	r17
     954:	7b 01       	movw	r14, r22
     956:	8c 01       	movw	r16, r24
     958:	80 e0       	ldi	r24, 0x00	; 0
     95a:	e8 16       	cp	r14, r24
     95c:	80 e0       	ldi	r24, 0x00	; 0
     95e:	f8 06       	cpc	r15, r24
     960:	81 e0       	ldi	r24, 0x01	; 1
     962:	08 07       	cpc	r16, r24
     964:	80 e0       	ldi	r24, 0x00	; 0
     966:	18 07       	cpc	r17, r24
     968:	88 f4       	brcc	.+34     	; 0x98c <__clzsi2+0x40>
     96a:	8f ef       	ldi	r24, 0xFF	; 255
     96c:	e8 16       	cp	r14, r24
     96e:	f1 04       	cpc	r15, r1
     970:	01 05       	cpc	r16, r1
     972:	11 05       	cpc	r17, r1
     974:	31 f0       	breq	.+12     	; 0x982 <__clzsi2+0x36>
     976:	28 f0       	brcs	.+10     	; 0x982 <__clzsi2+0x36>
     978:	88 e0       	ldi	r24, 0x08	; 8
     97a:	90 e0       	ldi	r25, 0x00	; 0
     97c:	a0 e0       	ldi	r26, 0x00	; 0
     97e:	b0 e0       	ldi	r27, 0x00	; 0
     980:	17 c0       	rjmp	.+46     	; 0x9b0 <__clzsi2+0x64>
     982:	80 e0       	ldi	r24, 0x00	; 0
     984:	90 e0       	ldi	r25, 0x00	; 0
     986:	a0 e0       	ldi	r26, 0x00	; 0
     988:	b0 e0       	ldi	r27, 0x00	; 0
     98a:	12 c0       	rjmp	.+36     	; 0x9b0 <__clzsi2+0x64>
     98c:	80 e0       	ldi	r24, 0x00	; 0
     98e:	e8 16       	cp	r14, r24
     990:	80 e0       	ldi	r24, 0x00	; 0
     992:	f8 06       	cpc	r15, r24
     994:	80 e0       	ldi	r24, 0x00	; 0
     996:	08 07       	cpc	r16, r24
     998:	81 e0       	ldi	r24, 0x01	; 1
     99a:	18 07       	cpc	r17, r24
     99c:	28 f0       	brcs	.+10     	; 0x9a8 <__clzsi2+0x5c>
     99e:	88 e1       	ldi	r24, 0x18	; 24
     9a0:	90 e0       	ldi	r25, 0x00	; 0
     9a2:	a0 e0       	ldi	r26, 0x00	; 0
     9a4:	b0 e0       	ldi	r27, 0x00	; 0
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__clzsi2+0x64>
     9a8:	80 e1       	ldi	r24, 0x10	; 16
     9aa:	90 e0       	ldi	r25, 0x00	; 0
     9ac:	a0 e0       	ldi	r26, 0x00	; 0
     9ae:	b0 e0       	ldi	r27, 0x00	; 0
     9b0:	20 e2       	ldi	r18, 0x20	; 32
     9b2:	30 e0       	ldi	r19, 0x00	; 0
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	28 1b       	sub	r18, r24
     9ba:	39 0b       	sbc	r19, r25
     9bc:	4a 0b       	sbc	r20, r26
     9be:	5b 0b       	sbc	r21, r27
     9c0:	04 c0       	rjmp	.+8      	; 0x9ca <__clzsi2+0x7e>
     9c2:	16 95       	lsr	r17
     9c4:	07 95       	ror	r16
     9c6:	f7 94       	ror	r15
     9c8:	e7 94       	ror	r14
     9ca:	8a 95       	dec	r24
     9cc:	d2 f7       	brpl	.-12     	; 0x9c2 <__clzsi2+0x76>
     9ce:	f7 01       	movw	r30, r14
     9d0:	e0 57       	subi	r30, 0x70	; 112
     9d2:	ff 4f       	sbci	r31, 0xFF	; 255
     9d4:	80 81       	ld	r24, Z
     9d6:	28 1b       	sub	r18, r24
     9d8:	31 09       	sbc	r19, r1
     9da:	41 09       	sbc	r20, r1
     9dc:	51 09       	sbc	r21, r1
     9de:	c9 01       	movw	r24, r18
     9e0:	1f 91       	pop	r17
     9e2:	0f 91       	pop	r16
     9e4:	ff 90       	pop	r15
     9e6:	ef 90       	pop	r14
     9e8:	08 95       	ret

000009ea <__pack_f>:
     9ea:	df 92       	push	r13
     9ec:	ef 92       	push	r14
     9ee:	ff 92       	push	r15
     9f0:	0f 93       	push	r16
     9f2:	1f 93       	push	r17
     9f4:	fc 01       	movw	r30, r24
     9f6:	e4 80       	ldd	r14, Z+4	; 0x04
     9f8:	f5 80       	ldd	r15, Z+5	; 0x05
     9fa:	06 81       	ldd	r16, Z+6	; 0x06
     9fc:	17 81       	ldd	r17, Z+7	; 0x07
     9fe:	d1 80       	ldd	r13, Z+1	; 0x01
     a00:	80 81       	ld	r24, Z
     a02:	82 30       	cpi	r24, 0x02	; 2
     a04:	48 f4       	brcc	.+18     	; 0xa18 <__pack_f+0x2e>
     a06:	80 e0       	ldi	r24, 0x00	; 0
     a08:	90 e0       	ldi	r25, 0x00	; 0
     a0a:	a0 e1       	ldi	r26, 0x10	; 16
     a0c:	b0 e0       	ldi	r27, 0x00	; 0
     a0e:	e8 2a       	or	r14, r24
     a10:	f9 2a       	or	r15, r25
     a12:	0a 2b       	or	r16, r26
     a14:	1b 2b       	or	r17, r27
     a16:	a5 c0       	rjmp	.+330    	; 0xb62 <__pack_f+0x178>
     a18:	84 30       	cpi	r24, 0x04	; 4
     a1a:	09 f4       	brne	.+2      	; 0xa1e <__pack_f+0x34>
     a1c:	9f c0       	rjmp	.+318    	; 0xb5c <__pack_f+0x172>
     a1e:	82 30       	cpi	r24, 0x02	; 2
     a20:	21 f4       	brne	.+8      	; 0xa2a <__pack_f+0x40>
     a22:	ee 24       	eor	r14, r14
     a24:	ff 24       	eor	r15, r15
     a26:	87 01       	movw	r16, r14
     a28:	05 c0       	rjmp	.+10     	; 0xa34 <__pack_f+0x4a>
     a2a:	e1 14       	cp	r14, r1
     a2c:	f1 04       	cpc	r15, r1
     a2e:	01 05       	cpc	r16, r1
     a30:	11 05       	cpc	r17, r1
     a32:	19 f4       	brne	.+6      	; 0xa3a <__pack_f+0x50>
     a34:	e0 e0       	ldi	r30, 0x00	; 0
     a36:	f0 e0       	ldi	r31, 0x00	; 0
     a38:	96 c0       	rjmp	.+300    	; 0xb66 <__pack_f+0x17c>
     a3a:	62 81       	ldd	r22, Z+2	; 0x02
     a3c:	73 81       	ldd	r23, Z+3	; 0x03
     a3e:	9f ef       	ldi	r25, 0xFF	; 255
     a40:	62 38       	cpi	r22, 0x82	; 130
     a42:	79 07       	cpc	r23, r25
     a44:	0c f0       	brlt	.+2      	; 0xa48 <__pack_f+0x5e>
     a46:	5b c0       	rjmp	.+182    	; 0xafe <__pack_f+0x114>
     a48:	22 e8       	ldi	r18, 0x82	; 130
     a4a:	3f ef       	ldi	r19, 0xFF	; 255
     a4c:	26 1b       	sub	r18, r22
     a4e:	37 0b       	sbc	r19, r23
     a50:	2a 31       	cpi	r18, 0x1A	; 26
     a52:	31 05       	cpc	r19, r1
     a54:	2c f0       	brlt	.+10     	; 0xa60 <__pack_f+0x76>
     a56:	20 e0       	ldi	r18, 0x00	; 0
     a58:	30 e0       	ldi	r19, 0x00	; 0
     a5a:	40 e0       	ldi	r20, 0x00	; 0
     a5c:	50 e0       	ldi	r21, 0x00	; 0
     a5e:	2a c0       	rjmp	.+84     	; 0xab4 <__pack_f+0xca>
     a60:	b8 01       	movw	r22, r16
     a62:	a7 01       	movw	r20, r14
     a64:	02 2e       	mov	r0, r18
     a66:	04 c0       	rjmp	.+8      	; 0xa70 <__pack_f+0x86>
     a68:	76 95       	lsr	r23
     a6a:	67 95       	ror	r22
     a6c:	57 95       	ror	r21
     a6e:	47 95       	ror	r20
     a70:	0a 94       	dec	r0
     a72:	d2 f7       	brpl	.-12     	; 0xa68 <__pack_f+0x7e>
     a74:	81 e0       	ldi	r24, 0x01	; 1
     a76:	90 e0       	ldi	r25, 0x00	; 0
     a78:	a0 e0       	ldi	r26, 0x00	; 0
     a7a:	b0 e0       	ldi	r27, 0x00	; 0
     a7c:	04 c0       	rjmp	.+8      	; 0xa86 <__pack_f+0x9c>
     a7e:	88 0f       	add	r24, r24
     a80:	99 1f       	adc	r25, r25
     a82:	aa 1f       	adc	r26, r26
     a84:	bb 1f       	adc	r27, r27
     a86:	2a 95       	dec	r18
     a88:	d2 f7       	brpl	.-12     	; 0xa7e <__pack_f+0x94>
     a8a:	01 97       	sbiw	r24, 0x01	; 1
     a8c:	a1 09       	sbc	r26, r1
     a8e:	b1 09       	sbc	r27, r1
     a90:	8e 21       	and	r24, r14
     a92:	9f 21       	and	r25, r15
     a94:	a0 23       	and	r26, r16
     a96:	b1 23       	and	r27, r17
     a98:	00 97       	sbiw	r24, 0x00	; 0
     a9a:	a1 05       	cpc	r26, r1
     a9c:	b1 05       	cpc	r27, r1
     a9e:	21 f0       	breq	.+8      	; 0xaa8 <__pack_f+0xbe>
     aa0:	81 e0       	ldi	r24, 0x01	; 1
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	9a 01       	movw	r18, r20
     aaa:	ab 01       	movw	r20, r22
     aac:	28 2b       	or	r18, r24
     aae:	39 2b       	or	r19, r25
     ab0:	4a 2b       	or	r20, r26
     ab2:	5b 2b       	or	r21, r27
     ab4:	da 01       	movw	r26, r20
     ab6:	c9 01       	movw	r24, r18
     ab8:	8f 77       	andi	r24, 0x7F	; 127
     aba:	90 70       	andi	r25, 0x00	; 0
     abc:	a0 70       	andi	r26, 0x00	; 0
     abe:	b0 70       	andi	r27, 0x00	; 0
     ac0:	80 34       	cpi	r24, 0x40	; 64
     ac2:	91 05       	cpc	r25, r1
     ac4:	a1 05       	cpc	r26, r1
     ac6:	b1 05       	cpc	r27, r1
     ac8:	39 f4       	brne	.+14     	; 0xad8 <__pack_f+0xee>
     aca:	27 ff       	sbrs	r18, 7
     acc:	09 c0       	rjmp	.+18     	; 0xae0 <__pack_f+0xf6>
     ace:	20 5c       	subi	r18, 0xC0	; 192
     ad0:	3f 4f       	sbci	r19, 0xFF	; 255
     ad2:	4f 4f       	sbci	r20, 0xFF	; 255
     ad4:	5f 4f       	sbci	r21, 0xFF	; 255
     ad6:	04 c0       	rjmp	.+8      	; 0xae0 <__pack_f+0xf6>
     ad8:	21 5c       	subi	r18, 0xC1	; 193
     ada:	3f 4f       	sbci	r19, 0xFF	; 255
     adc:	4f 4f       	sbci	r20, 0xFF	; 255
     ade:	5f 4f       	sbci	r21, 0xFF	; 255
     ae0:	e0 e0       	ldi	r30, 0x00	; 0
     ae2:	f0 e0       	ldi	r31, 0x00	; 0
     ae4:	20 30       	cpi	r18, 0x00	; 0
     ae6:	a0 e0       	ldi	r26, 0x00	; 0
     ae8:	3a 07       	cpc	r19, r26
     aea:	a0 e0       	ldi	r26, 0x00	; 0
     aec:	4a 07       	cpc	r20, r26
     aee:	a0 e4       	ldi	r26, 0x40	; 64
     af0:	5a 07       	cpc	r21, r26
     af2:	10 f0       	brcs	.+4      	; 0xaf8 <__pack_f+0x10e>
     af4:	e1 e0       	ldi	r30, 0x01	; 1
     af6:	f0 e0       	ldi	r31, 0x00	; 0
     af8:	79 01       	movw	r14, r18
     afa:	8a 01       	movw	r16, r20
     afc:	27 c0       	rjmp	.+78     	; 0xb4c <__pack_f+0x162>
     afe:	60 38       	cpi	r22, 0x80	; 128
     b00:	71 05       	cpc	r23, r1
     b02:	64 f5       	brge	.+88     	; 0xb5c <__pack_f+0x172>
     b04:	fb 01       	movw	r30, r22
     b06:	e1 58       	subi	r30, 0x81	; 129
     b08:	ff 4f       	sbci	r31, 0xFF	; 255
     b0a:	d8 01       	movw	r26, r16
     b0c:	c7 01       	movw	r24, r14
     b0e:	8f 77       	andi	r24, 0x7F	; 127
     b10:	90 70       	andi	r25, 0x00	; 0
     b12:	a0 70       	andi	r26, 0x00	; 0
     b14:	b0 70       	andi	r27, 0x00	; 0
     b16:	80 34       	cpi	r24, 0x40	; 64
     b18:	91 05       	cpc	r25, r1
     b1a:	a1 05       	cpc	r26, r1
     b1c:	b1 05       	cpc	r27, r1
     b1e:	39 f4       	brne	.+14     	; 0xb2e <__pack_f+0x144>
     b20:	e7 fe       	sbrs	r14, 7
     b22:	0d c0       	rjmp	.+26     	; 0xb3e <__pack_f+0x154>
     b24:	80 e4       	ldi	r24, 0x40	; 64
     b26:	90 e0       	ldi	r25, 0x00	; 0
     b28:	a0 e0       	ldi	r26, 0x00	; 0
     b2a:	b0 e0       	ldi	r27, 0x00	; 0
     b2c:	04 c0       	rjmp	.+8      	; 0xb36 <__pack_f+0x14c>
     b2e:	8f e3       	ldi	r24, 0x3F	; 63
     b30:	90 e0       	ldi	r25, 0x00	; 0
     b32:	a0 e0       	ldi	r26, 0x00	; 0
     b34:	b0 e0       	ldi	r27, 0x00	; 0
     b36:	e8 0e       	add	r14, r24
     b38:	f9 1e       	adc	r15, r25
     b3a:	0a 1f       	adc	r16, r26
     b3c:	1b 1f       	adc	r17, r27
     b3e:	17 ff       	sbrs	r17, 7
     b40:	05 c0       	rjmp	.+10     	; 0xb4c <__pack_f+0x162>
     b42:	16 95       	lsr	r17
     b44:	07 95       	ror	r16
     b46:	f7 94       	ror	r15
     b48:	e7 94       	ror	r14
     b4a:	31 96       	adiw	r30, 0x01	; 1
     b4c:	87 e0       	ldi	r24, 0x07	; 7
     b4e:	16 95       	lsr	r17
     b50:	07 95       	ror	r16
     b52:	f7 94       	ror	r15
     b54:	e7 94       	ror	r14
     b56:	8a 95       	dec	r24
     b58:	d1 f7       	brne	.-12     	; 0xb4e <__pack_f+0x164>
     b5a:	05 c0       	rjmp	.+10     	; 0xb66 <__pack_f+0x17c>
     b5c:	ee 24       	eor	r14, r14
     b5e:	ff 24       	eor	r15, r15
     b60:	87 01       	movw	r16, r14
     b62:	ef ef       	ldi	r30, 0xFF	; 255
     b64:	f0 e0       	ldi	r31, 0x00	; 0
     b66:	6e 2f       	mov	r22, r30
     b68:	67 95       	ror	r22
     b6a:	66 27       	eor	r22, r22
     b6c:	67 95       	ror	r22
     b6e:	90 2f       	mov	r25, r16
     b70:	9f 77       	andi	r25, 0x7F	; 127
     b72:	d7 94       	ror	r13
     b74:	dd 24       	eor	r13, r13
     b76:	d7 94       	ror	r13
     b78:	8e 2f       	mov	r24, r30
     b7a:	86 95       	lsr	r24
     b7c:	49 2f       	mov	r20, r25
     b7e:	46 2b       	or	r20, r22
     b80:	58 2f       	mov	r21, r24
     b82:	5d 29       	or	r21, r13
     b84:	b7 01       	movw	r22, r14
     b86:	ca 01       	movw	r24, r20
     b88:	1f 91       	pop	r17
     b8a:	0f 91       	pop	r16
     b8c:	ff 90       	pop	r15
     b8e:	ef 90       	pop	r14
     b90:	df 90       	pop	r13
     b92:	08 95       	ret

00000b94 <__unpack_f>:
     b94:	fc 01       	movw	r30, r24
     b96:	db 01       	movw	r26, r22
     b98:	40 81       	ld	r20, Z
     b9a:	51 81       	ldd	r21, Z+1	; 0x01
     b9c:	22 81       	ldd	r18, Z+2	; 0x02
     b9e:	62 2f       	mov	r22, r18
     ba0:	6f 77       	andi	r22, 0x7F	; 127
     ba2:	70 e0       	ldi	r23, 0x00	; 0
     ba4:	22 1f       	adc	r18, r18
     ba6:	22 27       	eor	r18, r18
     ba8:	22 1f       	adc	r18, r18
     baa:	93 81       	ldd	r25, Z+3	; 0x03
     bac:	89 2f       	mov	r24, r25
     bae:	88 0f       	add	r24, r24
     bb0:	82 2b       	or	r24, r18
     bb2:	28 2f       	mov	r18, r24
     bb4:	30 e0       	ldi	r19, 0x00	; 0
     bb6:	99 1f       	adc	r25, r25
     bb8:	99 27       	eor	r25, r25
     bba:	99 1f       	adc	r25, r25
     bbc:	11 96       	adiw	r26, 0x01	; 1
     bbe:	9c 93       	st	X, r25
     bc0:	11 97       	sbiw	r26, 0x01	; 1
     bc2:	21 15       	cp	r18, r1
     bc4:	31 05       	cpc	r19, r1
     bc6:	a9 f5       	brne	.+106    	; 0xc32 <__unpack_f+0x9e>
     bc8:	41 15       	cp	r20, r1
     bca:	51 05       	cpc	r21, r1
     bcc:	61 05       	cpc	r22, r1
     bce:	71 05       	cpc	r23, r1
     bd0:	11 f4       	brne	.+4      	; 0xbd6 <__unpack_f+0x42>
     bd2:	82 e0       	ldi	r24, 0x02	; 2
     bd4:	37 c0       	rjmp	.+110    	; 0xc44 <__unpack_f+0xb0>
     bd6:	82 e8       	ldi	r24, 0x82	; 130
     bd8:	9f ef       	ldi	r25, 0xFF	; 255
     bda:	13 96       	adiw	r26, 0x03	; 3
     bdc:	9c 93       	st	X, r25
     bde:	8e 93       	st	-X, r24
     be0:	12 97       	sbiw	r26, 0x02	; 2
     be2:	9a 01       	movw	r18, r20
     be4:	ab 01       	movw	r20, r22
     be6:	67 e0       	ldi	r22, 0x07	; 7
     be8:	22 0f       	add	r18, r18
     bea:	33 1f       	adc	r19, r19
     bec:	44 1f       	adc	r20, r20
     bee:	55 1f       	adc	r21, r21
     bf0:	6a 95       	dec	r22
     bf2:	d1 f7       	brne	.-12     	; 0xbe8 <__unpack_f+0x54>
     bf4:	83 e0       	ldi	r24, 0x03	; 3
     bf6:	8c 93       	st	X, r24
     bf8:	0d c0       	rjmp	.+26     	; 0xc14 <__unpack_f+0x80>
     bfa:	22 0f       	add	r18, r18
     bfc:	33 1f       	adc	r19, r19
     bfe:	44 1f       	adc	r20, r20
     c00:	55 1f       	adc	r21, r21
     c02:	12 96       	adiw	r26, 0x02	; 2
     c04:	8d 91       	ld	r24, X+
     c06:	9c 91       	ld	r25, X
     c08:	13 97       	sbiw	r26, 0x03	; 3
     c0a:	01 97       	sbiw	r24, 0x01	; 1
     c0c:	13 96       	adiw	r26, 0x03	; 3
     c0e:	9c 93       	st	X, r25
     c10:	8e 93       	st	-X, r24
     c12:	12 97       	sbiw	r26, 0x02	; 2
     c14:	20 30       	cpi	r18, 0x00	; 0
     c16:	80 e0       	ldi	r24, 0x00	; 0
     c18:	38 07       	cpc	r19, r24
     c1a:	80 e0       	ldi	r24, 0x00	; 0
     c1c:	48 07       	cpc	r20, r24
     c1e:	80 e4       	ldi	r24, 0x40	; 64
     c20:	58 07       	cpc	r21, r24
     c22:	58 f3       	brcs	.-42     	; 0xbfa <__unpack_f+0x66>
     c24:	14 96       	adiw	r26, 0x04	; 4
     c26:	2d 93       	st	X+, r18
     c28:	3d 93       	st	X+, r19
     c2a:	4d 93       	st	X+, r20
     c2c:	5c 93       	st	X, r21
     c2e:	17 97       	sbiw	r26, 0x07	; 7
     c30:	08 95       	ret
     c32:	2f 3f       	cpi	r18, 0xFF	; 255
     c34:	31 05       	cpc	r19, r1
     c36:	79 f4       	brne	.+30     	; 0xc56 <__unpack_f+0xc2>
     c38:	41 15       	cp	r20, r1
     c3a:	51 05       	cpc	r21, r1
     c3c:	61 05       	cpc	r22, r1
     c3e:	71 05       	cpc	r23, r1
     c40:	19 f4       	brne	.+6      	; 0xc48 <__unpack_f+0xb4>
     c42:	84 e0       	ldi	r24, 0x04	; 4
     c44:	8c 93       	st	X, r24
     c46:	08 95       	ret
     c48:	64 ff       	sbrs	r22, 4
     c4a:	03 c0       	rjmp	.+6      	; 0xc52 <__unpack_f+0xbe>
     c4c:	81 e0       	ldi	r24, 0x01	; 1
     c4e:	8c 93       	st	X, r24
     c50:	12 c0       	rjmp	.+36     	; 0xc76 <__unpack_f+0xe2>
     c52:	1c 92       	st	X, r1
     c54:	10 c0       	rjmp	.+32     	; 0xc76 <__unpack_f+0xe2>
     c56:	2f 57       	subi	r18, 0x7F	; 127
     c58:	30 40       	sbci	r19, 0x00	; 0
     c5a:	13 96       	adiw	r26, 0x03	; 3
     c5c:	3c 93       	st	X, r19
     c5e:	2e 93       	st	-X, r18
     c60:	12 97       	sbiw	r26, 0x02	; 2
     c62:	83 e0       	ldi	r24, 0x03	; 3
     c64:	8c 93       	st	X, r24
     c66:	87 e0       	ldi	r24, 0x07	; 7
     c68:	44 0f       	add	r20, r20
     c6a:	55 1f       	adc	r21, r21
     c6c:	66 1f       	adc	r22, r22
     c6e:	77 1f       	adc	r23, r23
     c70:	8a 95       	dec	r24
     c72:	d1 f7       	brne	.-12     	; 0xc68 <__unpack_f+0xd4>
     c74:	70 64       	ori	r23, 0x40	; 64
     c76:	14 96       	adiw	r26, 0x04	; 4
     c78:	4d 93       	st	X+, r20
     c7a:	5d 93       	st	X+, r21
     c7c:	6d 93       	st	X+, r22
     c7e:	7c 93       	st	X, r23
     c80:	17 97       	sbiw	r26, 0x07	; 7
     c82:	08 95       	ret

00000c84 <__fpcmp_parts_f>:
     c84:	1f 93       	push	r17
     c86:	dc 01       	movw	r26, r24
     c88:	fb 01       	movw	r30, r22
     c8a:	9c 91       	ld	r25, X
     c8c:	92 30       	cpi	r25, 0x02	; 2
     c8e:	08 f4       	brcc	.+2      	; 0xc92 <__fpcmp_parts_f+0xe>
     c90:	47 c0       	rjmp	.+142    	; 0xd20 <__fpcmp_parts_f+0x9c>
     c92:	80 81       	ld	r24, Z
     c94:	82 30       	cpi	r24, 0x02	; 2
     c96:	08 f4       	brcc	.+2      	; 0xc9a <__fpcmp_parts_f+0x16>
     c98:	43 c0       	rjmp	.+134    	; 0xd20 <__fpcmp_parts_f+0x9c>
     c9a:	94 30       	cpi	r25, 0x04	; 4
     c9c:	51 f4       	brne	.+20     	; 0xcb2 <__fpcmp_parts_f+0x2e>
     c9e:	11 96       	adiw	r26, 0x01	; 1
     ca0:	1c 91       	ld	r17, X
     ca2:	84 30       	cpi	r24, 0x04	; 4
     ca4:	99 f5       	brne	.+102    	; 0xd0c <__fpcmp_parts_f+0x88>
     ca6:	81 81       	ldd	r24, Z+1	; 0x01
     ca8:	68 2f       	mov	r22, r24
     caa:	70 e0       	ldi	r23, 0x00	; 0
     cac:	61 1b       	sub	r22, r17
     cae:	71 09       	sbc	r23, r1
     cb0:	3f c0       	rjmp	.+126    	; 0xd30 <__fpcmp_parts_f+0xac>
     cb2:	84 30       	cpi	r24, 0x04	; 4
     cb4:	21 f0       	breq	.+8      	; 0xcbe <__fpcmp_parts_f+0x3a>
     cb6:	92 30       	cpi	r25, 0x02	; 2
     cb8:	31 f4       	brne	.+12     	; 0xcc6 <__fpcmp_parts_f+0x42>
     cba:	82 30       	cpi	r24, 0x02	; 2
     cbc:	b9 f1       	breq	.+110    	; 0xd2c <__fpcmp_parts_f+0xa8>
     cbe:	81 81       	ldd	r24, Z+1	; 0x01
     cc0:	88 23       	and	r24, r24
     cc2:	89 f1       	breq	.+98     	; 0xd26 <__fpcmp_parts_f+0xa2>
     cc4:	2d c0       	rjmp	.+90     	; 0xd20 <__fpcmp_parts_f+0x9c>
     cc6:	11 96       	adiw	r26, 0x01	; 1
     cc8:	1c 91       	ld	r17, X
     cca:	11 97       	sbiw	r26, 0x01	; 1
     ccc:	82 30       	cpi	r24, 0x02	; 2
     cce:	f1 f0       	breq	.+60     	; 0xd0c <__fpcmp_parts_f+0x88>
     cd0:	81 81       	ldd	r24, Z+1	; 0x01
     cd2:	18 17       	cp	r17, r24
     cd4:	d9 f4       	brne	.+54     	; 0xd0c <__fpcmp_parts_f+0x88>
     cd6:	12 96       	adiw	r26, 0x02	; 2
     cd8:	2d 91       	ld	r18, X+
     cda:	3c 91       	ld	r19, X
     cdc:	13 97       	sbiw	r26, 0x03	; 3
     cde:	82 81       	ldd	r24, Z+2	; 0x02
     ce0:	93 81       	ldd	r25, Z+3	; 0x03
     ce2:	82 17       	cp	r24, r18
     ce4:	93 07       	cpc	r25, r19
     ce6:	94 f0       	brlt	.+36     	; 0xd0c <__fpcmp_parts_f+0x88>
     ce8:	28 17       	cp	r18, r24
     cea:	39 07       	cpc	r19, r25
     cec:	bc f0       	brlt	.+46     	; 0xd1c <__fpcmp_parts_f+0x98>
     cee:	14 96       	adiw	r26, 0x04	; 4
     cf0:	8d 91       	ld	r24, X+
     cf2:	9d 91       	ld	r25, X+
     cf4:	0d 90       	ld	r0, X+
     cf6:	bc 91       	ld	r27, X
     cf8:	a0 2d       	mov	r26, r0
     cfa:	24 81       	ldd	r18, Z+4	; 0x04
     cfc:	35 81       	ldd	r19, Z+5	; 0x05
     cfe:	46 81       	ldd	r20, Z+6	; 0x06
     d00:	57 81       	ldd	r21, Z+7	; 0x07
     d02:	28 17       	cp	r18, r24
     d04:	39 07       	cpc	r19, r25
     d06:	4a 07       	cpc	r20, r26
     d08:	5b 07       	cpc	r21, r27
     d0a:	18 f4       	brcc	.+6      	; 0xd12 <__fpcmp_parts_f+0x8e>
     d0c:	11 23       	and	r17, r17
     d0e:	41 f0       	breq	.+16     	; 0xd20 <__fpcmp_parts_f+0x9c>
     d10:	0a c0       	rjmp	.+20     	; 0xd26 <__fpcmp_parts_f+0xa2>
     d12:	82 17       	cp	r24, r18
     d14:	93 07       	cpc	r25, r19
     d16:	a4 07       	cpc	r26, r20
     d18:	b5 07       	cpc	r27, r21
     d1a:	40 f4       	brcc	.+16     	; 0xd2c <__fpcmp_parts_f+0xa8>
     d1c:	11 23       	and	r17, r17
     d1e:	19 f0       	breq	.+6      	; 0xd26 <__fpcmp_parts_f+0xa2>
     d20:	61 e0       	ldi	r22, 0x01	; 1
     d22:	70 e0       	ldi	r23, 0x00	; 0
     d24:	05 c0       	rjmp	.+10     	; 0xd30 <__fpcmp_parts_f+0xac>
     d26:	6f ef       	ldi	r22, 0xFF	; 255
     d28:	7f ef       	ldi	r23, 0xFF	; 255
     d2a:	02 c0       	rjmp	.+4      	; 0xd30 <__fpcmp_parts_f+0xac>
     d2c:	60 e0       	ldi	r22, 0x00	; 0
     d2e:	70 e0       	ldi	r23, 0x00	; 0
     d30:	cb 01       	movw	r24, r22
     d32:	1f 91       	pop	r17
     d34:	08 95       	ret

00000d36 <ADC_voidInit>:
#define BAUD_RATE_ASYNC_NORMAL(baud_rate) ((F_CPU / (16UL * (baud_rate))) - 1)
#define BAUD_RATE_ASYNC_DOUBLE(baud_rate) ((F_CPU / (8UL * (baud_rate))) - 1)
#define BAUD_RATE_SYNC_MASTER(baud_rate)  ((F_CPU / (2UL * (baud_rate)))-1)
*/
void ADC_voidInit(void)
{
     d36:	df 93       	push	r29
     d38:	cf 93       	push	r28
     d3a:	cd b7       	in	r28, 0x3d	; 61
     d3c:	de b7       	in	r29, 0x3e	; 62

  #if VOLTAGE_REFERENCE == AVREF
    CLR_BIT(ADMUX,REFS1);
    CLR_BIT(ADMUX,REFS0);
  #elif VOLTAGE_REFERENCE == AVCC
    CLR_BIT(ADMUX,REFS1);
     d3e:	a7 e2       	ldi	r26, 0x27	; 39
     d40:	b0 e0       	ldi	r27, 0x00	; 0
     d42:	e7 e2       	ldi	r30, 0x27	; 39
     d44:	f0 e0       	ldi	r31, 0x00	; 0
     d46:	80 81       	ld	r24, Z
     d48:	8f 77       	andi	r24, 0x7F	; 127
     d4a:	8c 93       	st	X, r24
    SET_BIT(ADMUX,REFS0);
     d4c:	a7 e2       	ldi	r26, 0x27	; 39
     d4e:	b0 e0       	ldi	r27, 0x00	; 0
     d50:	e7 e2       	ldi	r30, 0x27	; 39
     d52:	f0 e0       	ldi	r31, 0x00	; 0
     d54:	80 81       	ld	r24, Z
     d56:	80 64       	ori	r24, 0x40	; 64
     d58:	8c 93       	st	X, r24
  #endif

  #if ADJUSTMENT == LEFT_ADJUSTMENT
    SET_BIT(ADMUX,ADLAR);
  #elif ADJUSTMENT == RIGHT_ADJUSTMENT
    CLR_BIT(ADMUX,ADLAR);
     d5a:	a7 e2       	ldi	r26, 0x27	; 39
     d5c:	b0 e0       	ldi	r27, 0x00	; 0
     d5e:	e7 e2       	ldi	r30, 0x27	; 39
     d60:	f0 e0       	ldi	r31, 0x00	; 0
     d62:	80 81       	ld	r24, Z
     d64:	8f 7d       	andi	r24, 0xDF	; 223
     d66:	8c 93       	st	X, r24
  #endif


  #if ADC_PRESCALLER == DIVID_BY_128
    SET_BIT(ADCSRA,ADPS2);
     d68:	a6 e2       	ldi	r26, 0x26	; 38
     d6a:	b0 e0       	ldi	r27, 0x00	; 0
     d6c:	e6 e2       	ldi	r30, 0x26	; 38
     d6e:	f0 e0       	ldi	r31, 0x00	; 0
     d70:	80 81       	ld	r24, Z
     d72:	84 60       	ori	r24, 0x04	; 4
     d74:	8c 93       	st	X, r24
    SET_BIT(ADCSRA,ADPS1);
     d76:	a6 e2       	ldi	r26, 0x26	; 38
     d78:	b0 e0       	ldi	r27, 0x00	; 0
     d7a:	e6 e2       	ldi	r30, 0x26	; 38
     d7c:	f0 e0       	ldi	r31, 0x00	; 0
     d7e:	80 81       	ld	r24, Z
     d80:	82 60       	ori	r24, 0x02	; 2
     d82:	8c 93       	st	X, r24
    SET_BIT(ADCSRA,ADPS0);
     d84:	a6 e2       	ldi	r26, 0x26	; 38
     d86:	b0 e0       	ldi	r27, 0x00	; 0
     d88:	e6 e2       	ldi	r30, 0x26	; 38
     d8a:	f0 e0       	ldi	r31, 0x00	; 0
     d8c:	80 81       	ld	r24, Z
     d8e:	81 60       	ori	r24, 0x01	; 1
     d90:	8c 93       	st	X, r24

  #endif

  #if ADC_MODE == SINGLE_CONVERSION
    CLR_BIT(ADCSRA,ADATE);
     d92:	a6 e2       	ldi	r26, 0x26	; 38
     d94:	b0 e0       	ldi	r27, 0x00	; 0
     d96:	e6 e2       	ldi	r30, 0x26	; 38
     d98:	f0 e0       	ldi	r31, 0x00	; 0
     d9a:	80 81       	ld	r24, Z
     d9c:	8f 7d       	andi	r24, 0xDF	; 223
     d9e:	8c 93       	st	X, r24
		CLR_BIT(SFIOR,ADTS1);
		CLR_BIT(SFIOR,ADTS2);
    #endif
  #endif

} 
     da0:	cf 91       	pop	r28
     da2:	df 91       	pop	r29
     da4:	08 95       	ret

00000da6 <ADC_voidEnable>:


void ADC_voidEnable()
{
     da6:	df 93       	push	r29
     da8:	cf 93       	push	r28
     daa:	cd b7       	in	r28, 0x3d	; 61
     dac:	de b7       	in	r29, 0x3e	; 62
  SET_BIT(ADCSRA,ADEN);
     dae:	a6 e2       	ldi	r26, 0x26	; 38
     db0:	b0 e0       	ldi	r27, 0x00	; 0
     db2:	e6 e2       	ldi	r30, 0x26	; 38
     db4:	f0 e0       	ldi	r31, 0x00	; 0
     db6:	80 81       	ld	r24, Z
     db8:	80 68       	ori	r24, 0x80	; 128
     dba:	8c 93       	st	X, r24
}
     dbc:	cf 91       	pop	r28
     dbe:	df 91       	pop	r29
     dc0:	08 95       	ret

00000dc2 <ADC_voidDisable>:

void ADC_voidDisable()
{
     dc2:	df 93       	push	r29
     dc4:	cf 93       	push	r28
     dc6:	cd b7       	in	r28, 0x3d	; 61
     dc8:	de b7       	in	r29, 0x3e	; 62
  CLR_BIT(ADCSRA,ADEN);
     dca:	a6 e2       	ldi	r26, 0x26	; 38
     dcc:	b0 e0       	ldi	r27, 0x00	; 0
     dce:	e6 e2       	ldi	r30, 0x26	; 38
     dd0:	f0 e0       	ldi	r31, 0x00	; 0
     dd2:	80 81       	ld	r24, Z
     dd4:	8f 77       	andi	r24, 0x7F	; 127
     dd6:	8c 93       	st	X, r24
}
     dd8:	cf 91       	pop	r28
     dda:	df 91       	pop	r29
     ddc:	08 95       	ret

00000dde <ADC_voidStartConversionSync>:

void ADC_voidStartConversionSync(u8 Copy_u8Channel)
{
     dde:	df 93       	push	r29
     de0:	cf 93       	push	r28
     de2:	0f 92       	push	r0
     de4:	cd b7       	in	r28, 0x3d	; 61
     de6:	de b7       	in	r29, 0x3e	; 62
     de8:	89 83       	std	Y+1, r24	; 0x01
	//clearing channel
	ADMUX&=0b11100000;
     dea:	a7 e2       	ldi	r26, 0x27	; 39
     dec:	b0 e0       	ldi	r27, 0x00	; 0
     dee:	e7 e2       	ldi	r30, 0x27	; 39
     df0:	f0 e0       	ldi	r31, 0x00	; 0
     df2:	80 81       	ld	r24, Z
     df4:	80 7e       	andi	r24, 0xE0	; 224
     df6:	8c 93       	st	X, r24

	//setting the channel selected
	ADMUX|=Copy_u8Channel;
     df8:	a7 e2       	ldi	r26, 0x27	; 39
     dfa:	b0 e0       	ldi	r27, 0x00	; 0
     dfc:	e7 e2       	ldi	r30, 0x27	; 39
     dfe:	f0 e0       	ldi	r31, 0x00	; 0
     e00:	90 81       	ld	r25, Z
     e02:	89 81       	ldd	r24, Y+1	; 0x01
     e04:	89 2b       	or	r24, r25
     e06:	8c 93       	st	X, r24

	//start conversion
	SET_BIT(ADCSRA,ADSC);
     e08:	a6 e2       	ldi	r26, 0x26	; 38
     e0a:	b0 e0       	ldi	r27, 0x00	; 0
     e0c:	e6 e2       	ldi	r30, 0x26	; 38
     e0e:	f0 e0       	ldi	r31, 0x00	; 0
     e10:	80 81       	ld	r24, Z
     e12:	80 64       	ori	r24, 0x40	; 64
     e14:	8c 93       	st	X, r24

	while(!GET_BIT(ADCSRA,ADIF))
     e16:	e6 e2       	ldi	r30, 0x26	; 38
     e18:	f0 e0       	ldi	r31, 0x00	; 0
     e1a:	80 81       	ld	r24, Z
     e1c:	82 95       	swap	r24
     e1e:	8f 70       	andi	r24, 0x0F	; 15
     e20:	88 2f       	mov	r24, r24
     e22:	90 e0       	ldi	r25, 0x00	; 0
     e24:	81 70       	andi	r24, 0x01	; 1
     e26:	90 70       	andi	r25, 0x00	; 0
     e28:	00 97       	sbiw	r24, 0x00	; 0
     e2a:	a9 f3       	breq	.-22     	; 0xe16 <ADC_voidStartConversionSync+0x38>
		//POLLING : BUSY WAITING UNTIL EVENT
		//fix me: need time out
	}

	//CLEAR THE FLAG
	SET_BIT(ADCSRA,ADIF);
     e2c:	a6 e2       	ldi	r26, 0x26	; 38
     e2e:	b0 e0       	ldi	r27, 0x00	; 0
     e30:	e6 e2       	ldi	r30, 0x26	; 38
     e32:	f0 e0       	ldi	r31, 0x00	; 0
     e34:	80 81       	ld	r24, Z
     e36:	80 61       	ori	r24, 0x10	; 16
     e38:	8c 93       	st	X, r24
}
     e3a:	0f 90       	pop	r0
     e3c:	cf 91       	pop	r28
     e3e:	df 91       	pop	r29
     e40:	08 95       	ret

00000e42 <ADC_voidStartConversionAsync>:


void ADC_voidStartConversionAsync(u8 Copy_u8Channel)
{
     e42:	df 93       	push	r29
     e44:	cf 93       	push	r28
     e46:	0f 92       	push	r0
     e48:	cd b7       	in	r28, 0x3d	; 61
     e4a:	de b7       	in	r29, 0x3e	; 62
     e4c:	89 83       	std	Y+1, r24	; 0x01
	ADMUX&=0b11100000;
     e4e:	a7 e2       	ldi	r26, 0x27	; 39
     e50:	b0 e0       	ldi	r27, 0x00	; 0
     e52:	e7 e2       	ldi	r30, 0x27	; 39
     e54:	f0 e0       	ldi	r31, 0x00	; 0
     e56:	80 81       	ld	r24, Z
     e58:	80 7e       	andi	r24, 0xE0	; 224
     e5a:	8c 93       	st	X, r24
	ADMUX|=Copy_u8Channel;
     e5c:	a7 e2       	ldi	r26, 0x27	; 39
     e5e:	b0 e0       	ldi	r27, 0x00	; 0
     e60:	e7 e2       	ldi	r30, 0x27	; 39
     e62:	f0 e0       	ldi	r31, 0x00	; 0
     e64:	90 81       	ld	r25, Z
     e66:	89 81       	ldd	r24, Y+1	; 0x01
     e68:	89 2b       	or	r24, r25
     e6a:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,ADSC);
     e6c:	a6 e2       	ldi	r26, 0x26	; 38
     e6e:	b0 e0       	ldi	r27, 0x00	; 0
     e70:	e6 e2       	ldi	r30, 0x26	; 38
     e72:	f0 e0       	ldi	r31, 0x00	; 0
     e74:	80 81       	ld	r24, Z
     e76:	80 64       	ori	r24, 0x40	; 64
     e78:	8c 93       	st	X, r24

}
     e7a:	0f 90       	pop	r0
     e7c:	cf 91       	pop	r28
     e7e:	df 91       	pop	r29
     e80:	08 95       	ret

00000e82 <ADC_u16ReadADC>:

u16 ADC_u16ReadADC()
{
     e82:	df 93       	push	r29
     e84:	cf 93       	push	r28
     e86:	00 d0       	rcall	.+0      	; 0xe88 <ADC_u16ReadADC+0x6>
     e88:	cd b7       	in	r28, 0x3d	; 61
     e8a:	de b7       	in	r29, 0x3e	; 62
	u16 Local_u16ADCRead;
	Local_u16ADCRead= ADC;
     e8c:	e4 e2       	ldi	r30, 0x24	; 36
     e8e:	f0 e0       	ldi	r31, 0x00	; 0
     e90:	80 81       	ld	r24, Z
     e92:	91 81       	ldd	r25, Z+1	; 0x01
     e94:	9a 83       	std	Y+2, r25	; 0x02
     e96:	89 83       	std	Y+1, r24	; 0x01

	return Local_u16ADCRead;
     e98:	89 81       	ldd	r24, Y+1	; 0x01
     e9a:	9a 81       	ldd	r25, Y+2	; 0x02

}
     e9c:	0f 90       	pop	r0
     e9e:	0f 90       	pop	r0
     ea0:	cf 91       	pop	r28
     ea2:	df 91       	pop	r29
     ea4:	08 95       	ret

00000ea6 <ADC_u16ReadADCInMV>:

u16 ADC_u16ReadADCInMV()
{
     ea6:	df 93       	push	r29
     ea8:	cf 93       	push	r28
     eaa:	00 d0       	rcall	.+0      	; 0xeac <ADC_u16ReadADCInMV+0x6>
     eac:	cd b7       	in	r28, 0x3d	; 61
     eae:	de b7       	in	r29, 0x3e	; 62
	u16 Local_u16Analog;
	Local_u16Analog = (ADC * ADC_VREF* 1000ul) /1024;/// 256;//POWER(2,ADC_RESOLUTION);
     eb0:	e4 e2       	ldi	r30, 0x24	; 36
     eb2:	f0 e0       	ldi	r31, 0x00	; 0
     eb4:	20 81       	ld	r18, Z
     eb6:	31 81       	ldd	r19, Z+1	; 0x01
     eb8:	c9 01       	movw	r24, r18
     eba:	88 0f       	add	r24, r24
     ebc:	99 1f       	adc	r25, r25
     ebe:	88 0f       	add	r24, r24
     ec0:	99 1f       	adc	r25, r25
     ec2:	82 0f       	add	r24, r18
     ec4:	93 1f       	adc	r25, r19
     ec6:	cc 01       	movw	r24, r24
     ec8:	a0 e0       	ldi	r26, 0x00	; 0
     eca:	b0 e0       	ldi	r27, 0x00	; 0
     ecc:	28 ee       	ldi	r18, 0xE8	; 232
     ece:	33 e0       	ldi	r19, 0x03	; 3
     ed0:	40 e0       	ldi	r20, 0x00	; 0
     ed2:	50 e0       	ldi	r21, 0x00	; 0
     ed4:	bc 01       	movw	r22, r24
     ed6:	cd 01       	movw	r24, r26
     ed8:	0e 94 0c 15 	call	0x2a18	; 0x2a18 <__mulsi3>
     edc:	dc 01       	movw	r26, r24
     ede:	cb 01       	movw	r24, r22
     ee0:	07 2e       	mov	r0, r23
     ee2:	7a e0       	ldi	r23, 0x0A	; 10
     ee4:	b6 95       	lsr	r27
     ee6:	a7 95       	ror	r26
     ee8:	97 95       	ror	r25
     eea:	87 95       	ror	r24
     eec:	7a 95       	dec	r23
     eee:	d1 f7       	brne	.-12     	; 0xee4 <ADC_u16ReadADCInMV+0x3e>
     ef0:	70 2d       	mov	r23, r0
     ef2:	9a 83       	std	Y+2, r25	; 0x02
     ef4:	89 83       	std	Y+1, r24	; 0x01
	return Local_u16Analog;
     ef6:	89 81       	ldd	r24, Y+1	; 0x01
     ef8:	9a 81       	ldd	r25, Y+2	; 0x02
}
     efa:	0f 90       	pop	r0
     efc:	0f 90       	pop	r0
     efe:	cf 91       	pop	r28
     f00:	df 91       	pop	r29
     f02:	08 95       	ret

00000f04 <ADC_voidInterruptEnable>:

void ADC_voidInterruptEnable()
{
     f04:	df 93       	push	r29
     f06:	cf 93       	push	r28
     f08:	cd b7       	in	r28, 0x3d	; 61
     f0a:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ADCSRA,ADIE);
     f0c:	a6 e2       	ldi	r26, 0x26	; 38
     f0e:	b0 e0       	ldi	r27, 0x00	; 0
     f10:	e6 e2       	ldi	r30, 0x26	; 38
     f12:	f0 e0       	ldi	r31, 0x00	; 0
     f14:	80 81       	ld	r24, Z
     f16:	88 60       	ori	r24, 0x08	; 8
     f18:	8c 93       	st	X, r24
}
     f1a:	cf 91       	pop	r28
     f1c:	df 91       	pop	r29
     f1e:	08 95       	ret

00000f20 <ADC_voidInterruptDisable>:

void ADC_voidInterruptDisable()
{
     f20:	df 93       	push	r29
     f22:	cf 93       	push	r28
     f24:	cd b7       	in	r28, 0x3d	; 61
     f26:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(ADCSRA,ADIE);
     f28:	a6 e2       	ldi	r26, 0x26	; 38
     f2a:	b0 e0       	ldi	r27, 0x00	; 0
     f2c:	e6 e2       	ldi	r30, 0x26	; 38
     f2e:	f0 e0       	ldi	r31, 0x00	; 0
     f30:	80 81       	ld	r24, Z
     f32:	87 7f       	andi	r24, 0xF7	; 247
     f34:	8c 93       	st	X, r24
}
     f36:	cf 91       	pop	r28
     f38:	df 91       	pop	r29
     f3a:	08 95       	ret

00000f3c <ADC_SetCallback>:


static void (*ADC_ptr) (void) = NULL;

void ADC_SetCallback( void (*ptr) (void) )
{
     f3c:	df 93       	push	r29
     f3e:	cf 93       	push	r28
     f40:	00 d0       	rcall	.+0      	; 0xf42 <ADC_SetCallback+0x6>
     f42:	cd b7       	in	r28, 0x3d	; 61
     f44:	de b7       	in	r29, 0x3e	; 62
     f46:	9a 83       	std	Y+2, r25	; 0x02
     f48:	89 83       	std	Y+1, r24	; 0x01
	if(ptr != NULL)
     f4a:	89 81       	ldd	r24, Y+1	; 0x01
     f4c:	9a 81       	ldd	r25, Y+2	; 0x02
     f4e:	00 97       	sbiw	r24, 0x00	; 0
     f50:	31 f0       	breq	.+12     	; 0xf5e <ADC_SetCallback+0x22>
	{
		ADC_ptr = ptr;
     f52:	89 81       	ldd	r24, Y+1	; 0x01
     f54:	9a 81       	ldd	r25, Y+2	; 0x02
     f56:	90 93 95 01 	sts	0x0195, r25
     f5a:	80 93 94 01 	sts	0x0194, r24
	}

}
     f5e:	0f 90       	pop	r0
     f60:	0f 90       	pop	r0
     f62:	cf 91       	pop	r28
     f64:	df 91       	pop	r29
     f66:	08 95       	ret

00000f68 <__vector_16>:



void __vector_16(void) __attribute__((signal,used,externally_visible));  //to avoid optimization
void __vector_16(void)
{
     f68:	1f 92       	push	r1
     f6a:	0f 92       	push	r0
     f6c:	0f b6       	in	r0, 0x3f	; 63
     f6e:	0f 92       	push	r0
     f70:	11 24       	eor	r1, r1
     f72:	2f 93       	push	r18
     f74:	3f 93       	push	r19
     f76:	4f 93       	push	r20
     f78:	5f 93       	push	r21
     f7a:	6f 93       	push	r22
     f7c:	7f 93       	push	r23
     f7e:	8f 93       	push	r24
     f80:	9f 93       	push	r25
     f82:	af 93       	push	r26
     f84:	bf 93       	push	r27
     f86:	ef 93       	push	r30
     f88:	ff 93       	push	r31
     f8a:	df 93       	push	r29
     f8c:	cf 93       	push	r28
     f8e:	cd b7       	in	r28, 0x3d	; 61
     f90:	de b7       	in	r29, 0x3e	; 62
	if(ADC_ptr!= NULL)
     f92:	80 91 94 01 	lds	r24, 0x0194
     f96:	90 91 95 01 	lds	r25, 0x0195
     f9a:	00 97       	sbiw	r24, 0x00	; 0
     f9c:	29 f0       	breq	.+10     	; 0xfa8 <__vector_16+0x40>
		ADC_ptr();
     f9e:	e0 91 94 01 	lds	r30, 0x0194
     fa2:	f0 91 95 01 	lds	r31, 0x0195
     fa6:	09 95       	icall
}
     fa8:	cf 91       	pop	r28
     faa:	df 91       	pop	r29
     fac:	ff 91       	pop	r31
     fae:	ef 91       	pop	r30
     fb0:	bf 91       	pop	r27
     fb2:	af 91       	pop	r26
     fb4:	9f 91       	pop	r25
     fb6:	8f 91       	pop	r24
     fb8:	7f 91       	pop	r23
     fba:	6f 91       	pop	r22
     fbc:	5f 91       	pop	r21
     fbe:	4f 91       	pop	r20
     fc0:	3f 91       	pop	r19
     fc2:	2f 91       	pop	r18
     fc4:	0f 90       	pop	r0
     fc6:	0f be       	out	0x3f, r0	; 63
     fc8:	0f 90       	pop	r0
     fca:	1f 90       	pop	r1
     fcc:	18 95       	reti

00000fce <CLCD_voidInit>:
#include "CLCD_interface.h"
#include "DIO_interface.h"


void CLCD_voidInit(void)
{
     fce:	df 93       	push	r29
     fd0:	cf 93       	push	r28
     fd2:	cd b7       	in	r28, 0x3d	; 61
     fd4:	de b7       	in	r29, 0x3e	; 62
     fd6:	2e 97       	sbiw	r28, 0x0e	; 14
     fd8:	0f b6       	in	r0, 0x3f	; 63
     fda:	f8 94       	cli
     fdc:	de bf       	out	0x3e, r29	; 62
     fde:	0f be       	out	0x3f, r0	; 63
     fe0:	cd bf       	out	0x3d, r28	; 61
     fe2:	80 e0       	ldi	r24, 0x00	; 0
     fe4:	90 e0       	ldi	r25, 0x00	; 0
     fe6:	a0 e2       	ldi	r26, 0x20	; 32
     fe8:	b2 e4       	ldi	r27, 0x42	; 66
     fea:	8b 87       	std	Y+11, r24	; 0x0b
     fec:	9c 87       	std	Y+12, r25	; 0x0c
     fee:	ad 87       	std	Y+13, r26	; 0x0d
     ff0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     ff2:	6b 85       	ldd	r22, Y+11	; 0x0b
     ff4:	7c 85       	ldd	r23, Y+12	; 0x0c
     ff6:	8d 85       	ldd	r24, Y+13	; 0x0d
     ff8:	9e 85       	ldd	r25, Y+14	; 0x0e
     ffa:	20 e0       	ldi	r18, 0x00	; 0
     ffc:	30 e0       	ldi	r19, 0x00	; 0
     ffe:	4a ef       	ldi	r20, 0xFA	; 250
    1000:	54 e4       	ldi	r21, 0x44	; 68
    1002:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1006:	dc 01       	movw	r26, r24
    1008:	cb 01       	movw	r24, r22
    100a:	8f 83       	std	Y+7, r24	; 0x07
    100c:	98 87       	std	Y+8, r25	; 0x08
    100e:	a9 87       	std	Y+9, r26	; 0x09
    1010:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1012:	6f 81       	ldd	r22, Y+7	; 0x07
    1014:	78 85       	ldd	r23, Y+8	; 0x08
    1016:	89 85       	ldd	r24, Y+9	; 0x09
    1018:	9a 85       	ldd	r25, Y+10	; 0x0a
    101a:	20 e0       	ldi	r18, 0x00	; 0
    101c:	30 e0       	ldi	r19, 0x00	; 0
    101e:	40 e8       	ldi	r20, 0x80	; 128
    1020:	5f e3       	ldi	r21, 0x3F	; 63
    1022:	0e 94 a9 03 	call	0x752	; 0x752 <__ltsf2>
    1026:	88 23       	and	r24, r24
    1028:	2c f4       	brge	.+10     	; 0x1034 <CLCD_voidInit+0x66>
		__ticks = 1;
    102a:	81 e0       	ldi	r24, 0x01	; 1
    102c:	90 e0       	ldi	r25, 0x00	; 0
    102e:	9e 83       	std	Y+6, r25	; 0x06
    1030:	8d 83       	std	Y+5, r24	; 0x05
    1032:	3f c0       	rjmp	.+126    	; 0x10b2 <CLCD_voidInit+0xe4>
	else if (__tmp > 65535)
    1034:	6f 81       	ldd	r22, Y+7	; 0x07
    1036:	78 85       	ldd	r23, Y+8	; 0x08
    1038:	89 85       	ldd	r24, Y+9	; 0x09
    103a:	9a 85       	ldd	r25, Y+10	; 0x0a
    103c:	20 e0       	ldi	r18, 0x00	; 0
    103e:	3f ef       	ldi	r19, 0xFF	; 255
    1040:	4f e7       	ldi	r20, 0x7F	; 127
    1042:	57 e4       	ldi	r21, 0x47	; 71
    1044:	0e 94 49 03 	call	0x692	; 0x692 <__gtsf2>
    1048:	18 16       	cp	r1, r24
    104a:	4c f5       	brge	.+82     	; 0x109e <CLCD_voidInit+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    104c:	6b 85       	ldd	r22, Y+11	; 0x0b
    104e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1050:	8d 85       	ldd	r24, Y+13	; 0x0d
    1052:	9e 85       	ldd	r25, Y+14	; 0x0e
    1054:	20 e0       	ldi	r18, 0x00	; 0
    1056:	30 e0       	ldi	r19, 0x00	; 0
    1058:	40 e2       	ldi	r20, 0x20	; 32
    105a:	51 e4       	ldi	r21, 0x41	; 65
    105c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1060:	dc 01       	movw	r26, r24
    1062:	cb 01       	movw	r24, r22
    1064:	bc 01       	movw	r22, r24
    1066:	cd 01       	movw	r24, r26
    1068:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    106c:	dc 01       	movw	r26, r24
    106e:	cb 01       	movw	r24, r22
    1070:	9e 83       	std	Y+6, r25	; 0x06
    1072:	8d 83       	std	Y+5, r24	; 0x05
    1074:	0f c0       	rjmp	.+30     	; 0x1094 <CLCD_voidInit+0xc6>
    1076:	88 ec       	ldi	r24, 0xC8	; 200
    1078:	90 e0       	ldi	r25, 0x00	; 0
    107a:	9c 83       	std	Y+4, r25	; 0x04
    107c:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    107e:	8b 81       	ldd	r24, Y+3	; 0x03
    1080:	9c 81       	ldd	r25, Y+4	; 0x04
    1082:	01 97       	sbiw	r24, 0x01	; 1
    1084:	f1 f7       	brne	.-4      	; 0x1082 <CLCD_voidInit+0xb4>
    1086:	9c 83       	std	Y+4, r25	; 0x04
    1088:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    108a:	8d 81       	ldd	r24, Y+5	; 0x05
    108c:	9e 81       	ldd	r25, Y+6	; 0x06
    108e:	01 97       	sbiw	r24, 0x01	; 1
    1090:	9e 83       	std	Y+6, r25	; 0x06
    1092:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1094:	8d 81       	ldd	r24, Y+5	; 0x05
    1096:	9e 81       	ldd	r25, Y+6	; 0x06
    1098:	00 97       	sbiw	r24, 0x00	; 0
    109a:	69 f7       	brne	.-38     	; 0x1076 <CLCD_voidInit+0xa8>
    109c:	14 c0       	rjmp	.+40     	; 0x10c6 <CLCD_voidInit+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    109e:	6f 81       	ldd	r22, Y+7	; 0x07
    10a0:	78 85       	ldd	r23, Y+8	; 0x08
    10a2:	89 85       	ldd	r24, Y+9	; 0x09
    10a4:	9a 85       	ldd	r25, Y+10	; 0x0a
    10a6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10aa:	dc 01       	movw	r26, r24
    10ac:	cb 01       	movw	r24, r22
    10ae:	9e 83       	std	Y+6, r25	; 0x06
    10b0:	8d 83       	std	Y+5, r24	; 0x05
    10b2:	8d 81       	ldd	r24, Y+5	; 0x05
    10b4:	9e 81       	ldd	r25, Y+6	; 0x06
    10b6:	9a 83       	std	Y+2, r25	; 0x02
    10b8:	89 83       	std	Y+1, r24	; 0x01
    10ba:	89 81       	ldd	r24, Y+1	; 0x01
    10bc:	9a 81       	ldd	r25, Y+2	; 0x02
    10be:	01 97       	sbiw	r24, 0x01	; 1
    10c0:	f1 f7       	brne	.-4      	; 0x10be <CLCD_voidInit+0xf0>
    10c2:	9a 83       	std	Y+2, r25	; 0x02
    10c4:	89 83       	std	Y+1, r24	; 0x01

	_delay_ms(40);

	CLCD_voidSendCommand(CLCD_CMD_RETURN_HOME);
    10c6:	82 e0       	ldi	r24, 0x02	; 2
    10c8:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <CLCD_voidSendCommand>

	/*Function Set Command
	 * 8 bit mode
	 * Activate the 2 lines
	 * Font Type is 5x8 (5x7) */
	CLCD_voidSendCommand(CLCD_CMD_FUNCTION_SET);
    10cc:	88 e2       	ldi	r24, 0x28	; 40
    10ce:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <CLCD_voidSendCommand>

	/*Display ON/OFF Control Command
	 *set display: ON
	 *Cursor is Disabled
	 *Cursor Blinking is OFF  */
	CLCD_voidSendCommand(CLCD_CMD_DISPLAY_ON_OFF_CTRL);
    10d2:	8c e0       	ldi	r24, 0x0C	; 12
    10d4:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <CLCD_voidSendCommand>

	/*Clearing LCD Display*/
	CLCD_voidSendCommand(CLCD_CMD_CLEAR_DISPLAY);
    10d8:	81 e0       	ldi	r24, 0x01	; 1
    10da:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <CLCD_voidSendCommand>

	/*Entry mode Set*/
	CLCD_voidSendCommand(CLCD_CMD_ENTRY_MODE_SET);
    10de:	86 e0       	ldi	r24, 0x06	; 6
    10e0:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <CLCD_voidSendCommand>

}
    10e4:	2e 96       	adiw	r28, 0x0e	; 14
    10e6:	0f b6       	in	r0, 0x3f	; 63
    10e8:	f8 94       	cli
    10ea:	de bf       	out	0x3e, r29	; 62
    10ec:	0f be       	out	0x3f, r0	; 63
    10ee:	cd bf       	out	0x3d, r28	; 61
    10f0:	cf 91       	pop	r28
    10f2:	df 91       	pop	r29
    10f4:	08 95       	ret

000010f6 <CLCD_voidSendCommand>:


void CLCD_voidSendCommand(u8 Copy_u8Command)
{
    10f6:	df 93       	push	r29
    10f8:	cf 93       	push	r28
    10fa:	cd b7       	in	r28, 0x3d	; 61
    10fc:	de b7       	in	r29, 0x3e	; 62
    10fe:	e9 97       	sbiw	r28, 0x39	; 57
    1100:	0f b6       	in	r0, 0x3f	; 63
    1102:	f8 94       	cli
    1104:	de bf       	out	0x3e, r29	; 62
    1106:	0f be       	out	0x3f, r0	; 63
    1108:	cd bf       	out	0x3d, r28	; 61
    110a:	89 af       	std	Y+57, r24	; 0x39
	/*SET RS PIN TO LOW*/
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_RS_PIN,DIO_u8PIN_LOW);
    110c:	80 e0       	ldi	r24, 0x00	; 0
    110e:	63 e0       	ldi	r22, 0x03	; 3
    1110:	40 e0       	ldi	r20, 0x00	; 0
    1112:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	_delay_ms(2);

	#elif CLCD_MODE == 4

	/*READING THE COMMAD FROM DATA PORT*/
	DIO_u8SetPinValue(CLCD_DATA_PORT,CLCD_D4,GET_BIT(Copy_u8Command,4));
    1116:	89 ad       	ldd	r24, Y+57	; 0x39
    1118:	82 95       	swap	r24
    111a:	8f 70       	andi	r24, 0x0F	; 15
    111c:	98 2f       	mov	r25, r24
    111e:	91 70       	andi	r25, 0x01	; 1
    1120:	81 e0       	ldi	r24, 0x01	; 1
    1122:	60 e0       	ldi	r22, 0x00	; 0
    1124:	49 2f       	mov	r20, r25
    1126:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	DIO_u8SetPinValue(CLCD_DATA_PORT,CLCD_D5,GET_BIT(Copy_u8Command,5));
    112a:	89 ad       	ldd	r24, Y+57	; 0x39
    112c:	82 95       	swap	r24
    112e:	86 95       	lsr	r24
    1130:	87 70       	andi	r24, 0x07	; 7
    1132:	98 2f       	mov	r25, r24
    1134:	91 70       	andi	r25, 0x01	; 1
    1136:	81 e0       	ldi	r24, 0x01	; 1
    1138:	61 e0       	ldi	r22, 0x01	; 1
    113a:	49 2f       	mov	r20, r25
    113c:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	DIO_u8SetPinValue(CLCD_DATA_PORT,CLCD_D6,GET_BIT(Copy_u8Command,6));
    1140:	89 ad       	ldd	r24, Y+57	; 0x39
    1142:	82 95       	swap	r24
    1144:	86 95       	lsr	r24
    1146:	86 95       	lsr	r24
    1148:	83 70       	andi	r24, 0x03	; 3
    114a:	98 2f       	mov	r25, r24
    114c:	91 70       	andi	r25, 0x01	; 1
    114e:	81 e0       	ldi	r24, 0x01	; 1
    1150:	63 e0       	ldi	r22, 0x03	; 3
    1152:	49 2f       	mov	r20, r25
    1154:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	DIO_u8SetPinValue(CLCD_DATA_PORT,CLCD_D7,GET_BIT(Copy_u8Command,7));
    1158:	89 ad       	ldd	r24, Y+57	; 0x39
    115a:	98 2f       	mov	r25, r24
    115c:	99 1f       	adc	r25, r25
    115e:	99 27       	eor	r25, r25
    1160:	99 1f       	adc	r25, r25
    1162:	81 e0       	ldi	r24, 0x01	; 1
    1164:	64 e0       	ldi	r22, 0x04	; 4
    1166:	49 2f       	mov	r20, r25
    1168:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>


	/*ENABLE PULSE*/
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_HIGH);
    116c:	80 e0       	ldi	r24, 0x00	; 0
    116e:	62 e0       	ldi	r22, 0x02	; 2
    1170:	41 e0       	ldi	r20, 0x01	; 1
    1172:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
    1176:	80 e0       	ldi	r24, 0x00	; 0
    1178:	90 e0       	ldi	r25, 0x00	; 0
    117a:	a0 e0       	ldi	r26, 0x00	; 0
    117c:	b0 e4       	ldi	r27, 0x40	; 64
    117e:	8d ab       	std	Y+53, r24	; 0x35
    1180:	9e ab       	std	Y+54, r25	; 0x36
    1182:	af ab       	std	Y+55, r26	; 0x37
    1184:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1186:	6d a9       	ldd	r22, Y+53	; 0x35
    1188:	7e a9       	ldd	r23, Y+54	; 0x36
    118a:	8f a9       	ldd	r24, Y+55	; 0x37
    118c:	98 ad       	ldd	r25, Y+56	; 0x38
    118e:	20 e0       	ldi	r18, 0x00	; 0
    1190:	30 e0       	ldi	r19, 0x00	; 0
    1192:	4a ef       	ldi	r20, 0xFA	; 250
    1194:	54 e4       	ldi	r21, 0x44	; 68
    1196:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    119a:	dc 01       	movw	r26, r24
    119c:	cb 01       	movw	r24, r22
    119e:	89 ab       	std	Y+49, r24	; 0x31
    11a0:	9a ab       	std	Y+50, r25	; 0x32
    11a2:	ab ab       	std	Y+51, r26	; 0x33
    11a4:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    11a6:	69 a9       	ldd	r22, Y+49	; 0x31
    11a8:	7a a9       	ldd	r23, Y+50	; 0x32
    11aa:	8b a9       	ldd	r24, Y+51	; 0x33
    11ac:	9c a9       	ldd	r25, Y+52	; 0x34
    11ae:	20 e0       	ldi	r18, 0x00	; 0
    11b0:	30 e0       	ldi	r19, 0x00	; 0
    11b2:	40 e8       	ldi	r20, 0x80	; 128
    11b4:	5f e3       	ldi	r21, 0x3F	; 63
    11b6:	0e 94 a9 03 	call	0x752	; 0x752 <__ltsf2>
    11ba:	88 23       	and	r24, r24
    11bc:	2c f4       	brge	.+10     	; 0x11c8 <CLCD_voidSendCommand+0xd2>
		__ticks = 1;
    11be:	81 e0       	ldi	r24, 0x01	; 1
    11c0:	90 e0       	ldi	r25, 0x00	; 0
    11c2:	98 ab       	std	Y+48, r25	; 0x30
    11c4:	8f a7       	std	Y+47, r24	; 0x2f
    11c6:	3f c0       	rjmp	.+126    	; 0x1246 <CLCD_voidSendCommand+0x150>
	else if (__tmp > 65535)
    11c8:	69 a9       	ldd	r22, Y+49	; 0x31
    11ca:	7a a9       	ldd	r23, Y+50	; 0x32
    11cc:	8b a9       	ldd	r24, Y+51	; 0x33
    11ce:	9c a9       	ldd	r25, Y+52	; 0x34
    11d0:	20 e0       	ldi	r18, 0x00	; 0
    11d2:	3f ef       	ldi	r19, 0xFF	; 255
    11d4:	4f e7       	ldi	r20, 0x7F	; 127
    11d6:	57 e4       	ldi	r21, 0x47	; 71
    11d8:	0e 94 49 03 	call	0x692	; 0x692 <__gtsf2>
    11dc:	18 16       	cp	r1, r24
    11de:	4c f5       	brge	.+82     	; 0x1232 <CLCD_voidSendCommand+0x13c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    11e0:	6d a9       	ldd	r22, Y+53	; 0x35
    11e2:	7e a9       	ldd	r23, Y+54	; 0x36
    11e4:	8f a9       	ldd	r24, Y+55	; 0x37
    11e6:	98 ad       	ldd	r25, Y+56	; 0x38
    11e8:	20 e0       	ldi	r18, 0x00	; 0
    11ea:	30 e0       	ldi	r19, 0x00	; 0
    11ec:	40 e2       	ldi	r20, 0x20	; 32
    11ee:	51 e4       	ldi	r21, 0x41	; 65
    11f0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11f4:	dc 01       	movw	r26, r24
    11f6:	cb 01       	movw	r24, r22
    11f8:	bc 01       	movw	r22, r24
    11fa:	cd 01       	movw	r24, r26
    11fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1200:	dc 01       	movw	r26, r24
    1202:	cb 01       	movw	r24, r22
    1204:	98 ab       	std	Y+48, r25	; 0x30
    1206:	8f a7       	std	Y+47, r24	; 0x2f
    1208:	0f c0       	rjmp	.+30     	; 0x1228 <CLCD_voidSendCommand+0x132>
    120a:	88 ec       	ldi	r24, 0xC8	; 200
    120c:	90 e0       	ldi	r25, 0x00	; 0
    120e:	9e a7       	std	Y+46, r25	; 0x2e
    1210:	8d a7       	std	Y+45, r24	; 0x2d
    1212:	8d a5       	ldd	r24, Y+45	; 0x2d
    1214:	9e a5       	ldd	r25, Y+46	; 0x2e
    1216:	01 97       	sbiw	r24, 0x01	; 1
    1218:	f1 f7       	brne	.-4      	; 0x1216 <CLCD_voidSendCommand+0x120>
    121a:	9e a7       	std	Y+46, r25	; 0x2e
    121c:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    121e:	8f a5       	ldd	r24, Y+47	; 0x2f
    1220:	98 a9       	ldd	r25, Y+48	; 0x30
    1222:	01 97       	sbiw	r24, 0x01	; 1
    1224:	98 ab       	std	Y+48, r25	; 0x30
    1226:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1228:	8f a5       	ldd	r24, Y+47	; 0x2f
    122a:	98 a9       	ldd	r25, Y+48	; 0x30
    122c:	00 97       	sbiw	r24, 0x00	; 0
    122e:	69 f7       	brne	.-38     	; 0x120a <CLCD_voidSendCommand+0x114>
    1230:	14 c0       	rjmp	.+40     	; 0x125a <CLCD_voidSendCommand+0x164>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1232:	69 a9       	ldd	r22, Y+49	; 0x31
    1234:	7a a9       	ldd	r23, Y+50	; 0x32
    1236:	8b a9       	ldd	r24, Y+51	; 0x33
    1238:	9c a9       	ldd	r25, Y+52	; 0x34
    123a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    123e:	dc 01       	movw	r26, r24
    1240:	cb 01       	movw	r24, r22
    1242:	98 ab       	std	Y+48, r25	; 0x30
    1244:	8f a7       	std	Y+47, r24	; 0x2f
    1246:	8f a5       	ldd	r24, Y+47	; 0x2f
    1248:	98 a9       	ldd	r25, Y+48	; 0x30
    124a:	9c a7       	std	Y+44, r25	; 0x2c
    124c:	8b a7       	std	Y+43, r24	; 0x2b
    124e:	8b a5       	ldd	r24, Y+43	; 0x2b
    1250:	9c a5       	ldd	r25, Y+44	; 0x2c
    1252:	01 97       	sbiw	r24, 0x01	; 1
    1254:	f1 f7       	brne	.-4      	; 0x1252 <CLCD_voidSendCommand+0x15c>
    1256:	9c a7       	std	Y+44, r25	; 0x2c
    1258:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(2);
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_LOW);
    125a:	80 e0       	ldi	r24, 0x00	; 0
    125c:	62 e0       	ldi	r22, 0x02	; 2
    125e:	40 e0       	ldi	r20, 0x00	; 0
    1260:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
    1264:	80 e0       	ldi	r24, 0x00	; 0
    1266:	90 e0       	ldi	r25, 0x00	; 0
    1268:	a0 e0       	ldi	r26, 0x00	; 0
    126a:	b0 e4       	ldi	r27, 0x40	; 64
    126c:	8f a3       	std	Y+39, r24	; 0x27
    126e:	98 a7       	std	Y+40, r25	; 0x28
    1270:	a9 a7       	std	Y+41, r26	; 0x29
    1272:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1274:	6f a1       	ldd	r22, Y+39	; 0x27
    1276:	78 a5       	ldd	r23, Y+40	; 0x28
    1278:	89 a5       	ldd	r24, Y+41	; 0x29
    127a:	9a a5       	ldd	r25, Y+42	; 0x2a
    127c:	20 e0       	ldi	r18, 0x00	; 0
    127e:	30 e0       	ldi	r19, 0x00	; 0
    1280:	4a ef       	ldi	r20, 0xFA	; 250
    1282:	54 e4       	ldi	r21, 0x44	; 68
    1284:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1288:	dc 01       	movw	r26, r24
    128a:	cb 01       	movw	r24, r22
    128c:	8b a3       	std	Y+35, r24	; 0x23
    128e:	9c a3       	std	Y+36, r25	; 0x24
    1290:	ad a3       	std	Y+37, r26	; 0x25
    1292:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1294:	6b a1       	ldd	r22, Y+35	; 0x23
    1296:	7c a1       	ldd	r23, Y+36	; 0x24
    1298:	8d a1       	ldd	r24, Y+37	; 0x25
    129a:	9e a1       	ldd	r25, Y+38	; 0x26
    129c:	20 e0       	ldi	r18, 0x00	; 0
    129e:	30 e0       	ldi	r19, 0x00	; 0
    12a0:	40 e8       	ldi	r20, 0x80	; 128
    12a2:	5f e3       	ldi	r21, 0x3F	; 63
    12a4:	0e 94 a9 03 	call	0x752	; 0x752 <__ltsf2>
    12a8:	88 23       	and	r24, r24
    12aa:	2c f4       	brge	.+10     	; 0x12b6 <CLCD_voidSendCommand+0x1c0>
		__ticks = 1;
    12ac:	81 e0       	ldi	r24, 0x01	; 1
    12ae:	90 e0       	ldi	r25, 0x00	; 0
    12b0:	9a a3       	std	Y+34, r25	; 0x22
    12b2:	89 a3       	std	Y+33, r24	; 0x21
    12b4:	3f c0       	rjmp	.+126    	; 0x1334 <CLCD_voidSendCommand+0x23e>
	else if (__tmp > 65535)
    12b6:	6b a1       	ldd	r22, Y+35	; 0x23
    12b8:	7c a1       	ldd	r23, Y+36	; 0x24
    12ba:	8d a1       	ldd	r24, Y+37	; 0x25
    12bc:	9e a1       	ldd	r25, Y+38	; 0x26
    12be:	20 e0       	ldi	r18, 0x00	; 0
    12c0:	3f ef       	ldi	r19, 0xFF	; 255
    12c2:	4f e7       	ldi	r20, 0x7F	; 127
    12c4:	57 e4       	ldi	r21, 0x47	; 71
    12c6:	0e 94 49 03 	call	0x692	; 0x692 <__gtsf2>
    12ca:	18 16       	cp	r1, r24
    12cc:	4c f5       	brge	.+82     	; 0x1320 <CLCD_voidSendCommand+0x22a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    12ce:	6f a1       	ldd	r22, Y+39	; 0x27
    12d0:	78 a5       	ldd	r23, Y+40	; 0x28
    12d2:	89 a5       	ldd	r24, Y+41	; 0x29
    12d4:	9a a5       	ldd	r25, Y+42	; 0x2a
    12d6:	20 e0       	ldi	r18, 0x00	; 0
    12d8:	30 e0       	ldi	r19, 0x00	; 0
    12da:	40 e2       	ldi	r20, 0x20	; 32
    12dc:	51 e4       	ldi	r21, 0x41	; 65
    12de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12e2:	dc 01       	movw	r26, r24
    12e4:	cb 01       	movw	r24, r22
    12e6:	bc 01       	movw	r22, r24
    12e8:	cd 01       	movw	r24, r26
    12ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    12ee:	dc 01       	movw	r26, r24
    12f0:	cb 01       	movw	r24, r22
    12f2:	9a a3       	std	Y+34, r25	; 0x22
    12f4:	89 a3       	std	Y+33, r24	; 0x21
    12f6:	0f c0       	rjmp	.+30     	; 0x1316 <CLCD_voidSendCommand+0x220>
    12f8:	88 ec       	ldi	r24, 0xC8	; 200
    12fa:	90 e0       	ldi	r25, 0x00	; 0
    12fc:	98 a3       	std	Y+32, r25	; 0x20
    12fe:	8f 8f       	std	Y+31, r24	; 0x1f
    1300:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1302:	98 a1       	ldd	r25, Y+32	; 0x20
    1304:	01 97       	sbiw	r24, 0x01	; 1
    1306:	f1 f7       	brne	.-4      	; 0x1304 <CLCD_voidSendCommand+0x20e>
    1308:	98 a3       	std	Y+32, r25	; 0x20
    130a:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    130c:	89 a1       	ldd	r24, Y+33	; 0x21
    130e:	9a a1       	ldd	r25, Y+34	; 0x22
    1310:	01 97       	sbiw	r24, 0x01	; 1
    1312:	9a a3       	std	Y+34, r25	; 0x22
    1314:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1316:	89 a1       	ldd	r24, Y+33	; 0x21
    1318:	9a a1       	ldd	r25, Y+34	; 0x22
    131a:	00 97       	sbiw	r24, 0x00	; 0
    131c:	69 f7       	brne	.-38     	; 0x12f8 <CLCD_voidSendCommand+0x202>
    131e:	14 c0       	rjmp	.+40     	; 0x1348 <CLCD_voidSendCommand+0x252>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1320:	6b a1       	ldd	r22, Y+35	; 0x23
    1322:	7c a1       	ldd	r23, Y+36	; 0x24
    1324:	8d a1       	ldd	r24, Y+37	; 0x25
    1326:	9e a1       	ldd	r25, Y+38	; 0x26
    1328:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    132c:	dc 01       	movw	r26, r24
    132e:	cb 01       	movw	r24, r22
    1330:	9a a3       	std	Y+34, r25	; 0x22
    1332:	89 a3       	std	Y+33, r24	; 0x21
    1334:	89 a1       	ldd	r24, Y+33	; 0x21
    1336:	9a a1       	ldd	r25, Y+34	; 0x22
    1338:	9e 8f       	std	Y+30, r25	; 0x1e
    133a:	8d 8f       	std	Y+29, r24	; 0x1d
    133c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    133e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1340:	01 97       	sbiw	r24, 0x01	; 1
    1342:	f1 f7       	brne	.-4      	; 0x1340 <CLCD_voidSendCommand+0x24a>
    1344:	9e 8f       	std	Y+30, r25	; 0x1e
    1346:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(2);
	/*READING THE COMMAD FROM DATA PORT*/
	DIO_u8SetPinValue(CLCD_DATA_PORT,CLCD_D4,GET_BIT(Copy_u8Command,0));
    1348:	89 ad       	ldd	r24, Y+57	; 0x39
    134a:	98 2f       	mov	r25, r24
    134c:	91 70       	andi	r25, 0x01	; 1
    134e:	81 e0       	ldi	r24, 0x01	; 1
    1350:	60 e0       	ldi	r22, 0x00	; 0
    1352:	49 2f       	mov	r20, r25
    1354:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	DIO_u8SetPinValue(CLCD_DATA_PORT,CLCD_D5,GET_BIT(Copy_u8Command,1));
    1358:	89 ad       	ldd	r24, Y+57	; 0x39
    135a:	86 95       	lsr	r24
    135c:	98 2f       	mov	r25, r24
    135e:	91 70       	andi	r25, 0x01	; 1
    1360:	81 e0       	ldi	r24, 0x01	; 1
    1362:	61 e0       	ldi	r22, 0x01	; 1
    1364:	49 2f       	mov	r20, r25
    1366:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	DIO_u8SetPinValue(CLCD_DATA_PORT,CLCD_D6,GET_BIT(Copy_u8Command,2));
    136a:	89 ad       	ldd	r24, Y+57	; 0x39
    136c:	86 95       	lsr	r24
    136e:	86 95       	lsr	r24
    1370:	98 2f       	mov	r25, r24
    1372:	91 70       	andi	r25, 0x01	; 1
    1374:	81 e0       	ldi	r24, 0x01	; 1
    1376:	63 e0       	ldi	r22, 0x03	; 3
    1378:	49 2f       	mov	r20, r25
    137a:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	DIO_u8SetPinValue(CLCD_DATA_PORT,CLCD_D7,GET_BIT(Copy_u8Command,3));
    137e:	89 ad       	ldd	r24, Y+57	; 0x39
    1380:	86 95       	lsr	r24
    1382:	86 95       	lsr	r24
    1384:	86 95       	lsr	r24
    1386:	98 2f       	mov	r25, r24
    1388:	91 70       	andi	r25, 0x01	; 1
    138a:	81 e0       	ldi	r24, 0x01	; 1
    138c:	64 e0       	ldi	r22, 0x04	; 4
    138e:	49 2f       	mov	r20, r25
    1390:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>

	/*ENABLE PULSE*/
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_HIGH);
    1394:	80 e0       	ldi	r24, 0x00	; 0
    1396:	62 e0       	ldi	r22, 0x02	; 2
    1398:	41 e0       	ldi	r20, 0x01	; 1
    139a:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
    139e:	80 e0       	ldi	r24, 0x00	; 0
    13a0:	90 e0       	ldi	r25, 0x00	; 0
    13a2:	a0 e0       	ldi	r26, 0x00	; 0
    13a4:	b0 e4       	ldi	r27, 0x40	; 64
    13a6:	89 8f       	std	Y+25, r24	; 0x19
    13a8:	9a 8f       	std	Y+26, r25	; 0x1a
    13aa:	ab 8f       	std	Y+27, r26	; 0x1b
    13ac:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    13ae:	69 8d       	ldd	r22, Y+25	; 0x19
    13b0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    13b2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    13b4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    13b6:	20 e0       	ldi	r18, 0x00	; 0
    13b8:	30 e0       	ldi	r19, 0x00	; 0
    13ba:	4a ef       	ldi	r20, 0xFA	; 250
    13bc:	54 e4       	ldi	r21, 0x44	; 68
    13be:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    13c2:	dc 01       	movw	r26, r24
    13c4:	cb 01       	movw	r24, r22
    13c6:	8d 8b       	std	Y+21, r24	; 0x15
    13c8:	9e 8b       	std	Y+22, r25	; 0x16
    13ca:	af 8b       	std	Y+23, r26	; 0x17
    13cc:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    13ce:	6d 89       	ldd	r22, Y+21	; 0x15
    13d0:	7e 89       	ldd	r23, Y+22	; 0x16
    13d2:	8f 89       	ldd	r24, Y+23	; 0x17
    13d4:	98 8d       	ldd	r25, Y+24	; 0x18
    13d6:	20 e0       	ldi	r18, 0x00	; 0
    13d8:	30 e0       	ldi	r19, 0x00	; 0
    13da:	40 e8       	ldi	r20, 0x80	; 128
    13dc:	5f e3       	ldi	r21, 0x3F	; 63
    13de:	0e 94 a9 03 	call	0x752	; 0x752 <__ltsf2>
    13e2:	88 23       	and	r24, r24
    13e4:	2c f4       	brge	.+10     	; 0x13f0 <CLCD_voidSendCommand+0x2fa>
		__ticks = 1;
    13e6:	81 e0       	ldi	r24, 0x01	; 1
    13e8:	90 e0       	ldi	r25, 0x00	; 0
    13ea:	9c 8b       	std	Y+20, r25	; 0x14
    13ec:	8b 8b       	std	Y+19, r24	; 0x13
    13ee:	3f c0       	rjmp	.+126    	; 0x146e <CLCD_voidSendCommand+0x378>
	else if (__tmp > 65535)
    13f0:	6d 89       	ldd	r22, Y+21	; 0x15
    13f2:	7e 89       	ldd	r23, Y+22	; 0x16
    13f4:	8f 89       	ldd	r24, Y+23	; 0x17
    13f6:	98 8d       	ldd	r25, Y+24	; 0x18
    13f8:	20 e0       	ldi	r18, 0x00	; 0
    13fa:	3f ef       	ldi	r19, 0xFF	; 255
    13fc:	4f e7       	ldi	r20, 0x7F	; 127
    13fe:	57 e4       	ldi	r21, 0x47	; 71
    1400:	0e 94 49 03 	call	0x692	; 0x692 <__gtsf2>
    1404:	18 16       	cp	r1, r24
    1406:	4c f5       	brge	.+82     	; 0x145a <CLCD_voidSendCommand+0x364>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1408:	69 8d       	ldd	r22, Y+25	; 0x19
    140a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    140c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    140e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1410:	20 e0       	ldi	r18, 0x00	; 0
    1412:	30 e0       	ldi	r19, 0x00	; 0
    1414:	40 e2       	ldi	r20, 0x20	; 32
    1416:	51 e4       	ldi	r21, 0x41	; 65
    1418:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    141c:	dc 01       	movw	r26, r24
    141e:	cb 01       	movw	r24, r22
    1420:	bc 01       	movw	r22, r24
    1422:	cd 01       	movw	r24, r26
    1424:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1428:	dc 01       	movw	r26, r24
    142a:	cb 01       	movw	r24, r22
    142c:	9c 8b       	std	Y+20, r25	; 0x14
    142e:	8b 8b       	std	Y+19, r24	; 0x13
    1430:	0f c0       	rjmp	.+30     	; 0x1450 <CLCD_voidSendCommand+0x35a>
    1432:	88 ec       	ldi	r24, 0xC8	; 200
    1434:	90 e0       	ldi	r25, 0x00	; 0
    1436:	9a 8b       	std	Y+18, r25	; 0x12
    1438:	89 8b       	std	Y+17, r24	; 0x11
    143a:	89 89       	ldd	r24, Y+17	; 0x11
    143c:	9a 89       	ldd	r25, Y+18	; 0x12
    143e:	01 97       	sbiw	r24, 0x01	; 1
    1440:	f1 f7       	brne	.-4      	; 0x143e <CLCD_voidSendCommand+0x348>
    1442:	9a 8b       	std	Y+18, r25	; 0x12
    1444:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1446:	8b 89       	ldd	r24, Y+19	; 0x13
    1448:	9c 89       	ldd	r25, Y+20	; 0x14
    144a:	01 97       	sbiw	r24, 0x01	; 1
    144c:	9c 8b       	std	Y+20, r25	; 0x14
    144e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1450:	8b 89       	ldd	r24, Y+19	; 0x13
    1452:	9c 89       	ldd	r25, Y+20	; 0x14
    1454:	00 97       	sbiw	r24, 0x00	; 0
    1456:	69 f7       	brne	.-38     	; 0x1432 <CLCD_voidSendCommand+0x33c>
    1458:	14 c0       	rjmp	.+40     	; 0x1482 <CLCD_voidSendCommand+0x38c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    145a:	6d 89       	ldd	r22, Y+21	; 0x15
    145c:	7e 89       	ldd	r23, Y+22	; 0x16
    145e:	8f 89       	ldd	r24, Y+23	; 0x17
    1460:	98 8d       	ldd	r25, Y+24	; 0x18
    1462:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1466:	dc 01       	movw	r26, r24
    1468:	cb 01       	movw	r24, r22
    146a:	9c 8b       	std	Y+20, r25	; 0x14
    146c:	8b 8b       	std	Y+19, r24	; 0x13
    146e:	8b 89       	ldd	r24, Y+19	; 0x13
    1470:	9c 89       	ldd	r25, Y+20	; 0x14
    1472:	98 8b       	std	Y+16, r25	; 0x10
    1474:	8f 87       	std	Y+15, r24	; 0x0f
    1476:	8f 85       	ldd	r24, Y+15	; 0x0f
    1478:	98 89       	ldd	r25, Y+16	; 0x10
    147a:	01 97       	sbiw	r24, 0x01	; 1
    147c:	f1 f7       	brne	.-4      	; 0x147a <CLCD_voidSendCommand+0x384>
    147e:	98 8b       	std	Y+16, r25	; 0x10
    1480:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_LOW);
    1482:	80 e0       	ldi	r24, 0x00	; 0
    1484:	62 e0       	ldi	r22, 0x02	; 2
    1486:	40 e0       	ldi	r20, 0x00	; 0
    1488:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
    148c:	80 e0       	ldi	r24, 0x00	; 0
    148e:	90 e0       	ldi	r25, 0x00	; 0
    1490:	a0 e0       	ldi	r26, 0x00	; 0
    1492:	b0 e4       	ldi	r27, 0x40	; 64
    1494:	8b 87       	std	Y+11, r24	; 0x0b
    1496:	9c 87       	std	Y+12, r25	; 0x0c
    1498:	ad 87       	std	Y+13, r26	; 0x0d
    149a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    149c:	6b 85       	ldd	r22, Y+11	; 0x0b
    149e:	7c 85       	ldd	r23, Y+12	; 0x0c
    14a0:	8d 85       	ldd	r24, Y+13	; 0x0d
    14a2:	9e 85       	ldd	r25, Y+14	; 0x0e
    14a4:	20 e0       	ldi	r18, 0x00	; 0
    14a6:	30 e0       	ldi	r19, 0x00	; 0
    14a8:	4a ef       	ldi	r20, 0xFA	; 250
    14aa:	54 e4       	ldi	r21, 0x44	; 68
    14ac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14b0:	dc 01       	movw	r26, r24
    14b2:	cb 01       	movw	r24, r22
    14b4:	8f 83       	std	Y+7, r24	; 0x07
    14b6:	98 87       	std	Y+8, r25	; 0x08
    14b8:	a9 87       	std	Y+9, r26	; 0x09
    14ba:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    14bc:	6f 81       	ldd	r22, Y+7	; 0x07
    14be:	78 85       	ldd	r23, Y+8	; 0x08
    14c0:	89 85       	ldd	r24, Y+9	; 0x09
    14c2:	9a 85       	ldd	r25, Y+10	; 0x0a
    14c4:	20 e0       	ldi	r18, 0x00	; 0
    14c6:	30 e0       	ldi	r19, 0x00	; 0
    14c8:	40 e8       	ldi	r20, 0x80	; 128
    14ca:	5f e3       	ldi	r21, 0x3F	; 63
    14cc:	0e 94 a9 03 	call	0x752	; 0x752 <__ltsf2>
    14d0:	88 23       	and	r24, r24
    14d2:	2c f4       	brge	.+10     	; 0x14de <CLCD_voidSendCommand+0x3e8>
		__ticks = 1;
    14d4:	81 e0       	ldi	r24, 0x01	; 1
    14d6:	90 e0       	ldi	r25, 0x00	; 0
    14d8:	9e 83       	std	Y+6, r25	; 0x06
    14da:	8d 83       	std	Y+5, r24	; 0x05
    14dc:	3f c0       	rjmp	.+126    	; 0x155c <CLCD_voidSendCommand+0x466>
	else if (__tmp > 65535)
    14de:	6f 81       	ldd	r22, Y+7	; 0x07
    14e0:	78 85       	ldd	r23, Y+8	; 0x08
    14e2:	89 85       	ldd	r24, Y+9	; 0x09
    14e4:	9a 85       	ldd	r25, Y+10	; 0x0a
    14e6:	20 e0       	ldi	r18, 0x00	; 0
    14e8:	3f ef       	ldi	r19, 0xFF	; 255
    14ea:	4f e7       	ldi	r20, 0x7F	; 127
    14ec:	57 e4       	ldi	r21, 0x47	; 71
    14ee:	0e 94 49 03 	call	0x692	; 0x692 <__gtsf2>
    14f2:	18 16       	cp	r1, r24
    14f4:	4c f5       	brge	.+82     	; 0x1548 <CLCD_voidSendCommand+0x452>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    14f6:	6b 85       	ldd	r22, Y+11	; 0x0b
    14f8:	7c 85       	ldd	r23, Y+12	; 0x0c
    14fa:	8d 85       	ldd	r24, Y+13	; 0x0d
    14fc:	9e 85       	ldd	r25, Y+14	; 0x0e
    14fe:	20 e0       	ldi	r18, 0x00	; 0
    1500:	30 e0       	ldi	r19, 0x00	; 0
    1502:	40 e2       	ldi	r20, 0x20	; 32
    1504:	51 e4       	ldi	r21, 0x41	; 65
    1506:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    150a:	dc 01       	movw	r26, r24
    150c:	cb 01       	movw	r24, r22
    150e:	bc 01       	movw	r22, r24
    1510:	cd 01       	movw	r24, r26
    1512:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1516:	dc 01       	movw	r26, r24
    1518:	cb 01       	movw	r24, r22
    151a:	9e 83       	std	Y+6, r25	; 0x06
    151c:	8d 83       	std	Y+5, r24	; 0x05
    151e:	0f c0       	rjmp	.+30     	; 0x153e <CLCD_voidSendCommand+0x448>
    1520:	88 ec       	ldi	r24, 0xC8	; 200
    1522:	90 e0       	ldi	r25, 0x00	; 0
    1524:	9c 83       	std	Y+4, r25	; 0x04
    1526:	8b 83       	std	Y+3, r24	; 0x03
    1528:	8b 81       	ldd	r24, Y+3	; 0x03
    152a:	9c 81       	ldd	r25, Y+4	; 0x04
    152c:	01 97       	sbiw	r24, 0x01	; 1
    152e:	f1 f7       	brne	.-4      	; 0x152c <CLCD_voidSendCommand+0x436>
    1530:	9c 83       	std	Y+4, r25	; 0x04
    1532:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1534:	8d 81       	ldd	r24, Y+5	; 0x05
    1536:	9e 81       	ldd	r25, Y+6	; 0x06
    1538:	01 97       	sbiw	r24, 0x01	; 1
    153a:	9e 83       	std	Y+6, r25	; 0x06
    153c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    153e:	8d 81       	ldd	r24, Y+5	; 0x05
    1540:	9e 81       	ldd	r25, Y+6	; 0x06
    1542:	00 97       	sbiw	r24, 0x00	; 0
    1544:	69 f7       	brne	.-38     	; 0x1520 <CLCD_voidSendCommand+0x42a>
    1546:	14 c0       	rjmp	.+40     	; 0x1570 <CLCD_voidSendCommand+0x47a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1548:	6f 81       	ldd	r22, Y+7	; 0x07
    154a:	78 85       	ldd	r23, Y+8	; 0x08
    154c:	89 85       	ldd	r24, Y+9	; 0x09
    154e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1550:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1554:	dc 01       	movw	r26, r24
    1556:	cb 01       	movw	r24, r22
    1558:	9e 83       	std	Y+6, r25	; 0x06
    155a:	8d 83       	std	Y+5, r24	; 0x05
    155c:	8d 81       	ldd	r24, Y+5	; 0x05
    155e:	9e 81       	ldd	r25, Y+6	; 0x06
    1560:	9a 83       	std	Y+2, r25	; 0x02
    1562:	89 83       	std	Y+1, r24	; 0x01
    1564:	89 81       	ldd	r24, Y+1	; 0x01
    1566:	9a 81       	ldd	r25, Y+2	; 0x02
    1568:	01 97       	sbiw	r24, 0x01	; 1
    156a:	f1 f7       	brne	.-4      	; 0x1568 <CLCD_voidSendCommand+0x472>
    156c:	9a 83       	std	Y+2, r25	; 0x02
    156e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	#else
	#endif

}
    1570:	e9 96       	adiw	r28, 0x39	; 57
    1572:	0f b6       	in	r0, 0x3f	; 63
    1574:	f8 94       	cli
    1576:	de bf       	out	0x3e, r29	; 62
    1578:	0f be       	out	0x3f, r0	; 63
    157a:	cd bf       	out	0x3d, r28	; 61
    157c:	cf 91       	pop	r28
    157e:	df 91       	pop	r29
    1580:	08 95       	ret

00001582 <CLCD_voidSendData>:

void CLCD_voidSendData(u8 Copy_u8Data)
{
    1582:	df 93       	push	r29
    1584:	cf 93       	push	r28
    1586:	cd b7       	in	r28, 0x3d	; 61
    1588:	de b7       	in	r29, 0x3e	; 62
    158a:	e9 97       	sbiw	r28, 0x39	; 57
    158c:	0f b6       	in	r0, 0x3f	; 63
    158e:	f8 94       	cli
    1590:	de bf       	out	0x3e, r29	; 62
    1592:	0f be       	out	0x3f, r0	; 63
    1594:	cd bf       	out	0x3d, r28	; 61
    1596:	89 af       	std	Y+57, r24	; 0x39
	/*SET RS PIN TO HIGH*/
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_RS_PIN,DIO_u8PIN_HIGH);
    1598:	80 e0       	ldi	r24, 0x00	; 0
    159a:	63 e0       	ldi	r22, 0x03	; 3
    159c:	41 e0       	ldi	r20, 0x01	; 1
    159e:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_LOW);
	_delay_ms(2);

	#elif CLCD_MODE == 4
	/*READING THE COMMAD FROM DATA PORT*/
	DIO_u8SetPinValue(CLCD_DATA_PORT,CLCD_D4,GET_BIT(Copy_u8Data,4));
    15a2:	89 ad       	ldd	r24, Y+57	; 0x39
    15a4:	82 95       	swap	r24
    15a6:	8f 70       	andi	r24, 0x0F	; 15
    15a8:	98 2f       	mov	r25, r24
    15aa:	91 70       	andi	r25, 0x01	; 1
    15ac:	81 e0       	ldi	r24, 0x01	; 1
    15ae:	60 e0       	ldi	r22, 0x00	; 0
    15b0:	49 2f       	mov	r20, r25
    15b2:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	DIO_u8SetPinValue(CLCD_DATA_PORT,CLCD_D5,GET_BIT(Copy_u8Data,5));
    15b6:	89 ad       	ldd	r24, Y+57	; 0x39
    15b8:	82 95       	swap	r24
    15ba:	86 95       	lsr	r24
    15bc:	87 70       	andi	r24, 0x07	; 7
    15be:	98 2f       	mov	r25, r24
    15c0:	91 70       	andi	r25, 0x01	; 1
    15c2:	81 e0       	ldi	r24, 0x01	; 1
    15c4:	61 e0       	ldi	r22, 0x01	; 1
    15c6:	49 2f       	mov	r20, r25
    15c8:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	DIO_u8SetPinValue(CLCD_DATA_PORT,CLCD_D6,GET_BIT(Copy_u8Data,6));
    15cc:	89 ad       	ldd	r24, Y+57	; 0x39
    15ce:	82 95       	swap	r24
    15d0:	86 95       	lsr	r24
    15d2:	86 95       	lsr	r24
    15d4:	83 70       	andi	r24, 0x03	; 3
    15d6:	98 2f       	mov	r25, r24
    15d8:	91 70       	andi	r25, 0x01	; 1
    15da:	81 e0       	ldi	r24, 0x01	; 1
    15dc:	63 e0       	ldi	r22, 0x03	; 3
    15de:	49 2f       	mov	r20, r25
    15e0:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	DIO_u8SetPinValue(CLCD_DATA_PORT,CLCD_D7,GET_BIT(Copy_u8Data,7));
    15e4:	89 ad       	ldd	r24, Y+57	; 0x39
    15e6:	98 2f       	mov	r25, r24
    15e8:	99 1f       	adc	r25, r25
    15ea:	99 27       	eor	r25, r25
    15ec:	99 1f       	adc	r25, r25
    15ee:	81 e0       	ldi	r24, 0x01	; 1
    15f0:	64 e0       	ldi	r22, 0x04	; 4
    15f2:	49 2f       	mov	r20, r25
    15f4:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>


	/*ENABLE PULSE*/
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_HIGH);
    15f8:	80 e0       	ldi	r24, 0x00	; 0
    15fa:	62 e0       	ldi	r22, 0x02	; 2
    15fc:	41 e0       	ldi	r20, 0x01	; 1
    15fe:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
    1602:	80 e0       	ldi	r24, 0x00	; 0
    1604:	90 e0       	ldi	r25, 0x00	; 0
    1606:	a0 e0       	ldi	r26, 0x00	; 0
    1608:	b0 e4       	ldi	r27, 0x40	; 64
    160a:	8d ab       	std	Y+53, r24	; 0x35
    160c:	9e ab       	std	Y+54, r25	; 0x36
    160e:	af ab       	std	Y+55, r26	; 0x37
    1610:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1612:	6d a9       	ldd	r22, Y+53	; 0x35
    1614:	7e a9       	ldd	r23, Y+54	; 0x36
    1616:	8f a9       	ldd	r24, Y+55	; 0x37
    1618:	98 ad       	ldd	r25, Y+56	; 0x38
    161a:	20 e0       	ldi	r18, 0x00	; 0
    161c:	30 e0       	ldi	r19, 0x00	; 0
    161e:	4a ef       	ldi	r20, 0xFA	; 250
    1620:	54 e4       	ldi	r21, 0x44	; 68
    1622:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1626:	dc 01       	movw	r26, r24
    1628:	cb 01       	movw	r24, r22
    162a:	89 ab       	std	Y+49, r24	; 0x31
    162c:	9a ab       	std	Y+50, r25	; 0x32
    162e:	ab ab       	std	Y+51, r26	; 0x33
    1630:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1632:	69 a9       	ldd	r22, Y+49	; 0x31
    1634:	7a a9       	ldd	r23, Y+50	; 0x32
    1636:	8b a9       	ldd	r24, Y+51	; 0x33
    1638:	9c a9       	ldd	r25, Y+52	; 0x34
    163a:	20 e0       	ldi	r18, 0x00	; 0
    163c:	30 e0       	ldi	r19, 0x00	; 0
    163e:	40 e8       	ldi	r20, 0x80	; 128
    1640:	5f e3       	ldi	r21, 0x3F	; 63
    1642:	0e 94 a9 03 	call	0x752	; 0x752 <__ltsf2>
    1646:	88 23       	and	r24, r24
    1648:	2c f4       	brge	.+10     	; 0x1654 <CLCD_voidSendData+0xd2>
		__ticks = 1;
    164a:	81 e0       	ldi	r24, 0x01	; 1
    164c:	90 e0       	ldi	r25, 0x00	; 0
    164e:	98 ab       	std	Y+48, r25	; 0x30
    1650:	8f a7       	std	Y+47, r24	; 0x2f
    1652:	3f c0       	rjmp	.+126    	; 0x16d2 <CLCD_voidSendData+0x150>
	else if (__tmp > 65535)
    1654:	69 a9       	ldd	r22, Y+49	; 0x31
    1656:	7a a9       	ldd	r23, Y+50	; 0x32
    1658:	8b a9       	ldd	r24, Y+51	; 0x33
    165a:	9c a9       	ldd	r25, Y+52	; 0x34
    165c:	20 e0       	ldi	r18, 0x00	; 0
    165e:	3f ef       	ldi	r19, 0xFF	; 255
    1660:	4f e7       	ldi	r20, 0x7F	; 127
    1662:	57 e4       	ldi	r21, 0x47	; 71
    1664:	0e 94 49 03 	call	0x692	; 0x692 <__gtsf2>
    1668:	18 16       	cp	r1, r24
    166a:	4c f5       	brge	.+82     	; 0x16be <CLCD_voidSendData+0x13c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    166c:	6d a9       	ldd	r22, Y+53	; 0x35
    166e:	7e a9       	ldd	r23, Y+54	; 0x36
    1670:	8f a9       	ldd	r24, Y+55	; 0x37
    1672:	98 ad       	ldd	r25, Y+56	; 0x38
    1674:	20 e0       	ldi	r18, 0x00	; 0
    1676:	30 e0       	ldi	r19, 0x00	; 0
    1678:	40 e2       	ldi	r20, 0x20	; 32
    167a:	51 e4       	ldi	r21, 0x41	; 65
    167c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1680:	dc 01       	movw	r26, r24
    1682:	cb 01       	movw	r24, r22
    1684:	bc 01       	movw	r22, r24
    1686:	cd 01       	movw	r24, r26
    1688:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    168c:	dc 01       	movw	r26, r24
    168e:	cb 01       	movw	r24, r22
    1690:	98 ab       	std	Y+48, r25	; 0x30
    1692:	8f a7       	std	Y+47, r24	; 0x2f
    1694:	0f c0       	rjmp	.+30     	; 0x16b4 <CLCD_voidSendData+0x132>
    1696:	88 ec       	ldi	r24, 0xC8	; 200
    1698:	90 e0       	ldi	r25, 0x00	; 0
    169a:	9e a7       	std	Y+46, r25	; 0x2e
    169c:	8d a7       	std	Y+45, r24	; 0x2d
    169e:	8d a5       	ldd	r24, Y+45	; 0x2d
    16a0:	9e a5       	ldd	r25, Y+46	; 0x2e
    16a2:	01 97       	sbiw	r24, 0x01	; 1
    16a4:	f1 f7       	brne	.-4      	; 0x16a2 <CLCD_voidSendData+0x120>
    16a6:	9e a7       	std	Y+46, r25	; 0x2e
    16a8:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    16aa:	8f a5       	ldd	r24, Y+47	; 0x2f
    16ac:	98 a9       	ldd	r25, Y+48	; 0x30
    16ae:	01 97       	sbiw	r24, 0x01	; 1
    16b0:	98 ab       	std	Y+48, r25	; 0x30
    16b2:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    16b4:	8f a5       	ldd	r24, Y+47	; 0x2f
    16b6:	98 a9       	ldd	r25, Y+48	; 0x30
    16b8:	00 97       	sbiw	r24, 0x00	; 0
    16ba:	69 f7       	brne	.-38     	; 0x1696 <CLCD_voidSendData+0x114>
    16bc:	14 c0       	rjmp	.+40     	; 0x16e6 <CLCD_voidSendData+0x164>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    16be:	69 a9       	ldd	r22, Y+49	; 0x31
    16c0:	7a a9       	ldd	r23, Y+50	; 0x32
    16c2:	8b a9       	ldd	r24, Y+51	; 0x33
    16c4:	9c a9       	ldd	r25, Y+52	; 0x34
    16c6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    16ca:	dc 01       	movw	r26, r24
    16cc:	cb 01       	movw	r24, r22
    16ce:	98 ab       	std	Y+48, r25	; 0x30
    16d0:	8f a7       	std	Y+47, r24	; 0x2f
    16d2:	8f a5       	ldd	r24, Y+47	; 0x2f
    16d4:	98 a9       	ldd	r25, Y+48	; 0x30
    16d6:	9c a7       	std	Y+44, r25	; 0x2c
    16d8:	8b a7       	std	Y+43, r24	; 0x2b
    16da:	8b a5       	ldd	r24, Y+43	; 0x2b
    16dc:	9c a5       	ldd	r25, Y+44	; 0x2c
    16de:	01 97       	sbiw	r24, 0x01	; 1
    16e0:	f1 f7       	brne	.-4      	; 0x16de <CLCD_voidSendData+0x15c>
    16e2:	9c a7       	std	Y+44, r25	; 0x2c
    16e4:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(2);
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_LOW);
    16e6:	80 e0       	ldi	r24, 0x00	; 0
    16e8:	62 e0       	ldi	r22, 0x02	; 2
    16ea:	40 e0       	ldi	r20, 0x00	; 0
    16ec:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
    16f0:	80 e0       	ldi	r24, 0x00	; 0
    16f2:	90 e0       	ldi	r25, 0x00	; 0
    16f4:	a0 e0       	ldi	r26, 0x00	; 0
    16f6:	b0 e4       	ldi	r27, 0x40	; 64
    16f8:	8f a3       	std	Y+39, r24	; 0x27
    16fa:	98 a7       	std	Y+40, r25	; 0x28
    16fc:	a9 a7       	std	Y+41, r26	; 0x29
    16fe:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1700:	6f a1       	ldd	r22, Y+39	; 0x27
    1702:	78 a5       	ldd	r23, Y+40	; 0x28
    1704:	89 a5       	ldd	r24, Y+41	; 0x29
    1706:	9a a5       	ldd	r25, Y+42	; 0x2a
    1708:	20 e0       	ldi	r18, 0x00	; 0
    170a:	30 e0       	ldi	r19, 0x00	; 0
    170c:	4a ef       	ldi	r20, 0xFA	; 250
    170e:	54 e4       	ldi	r21, 0x44	; 68
    1710:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1714:	dc 01       	movw	r26, r24
    1716:	cb 01       	movw	r24, r22
    1718:	8b a3       	std	Y+35, r24	; 0x23
    171a:	9c a3       	std	Y+36, r25	; 0x24
    171c:	ad a3       	std	Y+37, r26	; 0x25
    171e:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1720:	6b a1       	ldd	r22, Y+35	; 0x23
    1722:	7c a1       	ldd	r23, Y+36	; 0x24
    1724:	8d a1       	ldd	r24, Y+37	; 0x25
    1726:	9e a1       	ldd	r25, Y+38	; 0x26
    1728:	20 e0       	ldi	r18, 0x00	; 0
    172a:	30 e0       	ldi	r19, 0x00	; 0
    172c:	40 e8       	ldi	r20, 0x80	; 128
    172e:	5f e3       	ldi	r21, 0x3F	; 63
    1730:	0e 94 a9 03 	call	0x752	; 0x752 <__ltsf2>
    1734:	88 23       	and	r24, r24
    1736:	2c f4       	brge	.+10     	; 0x1742 <CLCD_voidSendData+0x1c0>
		__ticks = 1;
    1738:	81 e0       	ldi	r24, 0x01	; 1
    173a:	90 e0       	ldi	r25, 0x00	; 0
    173c:	9a a3       	std	Y+34, r25	; 0x22
    173e:	89 a3       	std	Y+33, r24	; 0x21
    1740:	3f c0       	rjmp	.+126    	; 0x17c0 <CLCD_voidSendData+0x23e>
	else if (__tmp > 65535)
    1742:	6b a1       	ldd	r22, Y+35	; 0x23
    1744:	7c a1       	ldd	r23, Y+36	; 0x24
    1746:	8d a1       	ldd	r24, Y+37	; 0x25
    1748:	9e a1       	ldd	r25, Y+38	; 0x26
    174a:	20 e0       	ldi	r18, 0x00	; 0
    174c:	3f ef       	ldi	r19, 0xFF	; 255
    174e:	4f e7       	ldi	r20, 0x7F	; 127
    1750:	57 e4       	ldi	r21, 0x47	; 71
    1752:	0e 94 49 03 	call	0x692	; 0x692 <__gtsf2>
    1756:	18 16       	cp	r1, r24
    1758:	4c f5       	brge	.+82     	; 0x17ac <CLCD_voidSendData+0x22a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    175a:	6f a1       	ldd	r22, Y+39	; 0x27
    175c:	78 a5       	ldd	r23, Y+40	; 0x28
    175e:	89 a5       	ldd	r24, Y+41	; 0x29
    1760:	9a a5       	ldd	r25, Y+42	; 0x2a
    1762:	20 e0       	ldi	r18, 0x00	; 0
    1764:	30 e0       	ldi	r19, 0x00	; 0
    1766:	40 e2       	ldi	r20, 0x20	; 32
    1768:	51 e4       	ldi	r21, 0x41	; 65
    176a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    176e:	dc 01       	movw	r26, r24
    1770:	cb 01       	movw	r24, r22
    1772:	bc 01       	movw	r22, r24
    1774:	cd 01       	movw	r24, r26
    1776:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    177a:	dc 01       	movw	r26, r24
    177c:	cb 01       	movw	r24, r22
    177e:	9a a3       	std	Y+34, r25	; 0x22
    1780:	89 a3       	std	Y+33, r24	; 0x21
    1782:	0f c0       	rjmp	.+30     	; 0x17a2 <CLCD_voidSendData+0x220>
    1784:	88 ec       	ldi	r24, 0xC8	; 200
    1786:	90 e0       	ldi	r25, 0x00	; 0
    1788:	98 a3       	std	Y+32, r25	; 0x20
    178a:	8f 8f       	std	Y+31, r24	; 0x1f
    178c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    178e:	98 a1       	ldd	r25, Y+32	; 0x20
    1790:	01 97       	sbiw	r24, 0x01	; 1
    1792:	f1 f7       	brne	.-4      	; 0x1790 <CLCD_voidSendData+0x20e>
    1794:	98 a3       	std	Y+32, r25	; 0x20
    1796:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1798:	89 a1       	ldd	r24, Y+33	; 0x21
    179a:	9a a1       	ldd	r25, Y+34	; 0x22
    179c:	01 97       	sbiw	r24, 0x01	; 1
    179e:	9a a3       	std	Y+34, r25	; 0x22
    17a0:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    17a2:	89 a1       	ldd	r24, Y+33	; 0x21
    17a4:	9a a1       	ldd	r25, Y+34	; 0x22
    17a6:	00 97       	sbiw	r24, 0x00	; 0
    17a8:	69 f7       	brne	.-38     	; 0x1784 <CLCD_voidSendData+0x202>
    17aa:	14 c0       	rjmp	.+40     	; 0x17d4 <CLCD_voidSendData+0x252>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    17ac:	6b a1       	ldd	r22, Y+35	; 0x23
    17ae:	7c a1       	ldd	r23, Y+36	; 0x24
    17b0:	8d a1       	ldd	r24, Y+37	; 0x25
    17b2:	9e a1       	ldd	r25, Y+38	; 0x26
    17b4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17b8:	dc 01       	movw	r26, r24
    17ba:	cb 01       	movw	r24, r22
    17bc:	9a a3       	std	Y+34, r25	; 0x22
    17be:	89 a3       	std	Y+33, r24	; 0x21
    17c0:	89 a1       	ldd	r24, Y+33	; 0x21
    17c2:	9a a1       	ldd	r25, Y+34	; 0x22
    17c4:	9e 8f       	std	Y+30, r25	; 0x1e
    17c6:	8d 8f       	std	Y+29, r24	; 0x1d
    17c8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    17ca:	9e 8d       	ldd	r25, Y+30	; 0x1e
    17cc:	01 97       	sbiw	r24, 0x01	; 1
    17ce:	f1 f7       	brne	.-4      	; 0x17cc <CLCD_voidSendData+0x24a>
    17d0:	9e 8f       	std	Y+30, r25	; 0x1e
    17d2:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(2);
	/*READING THE COMMAD FROM DATA PORT*/
	DIO_u8SetPinValue(CLCD_DATA_PORT,CLCD_D4,GET_BIT(Copy_u8Data,0));
    17d4:	89 ad       	ldd	r24, Y+57	; 0x39
    17d6:	98 2f       	mov	r25, r24
    17d8:	91 70       	andi	r25, 0x01	; 1
    17da:	81 e0       	ldi	r24, 0x01	; 1
    17dc:	60 e0       	ldi	r22, 0x00	; 0
    17de:	49 2f       	mov	r20, r25
    17e0:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	DIO_u8SetPinValue(CLCD_DATA_PORT,CLCD_D5,GET_BIT(Copy_u8Data,1));
    17e4:	89 ad       	ldd	r24, Y+57	; 0x39
    17e6:	86 95       	lsr	r24
    17e8:	98 2f       	mov	r25, r24
    17ea:	91 70       	andi	r25, 0x01	; 1
    17ec:	81 e0       	ldi	r24, 0x01	; 1
    17ee:	61 e0       	ldi	r22, 0x01	; 1
    17f0:	49 2f       	mov	r20, r25
    17f2:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	DIO_u8SetPinValue(CLCD_DATA_PORT,CLCD_D6,GET_BIT(Copy_u8Data,2));
    17f6:	89 ad       	ldd	r24, Y+57	; 0x39
    17f8:	86 95       	lsr	r24
    17fa:	86 95       	lsr	r24
    17fc:	98 2f       	mov	r25, r24
    17fe:	91 70       	andi	r25, 0x01	; 1
    1800:	81 e0       	ldi	r24, 0x01	; 1
    1802:	63 e0       	ldi	r22, 0x03	; 3
    1804:	49 2f       	mov	r20, r25
    1806:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	DIO_u8SetPinValue(CLCD_DATA_PORT,CLCD_D7,GET_BIT(Copy_u8Data,3));
    180a:	89 ad       	ldd	r24, Y+57	; 0x39
    180c:	86 95       	lsr	r24
    180e:	86 95       	lsr	r24
    1810:	86 95       	lsr	r24
    1812:	98 2f       	mov	r25, r24
    1814:	91 70       	andi	r25, 0x01	; 1
    1816:	81 e0       	ldi	r24, 0x01	; 1
    1818:	64 e0       	ldi	r22, 0x04	; 4
    181a:	49 2f       	mov	r20, r25
    181c:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>

	/*ENABLE PULSE*/
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_HIGH);
    1820:	80 e0       	ldi	r24, 0x00	; 0
    1822:	62 e0       	ldi	r22, 0x02	; 2
    1824:	41 e0       	ldi	r20, 0x01	; 1
    1826:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
    182a:	80 e0       	ldi	r24, 0x00	; 0
    182c:	90 e0       	ldi	r25, 0x00	; 0
    182e:	a0 e0       	ldi	r26, 0x00	; 0
    1830:	b0 e4       	ldi	r27, 0x40	; 64
    1832:	89 8f       	std	Y+25, r24	; 0x19
    1834:	9a 8f       	std	Y+26, r25	; 0x1a
    1836:	ab 8f       	std	Y+27, r26	; 0x1b
    1838:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    183a:	69 8d       	ldd	r22, Y+25	; 0x19
    183c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    183e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1840:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1842:	20 e0       	ldi	r18, 0x00	; 0
    1844:	30 e0       	ldi	r19, 0x00	; 0
    1846:	4a ef       	ldi	r20, 0xFA	; 250
    1848:	54 e4       	ldi	r21, 0x44	; 68
    184a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    184e:	dc 01       	movw	r26, r24
    1850:	cb 01       	movw	r24, r22
    1852:	8d 8b       	std	Y+21, r24	; 0x15
    1854:	9e 8b       	std	Y+22, r25	; 0x16
    1856:	af 8b       	std	Y+23, r26	; 0x17
    1858:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    185a:	6d 89       	ldd	r22, Y+21	; 0x15
    185c:	7e 89       	ldd	r23, Y+22	; 0x16
    185e:	8f 89       	ldd	r24, Y+23	; 0x17
    1860:	98 8d       	ldd	r25, Y+24	; 0x18
    1862:	20 e0       	ldi	r18, 0x00	; 0
    1864:	30 e0       	ldi	r19, 0x00	; 0
    1866:	40 e8       	ldi	r20, 0x80	; 128
    1868:	5f e3       	ldi	r21, 0x3F	; 63
    186a:	0e 94 a9 03 	call	0x752	; 0x752 <__ltsf2>
    186e:	88 23       	and	r24, r24
    1870:	2c f4       	brge	.+10     	; 0x187c <CLCD_voidSendData+0x2fa>
		__ticks = 1;
    1872:	81 e0       	ldi	r24, 0x01	; 1
    1874:	90 e0       	ldi	r25, 0x00	; 0
    1876:	9c 8b       	std	Y+20, r25	; 0x14
    1878:	8b 8b       	std	Y+19, r24	; 0x13
    187a:	3f c0       	rjmp	.+126    	; 0x18fa <CLCD_voidSendData+0x378>
	else if (__tmp > 65535)
    187c:	6d 89       	ldd	r22, Y+21	; 0x15
    187e:	7e 89       	ldd	r23, Y+22	; 0x16
    1880:	8f 89       	ldd	r24, Y+23	; 0x17
    1882:	98 8d       	ldd	r25, Y+24	; 0x18
    1884:	20 e0       	ldi	r18, 0x00	; 0
    1886:	3f ef       	ldi	r19, 0xFF	; 255
    1888:	4f e7       	ldi	r20, 0x7F	; 127
    188a:	57 e4       	ldi	r21, 0x47	; 71
    188c:	0e 94 49 03 	call	0x692	; 0x692 <__gtsf2>
    1890:	18 16       	cp	r1, r24
    1892:	4c f5       	brge	.+82     	; 0x18e6 <CLCD_voidSendData+0x364>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1894:	69 8d       	ldd	r22, Y+25	; 0x19
    1896:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1898:	8b 8d       	ldd	r24, Y+27	; 0x1b
    189a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    189c:	20 e0       	ldi	r18, 0x00	; 0
    189e:	30 e0       	ldi	r19, 0x00	; 0
    18a0:	40 e2       	ldi	r20, 0x20	; 32
    18a2:	51 e4       	ldi	r21, 0x41	; 65
    18a4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18a8:	dc 01       	movw	r26, r24
    18aa:	cb 01       	movw	r24, r22
    18ac:	bc 01       	movw	r22, r24
    18ae:	cd 01       	movw	r24, r26
    18b0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18b4:	dc 01       	movw	r26, r24
    18b6:	cb 01       	movw	r24, r22
    18b8:	9c 8b       	std	Y+20, r25	; 0x14
    18ba:	8b 8b       	std	Y+19, r24	; 0x13
    18bc:	0f c0       	rjmp	.+30     	; 0x18dc <CLCD_voidSendData+0x35a>
    18be:	88 ec       	ldi	r24, 0xC8	; 200
    18c0:	90 e0       	ldi	r25, 0x00	; 0
    18c2:	9a 8b       	std	Y+18, r25	; 0x12
    18c4:	89 8b       	std	Y+17, r24	; 0x11
    18c6:	89 89       	ldd	r24, Y+17	; 0x11
    18c8:	9a 89       	ldd	r25, Y+18	; 0x12
    18ca:	01 97       	sbiw	r24, 0x01	; 1
    18cc:	f1 f7       	brne	.-4      	; 0x18ca <CLCD_voidSendData+0x348>
    18ce:	9a 8b       	std	Y+18, r25	; 0x12
    18d0:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    18d2:	8b 89       	ldd	r24, Y+19	; 0x13
    18d4:	9c 89       	ldd	r25, Y+20	; 0x14
    18d6:	01 97       	sbiw	r24, 0x01	; 1
    18d8:	9c 8b       	std	Y+20, r25	; 0x14
    18da:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    18dc:	8b 89       	ldd	r24, Y+19	; 0x13
    18de:	9c 89       	ldd	r25, Y+20	; 0x14
    18e0:	00 97       	sbiw	r24, 0x00	; 0
    18e2:	69 f7       	brne	.-38     	; 0x18be <CLCD_voidSendData+0x33c>
    18e4:	14 c0       	rjmp	.+40     	; 0x190e <CLCD_voidSendData+0x38c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    18e6:	6d 89       	ldd	r22, Y+21	; 0x15
    18e8:	7e 89       	ldd	r23, Y+22	; 0x16
    18ea:	8f 89       	ldd	r24, Y+23	; 0x17
    18ec:	98 8d       	ldd	r25, Y+24	; 0x18
    18ee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18f2:	dc 01       	movw	r26, r24
    18f4:	cb 01       	movw	r24, r22
    18f6:	9c 8b       	std	Y+20, r25	; 0x14
    18f8:	8b 8b       	std	Y+19, r24	; 0x13
    18fa:	8b 89       	ldd	r24, Y+19	; 0x13
    18fc:	9c 89       	ldd	r25, Y+20	; 0x14
    18fe:	98 8b       	std	Y+16, r25	; 0x10
    1900:	8f 87       	std	Y+15, r24	; 0x0f
    1902:	8f 85       	ldd	r24, Y+15	; 0x0f
    1904:	98 89       	ldd	r25, Y+16	; 0x10
    1906:	01 97       	sbiw	r24, 0x01	; 1
    1908:	f1 f7       	brne	.-4      	; 0x1906 <CLCD_voidSendData+0x384>
    190a:	98 8b       	std	Y+16, r25	; 0x10
    190c:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_LOW);
    190e:	80 e0       	ldi	r24, 0x00	; 0
    1910:	62 e0       	ldi	r22, 0x02	; 2
    1912:	40 e0       	ldi	r20, 0x00	; 0
    1914:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
    1918:	80 e0       	ldi	r24, 0x00	; 0
    191a:	90 e0       	ldi	r25, 0x00	; 0
    191c:	a0 e0       	ldi	r26, 0x00	; 0
    191e:	b0 e4       	ldi	r27, 0x40	; 64
    1920:	8b 87       	std	Y+11, r24	; 0x0b
    1922:	9c 87       	std	Y+12, r25	; 0x0c
    1924:	ad 87       	std	Y+13, r26	; 0x0d
    1926:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1928:	6b 85       	ldd	r22, Y+11	; 0x0b
    192a:	7c 85       	ldd	r23, Y+12	; 0x0c
    192c:	8d 85       	ldd	r24, Y+13	; 0x0d
    192e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1930:	20 e0       	ldi	r18, 0x00	; 0
    1932:	30 e0       	ldi	r19, 0x00	; 0
    1934:	4a ef       	ldi	r20, 0xFA	; 250
    1936:	54 e4       	ldi	r21, 0x44	; 68
    1938:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    193c:	dc 01       	movw	r26, r24
    193e:	cb 01       	movw	r24, r22
    1940:	8f 83       	std	Y+7, r24	; 0x07
    1942:	98 87       	std	Y+8, r25	; 0x08
    1944:	a9 87       	std	Y+9, r26	; 0x09
    1946:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1948:	6f 81       	ldd	r22, Y+7	; 0x07
    194a:	78 85       	ldd	r23, Y+8	; 0x08
    194c:	89 85       	ldd	r24, Y+9	; 0x09
    194e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1950:	20 e0       	ldi	r18, 0x00	; 0
    1952:	30 e0       	ldi	r19, 0x00	; 0
    1954:	40 e8       	ldi	r20, 0x80	; 128
    1956:	5f e3       	ldi	r21, 0x3F	; 63
    1958:	0e 94 a9 03 	call	0x752	; 0x752 <__ltsf2>
    195c:	88 23       	and	r24, r24
    195e:	2c f4       	brge	.+10     	; 0x196a <CLCD_voidSendData+0x3e8>
		__ticks = 1;
    1960:	81 e0       	ldi	r24, 0x01	; 1
    1962:	90 e0       	ldi	r25, 0x00	; 0
    1964:	9e 83       	std	Y+6, r25	; 0x06
    1966:	8d 83       	std	Y+5, r24	; 0x05
    1968:	3f c0       	rjmp	.+126    	; 0x19e8 <CLCD_voidSendData+0x466>
	else if (__tmp > 65535)
    196a:	6f 81       	ldd	r22, Y+7	; 0x07
    196c:	78 85       	ldd	r23, Y+8	; 0x08
    196e:	89 85       	ldd	r24, Y+9	; 0x09
    1970:	9a 85       	ldd	r25, Y+10	; 0x0a
    1972:	20 e0       	ldi	r18, 0x00	; 0
    1974:	3f ef       	ldi	r19, 0xFF	; 255
    1976:	4f e7       	ldi	r20, 0x7F	; 127
    1978:	57 e4       	ldi	r21, 0x47	; 71
    197a:	0e 94 49 03 	call	0x692	; 0x692 <__gtsf2>
    197e:	18 16       	cp	r1, r24
    1980:	4c f5       	brge	.+82     	; 0x19d4 <CLCD_voidSendData+0x452>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1982:	6b 85       	ldd	r22, Y+11	; 0x0b
    1984:	7c 85       	ldd	r23, Y+12	; 0x0c
    1986:	8d 85       	ldd	r24, Y+13	; 0x0d
    1988:	9e 85       	ldd	r25, Y+14	; 0x0e
    198a:	20 e0       	ldi	r18, 0x00	; 0
    198c:	30 e0       	ldi	r19, 0x00	; 0
    198e:	40 e2       	ldi	r20, 0x20	; 32
    1990:	51 e4       	ldi	r21, 0x41	; 65
    1992:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1996:	dc 01       	movw	r26, r24
    1998:	cb 01       	movw	r24, r22
    199a:	bc 01       	movw	r22, r24
    199c:	cd 01       	movw	r24, r26
    199e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19a2:	dc 01       	movw	r26, r24
    19a4:	cb 01       	movw	r24, r22
    19a6:	9e 83       	std	Y+6, r25	; 0x06
    19a8:	8d 83       	std	Y+5, r24	; 0x05
    19aa:	0f c0       	rjmp	.+30     	; 0x19ca <CLCD_voidSendData+0x448>
    19ac:	88 ec       	ldi	r24, 0xC8	; 200
    19ae:	90 e0       	ldi	r25, 0x00	; 0
    19b0:	9c 83       	std	Y+4, r25	; 0x04
    19b2:	8b 83       	std	Y+3, r24	; 0x03
    19b4:	8b 81       	ldd	r24, Y+3	; 0x03
    19b6:	9c 81       	ldd	r25, Y+4	; 0x04
    19b8:	01 97       	sbiw	r24, 0x01	; 1
    19ba:	f1 f7       	brne	.-4      	; 0x19b8 <CLCD_voidSendData+0x436>
    19bc:	9c 83       	std	Y+4, r25	; 0x04
    19be:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    19c0:	8d 81       	ldd	r24, Y+5	; 0x05
    19c2:	9e 81       	ldd	r25, Y+6	; 0x06
    19c4:	01 97       	sbiw	r24, 0x01	; 1
    19c6:	9e 83       	std	Y+6, r25	; 0x06
    19c8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19ca:	8d 81       	ldd	r24, Y+5	; 0x05
    19cc:	9e 81       	ldd	r25, Y+6	; 0x06
    19ce:	00 97       	sbiw	r24, 0x00	; 0
    19d0:	69 f7       	brne	.-38     	; 0x19ac <CLCD_voidSendData+0x42a>
    19d2:	14 c0       	rjmp	.+40     	; 0x19fc <CLCD_voidSendData+0x47a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    19d4:	6f 81       	ldd	r22, Y+7	; 0x07
    19d6:	78 85       	ldd	r23, Y+8	; 0x08
    19d8:	89 85       	ldd	r24, Y+9	; 0x09
    19da:	9a 85       	ldd	r25, Y+10	; 0x0a
    19dc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19e0:	dc 01       	movw	r26, r24
    19e2:	cb 01       	movw	r24, r22
    19e4:	9e 83       	std	Y+6, r25	; 0x06
    19e6:	8d 83       	std	Y+5, r24	; 0x05
    19e8:	8d 81       	ldd	r24, Y+5	; 0x05
    19ea:	9e 81       	ldd	r25, Y+6	; 0x06
    19ec:	9a 83       	std	Y+2, r25	; 0x02
    19ee:	89 83       	std	Y+1, r24	; 0x01
    19f0:	89 81       	ldd	r24, Y+1	; 0x01
    19f2:	9a 81       	ldd	r25, Y+2	; 0x02
    19f4:	01 97       	sbiw	r24, 0x01	; 1
    19f6:	f1 f7       	brne	.-4      	; 0x19f4 <CLCD_voidSendData+0x472>
    19f8:	9a 83       	std	Y+2, r25	; 0x02
    19fa:	89 83       	std	Y+1, r24	; 0x01

	#else

	#endif

}
    19fc:	e9 96       	adiw	r28, 0x39	; 57
    19fe:	0f b6       	in	r0, 0x3f	; 63
    1a00:	f8 94       	cli
    1a02:	de bf       	out	0x3e, r29	; 62
    1a04:	0f be       	out	0x3f, r0	; 63
    1a06:	cd bf       	out	0x3d, r28	; 61
    1a08:	cf 91       	pop	r28
    1a0a:	df 91       	pop	r29
    1a0c:	08 95       	ret

00001a0e <CLCD_voidSendString>:


void CLCD_voidSendString(const char* Copy_PtrString)
{
    1a0e:	df 93       	push	r29
    1a10:	cf 93       	push	r28
    1a12:	00 d0       	rcall	.+0      	; 0x1a14 <CLCD_voidSendString+0x6>
    1a14:	0f 92       	push	r0
    1a16:	cd b7       	in	r28, 0x3d	; 61
    1a18:	de b7       	in	r29, 0x3e	; 62
    1a1a:	9b 83       	std	Y+3, r25	; 0x03
    1a1c:	8a 83       	std	Y+2, r24	; 0x02
	for (u8 i = 0; Copy_PtrString[i] !='\0'; i++)
    1a1e:	19 82       	std	Y+1, r1	; 0x01
    1a20:	0e c0       	rjmp	.+28     	; 0x1a3e <CLCD_voidSendString+0x30>
	{
		CLCD_voidSendData(Copy_PtrString[i]);
    1a22:	89 81       	ldd	r24, Y+1	; 0x01
    1a24:	28 2f       	mov	r18, r24
    1a26:	30 e0       	ldi	r19, 0x00	; 0
    1a28:	8a 81       	ldd	r24, Y+2	; 0x02
    1a2a:	9b 81       	ldd	r25, Y+3	; 0x03
    1a2c:	fc 01       	movw	r30, r24
    1a2e:	e2 0f       	add	r30, r18
    1a30:	f3 1f       	adc	r31, r19
    1a32:	80 81       	ld	r24, Z
    1a34:	0e 94 c1 0a 	call	0x1582	; 0x1582 <CLCD_voidSendData>
}


void CLCD_voidSendString(const char* Copy_PtrString)
{
	for (u8 i = 0; Copy_PtrString[i] !='\0'; i++)
    1a38:	89 81       	ldd	r24, Y+1	; 0x01
    1a3a:	8f 5f       	subi	r24, 0xFF	; 255
    1a3c:	89 83       	std	Y+1, r24	; 0x01
    1a3e:	89 81       	ldd	r24, Y+1	; 0x01
    1a40:	28 2f       	mov	r18, r24
    1a42:	30 e0       	ldi	r19, 0x00	; 0
    1a44:	8a 81       	ldd	r24, Y+2	; 0x02
    1a46:	9b 81       	ldd	r25, Y+3	; 0x03
    1a48:	fc 01       	movw	r30, r24
    1a4a:	e2 0f       	add	r30, r18
    1a4c:	f3 1f       	adc	r31, r19
    1a4e:	80 81       	ld	r24, Z
    1a50:	88 23       	and	r24, r24
    1a52:	39 f7       	brne	.-50     	; 0x1a22 <CLCD_voidSendString+0x14>
	{
		CLCD_voidSendData(Copy_PtrString[i]);
	}
}
    1a54:	0f 90       	pop	r0
    1a56:	0f 90       	pop	r0
    1a58:	0f 90       	pop	r0
    1a5a:	cf 91       	pop	r28
    1a5c:	df 91       	pop	r29
    1a5e:	08 95       	ret

00001a60 <CLCD_voidSendInteger>:



void CLCD_voidSendInteger(u16 Copy_Number)
{
    1a60:	df 93       	push	r29
    1a62:	cf 93       	push	r28
    1a64:	cd b7       	in	r28, 0x3d	; 61
    1a66:	de b7       	in	r29, 0x3e	; 62
    1a68:	2b 97       	sbiw	r28, 0x0b	; 11
    1a6a:	0f b6       	in	r0, 0x3f	; 63
    1a6c:	f8 94       	cli
    1a6e:	de bf       	out	0x3e, r29	; 62
    1a70:	0f be       	out	0x3f, r0	; 63
    1a72:	cd bf       	out	0x3d, r28	; 61
    1a74:	9b 87       	std	Y+11, r25	; 0x0b
    1a76:	8a 87       	std	Y+10, r24	; 0x0a
	if (!Copy_Number)
    1a78:	8a 85       	ldd	r24, Y+10	; 0x0a
    1a7a:	9b 85       	ldd	r25, Y+11	; 0x0b
    1a7c:	00 97       	sbiw	r24, 0x00	; 0
    1a7e:	19 f4       	brne	.+6      	; 0x1a86 <CLCD_voidSendInteger+0x26>
		CLCD_voidSendData('0');
    1a80:	80 e3       	ldi	r24, 0x30	; 48
    1a82:	0e 94 c1 0a 	call	0x1582	; 0x1582 <CLCD_voidSendData>
	//reversing number
	u16 Local_u16Number = Copy_Number;
    1a86:	8a 85       	ldd	r24, Y+10	; 0x0a
    1a88:	9b 85       	ldd	r25, Y+11	; 0x0b
    1a8a:	9c 83       	std	Y+4, r25	; 0x04
    1a8c:	8b 83       	std	Y+3, r24	; 0x03
	u8 Local_u8Array[5];
	u8 Local_i1, Local_i2;
	for (Local_i1=0; Local_u16Number!=0; Local_i1++)
    1a8e:	1a 82       	std	Y+2, r1	; 0x02
    1a90:	1d c0       	rjmp	.+58     	; 0x1acc <CLCD_voidSendInteger+0x6c>
	{
		Local_u8Array[Local_i1] = Local_u16Number % 10;
    1a92:	8a 81       	ldd	r24, Y+2	; 0x02
    1a94:	e8 2f       	mov	r30, r24
    1a96:	f0 e0       	ldi	r31, 0x00	; 0
    1a98:	8b 81       	ldd	r24, Y+3	; 0x03
    1a9a:	9c 81       	ldd	r25, Y+4	; 0x04
    1a9c:	2a e0       	ldi	r18, 0x0A	; 10
    1a9e:	30 e0       	ldi	r19, 0x00	; 0
    1aa0:	b9 01       	movw	r22, r18
    1aa2:	0e 94 2b 15 	call	0x2a56	; 0x2a56 <__udivmodhi4>
    1aa6:	28 2f       	mov	r18, r24
    1aa8:	ce 01       	movw	r24, r28
    1aaa:	05 96       	adiw	r24, 0x05	; 5
    1aac:	e8 0f       	add	r30, r24
    1aae:	f9 1f       	adc	r31, r25
    1ab0:	20 83       	st	Z, r18
		Local_u16Number /=10;
    1ab2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ab4:	9c 81       	ldd	r25, Y+4	; 0x04
    1ab6:	2a e0       	ldi	r18, 0x0A	; 10
    1ab8:	30 e0       	ldi	r19, 0x00	; 0
    1aba:	b9 01       	movw	r22, r18
    1abc:	0e 94 2b 15 	call	0x2a56	; 0x2a56 <__udivmodhi4>
    1ac0:	cb 01       	movw	r24, r22
    1ac2:	9c 83       	std	Y+4, r25	; 0x04
    1ac4:	8b 83       	std	Y+3, r24	; 0x03
		CLCD_voidSendData('0');
	//reversing number
	u16 Local_u16Number = Copy_Number;
	u8 Local_u8Array[5];
	u8 Local_i1, Local_i2;
	for (Local_i1=0; Local_u16Number!=0; Local_i1++)
    1ac6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ac8:	8f 5f       	subi	r24, 0xFF	; 255
    1aca:	8a 83       	std	Y+2, r24	; 0x02
    1acc:	8b 81       	ldd	r24, Y+3	; 0x03
    1ace:	9c 81       	ldd	r25, Y+4	; 0x04
    1ad0:	00 97       	sbiw	r24, 0x00	; 0
    1ad2:	f9 f6       	brne	.-66     	; 0x1a92 <CLCD_voidSendInteger+0x32>
	{
		Local_u8Array[Local_i1] = Local_u16Number % 10;
		Local_u16Number /=10;
	}
	for (Local_i2 = Local_i1; Local_i2!=0; Local_i2--)
    1ad4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ad6:	89 83       	std	Y+1, r24	; 0x01
    1ad8:	12 c0       	rjmp	.+36     	; 0x1afe <CLCD_voidSendInteger+0x9e>
	{
		CLCD_voidSendData(Local_u8Array[Local_i2-1]+'0');
    1ada:	89 81       	ldd	r24, Y+1	; 0x01
    1adc:	88 2f       	mov	r24, r24
    1ade:	90 e0       	ldi	r25, 0x00	; 0
    1ae0:	9c 01       	movw	r18, r24
    1ae2:	21 50       	subi	r18, 0x01	; 1
    1ae4:	30 40       	sbci	r19, 0x00	; 0
    1ae6:	ce 01       	movw	r24, r28
    1ae8:	05 96       	adiw	r24, 0x05	; 5
    1aea:	fc 01       	movw	r30, r24
    1aec:	e2 0f       	add	r30, r18
    1aee:	f3 1f       	adc	r31, r19
    1af0:	80 81       	ld	r24, Z
    1af2:	80 5d       	subi	r24, 0xD0	; 208
    1af4:	0e 94 c1 0a 	call	0x1582	; 0x1582 <CLCD_voidSendData>
	for (Local_i1=0; Local_u16Number!=0; Local_i1++)
	{
		Local_u8Array[Local_i1] = Local_u16Number % 10;
		Local_u16Number /=10;
	}
	for (Local_i2 = Local_i1; Local_i2!=0; Local_i2--)
    1af8:	89 81       	ldd	r24, Y+1	; 0x01
    1afa:	81 50       	subi	r24, 0x01	; 1
    1afc:	89 83       	std	Y+1, r24	; 0x01
    1afe:	89 81       	ldd	r24, Y+1	; 0x01
    1b00:	88 23       	and	r24, r24
    1b02:	59 f7       	brne	.-42     	; 0x1ada <CLCD_voidSendInteger+0x7a>
	{
		CLCD_voidSendData(Local_u8Array[Local_i2-1]+'0');
	}

}
    1b04:	2b 96       	adiw	r28, 0x0b	; 11
    1b06:	0f b6       	in	r0, 0x3f	; 63
    1b08:	f8 94       	cli
    1b0a:	de bf       	out	0x3e, r29	; 62
    1b0c:	0f be       	out	0x3f, r0	; 63
    1b0e:	cd bf       	out	0x3d, r28	; 61
    1b10:	cf 91       	pop	r28
    1b12:	df 91       	pop	r29
    1b14:	08 95       	ret

00001b16 <CLCD_voidSendDecimalNumber>:

void CLCD_voidSendDecimalNumber(f32 Copy_Number)
{
    1b16:	0f 93       	push	r16
    1b18:	1f 93       	push	r17
    1b1a:	df 93       	push	r29
    1b1c:	cf 93       	push	r28
    1b1e:	cd b7       	in	r28, 0x3d	; 61
    1b20:	de b7       	in	r29, 0x3e	; 62
    1b22:	6a 97       	sbiw	r28, 0x1a	; 26
    1b24:	0f b6       	in	r0, 0x3f	; 63
    1b26:	f8 94       	cli
    1b28:	de bf       	out	0x3e, r29	; 62
    1b2a:	0f be       	out	0x3f, r0	; 63
    1b2c:	cd bf       	out	0x3d, r28	; 61
    1b2e:	6e 8b       	std	Y+22, r22	; 0x16
    1b30:	7f 8b       	std	Y+23, r23	; 0x17
    1b32:	88 8f       	std	Y+24, r24	; 0x18
    1b34:	99 8f       	std	Y+25, r25	; 0x19
	if (!Copy_Number)
    1b36:	1a 8e       	std	Y+26, r1	; 0x1a
    1b38:	6e 89       	ldd	r22, Y+22	; 0x16
    1b3a:	7f 89       	ldd	r23, Y+23	; 0x17
    1b3c:	88 8d       	ldd	r24, Y+24	; 0x18
    1b3e:	99 8d       	ldd	r25, Y+25	; 0x19
    1b40:	20 e0       	ldi	r18, 0x00	; 0
    1b42:	30 e0       	ldi	r19, 0x00	; 0
    1b44:	40 e0       	ldi	r20, 0x00	; 0
    1b46:	50 e0       	ldi	r21, 0x00	; 0
    1b48:	0e 94 19 03 	call	0x632	; 0x632 <__nesf2>
    1b4c:	88 23       	and	r24, r24
    1b4e:	11 f0       	breq	.+4      	; 0x1b54 <CLCD_voidSendDecimalNumber+0x3e>
    1b50:	81 e0       	ldi	r24, 0x01	; 1
    1b52:	8a 8f       	std	Y+26, r24	; 0x1a
    1b54:	81 e0       	ldi	r24, 0x01	; 1
    1b56:	9a 8d       	ldd	r25, Y+26	; 0x1a
    1b58:	89 27       	eor	r24, r25
    1b5a:	88 23       	and	r24, r24
    1b5c:	19 f0       	breq	.+6      	; 0x1b64 <CLCD_voidSendDecimalNumber+0x4e>
		CLCD_voidSendData('0');
    1b5e:	80 e3       	ldi	r24, 0x30	; 48
    1b60:	0e 94 c1 0a 	call	0x1582	; 0x1582 <CLCD_voidSendData>
	//reversing number
	f32 Local_f32Number = Copy_Number;
    1b64:	8e 89       	ldd	r24, Y+22	; 0x16
    1b66:	9f 89       	ldd	r25, Y+23	; 0x17
    1b68:	a8 8d       	ldd	r26, Y+24	; 0x18
    1b6a:	b9 8d       	ldd	r27, Y+25	; 0x19
    1b6c:	88 87       	std	Y+8, r24	; 0x08
    1b6e:	99 87       	std	Y+9, r25	; 0x09
    1b70:	aa 87       	std	Y+10, r26	; 0x0a
    1b72:	bb 87       	std	Y+11, r27	; 0x0b
	u8 Local_u8Array[10];
	u8 Local_i1, Local_i2;
	u8 Local_NumOfTens=0;
    1b74:	1d 82       	std	Y+5, r1	; 0x05
    1b76:	13 c0       	rjmp	.+38     	; 0x1b9e <CLCD_voidSendDecimalNumber+0x88>

	while (Local_f32Number-(u32)Local_f32Number)
	{
		Local_f32Number*=10;
    1b78:	68 85       	ldd	r22, Y+8	; 0x08
    1b7a:	79 85       	ldd	r23, Y+9	; 0x09
    1b7c:	8a 85       	ldd	r24, Y+10	; 0x0a
    1b7e:	9b 85       	ldd	r25, Y+11	; 0x0b
    1b80:	20 e0       	ldi	r18, 0x00	; 0
    1b82:	30 e0       	ldi	r19, 0x00	; 0
    1b84:	40 e2       	ldi	r20, 0x20	; 32
    1b86:	51 e4       	ldi	r21, 0x41	; 65
    1b88:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b8c:	dc 01       	movw	r26, r24
    1b8e:	cb 01       	movw	r24, r22
    1b90:	88 87       	std	Y+8, r24	; 0x08
    1b92:	99 87       	std	Y+9, r25	; 0x09
    1b94:	aa 87       	std	Y+10, r26	; 0x0a
    1b96:	bb 87       	std	Y+11, r27	; 0x0b
		Local_NumOfTens++;
    1b98:	8d 81       	ldd	r24, Y+5	; 0x05
    1b9a:	8f 5f       	subi	r24, 0xFF	; 255
    1b9c:	8d 83       	std	Y+5, r24	; 0x05
	f32 Local_f32Number = Copy_Number;
	u8 Local_u8Array[10];
	u8 Local_i1, Local_i2;
	u8 Local_NumOfTens=0;

	while (Local_f32Number-(u32)Local_f32Number)
    1b9e:	68 85       	ldd	r22, Y+8	; 0x08
    1ba0:	79 85       	ldd	r23, Y+9	; 0x09
    1ba2:	8a 85       	ldd	r24, Y+10	; 0x0a
    1ba4:	9b 85       	ldd	r25, Y+11	; 0x0b
    1ba6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1baa:	dc 01       	movw	r26, r24
    1bac:	cb 01       	movw	r24, r22
    1bae:	bc 01       	movw	r22, r24
    1bb0:	cd 01       	movw	r24, r26
    1bb2:	0e 94 2d 04 	call	0x85a	; 0x85a <__floatunsisf>
    1bb6:	9b 01       	movw	r18, r22
    1bb8:	ac 01       	movw	r20, r24
    1bba:	68 85       	ldd	r22, Y+8	; 0x08
    1bbc:	79 85       	ldd	r23, Y+9	; 0x09
    1bbe:	8a 85       	ldd	r24, Y+10	; 0x0a
    1bc0:	9b 85       	ldd	r25, Y+11	; 0x0b
    1bc2:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    1bc6:	dc 01       	movw	r26, r24
    1bc8:	cb 01       	movw	r24, r22
    1bca:	bc 01       	movw	r22, r24
    1bcc:	cd 01       	movw	r24, r26
    1bce:	20 e0       	ldi	r18, 0x00	; 0
    1bd0:	30 e0       	ldi	r19, 0x00	; 0
    1bd2:	40 e0       	ldi	r20, 0x00	; 0
    1bd4:	50 e0       	ldi	r21, 0x00	; 0
    1bd6:	0e 94 19 03 	call	0x632	; 0x632 <__nesf2>
    1bda:	88 23       	and	r24, r24
    1bdc:	69 f6       	brne	.-102    	; 0x1b78 <CLCD_voidSendDecimalNumber+0x62>
		Local_f32Number*=10;
		Local_NumOfTens++;
	}

	//casting
	u32 Local_u32Number = Local_f32Number;
    1bde:	68 85       	ldd	r22, Y+8	; 0x08
    1be0:	79 85       	ldd	r23, Y+9	; 0x09
    1be2:	8a 85       	ldd	r24, Y+10	; 0x0a
    1be4:	9b 85       	ldd	r25, Y+11	; 0x0b
    1be6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1bea:	dc 01       	movw	r26, r24
    1bec:	cb 01       	movw	r24, r22
    1bee:	89 83       	std	Y+1, r24	; 0x01
    1bf0:	9a 83       	std	Y+2, r25	; 0x02
    1bf2:	ab 83       	std	Y+3, r26	; 0x03
    1bf4:	bc 83       	std	Y+4, r27	; 0x04

	for (Local_i1=0; Local_u32Number!=0; Local_i1++)
    1bf6:	1f 82       	std	Y+7, r1	; 0x07
    1bf8:	2d c0       	rjmp	.+90     	; 0x1c54 <CLCD_voidSendDecimalNumber+0x13e>
	{
		Local_u8Array[Local_i1] = Local_u32Number % 10;
    1bfa:	8f 81       	ldd	r24, Y+7	; 0x07
    1bfc:	08 2f       	mov	r16, r24
    1bfe:	10 e0       	ldi	r17, 0x00	; 0
    1c00:	89 81       	ldd	r24, Y+1	; 0x01
    1c02:	9a 81       	ldd	r25, Y+2	; 0x02
    1c04:	ab 81       	ldd	r26, Y+3	; 0x03
    1c06:	bc 81       	ldd	r27, Y+4	; 0x04
    1c08:	2a e0       	ldi	r18, 0x0A	; 10
    1c0a:	30 e0       	ldi	r19, 0x00	; 0
    1c0c:	40 e0       	ldi	r20, 0x00	; 0
    1c0e:	50 e0       	ldi	r21, 0x00	; 0
    1c10:	bc 01       	movw	r22, r24
    1c12:	cd 01       	movw	r24, r26
    1c14:	0e 94 3f 15 	call	0x2a7e	; 0x2a7e <__udivmodsi4>
    1c18:	dc 01       	movw	r26, r24
    1c1a:	cb 01       	movw	r24, r22
    1c1c:	28 2f       	mov	r18, r24
    1c1e:	ce 01       	movw	r24, r28
    1c20:	0c 96       	adiw	r24, 0x0c	; 12
    1c22:	fc 01       	movw	r30, r24
    1c24:	e0 0f       	add	r30, r16
    1c26:	f1 1f       	adc	r31, r17
    1c28:	20 83       	st	Z, r18
		Local_u32Number /=10;
    1c2a:	89 81       	ldd	r24, Y+1	; 0x01
    1c2c:	9a 81       	ldd	r25, Y+2	; 0x02
    1c2e:	ab 81       	ldd	r26, Y+3	; 0x03
    1c30:	bc 81       	ldd	r27, Y+4	; 0x04
    1c32:	2a e0       	ldi	r18, 0x0A	; 10
    1c34:	30 e0       	ldi	r19, 0x00	; 0
    1c36:	40 e0       	ldi	r20, 0x00	; 0
    1c38:	50 e0       	ldi	r21, 0x00	; 0
    1c3a:	bc 01       	movw	r22, r24
    1c3c:	cd 01       	movw	r24, r26
    1c3e:	0e 94 3f 15 	call	0x2a7e	; 0x2a7e <__udivmodsi4>
    1c42:	da 01       	movw	r26, r20
    1c44:	c9 01       	movw	r24, r18
    1c46:	89 83       	std	Y+1, r24	; 0x01
    1c48:	9a 83       	std	Y+2, r25	; 0x02
    1c4a:	ab 83       	std	Y+3, r26	; 0x03
    1c4c:	bc 83       	std	Y+4, r27	; 0x04
	}

	//casting
	u32 Local_u32Number = Local_f32Number;

	for (Local_i1=0; Local_u32Number!=0; Local_i1++)
    1c4e:	8f 81       	ldd	r24, Y+7	; 0x07
    1c50:	8f 5f       	subi	r24, 0xFF	; 255
    1c52:	8f 83       	std	Y+7, r24	; 0x07
    1c54:	89 81       	ldd	r24, Y+1	; 0x01
    1c56:	9a 81       	ldd	r25, Y+2	; 0x02
    1c58:	ab 81       	ldd	r26, Y+3	; 0x03
    1c5a:	bc 81       	ldd	r27, Y+4	; 0x04
    1c5c:	00 97       	sbiw	r24, 0x00	; 0
    1c5e:	a1 05       	cpc	r26, r1
    1c60:	b1 05       	cpc	r27, r1
    1c62:	59 f6       	brne	.-106    	; 0x1bfa <CLCD_voidSendDecimalNumber+0xe4>
	{
		Local_u8Array[Local_i1] = Local_u32Number % 10;
		Local_u32Number /=10;
	}

	if (Local_i1 == Local_NumOfTens)
    1c64:	9f 81       	ldd	r25, Y+7	; 0x07
    1c66:	8d 81       	ldd	r24, Y+5	; 0x05
    1c68:	98 17       	cp	r25, r24
    1c6a:	19 f4       	brne	.+6      	; 0x1c72 <CLCD_voidSendDecimalNumber+0x15c>
		CLCD_voidSendData('0');
    1c6c:	80 e3       	ldi	r24, 0x30	; 48
    1c6e:	0e 94 c1 0a 	call	0x1582	; 0x1582 <CLCD_voidSendData>

	for (Local_i2 = Local_i1; Local_i2!=0; Local_i2--)
    1c72:	8f 81       	ldd	r24, Y+7	; 0x07
    1c74:	8e 83       	std	Y+6, r24	; 0x06
    1c76:	19 c0       	rjmp	.+50     	; 0x1caa <CLCD_voidSendDecimalNumber+0x194>
	{
		if (Local_i2 == Local_NumOfTens)
    1c78:	9e 81       	ldd	r25, Y+6	; 0x06
    1c7a:	8d 81       	ldd	r24, Y+5	; 0x05
    1c7c:	98 17       	cp	r25, r24
    1c7e:	19 f4       	brne	.+6      	; 0x1c86 <CLCD_voidSendDecimalNumber+0x170>
			CLCD_voidSendData('.');
    1c80:	8e e2       	ldi	r24, 0x2E	; 46
    1c82:	0e 94 c1 0a 	call	0x1582	; 0x1582 <CLCD_voidSendData>
		CLCD_voidSendData(Local_u8Array[Local_i2-1]+'0');
    1c86:	8e 81       	ldd	r24, Y+6	; 0x06
    1c88:	88 2f       	mov	r24, r24
    1c8a:	90 e0       	ldi	r25, 0x00	; 0
    1c8c:	9c 01       	movw	r18, r24
    1c8e:	21 50       	subi	r18, 0x01	; 1
    1c90:	30 40       	sbci	r19, 0x00	; 0
    1c92:	ce 01       	movw	r24, r28
    1c94:	0c 96       	adiw	r24, 0x0c	; 12
    1c96:	fc 01       	movw	r30, r24
    1c98:	e2 0f       	add	r30, r18
    1c9a:	f3 1f       	adc	r31, r19
    1c9c:	80 81       	ld	r24, Z
    1c9e:	80 5d       	subi	r24, 0xD0	; 208
    1ca0:	0e 94 c1 0a 	call	0x1582	; 0x1582 <CLCD_voidSendData>
	}

	if (Local_i1 == Local_NumOfTens)
		CLCD_voidSendData('0');

	for (Local_i2 = Local_i1; Local_i2!=0; Local_i2--)
    1ca4:	8e 81       	ldd	r24, Y+6	; 0x06
    1ca6:	81 50       	subi	r24, 0x01	; 1
    1ca8:	8e 83       	std	Y+6, r24	; 0x06
    1caa:	8e 81       	ldd	r24, Y+6	; 0x06
    1cac:	88 23       	and	r24, r24
    1cae:	21 f7       	brne	.-56     	; 0x1c78 <CLCD_voidSendDecimalNumber+0x162>
		if (Local_i2 == Local_NumOfTens)
			CLCD_voidSendData('.');
		CLCD_voidSendData(Local_u8Array[Local_i2-1]+'0');
	}

	if (Local_NumOfTens == 0)
    1cb0:	8d 81       	ldd	r24, Y+5	; 0x05
    1cb2:	88 23       	and	r24, r24
    1cb4:	31 f4       	brne	.+12     	; 0x1cc2 <CLCD_voidSendDecimalNumber+0x1ac>
	{
		CLCD_voidSendData('.');
    1cb6:	8e e2       	ldi	r24, 0x2E	; 46
    1cb8:	0e 94 c1 0a 	call	0x1582	; 0x1582 <CLCD_voidSendData>
		CLCD_voidSendData('0');
    1cbc:	80 e3       	ldi	r24, 0x30	; 48
    1cbe:	0e 94 c1 0a 	call	0x1582	; 0x1582 <CLCD_voidSendData>
	}
}
    1cc2:	6a 96       	adiw	r28, 0x1a	; 26
    1cc4:	0f b6       	in	r0, 0x3f	; 63
    1cc6:	f8 94       	cli
    1cc8:	de bf       	out	0x3e, r29	; 62
    1cca:	0f be       	out	0x3f, r0	; 63
    1ccc:	cd bf       	out	0x3d, r28	; 61
    1cce:	cf 91       	pop	r28
    1cd0:	df 91       	pop	r29
    1cd2:	1f 91       	pop	r17
    1cd4:	0f 91       	pop	r16
    1cd6:	08 95       	ret

00001cd8 <CLCD_voidGoToRowColumn>:


void CLCD_voidGoToRowColumn(u8 Copy_u8xPosition, u8 Copy_u8yPosition)
{
    1cd8:	df 93       	push	r29
    1cda:	cf 93       	push	r28
    1cdc:	00 d0       	rcall	.+0      	; 0x1cde <CLCD_voidGoToRowColumn+0x6>
    1cde:	00 d0       	rcall	.+0      	; 0x1ce0 <CLCD_voidGoToRowColumn+0x8>
    1ce0:	0f 92       	push	r0
    1ce2:	cd b7       	in	r28, 0x3d	; 61
    1ce4:	de b7       	in	r29, 0x3e	; 62
    1ce6:	8a 83       	std	Y+2, r24	; 0x02
    1ce8:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8Adress;
	switch(Copy_u8xPosition)
    1cea:	8a 81       	ldd	r24, Y+2	; 0x02
    1cec:	28 2f       	mov	r18, r24
    1cee:	30 e0       	ldi	r19, 0x00	; 0
    1cf0:	3d 83       	std	Y+5, r19	; 0x05
    1cf2:	2c 83       	std	Y+4, r18	; 0x04
    1cf4:	8c 81       	ldd	r24, Y+4	; 0x04
    1cf6:	9d 81       	ldd	r25, Y+5	; 0x05
    1cf8:	81 30       	cpi	r24, 0x01	; 1
    1cfa:	91 05       	cpc	r25, r1
    1cfc:	c1 f0       	breq	.+48     	; 0x1d2e <CLCD_voidGoToRowColumn+0x56>
    1cfe:	2c 81       	ldd	r18, Y+4	; 0x04
    1d00:	3d 81       	ldd	r19, Y+5	; 0x05
    1d02:	22 30       	cpi	r18, 0x02	; 2
    1d04:	31 05       	cpc	r19, r1
    1d06:	2c f4       	brge	.+10     	; 0x1d12 <CLCD_voidGoToRowColumn+0x3a>
    1d08:	8c 81       	ldd	r24, Y+4	; 0x04
    1d0a:	9d 81       	ldd	r25, Y+5	; 0x05
    1d0c:	00 97       	sbiw	r24, 0x00	; 0
    1d0e:	61 f0       	breq	.+24     	; 0x1d28 <CLCD_voidGoToRowColumn+0x50>
    1d10:	19 c0       	rjmp	.+50     	; 0x1d44 <CLCD_voidGoToRowColumn+0x6c>
    1d12:	2c 81       	ldd	r18, Y+4	; 0x04
    1d14:	3d 81       	ldd	r19, Y+5	; 0x05
    1d16:	22 30       	cpi	r18, 0x02	; 2
    1d18:	31 05       	cpc	r19, r1
    1d1a:	69 f0       	breq	.+26     	; 0x1d36 <CLCD_voidGoToRowColumn+0x5e>
    1d1c:	8c 81       	ldd	r24, Y+4	; 0x04
    1d1e:	9d 81       	ldd	r25, Y+5	; 0x05
    1d20:	83 30       	cpi	r24, 0x03	; 3
    1d22:	91 05       	cpc	r25, r1
    1d24:	61 f0       	breq	.+24     	; 0x1d3e <CLCD_voidGoToRowColumn+0x66>
    1d26:	0e c0       	rjmp	.+28     	; 0x1d44 <CLCD_voidGoToRowColumn+0x6c>
	{
		case 0:  Local_u8Adress = Copy_u8yPosition;  		break;
    1d28:	8b 81       	ldd	r24, Y+3	; 0x03
    1d2a:	89 83       	std	Y+1, r24	; 0x01
    1d2c:	0b c0       	rjmp	.+22     	; 0x1d44 <CLCD_voidGoToRowColumn+0x6c>
		case 1:  Local_u8Adress = Copy_u8yPosition + 0x40;  break;
    1d2e:	8b 81       	ldd	r24, Y+3	; 0x03
    1d30:	80 5c       	subi	r24, 0xC0	; 192
    1d32:	89 83       	std	Y+1, r24	; 0x01
    1d34:	07 c0       	rjmp	.+14     	; 0x1d44 <CLCD_voidGoToRowColumn+0x6c>
		case 2:  Local_u8Adress = Copy_u8yPosition + 0x14;  break;
    1d36:	8b 81       	ldd	r24, Y+3	; 0x03
    1d38:	8c 5e       	subi	r24, 0xEC	; 236
    1d3a:	89 83       	std	Y+1, r24	; 0x01
    1d3c:	03 c0       	rjmp	.+6      	; 0x1d44 <CLCD_voidGoToRowColumn+0x6c>
		case 3:  Local_u8Adress = Copy_u8yPosition + 0x54;	break;
    1d3e:	8b 81       	ldd	r24, Y+3	; 0x03
    1d40:	8c 5a       	subi	r24, 0xAC	; 172
    1d42:	89 83       	std	Y+1, r24	; 0x01
		default: break;
	}

	/* setting the last bit ,As the command is (1 bit[7] , Address counter bits[6:0])*/
	SET_BIT(Local_u8Adress,7);
    1d44:	89 81       	ldd	r24, Y+1	; 0x01
    1d46:	80 68       	ori	r24, 0x80	; 128
    1d48:	89 83       	std	Y+1, r24	; 0x01

	CLCD_voidSendCommand(Local_u8Adress);
    1d4a:	89 81       	ldd	r24, Y+1	; 0x01
    1d4c:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <CLCD_voidSendCommand>
}
    1d50:	0f 90       	pop	r0
    1d52:	0f 90       	pop	r0
    1d54:	0f 90       	pop	r0
    1d56:	0f 90       	pop	r0
    1d58:	0f 90       	pop	r0
    1d5a:	cf 91       	pop	r28
    1d5c:	df 91       	pop	r29
    1d5e:	08 95       	ret

00001d60 <CLCD_voidSendSpecialCharacter>:



void CLCD_voidSendSpecialCharacter(const u8* Copy_u8Arr, u8 Copy_u8PatternNumber)
{
    1d60:	df 93       	push	r29
    1d62:	cf 93       	push	r28
    1d64:	00 d0       	rcall	.+0      	; 0x1d66 <CLCD_voidSendSpecialCharacter+0x6>
    1d66:	00 d0       	rcall	.+0      	; 0x1d68 <CLCD_voidSendSpecialCharacter+0x8>
    1d68:	0f 92       	push	r0
    1d6a:	cd b7       	in	r28, 0x3d	; 61
    1d6c:	de b7       	in	r29, 0x3e	; 62
    1d6e:	9c 83       	std	Y+4, r25	; 0x04
    1d70:	8b 83       	std	Y+3, r24	; 0x03
    1d72:	6d 83       	std	Y+5, r22	; 0x05
	u8 Local_u8CGRAMAddress = 0;
    1d74:	1a 82       	std	Y+2, r1	; 0x02
	Local_u8CGRAMAddress = Copy_u8PatternNumber*8;
    1d76:	8d 81       	ldd	r24, Y+5	; 0x05
    1d78:	88 2f       	mov	r24, r24
    1d7a:	90 e0       	ldi	r25, 0x00	; 0
    1d7c:	88 0f       	add	r24, r24
    1d7e:	99 1f       	adc	r25, r25
    1d80:	88 0f       	add	r24, r24
    1d82:	99 1f       	adc	r25, r25
    1d84:	88 0f       	add	r24, r24
    1d86:	99 1f       	adc	r25, r25
    1d88:	8a 83       	std	Y+2, r24	; 0x02
	SET_BIT(Local_u8CGRAMAddress,6);
    1d8a:	8a 81       	ldd	r24, Y+2	; 0x02
    1d8c:	80 64       	ori	r24, 0x40	; 64
    1d8e:	8a 83       	std	Y+2, r24	; 0x02

	/*moving to CGRAM to write the special character inside it*/
	CLCD_voidSendCommand(Local_u8CGRAMAddress);
    1d90:	8a 81       	ldd	r24, Y+2	; 0x02
    1d92:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <CLCD_voidSendCommand>

	/* writing the special character*/
	for (u8 i = 0; i<8; i++)
    1d96:	19 82       	std	Y+1, r1	; 0x01
    1d98:	0e c0       	rjmp	.+28     	; 0x1db6 <CLCD_voidSendSpecialCharacter+0x56>
	{
		CLCD_voidSendData(Copy_u8Arr[i]);
    1d9a:	89 81       	ldd	r24, Y+1	; 0x01
    1d9c:	28 2f       	mov	r18, r24
    1d9e:	30 e0       	ldi	r19, 0x00	; 0
    1da0:	8b 81       	ldd	r24, Y+3	; 0x03
    1da2:	9c 81       	ldd	r25, Y+4	; 0x04
    1da4:	fc 01       	movw	r30, r24
    1da6:	e2 0f       	add	r30, r18
    1da8:	f3 1f       	adc	r31, r19
    1daa:	80 81       	ld	r24, Z
    1dac:	0e 94 c1 0a 	call	0x1582	; 0x1582 <CLCD_voidSendData>

	/*moving to CGRAM to write the special character inside it*/
	CLCD_voidSendCommand(Local_u8CGRAMAddress);

	/* writing the special character*/
	for (u8 i = 0; i<8; i++)
    1db0:	89 81       	ldd	r24, Y+1	; 0x01
    1db2:	8f 5f       	subi	r24, 0xFF	; 255
    1db4:	89 83       	std	Y+1, r24	; 0x01
    1db6:	89 81       	ldd	r24, Y+1	; 0x01
    1db8:	88 30       	cpi	r24, 0x08	; 8
    1dba:	78 f3       	brcs	.-34     	; 0x1d9a <CLCD_voidSendSpecialCharacter+0x3a>
	{
		CLCD_voidSendData(Copy_u8Arr[i]);
	}

	/* switching again to DDRAM */
	CLCD_voidGoToRowColumn (0,0);  // 0,0 can be changed
    1dbc:	80 e0       	ldi	r24, 0x00	; 0
    1dbe:	60 e0       	ldi	r22, 0x00	; 0
    1dc0:	0e 94 6c 0e 	call	0x1cd8	; 0x1cd8 <CLCD_voidGoToRowColumn>
}
    1dc4:	0f 90       	pop	r0
    1dc6:	0f 90       	pop	r0
    1dc8:	0f 90       	pop	r0
    1dca:	0f 90       	pop	r0
    1dcc:	0f 90       	pop	r0
    1dce:	cf 91       	pop	r28
    1dd0:	df 91       	pop	r29
    1dd2:	08 95       	ret

00001dd4 <CLCD_voidDisplaySpecialCharacter>:

void CLCD_voidDisplaySpecialCharacter(u8 Copy_u8PatternNumber,u8 Copy_u8XPosition,u8 Copy_u8YPosition)
{
    1dd4:	df 93       	push	r29
    1dd6:	cf 93       	push	r28
    1dd8:	00 d0       	rcall	.+0      	; 0x1dda <CLCD_voidDisplaySpecialCharacter+0x6>
    1dda:	0f 92       	push	r0
    1ddc:	cd b7       	in	r28, 0x3d	; 61
    1dde:	de b7       	in	r29, 0x3e	; 62
    1de0:	89 83       	std	Y+1, r24	; 0x01
    1de2:	6a 83       	std	Y+2, r22	; 0x02
    1de4:	4b 83       	std	Y+3, r20	; 0x03
	CLCD_voidGoToRowColumn (Copy_u8XPosition,Copy_u8YPosition);
    1de6:	8a 81       	ldd	r24, Y+2	; 0x02
    1de8:	6b 81       	ldd	r22, Y+3	; 0x03
    1dea:	0e 94 6c 0e 	call	0x1cd8	; 0x1cd8 <CLCD_voidGoToRowColumn>
	CLCD_voidSendData(Copy_u8PatternNumber);
    1dee:	89 81       	ldd	r24, Y+1	; 0x01
    1df0:	0e 94 c1 0a 	call	0x1582	; 0x1582 <CLCD_voidSendData>
}
    1df4:	0f 90       	pop	r0
    1df6:	0f 90       	pop	r0
    1df8:	0f 90       	pop	r0
    1dfa:	cf 91       	pop	r28
    1dfc:	df 91       	pop	r29
    1dfe:	08 95       	ret

00001e00 <DIO_voidInit>:
#include "DIO_interface.h"

/*****************************************************************************************/
#if DIO_CONFIG == 1
void DIO_voidInit()
{
    1e00:	df 93       	push	r29
    1e02:	cf 93       	push	r28
    1e04:	cd b7       	in	r28, 0x3d	; 61
    1e06:	de b7       	in	r29, 0x3e	; 62
	DIO_u8SetPortDirection(DIO_u8PORTA, CONC(A7,A6,A5,A4,A3,A2,A1,A0));
    1e08:	80 e0       	ldi	r24, 0x00	; 0
    1e0a:	6c ee       	ldi	r22, 0xEC	; 236
    1e0c:	0e 94 17 0f 	call	0x1e2e	; 0x1e2e <DIO_u8SetPortDirection>
	DIO_u8SetPortDirection(DIO_u8PORTB, CONC(B7,B6,B5,B4,B3,B2,B1,B0));
    1e10:	81 e0       	ldi	r24, 0x01	; 1
    1e12:	6b ef       	ldi	r22, 0xFB	; 251
    1e14:	0e 94 17 0f 	call	0x1e2e	; 0x1e2e <DIO_u8SetPortDirection>
	DIO_u8SetPortDirection(DIO_u8PORTC, CONC(C7,C6,C5,C4,C3,C2,C1,C0));
    1e18:	82 e0       	ldi	r24, 0x02	; 2
    1e1a:	6f ef       	ldi	r22, 0xFF	; 255
    1e1c:	0e 94 17 0f 	call	0x1e2e	; 0x1e2e <DIO_u8SetPortDirection>
	DIO_u8SetPortDirection(DIO_u8PORTD, CONC(D7,D6,D5,D4,D3,D2,D1,D0));
    1e20:	83 e0       	ldi	r24, 0x03	; 3
    1e22:	62 e1       	ldi	r22, 0x12	; 18
    1e24:	0e 94 17 0f 	call	0x1e2e	; 0x1e2e <DIO_u8SetPortDirection>
}
    1e28:	cf 91       	pop	r28
    1e2a:	df 91       	pop	r29
    1e2c:	08 95       	ret

00001e2e <DIO_u8SetPortDirection>:
#endif

/*****************************************************************************************/

u8 DIO_u8SetPortDirection(u8 Copy_u8Port, u8 Copy_u8Direction)
{
    1e2e:	df 93       	push	r29
    1e30:	cf 93       	push	r28
    1e32:	00 d0       	rcall	.+0      	; 0x1e34 <DIO_u8SetPortDirection+0x6>
    1e34:	00 d0       	rcall	.+0      	; 0x1e36 <DIO_u8SetPortDirection+0x8>
    1e36:	0f 92       	push	r0
    1e38:	cd b7       	in	r28, 0x3d	; 61
    1e3a:	de b7       	in	r29, 0x3e	; 62
    1e3c:	8a 83       	std	Y+2, r24	; 0x02
    1e3e:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = 0;
    1e40:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_u8Port)
    1e42:	8a 81       	ldd	r24, Y+2	; 0x02
    1e44:	28 2f       	mov	r18, r24
    1e46:	30 e0       	ldi	r19, 0x00	; 0
    1e48:	3d 83       	std	Y+5, r19	; 0x05
    1e4a:	2c 83       	std	Y+4, r18	; 0x04
    1e4c:	8c 81       	ldd	r24, Y+4	; 0x04
    1e4e:	9d 81       	ldd	r25, Y+5	; 0x05
    1e50:	81 30       	cpi	r24, 0x01	; 1
    1e52:	91 05       	cpc	r25, r1
    1e54:	d1 f0       	breq	.+52     	; 0x1e8a <DIO_u8SetPortDirection+0x5c>
    1e56:	2c 81       	ldd	r18, Y+4	; 0x04
    1e58:	3d 81       	ldd	r19, Y+5	; 0x05
    1e5a:	22 30       	cpi	r18, 0x02	; 2
    1e5c:	31 05       	cpc	r19, r1
    1e5e:	2c f4       	brge	.+10     	; 0x1e6a <DIO_u8SetPortDirection+0x3c>
    1e60:	8c 81       	ldd	r24, Y+4	; 0x04
    1e62:	9d 81       	ldd	r25, Y+5	; 0x05
    1e64:	00 97       	sbiw	r24, 0x00	; 0
    1e66:	61 f0       	breq	.+24     	; 0x1e80 <DIO_u8SetPortDirection+0x52>
    1e68:	1f c0       	rjmp	.+62     	; 0x1ea8 <DIO_u8SetPortDirection+0x7a>
    1e6a:	2c 81       	ldd	r18, Y+4	; 0x04
    1e6c:	3d 81       	ldd	r19, Y+5	; 0x05
    1e6e:	22 30       	cpi	r18, 0x02	; 2
    1e70:	31 05       	cpc	r19, r1
    1e72:	81 f0       	breq	.+32     	; 0x1e94 <DIO_u8SetPortDirection+0x66>
    1e74:	8c 81       	ldd	r24, Y+4	; 0x04
    1e76:	9d 81       	ldd	r25, Y+5	; 0x05
    1e78:	83 30       	cpi	r24, 0x03	; 3
    1e7a:	91 05       	cpc	r25, r1
    1e7c:	81 f0       	breq	.+32     	; 0x1e9e <DIO_u8SetPortDirection+0x70>
    1e7e:	14 c0       	rjmp	.+40     	; 0x1ea8 <DIO_u8SetPortDirection+0x7a>
	{ 
		case DIO_u8PORTA:	DDRA_REG = Copy_u8Direction; 	break;
    1e80:	ea e3       	ldi	r30, 0x3A	; 58
    1e82:	f0 e0       	ldi	r31, 0x00	; 0
    1e84:	8b 81       	ldd	r24, Y+3	; 0x03
    1e86:	80 83       	st	Z, r24
    1e88:	11 c0       	rjmp	.+34     	; 0x1eac <DIO_u8SetPortDirection+0x7e>
		case DIO_u8PORTB:	DDRB_REG = Copy_u8Direction; 	break;
    1e8a:	e7 e3       	ldi	r30, 0x37	; 55
    1e8c:	f0 e0       	ldi	r31, 0x00	; 0
    1e8e:	8b 81       	ldd	r24, Y+3	; 0x03
    1e90:	80 83       	st	Z, r24
    1e92:	0c c0       	rjmp	.+24     	; 0x1eac <DIO_u8SetPortDirection+0x7e>
		case DIO_u8PORTC:	DDRC_REG = Copy_u8Direction; 	break;
    1e94:	e4 e3       	ldi	r30, 0x34	; 52
    1e96:	f0 e0       	ldi	r31, 0x00	; 0
    1e98:	8b 81       	ldd	r24, Y+3	; 0x03
    1e9a:	80 83       	st	Z, r24
    1e9c:	07 c0       	rjmp	.+14     	; 0x1eac <DIO_u8SetPortDirection+0x7e>
		case DIO_u8PORTD:	DDRD_REG = Copy_u8Direction; 	break;
    1e9e:	e1 e3       	ldi	r30, 0x31	; 49
    1ea0:	f0 e0       	ldi	r31, 0x00	; 0
    1ea2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ea4:	80 83       	st	Z, r24
    1ea6:	02 c0       	rjmp	.+4      	; 0x1eac <DIO_u8SetPortDirection+0x7e>
		default:			Local_u8ErrorState = 1; break;
    1ea8:	81 e0       	ldi	r24, 0x01	; 1
    1eaa:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    1eac:	89 81       	ldd	r24, Y+1	; 0x01
}
    1eae:	0f 90       	pop	r0
    1eb0:	0f 90       	pop	r0
    1eb2:	0f 90       	pop	r0
    1eb4:	0f 90       	pop	r0
    1eb6:	0f 90       	pop	r0
    1eb8:	cf 91       	pop	r28
    1eba:	df 91       	pop	r29
    1ebc:	08 95       	ret

00001ebe <DIO_u8GetPinValue>:

/*****************************************************************************************/
u8 DIO_u8GetPinValue(u8 Copy_u8Port, u8 Copy_u8Pin, u8* Copy_u8Value)

{
    1ebe:	df 93       	push	r29
    1ec0:	cf 93       	push	r28
    1ec2:	cd b7       	in	r28, 0x3d	; 61
    1ec4:	de b7       	in	r29, 0x3e	; 62
    1ec6:	27 97       	sbiw	r28, 0x07	; 7
    1ec8:	0f b6       	in	r0, 0x3f	; 63
    1eca:	f8 94       	cli
    1ecc:	de bf       	out	0x3e, r29	; 62
    1ece:	0f be       	out	0x3f, r0	; 63
    1ed0:	cd bf       	out	0x3d, r28	; 61
    1ed2:	8a 83       	std	Y+2, r24	; 0x02
    1ed4:	6b 83       	std	Y+3, r22	; 0x03
    1ed6:	5d 83       	std	Y+5, r21	; 0x05
    1ed8:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState = 0;
    1eda:	19 82       	std	Y+1, r1	; 0x01
	if((Copy_u8Pin <= 7) && (Copy_u8Value !=NULL))
    1edc:	8b 81       	ldd	r24, Y+3	; 0x03
    1ede:	88 30       	cpi	r24, 0x08	; 8
    1ee0:	08 f0       	brcs	.+2      	; 0x1ee4 <DIO_u8GetPinValue+0x26>
    1ee2:	79 c0       	rjmp	.+242    	; 0x1fd6 <DIO_u8GetPinValue+0x118>
    1ee4:	8c 81       	ldd	r24, Y+4	; 0x04
    1ee6:	9d 81       	ldd	r25, Y+5	; 0x05
    1ee8:	00 97       	sbiw	r24, 0x00	; 0
    1eea:	09 f4       	brne	.+2      	; 0x1eee <DIO_u8GetPinValue+0x30>
    1eec:	74 c0       	rjmp	.+232    	; 0x1fd6 <DIO_u8GetPinValue+0x118>
	{  
		switch(Copy_u8Port)
    1eee:	8a 81       	ldd	r24, Y+2	; 0x02
    1ef0:	28 2f       	mov	r18, r24
    1ef2:	30 e0       	ldi	r19, 0x00	; 0
    1ef4:	3f 83       	std	Y+7, r19	; 0x07
    1ef6:	2e 83       	std	Y+6, r18	; 0x06
    1ef8:	4e 81       	ldd	r20, Y+6	; 0x06
    1efa:	5f 81       	ldd	r21, Y+7	; 0x07
    1efc:	41 30       	cpi	r20, 0x01	; 1
    1efe:	51 05       	cpc	r21, r1
    1f00:	59 f1       	breq	.+86     	; 0x1f58 <DIO_u8GetPinValue+0x9a>
    1f02:	8e 81       	ldd	r24, Y+6	; 0x06
    1f04:	9f 81       	ldd	r25, Y+7	; 0x07
    1f06:	82 30       	cpi	r24, 0x02	; 2
    1f08:	91 05       	cpc	r25, r1
    1f0a:	34 f4       	brge	.+12     	; 0x1f18 <DIO_u8GetPinValue+0x5a>
    1f0c:	2e 81       	ldd	r18, Y+6	; 0x06
    1f0e:	3f 81       	ldd	r19, Y+7	; 0x07
    1f10:	21 15       	cp	r18, r1
    1f12:	31 05       	cpc	r19, r1
    1f14:	69 f0       	breq	.+26     	; 0x1f30 <DIO_u8GetPinValue+0x72>
    1f16:	5c c0       	rjmp	.+184    	; 0x1fd0 <DIO_u8GetPinValue+0x112>
    1f18:	4e 81       	ldd	r20, Y+6	; 0x06
    1f1a:	5f 81       	ldd	r21, Y+7	; 0x07
    1f1c:	42 30       	cpi	r20, 0x02	; 2
    1f1e:	51 05       	cpc	r21, r1
    1f20:	79 f1       	breq	.+94     	; 0x1f80 <DIO_u8GetPinValue+0xc2>
    1f22:	8e 81       	ldd	r24, Y+6	; 0x06
    1f24:	9f 81       	ldd	r25, Y+7	; 0x07
    1f26:	83 30       	cpi	r24, 0x03	; 3
    1f28:	91 05       	cpc	r25, r1
    1f2a:	09 f4       	brne	.+2      	; 0x1f2e <DIO_u8GetPinValue+0x70>
    1f2c:	3d c0       	rjmp	.+122    	; 0x1fa8 <DIO_u8GetPinValue+0xea>
    1f2e:	50 c0       	rjmp	.+160    	; 0x1fd0 <DIO_u8GetPinValue+0x112>
		{    
		  case DIO_u8PORTA:	*Copy_u8Value = GET_BIT(PINA_REG, Copy_u8Pin);	break;
    1f30:	e9 e3       	ldi	r30, 0x39	; 57
    1f32:	f0 e0       	ldi	r31, 0x00	; 0
    1f34:	80 81       	ld	r24, Z
    1f36:	28 2f       	mov	r18, r24
    1f38:	30 e0       	ldi	r19, 0x00	; 0
    1f3a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f3c:	88 2f       	mov	r24, r24
    1f3e:	90 e0       	ldi	r25, 0x00	; 0
    1f40:	a9 01       	movw	r20, r18
    1f42:	02 c0       	rjmp	.+4      	; 0x1f48 <DIO_u8GetPinValue+0x8a>
    1f44:	55 95       	asr	r21
    1f46:	47 95       	ror	r20
    1f48:	8a 95       	dec	r24
    1f4a:	e2 f7       	brpl	.-8      	; 0x1f44 <DIO_u8GetPinValue+0x86>
    1f4c:	ca 01       	movw	r24, r20
    1f4e:	81 70       	andi	r24, 0x01	; 1
    1f50:	ec 81       	ldd	r30, Y+4	; 0x04
    1f52:	fd 81       	ldd	r31, Y+5	; 0x05
    1f54:	80 83       	st	Z, r24
    1f56:	41 c0       	rjmp	.+130    	; 0x1fda <DIO_u8GetPinValue+0x11c>
		  case DIO_u8PORTB:	*Copy_u8Value = GET_BIT(PINB_REG, Copy_u8Pin);	break;
    1f58:	e6 e3       	ldi	r30, 0x36	; 54
    1f5a:	f0 e0       	ldi	r31, 0x00	; 0
    1f5c:	80 81       	ld	r24, Z
    1f5e:	28 2f       	mov	r18, r24
    1f60:	30 e0       	ldi	r19, 0x00	; 0
    1f62:	8b 81       	ldd	r24, Y+3	; 0x03
    1f64:	88 2f       	mov	r24, r24
    1f66:	90 e0       	ldi	r25, 0x00	; 0
    1f68:	a9 01       	movw	r20, r18
    1f6a:	02 c0       	rjmp	.+4      	; 0x1f70 <DIO_u8GetPinValue+0xb2>
    1f6c:	55 95       	asr	r21
    1f6e:	47 95       	ror	r20
    1f70:	8a 95       	dec	r24
    1f72:	e2 f7       	brpl	.-8      	; 0x1f6c <DIO_u8GetPinValue+0xae>
    1f74:	ca 01       	movw	r24, r20
    1f76:	81 70       	andi	r24, 0x01	; 1
    1f78:	ec 81       	ldd	r30, Y+4	; 0x04
    1f7a:	fd 81       	ldd	r31, Y+5	; 0x05
    1f7c:	80 83       	st	Z, r24
    1f7e:	2d c0       	rjmp	.+90     	; 0x1fda <DIO_u8GetPinValue+0x11c>
		  case DIO_u8PORTC:	*Copy_u8Value = GET_BIT(PINC_REG, Copy_u8Pin);	break;
    1f80:	e3 e3       	ldi	r30, 0x33	; 51
    1f82:	f0 e0       	ldi	r31, 0x00	; 0
    1f84:	80 81       	ld	r24, Z
    1f86:	28 2f       	mov	r18, r24
    1f88:	30 e0       	ldi	r19, 0x00	; 0
    1f8a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f8c:	88 2f       	mov	r24, r24
    1f8e:	90 e0       	ldi	r25, 0x00	; 0
    1f90:	a9 01       	movw	r20, r18
    1f92:	02 c0       	rjmp	.+4      	; 0x1f98 <DIO_u8GetPinValue+0xda>
    1f94:	55 95       	asr	r21
    1f96:	47 95       	ror	r20
    1f98:	8a 95       	dec	r24
    1f9a:	e2 f7       	brpl	.-8      	; 0x1f94 <DIO_u8GetPinValue+0xd6>
    1f9c:	ca 01       	movw	r24, r20
    1f9e:	81 70       	andi	r24, 0x01	; 1
    1fa0:	ec 81       	ldd	r30, Y+4	; 0x04
    1fa2:	fd 81       	ldd	r31, Y+5	; 0x05
    1fa4:	80 83       	st	Z, r24
    1fa6:	19 c0       	rjmp	.+50     	; 0x1fda <DIO_u8GetPinValue+0x11c>
		  case DIO_u8PORTD:	*Copy_u8Value = GET_BIT(PIND_REG, Copy_u8Pin);	break;
    1fa8:	e0 e3       	ldi	r30, 0x30	; 48
    1faa:	f0 e0       	ldi	r31, 0x00	; 0
    1fac:	80 81       	ld	r24, Z
    1fae:	28 2f       	mov	r18, r24
    1fb0:	30 e0       	ldi	r19, 0x00	; 0
    1fb2:	8b 81       	ldd	r24, Y+3	; 0x03
    1fb4:	88 2f       	mov	r24, r24
    1fb6:	90 e0       	ldi	r25, 0x00	; 0
    1fb8:	a9 01       	movw	r20, r18
    1fba:	02 c0       	rjmp	.+4      	; 0x1fc0 <DIO_u8GetPinValue+0x102>
    1fbc:	55 95       	asr	r21
    1fbe:	47 95       	ror	r20
    1fc0:	8a 95       	dec	r24
    1fc2:	e2 f7       	brpl	.-8      	; 0x1fbc <DIO_u8GetPinValue+0xfe>
    1fc4:	ca 01       	movw	r24, r20
    1fc6:	81 70       	andi	r24, 0x01	; 1
    1fc8:	ec 81       	ldd	r30, Y+4	; 0x04
    1fca:	fd 81       	ldd	r31, Y+5	; 0x05
    1fcc:	80 83       	st	Z, r24
    1fce:	05 c0       	rjmp	.+10     	; 0x1fda <DIO_u8GetPinValue+0x11c>
		  default:			Local_u8ErrorState = 1; break;
    1fd0:	81 e0       	ldi	r24, 0x01	; 1
    1fd2:	89 83       	std	Y+1, r24	; 0x01
    1fd4:	02 c0       	rjmp	.+4      	; 0x1fda <DIO_u8GetPinValue+0x11c>
		}
	}
	else
	{
		Local_u8ErrorState = 1;
    1fd6:	81 e0       	ldi	r24, 0x01	; 1
    1fd8:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    1fda:	89 81       	ldd	r24, Y+1	; 0x01
}
    1fdc:	27 96       	adiw	r28, 0x07	; 7
    1fde:	0f b6       	in	r0, 0x3f	; 63
    1fe0:	f8 94       	cli
    1fe2:	de bf       	out	0x3e, r29	; 62
    1fe4:	0f be       	out	0x3f, r0	; 63
    1fe6:	cd bf       	out	0x3d, r28	; 61
    1fe8:	cf 91       	pop	r28
    1fea:	df 91       	pop	r29
    1fec:	08 95       	ret

00001fee <DIO_u8SetPinValue>:


/*****************************************************************************************/

u8 DIO_u8SetPinValue(u8 Copy_u8Port, u8 Copy_u8Pin, u8 Copy_u8Value)
{
    1fee:	df 93       	push	r29
    1ff0:	cf 93       	push	r28
    1ff2:	cd b7       	in	r28, 0x3d	; 61
    1ff4:	de b7       	in	r29, 0x3e	; 62
    1ff6:	28 97       	sbiw	r28, 0x08	; 8
    1ff8:	0f b6       	in	r0, 0x3f	; 63
    1ffa:	f8 94       	cli
    1ffc:	de bf       	out	0x3e, r29	; 62
    1ffe:	0f be       	out	0x3f, r0	; 63
    2000:	cd bf       	out	0x3d, r28	; 61
    2002:	8a 83       	std	Y+2, r24	; 0x02
    2004:	6b 83       	std	Y+3, r22	; 0x03
    2006:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState = 0;
    2008:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8Pin <= 7)
    200a:	8b 81       	ldd	r24, Y+3	; 0x03
    200c:	88 30       	cpi	r24, 0x08	; 8
    200e:	08 f0       	brcs	.+2      	; 0x2012 <DIO_u8SetPinValue+0x24>
    2010:	f4 c0       	rjmp	.+488    	; 0x21fa <DIO_u8SetPinValue+0x20c>
	{
		if(Copy_u8Value == DIO_u8PIN_HIGH)
    2012:	8c 81       	ldd	r24, Y+4	; 0x04
    2014:	81 30       	cpi	r24, 0x01	; 1
    2016:	09 f0       	breq	.+2      	; 0x201a <DIO_u8SetPinValue+0x2c>
    2018:	72 c0       	rjmp	.+228    	; 0x20fe <DIO_u8SetPinValue+0x110>
		{
			switch(Copy_u8Port)
    201a:	8a 81       	ldd	r24, Y+2	; 0x02
    201c:	28 2f       	mov	r18, r24
    201e:	30 e0       	ldi	r19, 0x00	; 0
    2020:	38 87       	std	Y+8, r19	; 0x08
    2022:	2f 83       	std	Y+7, r18	; 0x07
    2024:	8f 81       	ldd	r24, Y+7	; 0x07
    2026:	98 85       	ldd	r25, Y+8	; 0x08
    2028:	81 30       	cpi	r24, 0x01	; 1
    202a:	91 05       	cpc	r25, r1
    202c:	49 f1       	breq	.+82     	; 0x2080 <DIO_u8SetPinValue+0x92>
    202e:	2f 81       	ldd	r18, Y+7	; 0x07
    2030:	38 85       	ldd	r19, Y+8	; 0x08
    2032:	22 30       	cpi	r18, 0x02	; 2
    2034:	31 05       	cpc	r19, r1
    2036:	2c f4       	brge	.+10     	; 0x2042 <DIO_u8SetPinValue+0x54>
    2038:	8f 81       	ldd	r24, Y+7	; 0x07
    203a:	98 85       	ldd	r25, Y+8	; 0x08
    203c:	00 97       	sbiw	r24, 0x00	; 0
    203e:	61 f0       	breq	.+24     	; 0x2058 <DIO_u8SetPinValue+0x6a>
    2040:	5b c0       	rjmp	.+182    	; 0x20f8 <DIO_u8SetPinValue+0x10a>
    2042:	2f 81       	ldd	r18, Y+7	; 0x07
    2044:	38 85       	ldd	r19, Y+8	; 0x08
    2046:	22 30       	cpi	r18, 0x02	; 2
    2048:	31 05       	cpc	r19, r1
    204a:	71 f1       	breq	.+92     	; 0x20a8 <DIO_u8SetPinValue+0xba>
    204c:	8f 81       	ldd	r24, Y+7	; 0x07
    204e:	98 85       	ldd	r25, Y+8	; 0x08
    2050:	83 30       	cpi	r24, 0x03	; 3
    2052:	91 05       	cpc	r25, r1
    2054:	e9 f1       	breq	.+122    	; 0x20d0 <DIO_u8SetPinValue+0xe2>
    2056:	50 c0       	rjmp	.+160    	; 0x20f8 <DIO_u8SetPinValue+0x10a>
			{
				case DIO_u8PORTA:  SET_BIT(PORTA_REG,Copy_u8Pin);	break;
    2058:	ab e3       	ldi	r26, 0x3B	; 59
    205a:	b0 e0       	ldi	r27, 0x00	; 0
    205c:	eb e3       	ldi	r30, 0x3B	; 59
    205e:	f0 e0       	ldi	r31, 0x00	; 0
    2060:	80 81       	ld	r24, Z
    2062:	48 2f       	mov	r20, r24
    2064:	8b 81       	ldd	r24, Y+3	; 0x03
    2066:	28 2f       	mov	r18, r24
    2068:	30 e0       	ldi	r19, 0x00	; 0
    206a:	81 e0       	ldi	r24, 0x01	; 1
    206c:	90 e0       	ldi	r25, 0x00	; 0
    206e:	02 2e       	mov	r0, r18
    2070:	02 c0       	rjmp	.+4      	; 0x2076 <DIO_u8SetPinValue+0x88>
    2072:	88 0f       	add	r24, r24
    2074:	99 1f       	adc	r25, r25
    2076:	0a 94       	dec	r0
    2078:	e2 f7       	brpl	.-8      	; 0x2072 <DIO_u8SetPinValue+0x84>
    207a:	84 2b       	or	r24, r20
    207c:	8c 93       	st	X, r24
    207e:	bf c0       	rjmp	.+382    	; 0x21fe <DIO_u8SetPinValue+0x210>
				case DIO_u8PORTB:  SET_BIT(PORTB_REG,Copy_u8Pin);	break;
    2080:	a8 e3       	ldi	r26, 0x38	; 56
    2082:	b0 e0       	ldi	r27, 0x00	; 0
    2084:	e8 e3       	ldi	r30, 0x38	; 56
    2086:	f0 e0       	ldi	r31, 0x00	; 0
    2088:	80 81       	ld	r24, Z
    208a:	48 2f       	mov	r20, r24
    208c:	8b 81       	ldd	r24, Y+3	; 0x03
    208e:	28 2f       	mov	r18, r24
    2090:	30 e0       	ldi	r19, 0x00	; 0
    2092:	81 e0       	ldi	r24, 0x01	; 1
    2094:	90 e0       	ldi	r25, 0x00	; 0
    2096:	02 2e       	mov	r0, r18
    2098:	02 c0       	rjmp	.+4      	; 0x209e <DIO_u8SetPinValue+0xb0>
    209a:	88 0f       	add	r24, r24
    209c:	99 1f       	adc	r25, r25
    209e:	0a 94       	dec	r0
    20a0:	e2 f7       	brpl	.-8      	; 0x209a <DIO_u8SetPinValue+0xac>
    20a2:	84 2b       	or	r24, r20
    20a4:	8c 93       	st	X, r24
    20a6:	ab c0       	rjmp	.+342    	; 0x21fe <DIO_u8SetPinValue+0x210>
				case DIO_u8PORTC:  SET_BIT(PORTC_REG,Copy_u8Pin);	break;
    20a8:	a5 e3       	ldi	r26, 0x35	; 53
    20aa:	b0 e0       	ldi	r27, 0x00	; 0
    20ac:	e5 e3       	ldi	r30, 0x35	; 53
    20ae:	f0 e0       	ldi	r31, 0x00	; 0
    20b0:	80 81       	ld	r24, Z
    20b2:	48 2f       	mov	r20, r24
    20b4:	8b 81       	ldd	r24, Y+3	; 0x03
    20b6:	28 2f       	mov	r18, r24
    20b8:	30 e0       	ldi	r19, 0x00	; 0
    20ba:	81 e0       	ldi	r24, 0x01	; 1
    20bc:	90 e0       	ldi	r25, 0x00	; 0
    20be:	02 2e       	mov	r0, r18
    20c0:	02 c0       	rjmp	.+4      	; 0x20c6 <DIO_u8SetPinValue+0xd8>
    20c2:	88 0f       	add	r24, r24
    20c4:	99 1f       	adc	r25, r25
    20c6:	0a 94       	dec	r0
    20c8:	e2 f7       	brpl	.-8      	; 0x20c2 <DIO_u8SetPinValue+0xd4>
    20ca:	84 2b       	or	r24, r20
    20cc:	8c 93       	st	X, r24
    20ce:	97 c0       	rjmp	.+302    	; 0x21fe <DIO_u8SetPinValue+0x210>
				case DIO_u8PORTD:  SET_BIT(PORTD_REG,Copy_u8Pin);	break;
    20d0:	a2 e3       	ldi	r26, 0x32	; 50
    20d2:	b0 e0       	ldi	r27, 0x00	; 0
    20d4:	e2 e3       	ldi	r30, 0x32	; 50
    20d6:	f0 e0       	ldi	r31, 0x00	; 0
    20d8:	80 81       	ld	r24, Z
    20da:	48 2f       	mov	r20, r24
    20dc:	8b 81       	ldd	r24, Y+3	; 0x03
    20de:	28 2f       	mov	r18, r24
    20e0:	30 e0       	ldi	r19, 0x00	; 0
    20e2:	81 e0       	ldi	r24, 0x01	; 1
    20e4:	90 e0       	ldi	r25, 0x00	; 0
    20e6:	02 2e       	mov	r0, r18
    20e8:	02 c0       	rjmp	.+4      	; 0x20ee <DIO_u8SetPinValue+0x100>
    20ea:	88 0f       	add	r24, r24
    20ec:	99 1f       	adc	r25, r25
    20ee:	0a 94       	dec	r0
    20f0:	e2 f7       	brpl	.-8      	; 0x20ea <DIO_u8SetPinValue+0xfc>
    20f2:	84 2b       	or	r24, r20
    20f4:	8c 93       	st	X, r24
    20f6:	83 c0       	rjmp	.+262    	; 0x21fe <DIO_u8SetPinValue+0x210>
				default:		   Local_u8ErrorState = 1; break;	
    20f8:	81 e0       	ldi	r24, 0x01	; 1
    20fa:	89 83       	std	Y+1, r24	; 0x01
    20fc:	80 c0       	rjmp	.+256    	; 0x21fe <DIO_u8SetPinValue+0x210>
			}
		}
		else if (Copy_u8Value == DIO_u8PIN_LOW)
    20fe:	8c 81       	ldd	r24, Y+4	; 0x04
    2100:	88 23       	and	r24, r24
    2102:	09 f0       	breq	.+2      	; 0x2106 <DIO_u8SetPinValue+0x118>
    2104:	77 c0       	rjmp	.+238    	; 0x21f4 <DIO_u8SetPinValue+0x206>
		{
			switch(Copy_u8Port)
    2106:	8a 81       	ldd	r24, Y+2	; 0x02
    2108:	28 2f       	mov	r18, r24
    210a:	30 e0       	ldi	r19, 0x00	; 0
    210c:	3e 83       	std	Y+6, r19	; 0x06
    210e:	2d 83       	std	Y+5, r18	; 0x05
    2110:	8d 81       	ldd	r24, Y+5	; 0x05
    2112:	9e 81       	ldd	r25, Y+6	; 0x06
    2114:	81 30       	cpi	r24, 0x01	; 1
    2116:	91 05       	cpc	r25, r1
    2118:	59 f1       	breq	.+86     	; 0x2170 <DIO_u8SetPinValue+0x182>
    211a:	2d 81       	ldd	r18, Y+5	; 0x05
    211c:	3e 81       	ldd	r19, Y+6	; 0x06
    211e:	22 30       	cpi	r18, 0x02	; 2
    2120:	31 05       	cpc	r19, r1
    2122:	2c f4       	brge	.+10     	; 0x212e <DIO_u8SetPinValue+0x140>
    2124:	8d 81       	ldd	r24, Y+5	; 0x05
    2126:	9e 81       	ldd	r25, Y+6	; 0x06
    2128:	00 97       	sbiw	r24, 0x00	; 0
    212a:	69 f0       	breq	.+26     	; 0x2146 <DIO_u8SetPinValue+0x158>
    212c:	60 c0       	rjmp	.+192    	; 0x21ee <DIO_u8SetPinValue+0x200>
    212e:	2d 81       	ldd	r18, Y+5	; 0x05
    2130:	3e 81       	ldd	r19, Y+6	; 0x06
    2132:	22 30       	cpi	r18, 0x02	; 2
    2134:	31 05       	cpc	r19, r1
    2136:	89 f1       	breq	.+98     	; 0x219a <DIO_u8SetPinValue+0x1ac>
    2138:	8d 81       	ldd	r24, Y+5	; 0x05
    213a:	9e 81       	ldd	r25, Y+6	; 0x06
    213c:	83 30       	cpi	r24, 0x03	; 3
    213e:	91 05       	cpc	r25, r1
    2140:	09 f4       	brne	.+2      	; 0x2144 <DIO_u8SetPinValue+0x156>
    2142:	40 c0       	rjmp	.+128    	; 0x21c4 <DIO_u8SetPinValue+0x1d6>
    2144:	54 c0       	rjmp	.+168    	; 0x21ee <DIO_u8SetPinValue+0x200>
			{
				case DIO_u8PORTA:	CLR_BIT(PORTA_REG,Copy_u8Pin);  break;
    2146:	ab e3       	ldi	r26, 0x3B	; 59
    2148:	b0 e0       	ldi	r27, 0x00	; 0
    214a:	eb e3       	ldi	r30, 0x3B	; 59
    214c:	f0 e0       	ldi	r31, 0x00	; 0
    214e:	80 81       	ld	r24, Z
    2150:	48 2f       	mov	r20, r24
    2152:	8b 81       	ldd	r24, Y+3	; 0x03
    2154:	28 2f       	mov	r18, r24
    2156:	30 e0       	ldi	r19, 0x00	; 0
    2158:	81 e0       	ldi	r24, 0x01	; 1
    215a:	90 e0       	ldi	r25, 0x00	; 0
    215c:	02 2e       	mov	r0, r18
    215e:	02 c0       	rjmp	.+4      	; 0x2164 <DIO_u8SetPinValue+0x176>
    2160:	88 0f       	add	r24, r24
    2162:	99 1f       	adc	r25, r25
    2164:	0a 94       	dec	r0
    2166:	e2 f7       	brpl	.-8      	; 0x2160 <DIO_u8SetPinValue+0x172>
    2168:	80 95       	com	r24
    216a:	84 23       	and	r24, r20
    216c:	8c 93       	st	X, r24
    216e:	47 c0       	rjmp	.+142    	; 0x21fe <DIO_u8SetPinValue+0x210>
				case DIO_u8PORTB:	CLR_BIT(PORTB_REG,Copy_u8Pin);  break;
    2170:	a8 e3       	ldi	r26, 0x38	; 56
    2172:	b0 e0       	ldi	r27, 0x00	; 0
    2174:	e8 e3       	ldi	r30, 0x38	; 56
    2176:	f0 e0       	ldi	r31, 0x00	; 0
    2178:	80 81       	ld	r24, Z
    217a:	48 2f       	mov	r20, r24
    217c:	8b 81       	ldd	r24, Y+3	; 0x03
    217e:	28 2f       	mov	r18, r24
    2180:	30 e0       	ldi	r19, 0x00	; 0
    2182:	81 e0       	ldi	r24, 0x01	; 1
    2184:	90 e0       	ldi	r25, 0x00	; 0
    2186:	02 2e       	mov	r0, r18
    2188:	02 c0       	rjmp	.+4      	; 0x218e <DIO_u8SetPinValue+0x1a0>
    218a:	88 0f       	add	r24, r24
    218c:	99 1f       	adc	r25, r25
    218e:	0a 94       	dec	r0
    2190:	e2 f7       	brpl	.-8      	; 0x218a <DIO_u8SetPinValue+0x19c>
    2192:	80 95       	com	r24
    2194:	84 23       	and	r24, r20
    2196:	8c 93       	st	X, r24
    2198:	32 c0       	rjmp	.+100    	; 0x21fe <DIO_u8SetPinValue+0x210>
				case DIO_u8PORTC:	CLR_BIT(PORTC_REG,Copy_u8Pin);  break;
    219a:	a5 e3       	ldi	r26, 0x35	; 53
    219c:	b0 e0       	ldi	r27, 0x00	; 0
    219e:	e5 e3       	ldi	r30, 0x35	; 53
    21a0:	f0 e0       	ldi	r31, 0x00	; 0
    21a2:	80 81       	ld	r24, Z
    21a4:	48 2f       	mov	r20, r24
    21a6:	8b 81       	ldd	r24, Y+3	; 0x03
    21a8:	28 2f       	mov	r18, r24
    21aa:	30 e0       	ldi	r19, 0x00	; 0
    21ac:	81 e0       	ldi	r24, 0x01	; 1
    21ae:	90 e0       	ldi	r25, 0x00	; 0
    21b0:	02 2e       	mov	r0, r18
    21b2:	02 c0       	rjmp	.+4      	; 0x21b8 <DIO_u8SetPinValue+0x1ca>
    21b4:	88 0f       	add	r24, r24
    21b6:	99 1f       	adc	r25, r25
    21b8:	0a 94       	dec	r0
    21ba:	e2 f7       	brpl	.-8      	; 0x21b4 <DIO_u8SetPinValue+0x1c6>
    21bc:	80 95       	com	r24
    21be:	84 23       	and	r24, r20
    21c0:	8c 93       	st	X, r24
    21c2:	1d c0       	rjmp	.+58     	; 0x21fe <DIO_u8SetPinValue+0x210>
				case DIO_u8PORTD:	CLR_BIT(PORTD_REG,Copy_u8Pin);  break;
    21c4:	a2 e3       	ldi	r26, 0x32	; 50
    21c6:	b0 e0       	ldi	r27, 0x00	; 0
    21c8:	e2 e3       	ldi	r30, 0x32	; 50
    21ca:	f0 e0       	ldi	r31, 0x00	; 0
    21cc:	80 81       	ld	r24, Z
    21ce:	48 2f       	mov	r20, r24
    21d0:	8b 81       	ldd	r24, Y+3	; 0x03
    21d2:	28 2f       	mov	r18, r24
    21d4:	30 e0       	ldi	r19, 0x00	; 0
    21d6:	81 e0       	ldi	r24, 0x01	; 1
    21d8:	90 e0       	ldi	r25, 0x00	; 0
    21da:	02 2e       	mov	r0, r18
    21dc:	02 c0       	rjmp	.+4      	; 0x21e2 <DIO_u8SetPinValue+0x1f4>
    21de:	88 0f       	add	r24, r24
    21e0:	99 1f       	adc	r25, r25
    21e2:	0a 94       	dec	r0
    21e4:	e2 f7       	brpl	.-8      	; 0x21de <DIO_u8SetPinValue+0x1f0>
    21e6:	80 95       	com	r24
    21e8:	84 23       	and	r24, r20
    21ea:	8c 93       	st	X, r24
    21ec:	08 c0       	rjmp	.+16     	; 0x21fe <DIO_u8SetPinValue+0x210>
				default : 			Local_u8ErrorState = 1; break;	
    21ee:	81 e0       	ldi	r24, 0x01	; 1
    21f0:	89 83       	std	Y+1, r24	; 0x01
    21f2:	05 c0       	rjmp	.+10     	; 0x21fe <DIO_u8SetPinValue+0x210>
			}
		}
		else
		{
			Local_u8ErrorState = 1;
    21f4:	81 e0       	ldi	r24, 0x01	; 1
    21f6:	89 83       	std	Y+1, r24	; 0x01
    21f8:	02 c0       	rjmp	.+4      	; 0x21fe <DIO_u8SetPinValue+0x210>
		}
		
	}
	else
	{
		Local_u8ErrorState = 1;
    21fa:	81 e0       	ldi	r24, 0x01	; 1
    21fc:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    21fe:	89 81       	ldd	r24, Y+1	; 0x01
}
    2200:	28 96       	adiw	r28, 0x08	; 8
    2202:	0f b6       	in	r0, 0x3f	; 63
    2204:	f8 94       	cli
    2206:	de bf       	out	0x3e, r29	; 62
    2208:	0f be       	out	0x3f, r0	; 63
    220a:	cd bf       	out	0x3d, r28	; 61
    220c:	cf 91       	pop	r28
    220e:	df 91       	pop	r29
    2210:	08 95       	ret

00002212 <DIO_u8SetPortValue>:

/*****************************************************************************************/

u8 DIO_u8SetPortValue(u8 Copy_u8Port, u8 Copy_u8Value)
{
    2212:	df 93       	push	r29
    2214:	cf 93       	push	r28
    2216:	00 d0       	rcall	.+0      	; 0x2218 <DIO_u8SetPortValue+0x6>
    2218:	00 d0       	rcall	.+0      	; 0x221a <DIO_u8SetPortValue+0x8>
    221a:	0f 92       	push	r0
    221c:	cd b7       	in	r28, 0x3d	; 61
    221e:	de b7       	in	r29, 0x3e	; 62
    2220:	8a 83       	std	Y+2, r24	; 0x02
    2222:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = 0;
    2224:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_u8Port)
    2226:	8a 81       	ldd	r24, Y+2	; 0x02
    2228:	28 2f       	mov	r18, r24
    222a:	30 e0       	ldi	r19, 0x00	; 0
    222c:	3d 83       	std	Y+5, r19	; 0x05
    222e:	2c 83       	std	Y+4, r18	; 0x04
    2230:	8c 81       	ldd	r24, Y+4	; 0x04
    2232:	9d 81       	ldd	r25, Y+5	; 0x05
    2234:	81 30       	cpi	r24, 0x01	; 1
    2236:	91 05       	cpc	r25, r1
    2238:	d1 f0       	breq	.+52     	; 0x226e <DIO_u8SetPortValue+0x5c>
    223a:	2c 81       	ldd	r18, Y+4	; 0x04
    223c:	3d 81       	ldd	r19, Y+5	; 0x05
    223e:	22 30       	cpi	r18, 0x02	; 2
    2240:	31 05       	cpc	r19, r1
    2242:	2c f4       	brge	.+10     	; 0x224e <DIO_u8SetPortValue+0x3c>
    2244:	8c 81       	ldd	r24, Y+4	; 0x04
    2246:	9d 81       	ldd	r25, Y+5	; 0x05
    2248:	00 97       	sbiw	r24, 0x00	; 0
    224a:	61 f0       	breq	.+24     	; 0x2264 <DIO_u8SetPortValue+0x52>
    224c:	1f c0       	rjmp	.+62     	; 0x228c <DIO_u8SetPortValue+0x7a>
    224e:	2c 81       	ldd	r18, Y+4	; 0x04
    2250:	3d 81       	ldd	r19, Y+5	; 0x05
    2252:	22 30       	cpi	r18, 0x02	; 2
    2254:	31 05       	cpc	r19, r1
    2256:	81 f0       	breq	.+32     	; 0x2278 <DIO_u8SetPortValue+0x66>
    2258:	8c 81       	ldd	r24, Y+4	; 0x04
    225a:	9d 81       	ldd	r25, Y+5	; 0x05
    225c:	83 30       	cpi	r24, 0x03	; 3
    225e:	91 05       	cpc	r25, r1
    2260:	81 f0       	breq	.+32     	; 0x2282 <DIO_u8SetPortValue+0x70>
    2262:	14 c0       	rjmp	.+40     	; 0x228c <DIO_u8SetPortValue+0x7a>
	{
		case DIO_u8PORTA:  PORTA_REG = Copy_u8Value;	break;
    2264:	eb e3       	ldi	r30, 0x3B	; 59
    2266:	f0 e0       	ldi	r31, 0x00	; 0
    2268:	8b 81       	ldd	r24, Y+3	; 0x03
    226a:	80 83       	st	Z, r24
    226c:	11 c0       	rjmp	.+34     	; 0x2290 <DIO_u8SetPortValue+0x7e>
		case DIO_u8PORTB:  PORTB_REG = Copy_u8Value;	break;
    226e:	e8 e3       	ldi	r30, 0x38	; 56
    2270:	f0 e0       	ldi	r31, 0x00	; 0
    2272:	8b 81       	ldd	r24, Y+3	; 0x03
    2274:	80 83       	st	Z, r24
    2276:	0c c0       	rjmp	.+24     	; 0x2290 <DIO_u8SetPortValue+0x7e>
		case DIO_u8PORTC:  PORTC_REG = Copy_u8Value;	break;
    2278:	e5 e3       	ldi	r30, 0x35	; 53
    227a:	f0 e0       	ldi	r31, 0x00	; 0
    227c:	8b 81       	ldd	r24, Y+3	; 0x03
    227e:	80 83       	st	Z, r24
    2280:	07 c0       	rjmp	.+14     	; 0x2290 <DIO_u8SetPortValue+0x7e>
		case DIO_u8PORTD:  PORTD_REG = Copy_u8Value;	break;
    2282:	e2 e3       	ldi	r30, 0x32	; 50
    2284:	f0 e0       	ldi	r31, 0x00	; 0
    2286:	8b 81       	ldd	r24, Y+3	; 0x03
    2288:	80 83       	st	Z, r24
    228a:	02 c0       	rjmp	.+4      	; 0x2290 <DIO_u8SetPortValue+0x7e>
		default:		   Local_u8ErrorState = 1; break;	
    228c:	81 e0       	ldi	r24, 0x01	; 1
    228e:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    2290:	89 81       	ldd	r24, Y+1	; 0x01
}
    2292:	0f 90       	pop	r0
    2294:	0f 90       	pop	r0
    2296:	0f 90       	pop	r0
    2298:	0f 90       	pop	r0
    229a:	0f 90       	pop	r0
    229c:	cf 91       	pop	r28
    229e:	df 91       	pop	r29
    22a0:	08 95       	ret

000022a2 <DIO_u8TogglePin>:

/*****************************************************************************************/


u8 DIO_u8TogglePin(u8 Copy_u8Port, u8 Copy_u8Pin )
{
    22a2:	df 93       	push	r29
    22a4:	cf 93       	push	r28
    22a6:	00 d0       	rcall	.+0      	; 0x22a8 <DIO_u8TogglePin+0x6>
    22a8:	00 d0       	rcall	.+0      	; 0x22aa <DIO_u8TogglePin+0x8>
    22aa:	0f 92       	push	r0
    22ac:	cd b7       	in	r28, 0x3d	; 61
    22ae:	de b7       	in	r29, 0x3e	; 62
    22b0:	8a 83       	std	Y+2, r24	; 0x02
    22b2:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = 0;
    22b4:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8Pin <= 7)
    22b6:	8b 81       	ldd	r24, Y+3	; 0x03
    22b8:	88 30       	cpi	r24, 0x08	; 8
    22ba:	08 f0       	brcs	.+2      	; 0x22be <DIO_u8TogglePin+0x1c>
    22bc:	72 c0       	rjmp	.+228    	; 0x23a2 <DIO_u8TogglePin+0x100>
	{
		switch (Copy_u8Port)
    22be:	8a 81       	ldd	r24, Y+2	; 0x02
    22c0:	28 2f       	mov	r18, r24
    22c2:	30 e0       	ldi	r19, 0x00	; 0
    22c4:	3d 83       	std	Y+5, r19	; 0x05
    22c6:	2c 83       	std	Y+4, r18	; 0x04
    22c8:	8c 81       	ldd	r24, Y+4	; 0x04
    22ca:	9d 81       	ldd	r25, Y+5	; 0x05
    22cc:	81 30       	cpi	r24, 0x01	; 1
    22ce:	91 05       	cpc	r25, r1
    22d0:	49 f1       	breq	.+82     	; 0x2324 <DIO_u8TogglePin+0x82>
    22d2:	2c 81       	ldd	r18, Y+4	; 0x04
    22d4:	3d 81       	ldd	r19, Y+5	; 0x05
    22d6:	22 30       	cpi	r18, 0x02	; 2
    22d8:	31 05       	cpc	r19, r1
    22da:	2c f4       	brge	.+10     	; 0x22e6 <DIO_u8TogglePin+0x44>
    22dc:	8c 81       	ldd	r24, Y+4	; 0x04
    22de:	9d 81       	ldd	r25, Y+5	; 0x05
    22e0:	00 97       	sbiw	r24, 0x00	; 0
    22e2:	61 f0       	breq	.+24     	; 0x22fc <DIO_u8TogglePin+0x5a>
    22e4:	5b c0       	rjmp	.+182    	; 0x239c <DIO_u8TogglePin+0xfa>
    22e6:	2c 81       	ldd	r18, Y+4	; 0x04
    22e8:	3d 81       	ldd	r19, Y+5	; 0x05
    22ea:	22 30       	cpi	r18, 0x02	; 2
    22ec:	31 05       	cpc	r19, r1
    22ee:	71 f1       	breq	.+92     	; 0x234c <DIO_u8TogglePin+0xaa>
    22f0:	8c 81       	ldd	r24, Y+4	; 0x04
    22f2:	9d 81       	ldd	r25, Y+5	; 0x05
    22f4:	83 30       	cpi	r24, 0x03	; 3
    22f6:	91 05       	cpc	r25, r1
    22f8:	e9 f1       	breq	.+122    	; 0x2374 <DIO_u8TogglePin+0xd2>
    22fa:	50 c0       	rjmp	.+160    	; 0x239c <DIO_u8TogglePin+0xfa>
		{
			case DIO_u8PORTA: TOGGLE_BIT(PORTA_REG,Copy_u8Pin);  break;
    22fc:	ab e3       	ldi	r26, 0x3B	; 59
    22fe:	b0 e0       	ldi	r27, 0x00	; 0
    2300:	eb e3       	ldi	r30, 0x3B	; 59
    2302:	f0 e0       	ldi	r31, 0x00	; 0
    2304:	80 81       	ld	r24, Z
    2306:	48 2f       	mov	r20, r24
    2308:	8b 81       	ldd	r24, Y+3	; 0x03
    230a:	28 2f       	mov	r18, r24
    230c:	30 e0       	ldi	r19, 0x00	; 0
    230e:	81 e0       	ldi	r24, 0x01	; 1
    2310:	90 e0       	ldi	r25, 0x00	; 0
    2312:	02 2e       	mov	r0, r18
    2314:	02 c0       	rjmp	.+4      	; 0x231a <DIO_u8TogglePin+0x78>
    2316:	88 0f       	add	r24, r24
    2318:	99 1f       	adc	r25, r25
    231a:	0a 94       	dec	r0
    231c:	e2 f7       	brpl	.-8      	; 0x2316 <DIO_u8TogglePin+0x74>
    231e:	84 27       	eor	r24, r20
    2320:	8c 93       	st	X, r24
    2322:	41 c0       	rjmp	.+130    	; 0x23a6 <DIO_u8TogglePin+0x104>
			case DIO_u8PORTB: TOGGLE_BIT(PORTB_REG,Copy_u8Pin);  break;
    2324:	a8 e3       	ldi	r26, 0x38	; 56
    2326:	b0 e0       	ldi	r27, 0x00	; 0
    2328:	e8 e3       	ldi	r30, 0x38	; 56
    232a:	f0 e0       	ldi	r31, 0x00	; 0
    232c:	80 81       	ld	r24, Z
    232e:	48 2f       	mov	r20, r24
    2330:	8b 81       	ldd	r24, Y+3	; 0x03
    2332:	28 2f       	mov	r18, r24
    2334:	30 e0       	ldi	r19, 0x00	; 0
    2336:	81 e0       	ldi	r24, 0x01	; 1
    2338:	90 e0       	ldi	r25, 0x00	; 0
    233a:	02 2e       	mov	r0, r18
    233c:	02 c0       	rjmp	.+4      	; 0x2342 <DIO_u8TogglePin+0xa0>
    233e:	88 0f       	add	r24, r24
    2340:	99 1f       	adc	r25, r25
    2342:	0a 94       	dec	r0
    2344:	e2 f7       	brpl	.-8      	; 0x233e <DIO_u8TogglePin+0x9c>
    2346:	84 27       	eor	r24, r20
    2348:	8c 93       	st	X, r24
    234a:	2d c0       	rjmp	.+90     	; 0x23a6 <DIO_u8TogglePin+0x104>
			case DIO_u8PORTC: TOGGLE_BIT(PORTC_REG,Copy_u8Pin);  break;
    234c:	a5 e3       	ldi	r26, 0x35	; 53
    234e:	b0 e0       	ldi	r27, 0x00	; 0
    2350:	e5 e3       	ldi	r30, 0x35	; 53
    2352:	f0 e0       	ldi	r31, 0x00	; 0
    2354:	80 81       	ld	r24, Z
    2356:	48 2f       	mov	r20, r24
    2358:	8b 81       	ldd	r24, Y+3	; 0x03
    235a:	28 2f       	mov	r18, r24
    235c:	30 e0       	ldi	r19, 0x00	; 0
    235e:	81 e0       	ldi	r24, 0x01	; 1
    2360:	90 e0       	ldi	r25, 0x00	; 0
    2362:	02 2e       	mov	r0, r18
    2364:	02 c0       	rjmp	.+4      	; 0x236a <DIO_u8TogglePin+0xc8>
    2366:	88 0f       	add	r24, r24
    2368:	99 1f       	adc	r25, r25
    236a:	0a 94       	dec	r0
    236c:	e2 f7       	brpl	.-8      	; 0x2366 <DIO_u8TogglePin+0xc4>
    236e:	84 27       	eor	r24, r20
    2370:	8c 93       	st	X, r24
    2372:	19 c0       	rjmp	.+50     	; 0x23a6 <DIO_u8TogglePin+0x104>
			case DIO_u8PORTD: TOGGLE_BIT(PORTD_REG,Copy_u8Pin);  break;
    2374:	a2 e3       	ldi	r26, 0x32	; 50
    2376:	b0 e0       	ldi	r27, 0x00	; 0
    2378:	e2 e3       	ldi	r30, 0x32	; 50
    237a:	f0 e0       	ldi	r31, 0x00	; 0
    237c:	80 81       	ld	r24, Z
    237e:	48 2f       	mov	r20, r24
    2380:	8b 81       	ldd	r24, Y+3	; 0x03
    2382:	28 2f       	mov	r18, r24
    2384:	30 e0       	ldi	r19, 0x00	; 0
    2386:	81 e0       	ldi	r24, 0x01	; 1
    2388:	90 e0       	ldi	r25, 0x00	; 0
    238a:	02 2e       	mov	r0, r18
    238c:	02 c0       	rjmp	.+4      	; 0x2392 <DIO_u8TogglePin+0xf0>
    238e:	88 0f       	add	r24, r24
    2390:	99 1f       	adc	r25, r25
    2392:	0a 94       	dec	r0
    2394:	e2 f7       	brpl	.-8      	; 0x238e <DIO_u8TogglePin+0xec>
    2396:	84 27       	eor	r24, r20
    2398:	8c 93       	st	X, r24
    239a:	05 c0       	rjmp	.+10     	; 0x23a6 <DIO_u8TogglePin+0x104>
			default: 	      Local_u8ErrorState = 1;
    239c:	81 e0       	ldi	r24, 0x01	; 1
    239e:	89 83       	std	Y+1, r24	; 0x01
    23a0:	02 c0       	rjmp	.+4      	; 0x23a6 <DIO_u8TogglePin+0x104>
		}
	}
	else
	{
		Local_u8ErrorState = 1;
    23a2:	81 e0       	ldi	r24, 0x01	; 1
    23a4:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    23a6:	89 81       	ldd	r24, Y+1	; 0x01
}
    23a8:	0f 90       	pop	r0
    23aa:	0f 90       	pop	r0
    23ac:	0f 90       	pop	r0
    23ae:	0f 90       	pop	r0
    23b0:	0f 90       	pop	r0
    23b2:	cf 91       	pop	r28
    23b4:	df 91       	pop	r29
    23b6:	08 95       	ret

000023b8 <EXTI_voidInit>:
#include "EXTI_private.h"
#include "EXTI_interface.h"


void EXTI_voidInit(void)
{
    23b8:	df 93       	push	r29
    23ba:	cf 93       	push	r28
    23bc:	cd b7       	in	r28, 0x3d	; 61
    23be:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(MCUCR,ISC01);
#elif  EXTI0_SENSING_MODE == FALLING_EDGE
	CLR_BIT(MCUCR,ISC00);
	SET_BIT(MCUCR,ISC01);
#elif EXTI0_SENSING_MODE == RISING_EDGE
	SET_BIT(MCUCR,ISC00);
    23c0:	a5 e5       	ldi	r26, 0x55	; 85
    23c2:	b0 e0       	ldi	r27, 0x00	; 0
    23c4:	e5 e5       	ldi	r30, 0x55	; 85
    23c6:	f0 e0       	ldi	r31, 0x00	; 0
    23c8:	80 81       	ld	r24, Z
    23ca:	81 60       	ori	r24, 0x01	; 1
    23cc:	8c 93       	st	X, r24
	SET_BIT(MCUCR,ISC01);
    23ce:	a5 e5       	ldi	r26, 0x55	; 85
    23d0:	b0 e0       	ldi	r27, 0x00	; 0
    23d2:	e5 e5       	ldi	r30, 0x55	; 85
    23d4:	f0 e0       	ldi	r31, 0x00	; 0
    23d6:	80 81       	ld	r24, Z
    23d8:	82 60       	ori	r24, 0x02	; 2
    23da:	8c 93       	st	X, r24
	CLR_BIT(MCUCR,ISC11);
#elif  EXTI1_SENSING_MODE == FALLING_EDGE
	CLR_BIT(MCUCR,ISC10);
	SET_BIT(MCUCR,ISC11);
#elif EXTI1_SENSING_MODE == RISING_EDGE
	SET_BIT(MCUCR,ISC10);
    23dc:	a5 e5       	ldi	r26, 0x55	; 85
    23de:	b0 e0       	ldi	r27, 0x00	; 0
    23e0:	e5 e5       	ldi	r30, 0x55	; 85
    23e2:	f0 e0       	ldi	r31, 0x00	; 0
    23e4:	80 81       	ld	r24, Z
    23e6:	84 60       	ori	r24, 0x04	; 4
    23e8:	8c 93       	st	X, r24
	SET_BIT(MCUCR,ISC11);
    23ea:	a5 e5       	ldi	r26, 0x55	; 85
    23ec:	b0 e0       	ldi	r27, 0x00	; 0
    23ee:	e5 e5       	ldi	r30, 0x55	; 85
    23f0:	f0 e0       	ldi	r31, 0x00	; 0
    23f2:	80 81       	ld	r24, Z
    23f4:	88 60       	ori	r24, 0x08	; 8
    23f6:	8c 93       	st	X, r24

	//EXTI 0 SENSING  MODE
#if EXTI2_SENSING_MODE == FALLING_EDGE
	CLR_BIT(MCUCSR,ISC2);
#elif  EXTI2_SENSING_MODE == RISING_EDGE
	SET_BIT(MCUCSR,ISC2);
    23f8:	a4 e5       	ldi	r26, 0x54	; 84
    23fa:	b0 e0       	ldi	r27, 0x00	; 0
    23fc:	e4 e5       	ldi	r30, 0x54	; 84
    23fe:	f0 e0       	ldi	r31, 0x00	; 0
    2400:	80 81       	ld	r24, Z
    2402:	80 64       	ori	r24, 0x40	; 64
    2404:	8c 93       	st	X, r24
#endif

}
    2406:	cf 91       	pop	r28
    2408:	df 91       	pop	r29
    240a:	08 95       	ret

0000240c <EXTI0_voidEnable>:


void EXTI0_voidEnable(void)
{
    240c:	df 93       	push	r29
    240e:	cf 93       	push	r28
    2410:	cd b7       	in	r28, 0x3d	; 61
    2412:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(GICR,EXTI0_EN);
    2414:	ab e5       	ldi	r26, 0x5B	; 91
    2416:	b0 e0       	ldi	r27, 0x00	; 0
    2418:	eb e5       	ldi	r30, 0x5B	; 91
    241a:	f0 e0       	ldi	r31, 0x00	; 0
    241c:	80 81       	ld	r24, Z
    241e:	80 64       	ori	r24, 0x40	; 64
    2420:	8c 93       	st	X, r24
}
    2422:	cf 91       	pop	r28
    2424:	df 91       	pop	r29
    2426:	08 95       	ret

00002428 <EXTI0_voidDisable>:

void EXTI0_voidDisable(void)
{
    2428:	df 93       	push	r29
    242a:	cf 93       	push	r28
    242c:	cd b7       	in	r28, 0x3d	; 61
    242e:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(GICR,EXTI0_EN);
    2430:	ab e5       	ldi	r26, 0x5B	; 91
    2432:	b0 e0       	ldi	r27, 0x00	; 0
    2434:	eb e5       	ldi	r30, 0x5B	; 91
    2436:	f0 e0       	ldi	r31, 0x00	; 0
    2438:	80 81       	ld	r24, Z
    243a:	8f 7b       	andi	r24, 0xBF	; 191
    243c:	8c 93       	st	X, r24
}
    243e:	cf 91       	pop	r28
    2440:	df 91       	pop	r29
    2442:	08 95       	ret

00002444 <EXTI1_voidEnable>:

void EXTI1_voidEnable(void)
{
    2444:	df 93       	push	r29
    2446:	cf 93       	push	r28
    2448:	cd b7       	in	r28, 0x3d	; 61
    244a:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(GICR,EXTI1_EN);
    244c:	ab e5       	ldi	r26, 0x5B	; 91
    244e:	b0 e0       	ldi	r27, 0x00	; 0
    2450:	eb e5       	ldi	r30, 0x5B	; 91
    2452:	f0 e0       	ldi	r31, 0x00	; 0
    2454:	80 81       	ld	r24, Z
    2456:	80 68       	ori	r24, 0x80	; 128
    2458:	8c 93       	st	X, r24
}
    245a:	cf 91       	pop	r28
    245c:	df 91       	pop	r29
    245e:	08 95       	ret

00002460 <EXTI1_voidDisable>:

void EXTI1_voidDisable(void)
{
    2460:	df 93       	push	r29
    2462:	cf 93       	push	r28
    2464:	cd b7       	in	r28, 0x3d	; 61
    2466:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(GICR,EXTI1_EN);
    2468:	ab e5       	ldi	r26, 0x5B	; 91
    246a:	b0 e0       	ldi	r27, 0x00	; 0
    246c:	eb e5       	ldi	r30, 0x5B	; 91
    246e:	f0 e0       	ldi	r31, 0x00	; 0
    2470:	80 81       	ld	r24, Z
    2472:	8f 77       	andi	r24, 0x7F	; 127
    2474:	8c 93       	st	X, r24
}
    2476:	cf 91       	pop	r28
    2478:	df 91       	pop	r29
    247a:	08 95       	ret

0000247c <EXTI2_voidEnable>:

void EXTI2_voidEnable(void)
{
    247c:	df 93       	push	r29
    247e:	cf 93       	push	r28
    2480:	cd b7       	in	r28, 0x3d	; 61
    2482:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(GICR,EXTI2_EN);
    2484:	ab e5       	ldi	r26, 0x5B	; 91
    2486:	b0 e0       	ldi	r27, 0x00	; 0
    2488:	eb e5       	ldi	r30, 0x5B	; 91
    248a:	f0 e0       	ldi	r31, 0x00	; 0
    248c:	80 81       	ld	r24, Z
    248e:	80 62       	ori	r24, 0x20	; 32
    2490:	8c 93       	st	X, r24
}
    2492:	cf 91       	pop	r28
    2494:	df 91       	pop	r29
    2496:	08 95       	ret

00002498 <EXTI2_voidDisable>:

void EXTI2_voidDisable(void)
{
    2498:	df 93       	push	r29
    249a:	cf 93       	push	r28
    249c:	cd b7       	in	r28, 0x3d	; 61
    249e:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(GICR,EXTI2_EN);
    24a0:	ab e5       	ldi	r26, 0x5B	; 91
    24a2:	b0 e0       	ldi	r27, 0x00	; 0
    24a4:	eb e5       	ldi	r30, 0x5B	; 91
    24a6:	f0 e0       	ldi	r31, 0x00	; 0
    24a8:	80 81       	ld	r24, Z
    24aa:	8f 7d       	andi	r24, 0xDF	; 223
    24ac:	8c 93       	st	X, r24
}
    24ae:	cf 91       	pop	r28
    24b0:	df 91       	pop	r29
    24b2:	08 95       	ret

000024b4 <EXTI0_voidSetSignalch>:



void EXTI0_voidSetSignalch(u8 Copy_u8Sence)
{
    24b4:	df 93       	push	r29
    24b6:	cf 93       	push	r28
    24b8:	0f 92       	push	r0
    24ba:	cd b7       	in	r28, 0x3d	; 61
    24bc:	de b7       	in	r29, 0x3e	; 62
    24be:	89 83       	std	Y+1, r24	; 0x01
if(Copy_u8Sence == FALLING_EDGE)
    24c0:	89 81       	ldd	r24, Y+1	; 0x01
    24c2:	82 30       	cpi	r24, 0x02	; 2
    24c4:	79 f4       	brne	.+30     	; 0x24e4 <EXTI0_voidSetSignalch+0x30>
  {
	SET_BIT(MCUCR,ISC01);
    24c6:	a5 e5       	ldi	r26, 0x55	; 85
    24c8:	b0 e0       	ldi	r27, 0x00	; 0
    24ca:	e5 e5       	ldi	r30, 0x55	; 85
    24cc:	f0 e0       	ldi	r31, 0x00	; 0
    24ce:	80 81       	ld	r24, Z
    24d0:	82 60       	ori	r24, 0x02	; 2
    24d2:	8c 93       	st	X, r24
	CLR_BIT(MCUCR,ISC00);
    24d4:	a5 e5       	ldi	r26, 0x55	; 85
    24d6:	b0 e0       	ldi	r27, 0x00	; 0
    24d8:	e5 e5       	ldi	r30, 0x55	; 85
    24da:	f0 e0       	ldi	r31, 0x00	; 0
    24dc:	80 81       	ld	r24, Z
    24de:	8e 7f       	andi	r24, 0xFE	; 254
    24e0:	8c 93       	st	X, r24
    24e2:	11 c0       	rjmp	.+34     	; 0x2506 <EXTI0_voidSetSignalch+0x52>
  }
else if(Copy_u8Sence == RISING_EDGE)
    24e4:	89 81       	ldd	r24, Y+1	; 0x01
    24e6:	83 30       	cpi	r24, 0x03	; 3
    24e8:	71 f4       	brne	.+28     	; 0x2506 <EXTI0_voidSetSignalch+0x52>
  {
	SET_BIT(MCUCR,ISC00);
    24ea:	a5 e5       	ldi	r26, 0x55	; 85
    24ec:	b0 e0       	ldi	r27, 0x00	; 0
    24ee:	e5 e5       	ldi	r30, 0x55	; 85
    24f0:	f0 e0       	ldi	r31, 0x00	; 0
    24f2:	80 81       	ld	r24, Z
    24f4:	81 60       	ori	r24, 0x01	; 1
    24f6:	8c 93       	st	X, r24
	SET_BIT(MCUCR,ISC01);
    24f8:	a5 e5       	ldi	r26, 0x55	; 85
    24fa:	b0 e0       	ldi	r27, 0x00	; 0
    24fc:	e5 e5       	ldi	r30, 0x55	; 85
    24fe:	f0 e0       	ldi	r31, 0x00	; 0
    2500:	80 81       	ld	r24, Z
    2502:	82 60       	ori	r24, 0x02	; 2
    2504:	8c 93       	st	X, r24
  }
}
    2506:	0f 90       	pop	r0
    2508:	cf 91       	pop	r28
    250a:	df 91       	pop	r29
    250c:	08 95       	ret

0000250e <EXTI0_CallBack>:

void (*EXTI0_Ptr)(void);

void EXTI0_CallBack(void(*Ptr)(void))
{
    250e:	df 93       	push	r29
    2510:	cf 93       	push	r28
    2512:	00 d0       	rcall	.+0      	; 0x2514 <EXTI0_CallBack+0x6>
    2514:	cd b7       	in	r28, 0x3d	; 61
    2516:	de b7       	in	r29, 0x3e	; 62
    2518:	9a 83       	std	Y+2, r25	; 0x02
    251a:	89 83       	std	Y+1, r24	; 0x01
	EXTI0_Ptr = Ptr;
    251c:	89 81       	ldd	r24, Y+1	; 0x01
    251e:	9a 81       	ldd	r25, Y+2	; 0x02
    2520:	90 93 a2 01 	sts	0x01A2, r25
    2524:	80 93 a1 01 	sts	0x01A1, r24
}
    2528:	0f 90       	pop	r0
    252a:	0f 90       	pop	r0
    252c:	cf 91       	pop	r28
    252e:	df 91       	pop	r29
    2530:	08 95       	ret

00002532 <__vector_1>:

void __vector_1(void) __attribute__((signal,used,externally_visible));  //to avoid optimization
void __vector_1(void)
{
    2532:	1f 92       	push	r1
    2534:	0f 92       	push	r0
    2536:	0f b6       	in	r0, 0x3f	; 63
    2538:	0f 92       	push	r0
    253a:	11 24       	eor	r1, r1
    253c:	2f 93       	push	r18
    253e:	3f 93       	push	r19
    2540:	4f 93       	push	r20
    2542:	5f 93       	push	r21
    2544:	6f 93       	push	r22
    2546:	7f 93       	push	r23
    2548:	8f 93       	push	r24
    254a:	9f 93       	push	r25
    254c:	af 93       	push	r26
    254e:	bf 93       	push	r27
    2550:	ef 93       	push	r30
    2552:	ff 93       	push	r31
    2554:	df 93       	push	r29
    2556:	cf 93       	push	r28
    2558:	cd b7       	in	r28, 0x3d	; 61
    255a:	de b7       	in	r29, 0x3e	; 62
	if(EXTI0_Ptr!= NULL)
    255c:	80 91 a1 01 	lds	r24, 0x01A1
    2560:	90 91 a2 01 	lds	r25, 0x01A2
    2564:	00 97       	sbiw	r24, 0x00	; 0
    2566:	29 f0       	breq	.+10     	; 0x2572 <__vector_1+0x40>
		EXTI0_Ptr();
    2568:	e0 91 a1 01 	lds	r30, 0x01A1
    256c:	f0 91 a2 01 	lds	r31, 0x01A2
    2570:	09 95       	icall
}
    2572:	cf 91       	pop	r28
    2574:	df 91       	pop	r29
    2576:	ff 91       	pop	r31
    2578:	ef 91       	pop	r30
    257a:	bf 91       	pop	r27
    257c:	af 91       	pop	r26
    257e:	9f 91       	pop	r25
    2580:	8f 91       	pop	r24
    2582:	7f 91       	pop	r23
    2584:	6f 91       	pop	r22
    2586:	5f 91       	pop	r21
    2588:	4f 91       	pop	r20
    258a:	3f 91       	pop	r19
    258c:	2f 91       	pop	r18
    258e:	0f 90       	pop	r0
    2590:	0f be       	out	0x3f, r0	; 63
    2592:	0f 90       	pop	r0
    2594:	1f 90       	pop	r1
    2596:	18 95       	reti

00002598 <EXTI1_CallBack>:


void (*EXTI1_Ptr)(void);

void EXTI1_CallBack(void(*Ptr)(void))
{
    2598:	df 93       	push	r29
    259a:	cf 93       	push	r28
    259c:	00 d0       	rcall	.+0      	; 0x259e <EXTI1_CallBack+0x6>
    259e:	cd b7       	in	r28, 0x3d	; 61
    25a0:	de b7       	in	r29, 0x3e	; 62
    25a2:	9a 83       	std	Y+2, r25	; 0x02
    25a4:	89 83       	std	Y+1, r24	; 0x01
	EXTI1_Ptr = Ptr;
    25a6:	89 81       	ldd	r24, Y+1	; 0x01
    25a8:	9a 81       	ldd	r25, Y+2	; 0x02
    25aa:	90 93 a0 01 	sts	0x01A0, r25
    25ae:	80 93 9f 01 	sts	0x019F, r24
}
    25b2:	0f 90       	pop	r0
    25b4:	0f 90       	pop	r0
    25b6:	cf 91       	pop	r28
    25b8:	df 91       	pop	r29
    25ba:	08 95       	ret

000025bc <__vector_2>:

void __vector_2(void) __attribute__((signal,used,externally_visible));  //to avoid optimization
void __vector_2(void)
{
    25bc:	1f 92       	push	r1
    25be:	0f 92       	push	r0
    25c0:	0f b6       	in	r0, 0x3f	; 63
    25c2:	0f 92       	push	r0
    25c4:	11 24       	eor	r1, r1
    25c6:	2f 93       	push	r18
    25c8:	3f 93       	push	r19
    25ca:	4f 93       	push	r20
    25cc:	5f 93       	push	r21
    25ce:	6f 93       	push	r22
    25d0:	7f 93       	push	r23
    25d2:	8f 93       	push	r24
    25d4:	9f 93       	push	r25
    25d6:	af 93       	push	r26
    25d8:	bf 93       	push	r27
    25da:	ef 93       	push	r30
    25dc:	ff 93       	push	r31
    25de:	df 93       	push	r29
    25e0:	cf 93       	push	r28
    25e2:	cd b7       	in	r28, 0x3d	; 61
    25e4:	de b7       	in	r29, 0x3e	; 62
	if(EXTI1_Ptr!= NULL)
    25e6:	80 91 9f 01 	lds	r24, 0x019F
    25ea:	90 91 a0 01 	lds	r25, 0x01A0
    25ee:	00 97       	sbiw	r24, 0x00	; 0
    25f0:	29 f0       	breq	.+10     	; 0x25fc <__vector_2+0x40>
		EXTI1_Ptr();
    25f2:	e0 91 9f 01 	lds	r30, 0x019F
    25f6:	f0 91 a0 01 	lds	r31, 0x01A0
    25fa:	09 95       	icall
}
    25fc:	cf 91       	pop	r28
    25fe:	df 91       	pop	r29
    2600:	ff 91       	pop	r31
    2602:	ef 91       	pop	r30
    2604:	bf 91       	pop	r27
    2606:	af 91       	pop	r26
    2608:	9f 91       	pop	r25
    260a:	8f 91       	pop	r24
    260c:	7f 91       	pop	r23
    260e:	6f 91       	pop	r22
    2610:	5f 91       	pop	r21
    2612:	4f 91       	pop	r20
    2614:	3f 91       	pop	r19
    2616:	2f 91       	pop	r18
    2618:	0f 90       	pop	r0
    261a:	0f be       	out	0x3f, r0	; 63
    261c:	0f 90       	pop	r0
    261e:	1f 90       	pop	r1
    2620:	18 95       	reti

00002622 <EXTI2_CallBack>:


void (*EXTI2_Ptr)(void) = NULL;

void EXTI2_CallBack(void(*Ptr)(void))
{
    2622:	df 93       	push	r29
    2624:	cf 93       	push	r28
    2626:	00 d0       	rcall	.+0      	; 0x2628 <EXTI2_CallBack+0x6>
    2628:	cd b7       	in	r28, 0x3d	; 61
    262a:	de b7       	in	r29, 0x3e	; 62
    262c:	9a 83       	std	Y+2, r25	; 0x02
    262e:	89 83       	std	Y+1, r24	; 0x01
	EXTI2_Ptr = Ptr;
    2630:	89 81       	ldd	r24, Y+1	; 0x01
    2632:	9a 81       	ldd	r25, Y+2	; 0x02
    2634:	90 93 97 01 	sts	0x0197, r25
    2638:	80 93 96 01 	sts	0x0196, r24
}
    263c:	0f 90       	pop	r0
    263e:	0f 90       	pop	r0
    2640:	cf 91       	pop	r28
    2642:	df 91       	pop	r29
    2644:	08 95       	ret

00002646 <__vector_3>:

void __vector_3(void) __attribute__((signal,used,externally_visible));  //to avoid optimization
void __vector_3(void)
{
    2646:	1f 92       	push	r1
    2648:	0f 92       	push	r0
    264a:	0f b6       	in	r0, 0x3f	; 63
    264c:	0f 92       	push	r0
    264e:	11 24       	eor	r1, r1
    2650:	2f 93       	push	r18
    2652:	3f 93       	push	r19
    2654:	4f 93       	push	r20
    2656:	5f 93       	push	r21
    2658:	6f 93       	push	r22
    265a:	7f 93       	push	r23
    265c:	8f 93       	push	r24
    265e:	9f 93       	push	r25
    2660:	af 93       	push	r26
    2662:	bf 93       	push	r27
    2664:	ef 93       	push	r30
    2666:	ff 93       	push	r31
    2668:	df 93       	push	r29
    266a:	cf 93       	push	r28
    266c:	cd b7       	in	r28, 0x3d	; 61
    266e:	de b7       	in	r29, 0x3e	; 62
	if(EXTI2_Ptr!= NULL)
    2670:	80 91 96 01 	lds	r24, 0x0196
    2674:	90 91 97 01 	lds	r25, 0x0197
    2678:	00 97       	sbiw	r24, 0x00	; 0
    267a:	29 f0       	breq	.+10     	; 0x2686 <__vector_3+0x40>
		EXTI2_Ptr();
    267c:	e0 91 96 01 	lds	r30, 0x0196
    2680:	f0 91 97 01 	lds	r31, 0x0197
    2684:	09 95       	icall
}
    2686:	cf 91       	pop	r28
    2688:	df 91       	pop	r29
    268a:	ff 91       	pop	r31
    268c:	ef 91       	pop	r30
    268e:	bf 91       	pop	r27
    2690:	af 91       	pop	r26
    2692:	9f 91       	pop	r25
    2694:	8f 91       	pop	r24
    2696:	7f 91       	pop	r23
    2698:	6f 91       	pop	r22
    269a:	5f 91       	pop	r21
    269c:	4f 91       	pop	r20
    269e:	3f 91       	pop	r19
    26a0:	2f 91       	pop	r18
    26a2:	0f 90       	pop	r0
    26a4:	0f be       	out	0x3f, r0	; 63
    26a6:	0f 90       	pop	r0
    26a8:	1f 90       	pop	r1
    26aa:	18 95       	reti

000026ac <GIE_voidEnable>:
#include "GIE_interface.h"



void GIE_voidEnable(void)
{
    26ac:	df 93       	push	r29
    26ae:	cf 93       	push	r28
    26b0:	cd b7       	in	r28, 0x3d	; 61
    26b2:	de b7       	in	r29, 0x3e	; 62
  SET_BIT (SREG,7);
    26b4:	af e5       	ldi	r26, 0x5F	; 95
    26b6:	b0 e0       	ldi	r27, 0x00	; 0
    26b8:	ef e5       	ldi	r30, 0x5F	; 95
    26ba:	f0 e0       	ldi	r31, 0x00	; 0
    26bc:	80 81       	ld	r24, Z
    26be:	80 68       	ori	r24, 0x80	; 128
    26c0:	8c 93       	st	X, r24
}
    26c2:	cf 91       	pop	r28
    26c4:	df 91       	pop	r29
    26c6:	08 95       	ret

000026c8 <GIE_voidDisable>:

void GIE_voidDisable(void)
{
    26c8:	df 93       	push	r29
    26ca:	cf 93       	push	r28
    26cc:	cd b7       	in	r28, 0x3d	; 61
    26ce:	de b7       	in	r29, 0x3e	; 62
  CLR_BIT (SREG,7);
    26d0:	af e5       	ldi	r26, 0x5F	; 95
    26d2:	b0 e0       	ldi	r27, 0x00	; 0
    26d4:	ef e5       	ldi	r30, 0x5F	; 95
    26d6:	f0 e0       	ldi	r31, 0x00	; 0
    26d8:	80 81       	ld	r24, Z
    26da:	8f 77       	andi	r24, 0x7F	; 127
    26dc:	8c 93       	st	X, r24
}
    26de:	cf 91       	pop	r28
    26e0:	df 91       	pop	r29
    26e2:	08 95       	ret

000026e4 <main>:
volatile u8 Channels[3]={0,1,4};
volatile u16 Readings[3]={0,0,0};
volatile u8 ChannelIndex = 0;

int main (void)
{
    26e4:	df 93       	push	r29
    26e6:	cf 93       	push	r28
    26e8:	00 d0       	rcall	.+0      	; 0x26ea <main+0x6>
    26ea:	cd b7       	in	r28, 0x3d	; 61
    26ec:	de b7       	in	r29, 0x3e	; 62
	ADC_SetCallback(ADC_CHAINING_ISR);
    26ee:	89 ed       	ldi	r24, 0xD9	; 217
    26f0:	94 e1       	ldi	r25, 0x14	; 20
    26f2:	0e 94 9e 07 	call	0xf3c	; 0xf3c <ADC_SetCallback>
	EXTI0_CallBack(EXTI0_ISR);
    26f6:	8f e7       	ldi	r24, 0x7F	; 127
    26f8:	94 e1       	ldi	r25, 0x14	; 20
    26fa:	0e 94 87 12 	call	0x250e	; 0x250e <EXTI0_CallBack>
	EXTI1_CallBack(EXTI1_ISR);
    26fe:	8d e9       	ldi	r24, 0x9D	; 157
    2700:	94 e1       	ldi	r25, 0x14	; 20
    2702:	0e 94 cc 12 	call	0x2598	; 0x2598 <EXTI1_CallBack>
    EXTI2_CallBack(EXTI2_ISR);
    2706:	8b eb       	ldi	r24, 0xBB	; 187
    2708:	94 e1       	ldi	r25, 0x14	; 20
    270a:	0e 94 11 13 	call	0x2622	; 0x2622 <EXTI2_CallBack>


	DIO_voidInit();
    270e:	0e 94 00 0f 	call	0x1e00	; 0x1e00 <DIO_voidInit>
	EXTI_voidInit();
    2712:	0e 94 dc 11 	call	0x23b8	; 0x23b8 <EXTI_voidInit>
	ADC_voidInit();
    2716:	0e 94 9b 06 	call	0xd36	; 0xd36 <ADC_voidInit>
	CLCD_voidInit();
    271a:	0e 94 e7 07 	call	0xfce	; 0xfce <CLCD_voidInit>

	GIE_voidEnable();
    271e:	0e 94 56 13 	call	0x26ac	; 0x26ac <GIE_voidEnable>

	ADC_voidEnable();
    2722:	0e 94 d3 06 	call	0xda6	; 0xda6 <ADC_voidEnable>
	ADC_voidInterruptEnable();
    2726:	0e 94 82 07 	call	0xf04	; 0xf04 <ADC_voidInterruptEnable>

	EXTI0_voidEnable();
    272a:	0e 94 06 12 	call	0x240c	; 0x240c <EXTI0_voidEnable>
	EXTI1_voidEnable();
    272e:	0e 94 22 12 	call	0x2444	; 0x2444 <EXTI1_voidEnable>
	EXTI2_voidEnable();
    2732:	0e 94 3e 12 	call	0x247c	; 0x247c <EXTI2_voidEnable>


	DIO_u8SetPinValue(DIO_u8PORTD,DIO_u8PIN2,DIO_u8PIN_LOW);
    2736:	83 e0       	ldi	r24, 0x03	; 3
    2738:	62 e0       	ldi	r22, 0x02	; 2
    273a:	40 e0       	ldi	r20, 0x00	; 0
    273c:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	DIO_u8SetPinValue(DIO_u8PORTD,DIO_u8PIN3,DIO_u8PIN_LOW);
    2740:	83 e0       	ldi	r24, 0x03	; 3
    2742:	63 e0       	ldi	r22, 0x03	; 3
    2744:	40 e0       	ldi	r20, 0x00	; 0
    2746:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	DIO_u8SetPinValue(DIO_u8PORTB,DIO_u8PIN2,DIO_u8PIN_LOW);
    274a:	81 e0       	ldi	r24, 0x01	; 1
    274c:	62 e0       	ldi	r22, 0x02	; 2
    274e:	40 e0       	ldi	r20, 0x00	; 0
    2750:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>

	CLCD_voidGoToRowColumn(0,0);
    2754:	80 e0       	ldi	r24, 0x00	; 0
    2756:	60 e0       	ldi	r22, 0x00	; 0
    2758:	0e 94 6c 0e 	call	0x1cd8	; 0x1cd8 <CLCD_voidGoToRowColumn>
	CLCD_voidSendString("Sensor1: ");
    275c:	80 e6       	ldi	r24, 0x60	; 96
    275e:	90 e0       	ldi	r25, 0x00	; 0
    2760:	0e 94 07 0d 	call	0x1a0e	; 0x1a0e <CLCD_voidSendString>

	CLCD_voidGoToRowColumn(1,0);
    2764:	81 e0       	ldi	r24, 0x01	; 1
    2766:	60 e0       	ldi	r22, 0x00	; 0
    2768:	0e 94 6c 0e 	call	0x1cd8	; 0x1cd8 <CLCD_voidGoToRowColumn>
	CLCD_voidSendString("Sensor2: ");
    276c:	8a e6       	ldi	r24, 0x6A	; 106
    276e:	90 e0       	ldi	r25, 0x00	; 0
    2770:	0e 94 07 0d 	call	0x1a0e	; 0x1a0e <CLCD_voidSendString>

	CLCD_voidGoToRowColumn(2,0);
    2774:	82 e0       	ldi	r24, 0x02	; 2
    2776:	60 e0       	ldi	r22, 0x00	; 0
    2778:	0e 94 6c 0e 	call	0x1cd8	; 0x1cd8 <CLCD_voidGoToRowColumn>
	CLCD_voidSendString("Sensor3: ");
    277c:	84 e7       	ldi	r24, 0x74	; 116
    277e:	90 e0       	ldi	r25, 0x00	; 0
    2780:	0e 94 07 0d 	call	0x1a0e	; 0x1a0e <CLCD_voidSendString>

	ADC_voidStartConversionAsync(Channels[ChannelIndex]);
    2784:	80 91 9e 01 	lds	r24, 0x019E
    2788:	88 2f       	mov	r24, r24
    278a:	90 e0       	ldi	r25, 0x00	; 0
    278c:	fc 01       	movw	r30, r24
    278e:	e0 57       	subi	r30, 0x70	; 112
    2790:	fe 4f       	sbci	r31, 0xFE	; 254
    2792:	80 81       	ld	r24, Z
    2794:	0e 94 21 07 	call	0xe42	; 0xe42 <ADC_voidStartConversionAsync>



	while(1)
	{
		GIE_voidDisable();
    2798:	0e 94 64 13 	call	0x26c8	; 0x26c8 <GIE_voidDisable>
		CLCD_voidGoToRowColumn(0,9);
    279c:	80 e0       	ldi	r24, 0x00	; 0
    279e:	69 e0       	ldi	r22, 0x09	; 9
    27a0:	0e 94 6c 0e 	call	0x1cd8	; 0x1cd8 <CLCD_voidGoToRowColumn>
		CLCD_voidSendInteger(Readings[0]/10);
    27a4:	80 91 98 01 	lds	r24, 0x0198
    27a8:	90 91 99 01 	lds	r25, 0x0199
    27ac:	2a e0       	ldi	r18, 0x0A	; 10
    27ae:	30 e0       	ldi	r19, 0x00	; 0
    27b0:	b9 01       	movw	r22, r18
    27b2:	0e 94 2b 15 	call	0x2a56	; 0x2a56 <__udivmodhi4>
    27b6:	cb 01       	movw	r24, r22
    27b8:	0e 94 30 0d 	call	0x1a60	; 0x1a60 <CLCD_voidSendInteger>
		CLCD_voidGoToRowColumn(1,9);
    27bc:	81 e0       	ldi	r24, 0x01	; 1
    27be:	69 e0       	ldi	r22, 0x09	; 9
    27c0:	0e 94 6c 0e 	call	0x1cd8	; 0x1cd8 <CLCD_voidGoToRowColumn>
		CLCD_voidSendInteger(Readings[1]/10);
    27c4:	80 91 9a 01 	lds	r24, 0x019A
    27c8:	90 91 9b 01 	lds	r25, 0x019B
    27cc:	2a e0       	ldi	r18, 0x0A	; 10
    27ce:	30 e0       	ldi	r19, 0x00	; 0
    27d0:	b9 01       	movw	r22, r18
    27d2:	0e 94 2b 15 	call	0x2a56	; 0x2a56 <__udivmodhi4>
    27d6:	cb 01       	movw	r24, r22
    27d8:	0e 94 30 0d 	call	0x1a60	; 0x1a60 <CLCD_voidSendInteger>
		CLCD_voidGoToRowColumn(2,9);
    27dc:	82 e0       	ldi	r24, 0x02	; 2
    27de:	69 e0       	ldi	r22, 0x09	; 9
    27e0:	0e 94 6c 0e 	call	0x1cd8	; 0x1cd8 <CLCD_voidGoToRowColumn>
		CLCD_voidSendInteger(Readings[2]/10);
    27e4:	80 91 9c 01 	lds	r24, 0x019C
    27e8:	90 91 9d 01 	lds	r25, 0x019D
    27ec:	2a e0       	ldi	r18, 0x0A	; 10
    27ee:	30 e0       	ldi	r19, 0x00	; 0
    27f0:	b9 01       	movw	r22, r18
    27f2:	0e 94 2b 15 	call	0x2a56	; 0x2a56 <__udivmodhi4>
    27f6:	cb 01       	movw	r24, r22
    27f8:	0e 94 30 0d 	call	0x1a60	; 0x1a60 <CLCD_voidSendInteger>
		GIE_voidEnable();
    27fc:	0e 94 56 13 	call	0x26ac	; 0x26ac <GIE_voidEnable>
		switch(ChannelIndex)
    2800:	80 91 9e 01 	lds	r24, 0x019E
    2804:	28 2f       	mov	r18, r24
    2806:	30 e0       	ldi	r19, 0x00	; 0
    2808:	3a 83       	std	Y+2, r19	; 0x02
    280a:	29 83       	std	Y+1, r18	; 0x01
    280c:	89 81       	ldd	r24, Y+1	; 0x01
    280e:	9a 81       	ldd	r25, Y+2	; 0x02
    2810:	81 30       	cpi	r24, 0x01	; 1
    2812:	91 05       	cpc	r25, r1
    2814:	09 f1       	breq	.+66     	; 0x2858 <main+0x174>
    2816:	29 81       	ldd	r18, Y+1	; 0x01
    2818:	3a 81       	ldd	r19, Y+2	; 0x02
    281a:	22 30       	cpi	r18, 0x02	; 2
    281c:	31 05       	cpc	r19, r1
    281e:	99 f1       	breq	.+102    	; 0x2886 <main+0x1a2>
    2820:	89 81       	ldd	r24, Y+1	; 0x01
    2822:	9a 81       	ldd	r25, Y+2	; 0x02
    2824:	00 97       	sbiw	r24, 0x00	; 0
    2826:	09 f0       	breq	.+2      	; 0x282a <main+0x146>
    2828:	44 c0       	rjmp	.+136    	; 0x28b2 <main+0x1ce>
		{
		case 0:
				if (Readings[0] > 400)
    282a:	80 91 98 01 	lds	r24, 0x0198
    282e:	90 91 99 01 	lds	r25, 0x0199
    2832:	21 e0       	ldi	r18, 0x01	; 1
    2834:	81 39       	cpi	r24, 0x91	; 145
    2836:	92 07       	cpc	r25, r18
    2838:	30 f0       	brcs	.+12     	; 0x2846 <main+0x162>
				{
					DIO_u8SetPinValue(DIO_u8PORTD,DIO_u8PIN2,DIO_u8PIN_HIGH);
    283a:	83 e0       	ldi	r24, 0x03	; 3
    283c:	62 e0       	ldi	r22, 0x02	; 2
    283e:	41 e0       	ldi	r20, 0x01	; 1
    2840:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
    2844:	36 c0       	rjmp	.+108    	; 0x28b2 <main+0x1ce>
				}
				else
				{
					CLCD_voidGoToRowColumn(0,15);
    2846:	80 e0       	ldi	r24, 0x00	; 0
    2848:	6f e0       	ldi	r22, 0x0F	; 15
    284a:	0e 94 6c 0e 	call	0x1cd8	; 0x1cd8 <CLCD_voidGoToRowColumn>
					CLCD_voidSendString("    ");
    284e:	8e e7       	ldi	r24, 0x7E	; 126
    2850:	90 e0       	ldi	r25, 0x00	; 0
    2852:	0e 94 07 0d 	call	0x1a0e	; 0x1a0e <CLCD_voidSendString>
    2856:	2d c0       	rjmp	.+90     	; 0x28b2 <main+0x1ce>
				}
				break;
		case 1:
				if (Readings[1] > 400)
    2858:	80 91 9a 01 	lds	r24, 0x019A
    285c:	90 91 9b 01 	lds	r25, 0x019B
    2860:	31 e0       	ldi	r19, 0x01	; 1
    2862:	81 39       	cpi	r24, 0x91	; 145
    2864:	93 07       	cpc	r25, r19
    2866:	30 f0       	brcs	.+12     	; 0x2874 <main+0x190>
				{
					DIO_u8SetPinValue(DIO_u8PORTD,DIO_u8PIN3,DIO_u8PIN_HIGH);
    2868:	83 e0       	ldi	r24, 0x03	; 3
    286a:	63 e0       	ldi	r22, 0x03	; 3
    286c:	41 e0       	ldi	r20, 0x01	; 1
    286e:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
    2872:	1f c0       	rjmp	.+62     	; 0x28b2 <main+0x1ce>
				}
				else
				{
					CLCD_voidGoToRowColumn(1,15);
    2874:	81 e0       	ldi	r24, 0x01	; 1
    2876:	6f e0       	ldi	r22, 0x0F	; 15
    2878:	0e 94 6c 0e 	call	0x1cd8	; 0x1cd8 <CLCD_voidGoToRowColumn>
					CLCD_voidSendString("    ");
    287c:	8e e7       	ldi	r24, 0x7E	; 126
    287e:	90 e0       	ldi	r25, 0x00	; 0
    2880:	0e 94 07 0d 	call	0x1a0e	; 0x1a0e <CLCD_voidSendString>
    2884:	16 c0       	rjmp	.+44     	; 0x28b2 <main+0x1ce>
				}
				break;
		case 2:
				if (Readings[2] > 400)
    2886:	80 91 9c 01 	lds	r24, 0x019C
    288a:	90 91 9d 01 	lds	r25, 0x019D
    288e:	21 e0       	ldi	r18, 0x01	; 1
    2890:	81 39       	cpi	r24, 0x91	; 145
    2892:	92 07       	cpc	r25, r18
    2894:	30 f0       	brcs	.+12     	; 0x28a2 <main+0x1be>
				{
					DIO_u8SetPinValue(DIO_u8PORTB,DIO_u8PIN2,DIO_u8PIN_HIGH);
    2896:	81 e0       	ldi	r24, 0x01	; 1
    2898:	62 e0       	ldi	r22, 0x02	; 2
    289a:	41 e0       	ldi	r20, 0x01	; 1
    289c:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
    28a0:	08 c0       	rjmp	.+16     	; 0x28b2 <main+0x1ce>
				}
				else
				{
					CLCD_voidGoToRowColumn(2,15);
    28a2:	82 e0       	ldi	r24, 0x02	; 2
    28a4:	6f e0       	ldi	r22, 0x0F	; 15
    28a6:	0e 94 6c 0e 	call	0x1cd8	; 0x1cd8 <CLCD_voidGoToRowColumn>
					CLCD_voidSendString("    ");
    28aa:	8e e7       	ldi	r24, 0x7E	; 126
    28ac:	90 e0       	ldi	r25, 0x00	; 0
    28ae:	0e 94 07 0d 	call	0x1a0e	; 0x1a0e <CLCD_voidSendString>
				}
				break;
		}

		if (!(Readings[0] > 400 || Readings[1] > 400 ||Readings[2] > 400))
    28b2:	80 91 98 01 	lds	r24, 0x0198
    28b6:	90 91 99 01 	lds	r25, 0x0199
    28ba:	31 e0       	ldi	r19, 0x01	; 1
    28bc:	81 39       	cpi	r24, 0x91	; 145
    28be:	93 07       	cpc	r25, r19
    28c0:	08 f0       	brcs	.+2      	; 0x28c4 <main+0x1e0>
    28c2:	6a cf       	rjmp	.-300    	; 0x2798 <main+0xb4>
    28c4:	80 91 9a 01 	lds	r24, 0x019A
    28c8:	90 91 9b 01 	lds	r25, 0x019B
    28cc:	21 e0       	ldi	r18, 0x01	; 1
    28ce:	81 39       	cpi	r24, 0x91	; 145
    28d0:	92 07       	cpc	r25, r18
    28d2:	08 f0       	brcs	.+2      	; 0x28d6 <main+0x1f2>
    28d4:	61 cf       	rjmp	.-318    	; 0x2798 <main+0xb4>
    28d6:	80 91 9c 01 	lds	r24, 0x019C
    28da:	90 91 9d 01 	lds	r25, 0x019D
    28de:	31 e0       	ldi	r19, 0x01	; 1
    28e0:	81 39       	cpi	r24, 0x91	; 145
    28e2:	93 07       	cpc	r25, r19
    28e4:	08 f0       	brcs	.+2      	; 0x28e8 <main+0x204>
    28e6:	58 cf       	rjmp	.-336    	; 0x2798 <main+0xb4>
		{
			DIO_u8SetPinValue(DIO_u8PORTB,DIO_u8PIN7,DIO_u8PIN_LOW);  //RED LED
    28e8:	81 e0       	ldi	r24, 0x01	; 1
    28ea:	67 e0       	ldi	r22, 0x07	; 7
    28ec:	40 e0       	ldi	r20, 0x00	; 0
    28ee:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
			DIO_u8SetPinValue(DIO_u8PORTB,DIO_u8PIN6,DIO_u8PIN_LOW);  //RED LED
    28f2:	81 e0       	ldi	r24, 0x01	; 1
    28f4:	66 e0       	ldi	r22, 0x06	; 6
    28f6:	40 e0       	ldi	r20, 0x00	; 0
    28f8:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
    28fc:	4d cf       	rjmp	.-358    	; 0x2798 <main+0xb4>

000028fe <EXTI0_ISR>:
	}
	return 0;
}

void EXTI0_ISR()
{
    28fe:	df 93       	push	r29
    2900:	cf 93       	push	r28
    2902:	cd b7       	in	r28, 0x3d	; 61
    2904:	de b7       	in	r29, 0x3e	; 62
	DIO_u8SetPinValue(DIO_u8PORTB,DIO_u8PIN7,DIO_u8PIN_HIGH);  //RED LED
    2906:	81 e0       	ldi	r24, 0x01	; 1
    2908:	67 e0       	ldi	r22, 0x07	; 7
    290a:	41 e0       	ldi	r20, 0x01	; 1
    290c:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	DIO_u8SetPinValue(DIO_u8PORTB,DIO_u8PIN6,DIO_u8PIN_HIGH);  //BUZZER
    2910:	81 e0       	ldi	r24, 0x01	; 1
    2912:	66 e0       	ldi	r22, 0x06	; 6
    2914:	41 e0       	ldi	r20, 0x01	; 1
    2916:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	CLCD_voidGoToRowColumn(0,15);
    291a:	80 e0       	ldi	r24, 0x00	; 0
    291c:	6f e0       	ldi	r22, 0x0F	; 15
    291e:	0e 94 6c 0e 	call	0x1cd8	; 0x1cd8 <CLCD_voidGoToRowColumn>
	CLCD_voidSendString("Fire");
    2922:	83 e8       	ldi	r24, 0x83	; 131
    2924:	90 e0       	ldi	r25, 0x00	; 0
    2926:	0e 94 07 0d 	call	0x1a0e	; 0x1a0e <CLCD_voidSendString>

	DIO_u8SetPinValue(DIO_u8PORTD,DIO_u8PIN2,DIO_u8PIN_LOW);
    292a:	83 e0       	ldi	r24, 0x03	; 3
    292c:	62 e0       	ldi	r22, 0x02	; 2
    292e:	40 e0       	ldi	r20, 0x00	; 0
    2930:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
}
    2934:	cf 91       	pop	r28
    2936:	df 91       	pop	r29
    2938:	08 95       	ret

0000293a <EXTI1_ISR>:
void EXTI1_ISR()
{
    293a:	df 93       	push	r29
    293c:	cf 93       	push	r28
    293e:	cd b7       	in	r28, 0x3d	; 61
    2940:	de b7       	in	r29, 0x3e	; 62
	DIO_u8SetPinValue(DIO_u8PORTB,DIO_u8PIN7,DIO_u8PIN_HIGH);  //RED LED
    2942:	81 e0       	ldi	r24, 0x01	; 1
    2944:	67 e0       	ldi	r22, 0x07	; 7
    2946:	41 e0       	ldi	r20, 0x01	; 1
    2948:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	DIO_u8SetPinValue(DIO_u8PORTB,DIO_u8PIN6,DIO_u8PIN_HIGH);  //BUZZER
    294c:	81 e0       	ldi	r24, 0x01	; 1
    294e:	66 e0       	ldi	r22, 0x06	; 6
    2950:	41 e0       	ldi	r20, 0x01	; 1
    2952:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	CLCD_voidGoToRowColumn(1,15);
    2956:	81 e0       	ldi	r24, 0x01	; 1
    2958:	6f e0       	ldi	r22, 0x0F	; 15
    295a:	0e 94 6c 0e 	call	0x1cd8	; 0x1cd8 <CLCD_voidGoToRowColumn>
	CLCD_voidSendString("Fire");
    295e:	83 e8       	ldi	r24, 0x83	; 131
    2960:	90 e0       	ldi	r25, 0x00	; 0
    2962:	0e 94 07 0d 	call	0x1a0e	; 0x1a0e <CLCD_voidSendString>

	DIO_u8SetPinValue(DIO_u8PORTD,DIO_u8PIN3,DIO_u8PIN_LOW);
    2966:	83 e0       	ldi	r24, 0x03	; 3
    2968:	63 e0       	ldi	r22, 0x03	; 3
    296a:	40 e0       	ldi	r20, 0x00	; 0
    296c:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
}
    2970:	cf 91       	pop	r28
    2972:	df 91       	pop	r29
    2974:	08 95       	ret

00002976 <EXTI2_ISR>:
void EXTI2_ISR()
{
    2976:	df 93       	push	r29
    2978:	cf 93       	push	r28
    297a:	cd b7       	in	r28, 0x3d	; 61
    297c:	de b7       	in	r29, 0x3e	; 62
	DIO_u8SetPinValue(DIO_u8PORTB,DIO_u8PIN7,DIO_u8PIN_HIGH);  //RED LED
    297e:	81 e0       	ldi	r24, 0x01	; 1
    2980:	67 e0       	ldi	r22, 0x07	; 7
    2982:	41 e0       	ldi	r20, 0x01	; 1
    2984:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	DIO_u8SetPinValue(DIO_u8PORTB,DIO_u8PIN6,DIO_u8PIN_HIGH);  //BUZZER
    2988:	81 e0       	ldi	r24, 0x01	; 1
    298a:	66 e0       	ldi	r22, 0x06	; 6
    298c:	41 e0       	ldi	r20, 0x01	; 1
    298e:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
	CLCD_voidGoToRowColumn(2,15);
    2992:	82 e0       	ldi	r24, 0x02	; 2
    2994:	6f e0       	ldi	r22, 0x0F	; 15
    2996:	0e 94 6c 0e 	call	0x1cd8	; 0x1cd8 <CLCD_voidGoToRowColumn>
	CLCD_voidSendString("Fire");
    299a:	83 e8       	ldi	r24, 0x83	; 131
    299c:	90 e0       	ldi	r25, 0x00	; 0
    299e:	0e 94 07 0d 	call	0x1a0e	; 0x1a0e <CLCD_voidSendString>

	DIO_u8SetPinValue(DIO_u8PORTB,DIO_u8PIN2,DIO_u8PIN_LOW);
    29a2:	81 e0       	ldi	r24, 0x01	; 1
    29a4:	62 e0       	ldi	r22, 0x02	; 2
    29a6:	40 e0       	ldi	r20, 0x00	; 0
    29a8:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <DIO_u8SetPinValue>
}
    29ac:	cf 91       	pop	r28
    29ae:	df 91       	pop	r29
    29b0:	08 95       	ret

000029b2 <ADC_CHAINING_ISR>:


void ADC_CHAINING_ISR()
{
    29b2:	0f 93       	push	r16
    29b4:	1f 93       	push	r17
    29b6:	df 93       	push	r29
    29b8:	cf 93       	push	r28
    29ba:	cd b7       	in	r28, 0x3d	; 61
    29bc:	de b7       	in	r29, 0x3e	; 62

	ADC_voidDisable();
    29be:	0e 94 e1 06 	call	0xdc2	; 0xdc2 <ADC_voidDisable>
	Readings[ChannelIndex] = ADC_u16ReadADCInMV();
    29c2:	80 91 9e 01 	lds	r24, 0x019E
    29c6:	08 2f       	mov	r16, r24
    29c8:	10 e0       	ldi	r17, 0x00	; 0
    29ca:	0e 94 53 07 	call	0xea6	; 0xea6 <ADC_u16ReadADCInMV>
    29ce:	9c 01       	movw	r18, r24
    29d0:	c8 01       	movw	r24, r16
    29d2:	88 0f       	add	r24, r24
    29d4:	99 1f       	adc	r25, r25
    29d6:	fc 01       	movw	r30, r24
    29d8:	e8 56       	subi	r30, 0x68	; 104
    29da:	fe 4f       	sbci	r31, 0xFE	; 254
    29dc:	31 83       	std	Z+1, r19	; 0x01
    29de:	20 83       	st	Z, r18
	ADC_voidEnable();
    29e0:	0e 94 d3 06 	call	0xda6	; 0xda6 <ADC_voidEnable>
	ChannelIndex++;
    29e4:	80 91 9e 01 	lds	r24, 0x019E
    29e8:	8f 5f       	subi	r24, 0xFF	; 255
    29ea:	80 93 9e 01 	sts	0x019E, r24

	if (ChannelIndex == 3)
    29ee:	80 91 9e 01 	lds	r24, 0x019E
    29f2:	83 30       	cpi	r24, 0x03	; 3
    29f4:	11 f4       	brne	.+4      	; 0x29fa <ADC_CHAINING_ISR+0x48>
		ChannelIndex = 0;
    29f6:	10 92 9e 01 	sts	0x019E, r1

	ADC_voidStartConversionAsync(Channels[ChannelIndex]);
    29fa:	80 91 9e 01 	lds	r24, 0x019E
    29fe:	88 2f       	mov	r24, r24
    2a00:	90 e0       	ldi	r25, 0x00	; 0
    2a02:	fc 01       	movw	r30, r24
    2a04:	e0 57       	subi	r30, 0x70	; 112
    2a06:	fe 4f       	sbci	r31, 0xFE	; 254
    2a08:	80 81       	ld	r24, Z
    2a0a:	0e 94 21 07 	call	0xe42	; 0xe42 <ADC_voidStartConversionAsync>


}
    2a0e:	cf 91       	pop	r28
    2a10:	df 91       	pop	r29
    2a12:	1f 91       	pop	r17
    2a14:	0f 91       	pop	r16
    2a16:	08 95       	ret

00002a18 <__mulsi3>:
    2a18:	62 9f       	mul	r22, r18
    2a1a:	d0 01       	movw	r26, r0
    2a1c:	73 9f       	mul	r23, r19
    2a1e:	f0 01       	movw	r30, r0
    2a20:	82 9f       	mul	r24, r18
    2a22:	e0 0d       	add	r30, r0
    2a24:	f1 1d       	adc	r31, r1
    2a26:	64 9f       	mul	r22, r20
    2a28:	e0 0d       	add	r30, r0
    2a2a:	f1 1d       	adc	r31, r1
    2a2c:	92 9f       	mul	r25, r18
    2a2e:	f0 0d       	add	r31, r0
    2a30:	83 9f       	mul	r24, r19
    2a32:	f0 0d       	add	r31, r0
    2a34:	74 9f       	mul	r23, r20
    2a36:	f0 0d       	add	r31, r0
    2a38:	65 9f       	mul	r22, r21
    2a3a:	f0 0d       	add	r31, r0
    2a3c:	99 27       	eor	r25, r25
    2a3e:	72 9f       	mul	r23, r18
    2a40:	b0 0d       	add	r27, r0
    2a42:	e1 1d       	adc	r30, r1
    2a44:	f9 1f       	adc	r31, r25
    2a46:	63 9f       	mul	r22, r19
    2a48:	b0 0d       	add	r27, r0
    2a4a:	e1 1d       	adc	r30, r1
    2a4c:	f9 1f       	adc	r31, r25
    2a4e:	bd 01       	movw	r22, r26
    2a50:	cf 01       	movw	r24, r30
    2a52:	11 24       	eor	r1, r1
    2a54:	08 95       	ret

00002a56 <__udivmodhi4>:
    2a56:	aa 1b       	sub	r26, r26
    2a58:	bb 1b       	sub	r27, r27
    2a5a:	51 e1       	ldi	r21, 0x11	; 17
    2a5c:	07 c0       	rjmp	.+14     	; 0x2a6c <__udivmodhi4_ep>

00002a5e <__udivmodhi4_loop>:
    2a5e:	aa 1f       	adc	r26, r26
    2a60:	bb 1f       	adc	r27, r27
    2a62:	a6 17       	cp	r26, r22
    2a64:	b7 07       	cpc	r27, r23
    2a66:	10 f0       	brcs	.+4      	; 0x2a6c <__udivmodhi4_ep>
    2a68:	a6 1b       	sub	r26, r22
    2a6a:	b7 0b       	sbc	r27, r23

00002a6c <__udivmodhi4_ep>:
    2a6c:	88 1f       	adc	r24, r24
    2a6e:	99 1f       	adc	r25, r25
    2a70:	5a 95       	dec	r21
    2a72:	a9 f7       	brne	.-22     	; 0x2a5e <__udivmodhi4_loop>
    2a74:	80 95       	com	r24
    2a76:	90 95       	com	r25
    2a78:	bc 01       	movw	r22, r24
    2a7a:	cd 01       	movw	r24, r26
    2a7c:	08 95       	ret

00002a7e <__udivmodsi4>:
    2a7e:	a1 e2       	ldi	r26, 0x21	; 33
    2a80:	1a 2e       	mov	r1, r26
    2a82:	aa 1b       	sub	r26, r26
    2a84:	bb 1b       	sub	r27, r27
    2a86:	fd 01       	movw	r30, r26
    2a88:	0d c0       	rjmp	.+26     	; 0x2aa4 <__udivmodsi4_ep>

00002a8a <__udivmodsi4_loop>:
    2a8a:	aa 1f       	adc	r26, r26
    2a8c:	bb 1f       	adc	r27, r27
    2a8e:	ee 1f       	adc	r30, r30
    2a90:	ff 1f       	adc	r31, r31
    2a92:	a2 17       	cp	r26, r18
    2a94:	b3 07       	cpc	r27, r19
    2a96:	e4 07       	cpc	r30, r20
    2a98:	f5 07       	cpc	r31, r21
    2a9a:	20 f0       	brcs	.+8      	; 0x2aa4 <__udivmodsi4_ep>
    2a9c:	a2 1b       	sub	r26, r18
    2a9e:	b3 0b       	sbc	r27, r19
    2aa0:	e4 0b       	sbc	r30, r20
    2aa2:	f5 0b       	sbc	r31, r21

00002aa4 <__udivmodsi4_ep>:
    2aa4:	66 1f       	adc	r22, r22
    2aa6:	77 1f       	adc	r23, r23
    2aa8:	88 1f       	adc	r24, r24
    2aaa:	99 1f       	adc	r25, r25
    2aac:	1a 94       	dec	r1
    2aae:	69 f7       	brne	.-38     	; 0x2a8a <__udivmodsi4_loop>
    2ab0:	60 95       	com	r22
    2ab2:	70 95       	com	r23
    2ab4:	80 95       	com	r24
    2ab6:	90 95       	com	r25
    2ab8:	9b 01       	movw	r18, r22
    2aba:	ac 01       	movw	r20, r24
    2abc:	bd 01       	movw	r22, r26
    2abe:	cf 01       	movw	r24, r30
    2ac0:	08 95       	ret

00002ac2 <__prologue_saves__>:
    2ac2:	2f 92       	push	r2
    2ac4:	3f 92       	push	r3
    2ac6:	4f 92       	push	r4
    2ac8:	5f 92       	push	r5
    2aca:	6f 92       	push	r6
    2acc:	7f 92       	push	r7
    2ace:	8f 92       	push	r8
    2ad0:	9f 92       	push	r9
    2ad2:	af 92       	push	r10
    2ad4:	bf 92       	push	r11
    2ad6:	cf 92       	push	r12
    2ad8:	df 92       	push	r13
    2ada:	ef 92       	push	r14
    2adc:	ff 92       	push	r15
    2ade:	0f 93       	push	r16
    2ae0:	1f 93       	push	r17
    2ae2:	cf 93       	push	r28
    2ae4:	df 93       	push	r29
    2ae6:	cd b7       	in	r28, 0x3d	; 61
    2ae8:	de b7       	in	r29, 0x3e	; 62
    2aea:	ca 1b       	sub	r28, r26
    2aec:	db 0b       	sbc	r29, r27
    2aee:	0f b6       	in	r0, 0x3f	; 63
    2af0:	f8 94       	cli
    2af2:	de bf       	out	0x3e, r29	; 62
    2af4:	0f be       	out	0x3f, r0	; 63
    2af6:	cd bf       	out	0x3d, r28	; 61
    2af8:	09 94       	ijmp

00002afa <__epilogue_restores__>:
    2afa:	2a 88       	ldd	r2, Y+18	; 0x12
    2afc:	39 88       	ldd	r3, Y+17	; 0x11
    2afe:	48 88       	ldd	r4, Y+16	; 0x10
    2b00:	5f 84       	ldd	r5, Y+15	; 0x0f
    2b02:	6e 84       	ldd	r6, Y+14	; 0x0e
    2b04:	7d 84       	ldd	r7, Y+13	; 0x0d
    2b06:	8c 84       	ldd	r8, Y+12	; 0x0c
    2b08:	9b 84       	ldd	r9, Y+11	; 0x0b
    2b0a:	aa 84       	ldd	r10, Y+10	; 0x0a
    2b0c:	b9 84       	ldd	r11, Y+9	; 0x09
    2b0e:	c8 84       	ldd	r12, Y+8	; 0x08
    2b10:	df 80       	ldd	r13, Y+7	; 0x07
    2b12:	ee 80       	ldd	r14, Y+6	; 0x06
    2b14:	fd 80       	ldd	r15, Y+5	; 0x05
    2b16:	0c 81       	ldd	r16, Y+4	; 0x04
    2b18:	1b 81       	ldd	r17, Y+3	; 0x03
    2b1a:	aa 81       	ldd	r26, Y+2	; 0x02
    2b1c:	b9 81       	ldd	r27, Y+1	; 0x01
    2b1e:	ce 0f       	add	r28, r30
    2b20:	d1 1d       	adc	r29, r1
    2b22:	0f b6       	in	r0, 0x3f	; 63
    2b24:	f8 94       	cli
    2b26:	de bf       	out	0x3e, r29	; 62
    2b28:	0f be       	out	0x3f, r0	; 63
    2b2a:	cd bf       	out	0x3d, r28	; 61
    2b2c:	ed 01       	movw	r28, r26
    2b2e:	08 95       	ret

00002b30 <_exit>:
    2b30:	f8 94       	cli

00002b32 <__stop_program>:
    2b32:	ff cf       	rjmp	.-2      	; 0x2b32 <__stop_program>
