---
permalink: /
title: ""
excerpt: ""
author_profile: true
redirect_from: 
  - /about/
  - /about.html
---

{% if site.google_scholar_stats_use_cdn %}
{% assign gsDataBaseUrl = "https://cdn.jsdelivr.net/gh/" | append: site.repository | append: "@" %}
{% else %}
{% assign gsDataBaseUrl = "https://raw.githubusercontent.com/" | append: site.repository | append: "/" %}
{% endif %}
{% assign url = gsDataBaseUrl | append: "google-scholar-stats/gs_data_shieldsio.json" %}

# üëª About Me

<span class='anchor' id='about-me'></span>

Hello! My name is **Jindong Li**, and I am a third-year Ph.D. student at the **Institute of Automation, Chinese Academy of Sciences**. I am currently working under the supervision of **Professor Yi Zeng**.
My research focuses on **hardware accelerators** for deep learning models. Specifically, I work on:

- **Convolutional Neural Networks (CNNs)**
- **Spiking Neural Networks (SNNs)**
- **Large Language Models (LLMs)** üöÄüöÄüöÄ

I am passionate about developing efficient hardware solutions that enhance the performance and scalability of deep learning algorithms.

Feel free to reach out if you'd like to discuss research topics or collaborate!


# üìù Publications 

### Published Papers

- ***Li, Jindong***, Tenglong Li, Guobin Shen, Dongcheng Zhao, Qian Zhang, and Yi Zeng. "Pushing up to the Limit of Memory Bandwidth and Capacity Utilization for Efficient LLM Decoding on Embedded FPGA." In 2025 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2025. üöÄüöÄüöÄ `CCF-B`

- ***Li, Jindong***, Tenglong Li, Guobin Shen, Dongcheng Zhao, Qian Zhang, and Yi Zeng. "Revealing Untapped DSP Optimization Potentials for FPGA-Based Systolic Matrix Engines." In 2024 34th International Conference on Field-Programmable Logic and Applications (FPL), pp. 197-203. IEEE, 2024. üîó[[IEEE]](https://ieeexplore.ieee.org/document/10705564) üíª[[Code]](https://github.com/adamgallas/SpinalDLA) `CCF-C` 

- ***Li, Jindong***, Guobin Shen, Dongcheng Zhao, Qian Zhang, and Yi Zeng. "Firefly v2: Advancing hardware support for high-performance spiking neural network with a spatiotemporal fpga accelerator." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2024). üîó[[IEEE]](https://ieeexplore.ieee.org/document/10478105) üíª[[Code]](https://github.com/adamgallas/FireFly-v2) `CCF-A` 

- ***Li, Jindong***, Guobin Shen, Dongcheng Zhao, Qian Zhang, and Yi Zeng. "Firefly: A high-throughput hardware accelerator for spiking neural networks with efficient dsp and memory optimization." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 31, no. 8 (2023): 1178-1191. üîó[[IEEE]](https://ieeexplore.ieee.org/abstract/document/10143752) üíª[[Code]](https://github.com/adamgallas/FireFly-v1) `CCF-B`

- Li, Tenglong, ***Jindong Li***, Guobin Shen, Dongcheng Zhao, Qian Zhang, and Yi Zeng. "FireFly-S: Exploiting Dual-Side Sparsity for Spiking Neural Networks Acceleration With Reconfigurable Spatial Architecture." IEEE Transactions on Circuits and Systems I: Regular Papers (2024). üîó[[IEEE]](https://ieeexplore.ieee.org/document/10754657) `CCF-C, CAS-Q1`

- Shen, Guobin, Dongcheng Zhao, Tenglong Li, ***Jindong Li***, and Yi Zeng. "Are Conventional SNNs Really Efficient? A Perspective from Network Quantization." In Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition, pp. 27538-27547. 2024. üîó[[IEEE]](https://ieeexplore.ieee.org/document/10656053) `CCF-A`

- Wu, Hailong, ***Jindong Li***, and Xiang Chen. "Implementation of CNN Heterogeneous Scheme Based on Domestic FPGA with RISC-V Soft Core CPU." In 2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA), pp. 158-159. IEEE, 2022. üîó[[IEEE]](https://ieeexplore.ieee.org/document/9963056)

- Chen, Xiang, ***Jindong Li***, and Yong Zhao. "Hardware Resource and Computational Density Efficient CNN Accelerator Design Based on FPGA." In 2021 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA), pp. 204-205. IEEE, 2021. üîó[[IEEE]](https://ieeexplore.ieee.org/abstract/document/9661886) üíª[[Code]](https://github.com/adamgallas/fpga_accelerator_yolov3tiny) 


### Preprints

- Shen, Guobin, ***Jindong Li***, Tenglong Li, Dongcheng Zhao, and Yi Zeng. "SpikePack: Enhanced Information Flow in Spiking Neural Networks with High Hardware Compatibility." arXiv preprint arXiv:2501.14484 (2025). üîó[[Arxiv]](https://arxiv.org/abs/2501.14484)

- Shen, Guobin, Dongcheng Zhao, Yiting Dong, Yang Li, ***Jindong Li***, Kang Sun, and Yi Zeng. "Astrocyte-enabled advancements in spiking neural networks for large language modeling." arXiv preprint arXiv:2312.07625 (2023). üîó[[Arxiv]](https://arxiv.org/abs/2312.07625)


# üéì Educations 
 
- *2022.08 - 2027.06 (expected)*, ***Ph.D.***, [Institute of Automation, Chinese Academy of Sciences](https://ia.cas.cn/), Beijing, China. 
- *2018.08 - 2022.06*, ***B.S.***, School of Electronics and Information Technology, [Sun Yat-sen University](https://www.sysu.edu.cn/), Guangzhou, China. 

# üíª Open Source Project

- [![](https://img.shields.io/github/stars/adamgallas/fpga_accelerator_yolov3tiny)](https://github.com/adamgallas/fpga_accelerator_yolov3tiny) Accelerating yolov3tiny on embedded FPGA

- [![](https://img.shields.io/github/stars/adamgallas/FireFly-v1)](https://github.com/adamgallas/FireFly-v1) [![](https://img.shields.io/github/stars/adamgallas/FireFly-v2)](https://github.com/adamgallas/FireFly-v2) High-throughput spiking neural network accelerators on embedded FPGA

-  [![](https://img.shields.io/github/stars/adamgallas/MIT_Bluespec_RISCV_Tutorial)](https://github.com/adamgallas/MIT_Bluespec_RISCV_Tutorial) MIT 6.175 & MIT 6.375 lab code

- [![](https://img.shields.io/github/stars/adamgallas/SpinalDLA)](https://github.com/adamgallas/SpinalDLA) Implementation of DSP optimization tricks for Xilinx Ultrascale FPGAs


# üèÖ Honors and Awards
- *2024.11* National Scholarship (Graduate Student)
- *2022.06* Outstanding Graduate, Sun Yat-sen University (Bachelor‚Äôs Degree)
- *2021.08* National First Prize, China College IC Competition
- *2020.10* National Second Prize, Embedded System Design Invitational Contest (Intel Cup)

<!--
# üî• News
- *2022.02*: &nbsp;üéâüéâ Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet. 
- *2022.02*: &nbsp;üéâüéâ Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet. 

# üìù Publications 

<div class='paper-box'><div class='paper-box-image'><div><div class="badge">CVPR 2016</div><img src='images/500x300.png' alt="sym" width="100%"></div></div>
<div class='paper-box-text' markdown="1">

[Deep Residual Learning for Image Recognition](https://openaccess.thecvf.com/content_cvpr_2016/papers/He_Deep_Residual_Learning_CVPR_2016_paper.pdf)

**Kaiming He**, Xiangyu Zhang, Shaoqing Ren, Jian Sun

[**Project**](https://scholar.google.com/citations?view_op=view_citation&hl=zh-CN&user=DhtAFkwAAAAJ&citation_for_view=DhtAFkwAAAAJ:ALROH1vI_8AC) <strong><span class='show_paper_citations' data='DhtAFkwAAAAJ:ALROH1vI_8AC'></span></strong>
- Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet. 
</div>
</div>

- [Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet](https://github.com), A, B, C, **CVPR 2020**

# üéñ Honors and Awards
- *2021.10* Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet. 
- *2021.09* Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet. 

# üìñ Educations
- *2019.06 - 2022.04 (now)*, Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet. 
- *2015.09 - 2019.06*, Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet. 

# üí¨ Invited Talks
- *2021.06*, Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet. 
- *2021.03*, Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet.  \| [\[video\]](https://github.com/)

# üíª Internships
- *2019.05 - 2020.02*, [Lorem](https://github.com/), China. -->
