$date
	Thu Mar 22 22:29:59 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PCShiftAdder_tb $end
$var wire 12 ! Out [11:0] $end
$var reg 12 " PC [11:0] $end
$var reg 64 # ShiftedAddr [63:0] $end
$scope module PCShiftAdder_1 $end
$var wire 12 $ PC [11:0] $end
$var wire 64 % ShiftedAddr [63:0] $end
$var reg 12 & Out [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100110100 &
b1000 %
b100101100 $
b1000 #
b100101100 "
b100110100 !
$end
#5
b101011110 !
b101011110 &
b110010 #
b110010 %
#10
b100110011 !
b100110011 &
b111 #
b111 %
#15
b100110101 !
b100110101 &
b1001 #
b1001 %
#20
b101111000 !
b101111000 &
b1001100 #
b1001100 %
#25
b110010000 !
b110010000 &
b1100100 #
b1100100 %
#30
b101000111 !
b101000111 &
b11011 #
b11011 %
