/* Generated by Yosys 0.52+139 (git sha1 f60bbe64a, g++ 14.2.1 -O3) */

(* hdlname = "colognechip_gatemate_evb" *)
(* top =  1  *)
(* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:21.1-3728.10" *)
module colognechip_gatemate_evb(clk10, usb_uart_rx, usb_uart_tx, user_btn_n0, user_led_n0, user_led_n1, user_led_n2, user_led_n3, user_led_n4, user_led_n5, user_led_n6, user_led_n7);
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4" *)
  wire _00000_;
  wire [6:0] _00001_;
  wire _00002_;
  wire _00003_;
  wire _00004_;
  wire _00005_;
  wire _00006_;
  wire _00007_;
  wire _00008_;
  wire _00009_;
  wire _00010_;
  wire _00011_;
  wire _00012_;
  wire _00013_;
  wire _00014_;
  wire _00015_;
  wire _00016_;
  wire _00017_;
  wire _00018_;
  wire _00019_;
  wire _00020_;
  wire _00021_;
  wire _00022_;
  wire _00023_;
  wire _00024_;
  wire _00025_;
  wire _00026_;
  wire _00027_;
  wire _00028_;
  wire _00029_;
  wire _00030_;
  wire _00031_;
  wire _00032_;
  wire _00033_;
  wire _00034_;
  wire _00035_;
  wire _00036_;
  wire _00037_;
  wire _00038_;
  wire _00039_;
  wire _00040_;
  wire _00041_;
  wire _00042_;
  wire _00043_;
  wire _00044_;
  wire _00045_;
  wire _00046_;
  wire _00047_;
  wire _00048_;
  wire _00049_;
  wire _00050_;
  wire _00051_;
  wire _00052_;
  wire _00053_;
  wire _00054_;
  wire _00055_;
  wire _00056_;
  wire _00057_;
  wire _00058_;
  wire _00059_;
  wire _00060_;
  wire _00061_;
  wire _00062_;
  wire _00063_;
  wire _00064_;
  wire _00065_;
  wire _00066_;
  wire _00067_;
  wire _00068_;
  wire _00069_;
  wire _00070_;
  wire _00071_;
  wire _00072_;
  wire _00073_;
  wire _00074_;
  wire _00075_;
  wire _00076_;
  wire _00077_;
  wire _00078_;
  wire _00079_;
  wire _00080_;
  wire _00081_;
  wire _00082_;
  wire _00083_;
  wire _00084_;
  wire _00085_;
  wire _00086_;
  wire _00087_;
  wire _00088_;
  wire _00089_;
  wire _00090_;
  wire _00091_;
  wire _00092_;
  wire _00093_;
  wire _00094_;
  wire _00095_;
  wire _00096_;
  wire _00097_;
  wire _00098_;
  wire _00099_;
  wire _00100_;
  wire _00101_;
  wire _00102_;
  wire _00103_;
  wire _00104_;
  wire _00105_;
  wire _00106_;
  wire _00107_;
  wire _00108_;
  wire _00109_;
  wire _00110_;
  wire _00111_;
  wire _00112_;
  wire _00113_;
  wire _00114_;
  wire _00115_;
  wire _00116_;
  wire _00117_;
  wire _00118_;
  wire _00119_;
  wire _00120_;
  wire _00121_;
  wire _00122_;
  wire _00123_;
  wire _00124_;
  wire _00125_;
  wire _00126_;
  wire _00127_;
  wire _00128_;
  wire _00129_;
  wire _00130_;
  wire _00131_;
  wire _00132_;
  wire _00133_;
  wire _00134_;
  wire _00135_;
  wire _00136_;
  wire _00137_;
  wire _00138_;
  wire _00139_;
  wire _00140_;
  wire _00141_;
  wire _00142_;
  wire _00143_;
  wire _00144_;
  wire _00145_;
  wire _00146_;
  wire _00147_;
  wire _00148_;
  wire _00149_;
  wire _00150_;
  wire _00151_;
  wire _00152_;
  wire _00153_;
  wire _00154_;
  wire _00155_;
  wire _00156_;
  wire _00157_;
  wire _00158_;
  wire _00159_;
  wire _00160_;
  wire _00161_;
  wire _00162_;
  wire _00163_;
  wire _00164_;
  wire _00165_;
  wire _00166_;
  wire _00167_;
  wire _00168_;
  wire _00169_;
  wire _00170_;
  wire _00171_;
  wire _00172_;
  wire _00173_;
  wire _00174_;
  wire _00175_;
  wire _00176_;
  wire _00177_;
  wire _00178_;
  wire _00179_;
  wire _00180_;
  wire _00181_;
  wire _00182_;
  wire _00183_;
  wire _00184_;
  wire _00185_;
  wire _00186_;
  wire _00187_;
  wire _00188_;
  wire _00189_;
  wire _00190_;
  wire _00191_;
  wire _00192_;
  wire _00193_;
  wire _00194_;
  wire _00195_;
  wire _00196_;
  wire _00197_;
  wire _00198_;
  wire _00199_;
  wire _00200_;
  wire _00201_;
  wire _00202_;
  wire _00203_;
  wire _00204_;
  wire _00205_;
  wire _00206_;
  wire _00207_;
  wire _00208_;
  wire _00209_;
  wire _00210_;
  wire _00211_;
  wire _00212_;
  wire _00213_;
  wire _00214_;
  wire _00215_;
  wire _00216_;
  wire _00217_;
  wire _00218_;
  wire _00219_;
  wire _00220_;
  wire _00221_;
  wire _00222_;
  wire _00223_;
  wire _00224_;
  wire _00225_;
  wire _00226_;
  wire _00227_;
  wire _00228_;
  wire _00229_;
  wire _00230_;
  wire _00231_;
  wire _00232_;
  wire _00233_;
  wire _00234_;
  wire _00235_;
  wire _00236_;
  wire _00237_;
  wire _00238_;
  wire _00239_;
  wire _00240_;
  wire _00241_;
  wire _00242_;
  wire _00243_;
  wire _00244_;
  wire _00245_;
  wire _00246_;
  wire _00247_;
  wire _00248_;
  wire _00249_;
  wire _00250_;
  wire _00251_;
  wire _00252_;
  wire _00253_;
  wire _00254_;
  wire _00255_;
  wire _00256_;
  wire _00257_;
  wire _00258_;
  wire _00259_;
  wire _00260_;
  wire _00261_;
  wire _00262_;
  wire _00263_;
  wire _00264_;
  wire _00265_;
  wire _00266_;
  wire _00267_;
  wire _00268_;
  wire _00269_;
  wire _00270_;
  wire _00271_;
  wire _00272_;
  wire _00273_;
  wire _00274_;
  wire _00275_;
  wire _00276_;
  wire _00277_;
  wire _00278_;
  wire _00279_;
  wire _00280_;
  wire _00281_;
  wire _00282_;
  wire _00283_;
  wire _00284_;
  wire _00285_;
  wire _00286_;
  wire _00287_;
  wire _00288_;
  wire _00289_;
  wire _00290_;
  wire _00291_;
  wire _00292_;
  wire _00293_;
  wire _00294_;
  wire _00295_;
  wire _00296_;
  wire _00297_;
  wire _00298_;
  wire _00299_;
  wire _00300_;
  wire _00301_;
  wire _00302_;
  wire _00303_;
  wire _00304_;
  wire _00305_;
  wire _00306_;
  wire _00307_;
  wire _00308_;
  wire _00309_;
  wire _00310_;
  wire _00311_;
  wire _00312_;
  wire _00313_;
  wire _00314_;
  wire _00315_;
  wire _00316_;
  wire _00317_;
  wire _00318_;
  wire _00319_;
  wire _00320_;
  wire _00321_;
  wire _00322_;
  wire _00323_;
  wire _00324_;
  wire _00325_;
  wire _00326_;
  wire _00327_;
  wire _00328_;
  wire _00329_;
  wire _00330_;
  wire _00331_;
  wire _00332_;
  wire _00333_;
  wire _00334_;
  wire _00335_;
  wire _00336_;
  wire _00337_;
  wire _00338_;
  wire _00339_;
  wire _00340_;
  wire _00341_;
  wire _00342_;
  wire _00343_;
  wire _00344_;
  wire _00345_;
  wire _00346_;
  wire _00347_;
  wire _00348_;
  wire _00349_;
  wire _00350_;
  wire _00351_;
  wire _00352_;
  wire _00353_;
  wire _00354_;
  wire _00355_;
  wire _00356_;
  wire _00357_;
  wire _00358_;
  wire _00359_;
  wire _00360_;
  wire _00361_;
  wire _00362_;
  wire _00363_;
  wire _00364_;
  wire _00365_;
  wire _00366_;
  wire _00367_;
  wire _00368_;
  wire _00369_;
  wire _00370_;
  wire _00371_;
  wire _00372_;
  wire _00373_;
  wire _00374_;
  wire _00375_;
  wire _00376_;
  wire _00377_;
  wire _00378_;
  wire _00379_;
  wire _00380_;
  wire _00381_;
  wire _00382_;
  wire _00383_;
  wire _00384_;
  wire _00385_;
  wire _00386_;
  wire _00387_;
  wire _00388_;
  wire _00389_;
  wire _00390_;
  wire _00391_;
  wire _00392_;
  wire _00393_;
  wire _00394_;
  wire _00395_;
  wire _00396_;
  wire _00397_;
  wire _00398_;
  wire _00399_;
  wire _00400_;
  wire _00401_;
  wire _00402_;
  wire _00403_;
  wire _00404_;
  wire _00405_;
  wire _00406_;
  wire _00407_;
  wire _00408_;
  wire _00409_;
  wire _00410_;
  wire _00411_;
  wire _00412_;
  wire _00413_;
  wire _00414_;
  wire _00415_;
  wire _00416_;
  wire _00417_;
  wire _00418_;
  wire _00419_;
  wire _00420_;
  wire _00421_;
  wire _00422_;
  wire _00423_;
  wire _00424_;
  wire _00425_;
  wire _00426_;
  wire _00427_;
  wire _00428_;
  wire _00429_;
  wire _00430_;
  wire _00431_;
  wire _00432_;
  wire _00433_;
  wire _00434_;
  wire _00435_;
  wire _00436_;
  wire _00437_;
  wire _00438_;
  wire _00439_;
  wire _00440_;
  wire _00441_;
  wire _00442_;
  wire _00443_;
  wire _00444_;
  wire _00445_;
  wire _00446_;
  wire _00447_;
  wire _00448_;
  wire _00449_;
  wire _00450_;
  wire _00451_;
  wire _00452_;
  wire _00453_;
  wire _00454_;
  wire _00455_;
  wire _00456_;
  wire _00457_;
  wire _00458_;
  wire _00459_;
  wire _00460_;
  wire _00461_;
  wire _00462_;
  wire _00463_;
  wire _00464_;
  wire _00465_;
  wire _00466_;
  wire _00467_;
  wire _00468_;
  wire _00469_;
  wire _00470_;
  wire _00471_;
  wire _00472_;
  wire _00473_;
  wire _00474_;
  wire _00475_;
  wire _00476_;
  wire _00477_;
  wire _00478_;
  wire _00479_;
  wire _00480_;
  wire _00481_;
  wire _00482_;
  wire _00483_;
  wire _00484_;
  wire _00485_;
  wire _00486_;
  wire _00487_;
  wire _00488_;
  wire _00489_;
  wire _00490_;
  wire _00491_;
  wire _00492_;
  wire _00493_;
  wire _00494_;
  wire _00495_;
  wire _00496_;
  wire _00497_;
  wire _00498_;
  wire _00499_;
  wire _00500_;
  wire _00501_;
  wire _00502_;
  wire _00503_;
  wire _00504_;
  wire _00505_;
  wire _00506_;
  wire _00507_;
  wire _00508_;
  wire _00509_;
  wire _00510_;
  wire _00511_;
  wire _00512_;
  wire _00513_;
  wire _00514_;
  wire _00515_;
  wire _00516_;
  wire _00517_;
  wire _00518_;
  wire _00519_;
  wire _00520_;
  wire _00521_;
  wire _00522_;
  wire _00523_;
  wire _00524_;
  wire _00525_;
  wire _00526_;
  wire _00527_;
  wire _00528_;
  wire _00529_;
  wire _00530_;
  wire _00531_;
  wire _00532_;
  wire _00533_;
  wire _00534_;
  wire _00535_;
  wire _00536_;
  wire _00537_;
  wire _00538_;
  wire _00539_;
  wire _00540_;
  wire _00541_;
  wire _00542_;
  wire _00543_;
  wire _00544_;
  wire _00545_;
  wire _00546_;
  wire _00547_;
  wire _00548_;
  wire _00549_;
  wire _00550_;
  wire _00551_;
  wire _00552_;
  wire _00553_;
  wire _00554_;
  wire _00555_;
  wire _00556_;
  wire _00557_;
  wire _00558_;
  wire _00559_;
  wire _00560_;
  wire _00561_;
  wire _00562_;
  wire _00563_;
  wire _00564_;
  wire _00565_;
  wire _00566_;
  wire _00567_;
  wire _00568_;
  wire _00569_;
  wire _00570_;
  wire _00571_;
  wire _00572_;
  wire _00573_;
  wire _00574_;
  wire _00575_;
  wire _00576_;
  wire _00577_;
  wire _00578_;
  wire _00579_;
  wire _00580_;
  wire _00581_;
  wire _00582_;
  wire _00583_;
  wire _00584_;
  wire _00585_;
  wire _00586_;
  wire _00587_;
  wire _00588_;
  wire _00589_;
  wire _00590_;
  wire _00591_;
  wire _00592_;
  wire _00593_;
  wire _00594_;
  wire _00595_;
  wire _00596_;
  wire _00597_;
  wire _00598_;
  wire _00599_;
  wire _00600_;
  wire _00601_;
  wire _00602_;
  wire _00603_;
  wire _00604_;
  wire _00605_;
  wire _00606_;
  wire _00607_;
  wire _00608_;
  wire _00609_;
  wire _00610_;
  wire _00611_;
  wire _00612_;
  wire _00613_;
  wire _00614_;
  wire _00615_;
  wire _00616_;
  wire _00617_;
  wire _00618_;
  wire _00619_;
  wire _00620_;
  wire _00621_;
  wire _00622_;
  wire _00623_;
  wire _00624_;
  wire _00625_;
  wire _00626_;
  wire _00627_;
  wire _00628_;
  wire _00629_;
  wire _00630_;
  wire _00631_;
  wire _00632_;
  wire _00633_;
  wire _00634_;
  wire _00635_;
  wire _00636_;
  wire _00637_;
  wire _00638_;
  wire _00639_;
  wire _00640_;
  wire _00641_;
  wire _00642_;
  wire _00643_;
  wire _00644_;
  wire _00645_;
  wire _00646_;
  wire _00647_;
  wire _00648_;
  wire _00649_;
  wire _00650_;
  wire _00651_;
  wire _00652_;
  wire _00653_;
  wire _00654_;
  wire _00655_;
  wire _00656_;
  wire _00657_;
  wire _00658_;
  wire _00659_;
  wire _00660_;
  wire _00661_;
  wire _00662_;
  wire _00663_;
  wire _00664_;
  wire _00665_;
  wire _00666_;
  wire _00667_;
  wire _00668_;
  wire _00669_;
  wire _00670_;
  wire _00671_;
  wire _00672_;
  wire _00673_;
  wire _00674_;
  wire _00675_;
  wire _00676_;
  wire _00677_;
  wire _00678_;
  wire _00679_;
  wire _00680_;
  wire _00681_;
  wire _00682_;
  wire _00683_;
  wire _00684_;
  wire _00685_;
  wire _00686_;
  wire _00687_;
  wire _00688_;
  wire _00689_;
  wire _00690_;
  wire _00691_;
  wire _00692_;
  wire _00693_;
  wire _00694_;
  wire _00695_;
  wire _00696_;
  wire _00697_;
  wire _00698_;
  wire _00699_;
  wire _00700_;
  wire _00701_;
  wire _00702_;
  wire _00703_;
  wire _00704_;
  wire _00705_;
  wire _00706_;
  wire _00707_;
  wire _00708_;
  wire _00709_;
  wire _00710_;
  wire _00711_;
  wire _00712_;
  wire _00713_;
  wire _00714_;
  wire _00715_;
  wire _00716_;
  wire _00717_;
  wire _00718_;
  wire _00719_;
  wire _00720_;
  wire _00721_;
  wire _00722_;
  wire _00723_;
  wire _00724_;
  wire _00725_;
  wire _00726_;
  wire _00727_;
  wire _00728_;
  wire _00729_;
  wire _00730_;
  wire _00731_;
  wire _00732_;
  wire _00733_;
  wire _00734_;
  wire _00735_;
  wire _00736_;
  wire _00737_;
  wire _00738_;
  wire _00739_;
  wire _00740_;
  wire _00741_;
  wire _00742_;
  wire _00743_;
  wire _00744_;
  wire _00745_;
  wire _00746_;
  wire _00747_;
  wire _00748_;
  wire _00749_;
  wire _00750_;
  wire _00751_;
  wire _00752_;
  wire _00753_;
  wire _00754_;
  wire _00755_;
  wire _00756_;
  wire _00757_;
  wire _00758_;
  wire _00759_;
  wire _00760_;
  wire _00761_;
  wire _00762_;
  wire _00763_;
  wire _00764_;
  wire _00765_;
  wire _00766_;
  wire _00767_;
  wire _00768_;
  wire _00769_;
  wire _00770_;
  wire _00771_;
  wire _00772_;
  wire _00773_;
  wire _00774_;
  wire _00775_;
  wire _00776_;
  wire _00777_;
  wire _00778_;
  wire _00779_;
  wire _00780_;
  wire _00781_;
  wire _00782_;
  wire _00783_;
  wire _00784_;
  wire _00785_;
  wire _00786_;
  wire _00787_;
  wire _00788_;
  wire _00789_;
  wire _00790_;
  wire _00791_;
  wire _00792_;
  wire _00793_;
  wire _00794_;
  wire _00795_;
  wire _00796_;
  wire _00797_;
  wire _00798_;
  wire _00799_;
  wire _00800_;
  wire _00801_;
  wire _00802_;
  wire _00803_;
  wire _00804_;
  wire _00805_;
  wire _00806_;
  wire _00807_;
  wire _00808_;
  wire _00809_;
  wire _00810_;
  wire _00811_;
  wire _00812_;
  wire _00813_;
  wire _00814_;
  wire _00815_;
  wire _00816_;
  wire _00817_;
  wire _00818_;
  wire _00819_;
  wire _00820_;
  wire _00821_;
  wire _00822_;
  wire _00823_;
  wire _00824_;
  wire _00825_;
  wire _00826_;
  wire _00827_;
  wire _00828_;
  wire _00829_;
  wire _00830_;
  wire _00831_;
  wire _00832_;
  wire _00833_;
  wire _00834_;
  wire _00835_;
  wire _00836_;
  wire _00837_;
  wire _00838_;
  wire _00839_;
  wire _00840_;
  wire _00841_;
  wire _00842_;
  wire _00843_;
  wire _00844_;
  wire _00845_;
  wire _00846_;
  wire _00847_;
  wire _00848_;
  wire _00849_;
  wire _00850_;
  wire _00851_;
  wire _00852_;
  wire _00853_;
  wire _00854_;
  wire _00855_;
  wire _00856_;
  wire _00857_;
  wire _00858_;
  wire _00859_;
  wire _00860_;
  wire _00861_;
  wire _00862_;
  wire _00863_;
  wire _00864_;
  wire _00865_;
  wire _00866_;
  wire _00867_;
  wire _00868_;
  wire _00869_;
  wire _00870_;
  wire _00871_;
  wire _00872_;
  wire _00873_;
  wire _00874_;
  wire _00875_;
  wire _00876_;
  wire _00877_;
  wire _00878_;
  wire _00879_;
  wire _00880_;
  wire _00881_;
  wire _00882_;
  wire _00883_;
  wire _00884_;
  wire _00885_;
  wire _00886_;
  wire _00887_;
  wire _00888_;
  wire _00889_;
  wire _00890_;
  wire _00891_;
  wire _00892_;
  wire _00893_;
  wire _00894_;
  wire _00895_;
  wire _00896_;
  wire _00897_;
  wire _00898_;
  wire _00899_;
  wire _00900_;
  wire _00901_;
  wire _00902_;
  wire _00903_;
  wire _00904_;
  wire _00905_;
  wire _00906_;
  wire _00907_;
  wire _00908_;
  wire _00909_;
  wire _00910_;
  wire _00911_;
  wire _00912_;
  wire _00913_;
  wire _00914_;
  wire _00915_;
  wire _00916_;
  wire _00917_;
  wire _00918_;
  wire _00919_;
  wire _00920_;
  wire _00921_;
  wire _00922_;
  wire _00923_;
  wire _00924_;
  wire _00925_;
  wire _00926_;
  wire _00927_;
  wire _00928_;
  wire _00929_;
  wire _00930_;
  wire _00931_;
  wire _00932_;
  wire _00933_;
  wire _00934_;
  wire _00935_;
  wire _00936_;
  wire _00937_;
  wire _00938_;
  wire _00939_;
  wire _00940_;
  wire _00941_;
  wire _00942_;
  wire _00943_;
  wire _00944_;
  wire _00945_;
  wire _00946_;
  wire _00947_;
  wire _00948_;
  wire _00949_;
  wire _00950_;
  wire _00951_;
  wire _00952_;
  wire _00953_;
  wire _00954_;
  wire _00955_;
  wire _00956_;
  wire _00957_;
  wire _00958_;
  wire _00959_;
  wire _00960_;
  wire _00961_;
  wire _00962_;
  wire _00963_;
  wire _00964_;
  wire _00965_;
  wire _00966_;
  wire _00967_;
  wire _00968_;
  wire _00969_;
  wire _00970_;
  wire _00971_;
  wire _00972_;
  wire _00973_;
  wire _00974_;
  wire _00975_;
  wire _00976_;
  wire _00977_;
  wire _00978_;
  wire _00979_;
  wire _00980_;
  wire _00981_;
  wire _00982_;
  wire _00983_;
  wire _00984_;
  wire _00985_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _00986_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _00987_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _00988_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _00989_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _00990_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _00991_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _00992_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _00993_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _00994_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _00995_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _00996_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _00997_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _00998_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _00999_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01000_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01001_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01002_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01003_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01004_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01005_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01006_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01007_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01008_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01009_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01010_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01011_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01012_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01013_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01014_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01015_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01016_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01017_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01018_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01019_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01020_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01021_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01022_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01023_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01024_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01025_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01026_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01027_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01028_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01029_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01030_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01031_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01032_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01033_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01034_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01035_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01036_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01037_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01038_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01039_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01040_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01041_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01042_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01043_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01044_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01045_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01046_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01047_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01048_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01049_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01050_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01051_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01052_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01053_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01054_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01055_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01056_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01057_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01058_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01059_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01060_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01061_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01062_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01063_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01064_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01065_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01066_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01067_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01068_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01069_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01070_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01071_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01072_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01073_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01074_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01075_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01076_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01077_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01078_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01079_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01080_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01081_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01082_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6" *)
  wire _01083_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5116.38-5116.76" *)
  wire _01084_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5119.37-5119.75" *)
  wire _01085_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5122.37-5122.75" *)
  wire _01086_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125.37-5125.75" *)
  wire _01087_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128.37-5128.75" *)
  wire _01088_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5131.37-5131.75" *)
  wire _01089_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5134.37-5134.75" *)
  wire _01090_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5137.37-5137.75" *)
  wire _01091_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5140.38-5140.76" *)
  wire _01092_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5143.38-5143.76" *)
  wire _01093_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4926.43-4926.226" *)
  wire _01094_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4895.44-4895.68" *)
  wire _01095_;
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5940.28-5940.189" *)
  wire _01096_;
  wire _01097_;
  wire _01098_;
  wire _01099_;
  wire _01100_;
  wire _01101_;
  wire _01102_;
  wire _01103_;
  wire _01104_;
  wire _01105_;
  wire _01106_;
  wire _01107_;
  wire _01108_;
  wire _01109_;
  wire _01110_;
  wire _01111_;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3622.9-3622.25" *)
  wire _01112_;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3662.9-3662.25" *)
  wire _01113_;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3702.9-3702.28" *)
  wire _01114_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2841.14-2841.46|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [6:0] _01115_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2841.14-2841.46|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  wire [6:0] _01116_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2841.14-2841.46|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [6:0] _01117_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2831.10-2831.39|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [8:0] _01118_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2831.10-2831.39|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  wire [8:0] _01119_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2831.10-2831.39|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8" *)
  wire [8:0] _01120_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:29.22-29.23" *)
  wire _01121_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [31:0] _01122_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "31" *)
  wire [31:0] _01123_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [31:0] _01124_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:29.22-29.23" *)
  wire _01125_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [31:0] _01126_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "31" *)
  wire [31:0] _01127_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [31:0] _01128_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [31:0] _01129_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "31" *)
  wire [31:0] _01130_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [31:0] _01131_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [30:0] _01132_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "30" *)
  wire [30:0] _01133_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [30:0] _01134_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [30:0] _01135_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "30" *)
  wire [30:0] _01136_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [30:0] _01137_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2763.47-2763.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [3:0] _01138_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2763.47-2763.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "3" *)
  wire [3:0] _01139_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2763.47-2763.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [3:0] _01140_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2766.47-2766.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [3:0] _01141_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2766.47-2766.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "3" *)
  wire [3:0] _01142_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2766.47-2766.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [3:0] _01143_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2770.50-2770.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _01144_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2770.50-2770.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _01145_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2770.50-2770.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [4:0] _01146_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2785.47-2785.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [3:0] _01147_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2785.47-2785.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "3" *)
  wire [3:0] _01148_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2785.47-2785.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [3:0] _01149_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2788.47-2788.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [3:0] _01150_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2788.47-2788.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "3" *)
  wire [3:0] _01151_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2788.47-2788.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [3:0] _01152_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2792.50-2792.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _01153_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2792.50-2792.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _01154_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2792.50-2792.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [4:0] _01155_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2832.32-2832.57|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [10:0] _01156_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2832.32-2832.57|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "10" *)
  wire [10:0] _01157_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2832.32-2832.57|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [10:0] _01158_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2842.39-2842.67|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [10:0] _01159_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2842.39-2842.67|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "10" *)
  wire [10:0] _01160_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2842.39-2842.67|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [10:0] _01161_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:908.66-908.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [3:0] _01162_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:908.66-908.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "3" *)
  wire [3:0] _01163_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:908.66-908.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [3:0] _01164_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:947.66-947.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [3:0] _01165_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:947.66-947.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "3" *)
  wire [3:0] _01166_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:947.66-947.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [3:0] _01167_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [31:0] _01168_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "31" *)
  wire [31:0] _01169_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [31:0] _01170_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [21:0] _01171_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "21" *)
  wire [21:0] _01172_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [21:0] _01173_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:31.22-31.23" *)
  wire [31:0] _01174_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [31:0] _01175_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "31" *)
  wire [31:0] _01176_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [29:0] _01177_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "29" *)
  wire [29:0] _01178_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [29:0] _01179_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:31.22-31.23" *)
  wire [29:0] _01180_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [29:0] _01181_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "29" *)
  wire [29:0] _01182_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [31:0] _01183_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "31" *)
  wire [31:0] _01184_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [31:0] _01185_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "31" *)
  wire [31:0] _01186_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269.49-4269.128|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [5:0] _01187_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269.49-4269.128|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "5" *)
  wire [5:0] _01188_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269.49-4269.128|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [5:0] _01189_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814.36-4814.65|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _01190_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814.36-4814.65|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _01191_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814.36-4814.65|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [2:0] _01192_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819.34-4819.63|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _01193_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819.34-4819.63|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _01194_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819.34-4819.63|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [2:0] _01195_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:31.22-31.23" *)
  wire [31:0] _01196_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [31:0] _01197_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "31" *)
  wire [31:0] _01198_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [31:0] _01199_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:31.22-31.23" *)
  wire [31:0] _01200_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [31:0] _01201_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "31" *)
  wire [31:0] _01202_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [31:0] _01203_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:29.22-29.23" *)
  wire _01204_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [31:0] _01205_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "31" *)
  wire [31:0] _01206_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [31:0] _01207_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337.60-1337.110|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [3:0] _01208_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337.60-1337.110|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "3" *)
  wire [3:0] _01209_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:49.21-49.23" *)
  wire [32:0] _01210_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [32:0] _01211_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "32" *)
  wire [32:0] _01212_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275.34-6275.63|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _01213_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275.34-6275.63|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _01214_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275.34-6275.63|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [2:0] _01215_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288.35-6288.66|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [7:0] _01216_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288.35-6288.66|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "7" *)
  wire [7:0] _01217_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288.35-6288.66|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [7:0] _01218_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875.33-5875.84|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _01219_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875.33-5875.84|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _01220_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974.38-5974.68|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [7:0] _01221_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974.38-5974.68|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "7" *)
  wire [7:0] _01222_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974.38-5974.68|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [7:0] _01223_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2583.41-2583.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [10:0] _01224_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2583.41-2583.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "10" *)
  wire [10:0] _01225_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2583.41-2583.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [10:0] _01226_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2615.42-2615.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [10:0] _01227_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2615.42-2615.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "10" *)
  wire [10:0] _01228_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2615.42-2615.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [10:0] _01229_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2647.42-2647.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [10:0] _01230_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2647.42-2647.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "10" *)
  wire [10:0] _01231_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2647.42-2647.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [10:0] _01232_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [19:0] _01233_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "19" *)
  wire [19:0] _01234_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [19:0] _01235_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2774.50-2774.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _01236_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2774.50-2774.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _01237_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2774.50-2774.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [4:0] _01238_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2796.50-2796.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _01239_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2796.50-2796.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _01240_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2796.50-2796.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:33.26-33.27" *)
  wire [4:0] _01241_;
  wire _01242_;
  (* unused_bits = "0 1 2 3 4 5" *)
  wire [5:0] _01243_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47" *)
  wire [47:0] _01244_;
  (* unused_bits = "0 1 2 3 4 5" *)
  wire [5:0] _01245_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire [9:0] _01246_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire [9:0] _01247_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire [9:0] _01248_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire [9:0] _01249_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _01250_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _01251_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _01252_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _01253_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _01254_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _01255_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _01256_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire [9:0] _01257_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire [9:0] _01258_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/techmap.v:200.21-200.22" *)
  wire [51:0] _01259_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/techmap.v:200.24-200.25" *)
  wire [51:0] _01260_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [51:0] _01261_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "51" *)
  wire [51:0] _01262_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:51.21-51.22" *)
  wire [31:0] _01263_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "31" *)
  wire [31:0] _01264_;
  (* unused_bits = "8 9" *)
  wire [9:0] _01265_;
  (* unused_bits = "8 9" *)
  wire [9:0] _01266_;
  wire [9:0] _01267_;
  wire [9:0] _01268_;
  (* unused_bits = "32 33 34 35 36 37 38 39" *)
  wire [39:0] _01269_;
  (* unused_bits = "22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _01270_;
  (* unused_bits = "32 33 34 35 36 37 38 39" *)
  wire [39:0] _01271_;
  (* unused_bits = "32 33 34 35 36 37 38 39" *)
  wire [39:0] _01272_;
  (* unused_bits = "8 9" *)
  wire [9:0] _01273_;
  (* unused_bits = "8 9" *)
  wire [9:0] _01274_;
  (* unused_bits = "8 9" *)
  wire [9:0] _01275_;
  (* unused_bits = "8 9" *)
  wire [9:0] _01276_;
  (* unused_bits = "22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _01277_;
  (* unused_bits = "16 17 18 19" *)
  wire [19:0] _01278_;
  (* unused_bits = "12 13 14 15 16 17 18 19" *)
  wire [19:0] _01279_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _01280_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _01281_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _01282_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _01283_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _01284_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _01285_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _01286_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _01287_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _01288_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _01289_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _01290_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _01291_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _01292_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _01293_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0.0-0.0|/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1677.5-1682.12|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/techmap.v:579.19-579.22" *)
  (* unused_bits = "0 1" *)
  wire [31:0] _01294_;
  wire _01295_;
  (* unused_bits = "0 6" *)
  wire [6:0] _01296_;
  (* unused_bits = "0 6" *)
  wire [6:0] _01297_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01298_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01299_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01300_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01301_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01302_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01303_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01304_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01305_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01306_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01307_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01308_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01309_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01310_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01311_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01312_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01313_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01314_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01315_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01316_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01317_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01318_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01319_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01320_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01321_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01322_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01323_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01324_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01325_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01326_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01327_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01328_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01329_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01330_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01331_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01332_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01333_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01334_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01335_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01336_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01337_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01338_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01339_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01340_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01341_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01342_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01343_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01344_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01345_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01346_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01347_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01348_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01349_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01350_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01351_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01352_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01353_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01354_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01355_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01356_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01357_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01358_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01359_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01360_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01361_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01362_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01363_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01364_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01365_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01366_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01367_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01368_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01369_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01370_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01371_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01372_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01373_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01374_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01375_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01376_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01377_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01378_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01379_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01380_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01381_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01382_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01383_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01384_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01385_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01386_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01387_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01388_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01389_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01390_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01391_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01392_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01393_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01394_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01395_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01396_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01397_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01398_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01399_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01400_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01401_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01402_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01403_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01404_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01405_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01406_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01407_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01408_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01409_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01410_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01411_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01412_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01413_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01414_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01415_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01416_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01417_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01418_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01419_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01420_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01421_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01422_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01423_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01424_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01425_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01426_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01427_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01428_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01429_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01430_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01431_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01432_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01433_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01434_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01435_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01436_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01437_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01438_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01439_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01440_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01441_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01442_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01443_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01444_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01445_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01446_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01447_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01448_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01449_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01450_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01451_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01452_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01453_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01454_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01455_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01456_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01457_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01458_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01459_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01460_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01461_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01462_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01463_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01464_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01465_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01466_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01467_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01468_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01469_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01470_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01471_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01472_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01473_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01474_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01475_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01476_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01477_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01478_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01479_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01480_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01481_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01482_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01483_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01484_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01485_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01486_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01487_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01488_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01489_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01490_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01491_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01492_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01493_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01494_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01495_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01496_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01497_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01498_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01499_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01500_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01501_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01502_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01503_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01504_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01505_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01506_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01507_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01508_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01509_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01510_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01511_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01512_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01513_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01514_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01515_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01516_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01517_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01518_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01519_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01520_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01521_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01522_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01523_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01524_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01525_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01526_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01527_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01528_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01529_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01530_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01531_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01532_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01533_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01534_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01535_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01536_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01537_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01538_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01539_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01540_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01541_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01542_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01543_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01544_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01545_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01546_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01547_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01548_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01549_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01550_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01551_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01552_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01553_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01554_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01555_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01556_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01557_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01558_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01559_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01560_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01561_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01562_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01563_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01564_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01565_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01566_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01567_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01568_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01569_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01570_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01571_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01572_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01573_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01574_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01575_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01576_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01577_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01578_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01579_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01580_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01581_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01582_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01583_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01584_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01585_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01586_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01587_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01588_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01589_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01590_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01591_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01592_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01593_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01594_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01595_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01596_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01597_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01598_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01599_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01600_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01601_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01602_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01603_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01604_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01605_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01606_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01607_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01608_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01609_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01610_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01611_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01612_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01613_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01614_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01615_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01616_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01617_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01618_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01619_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01620_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01621_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01622_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01623_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01624_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01625_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01626_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01627_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01628_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01629_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01630_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01631_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01632_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01633_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01634_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01635_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01636_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01637_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01638_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01639_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01640_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01641_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01642_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01643_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01644_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01645_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01646_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01647_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01648_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01649_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01650_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01651_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01652_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01653_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01654_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01655_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01656_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01657_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01658_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01659_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01660_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01661_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01662_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01663_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01664_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01665_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01666_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01667_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01668_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01669_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01670_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01671_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01672_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01673_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01674_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01675_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01676_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01677_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01678_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01679_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01680_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01681_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01682_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01683_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01684_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01685_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01686_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01687_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01688_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01689_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01690_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01691_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01692_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01693_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01694_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01695_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01696_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01697_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01698_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01699_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01700_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01701_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01702_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01703_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01704_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01705_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01706_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01707_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01708_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01709_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01710_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01711_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01712_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01713_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01714_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01715_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01716_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01717_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01718_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01719_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01720_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01721_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01722_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01723_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01724_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01725_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01726_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01727_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01728_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01729_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01730_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01731_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01732_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01733_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01734_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01735_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01736_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01737_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01738_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01739_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01740_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01741_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01742_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01743_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01744_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01745_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01746_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01747_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01748_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01749_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01750_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01751_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01752_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01753_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01754_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01755_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01756_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01757_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01758_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01759_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01760_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01761_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01762_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01763_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01764_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01765_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01766_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01767_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01768_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01769_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01770_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01771_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01772_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01773_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01774_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01775_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01776_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01777_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01778_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01779_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01780_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01781_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01782_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01783_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01784_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01785_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01786_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01787_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01788_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01789_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01790_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01791_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01792_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01793_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01794_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01795_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01796_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01797_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01798_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01799_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01800_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01801_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01802_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01803_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01804_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01805_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01806_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01807_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01808_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01809_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01810_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01811_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01812_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01813_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01814_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01815_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01816_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01817_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01818_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01819_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01820_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01821_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01822_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01823_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01824_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01825_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01826_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01827_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01828_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01829_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01830_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01831_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01832_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01833_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01834_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01835_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01836_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01837_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01838_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01839_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01840_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01841_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01842_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01843_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01844_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01845_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01846_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01847_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01848_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01849_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01850_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01851_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01852_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01853_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01854_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01855_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01856_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01857_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01858_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01859_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01860_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01861_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01862_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01863_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01864_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01865_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01866_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01867_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01868_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01869_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01870_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01871_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01872_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01873_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01874_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01875_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01876_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01877_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01878_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01879_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01880_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01881_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01882_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01883_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01884_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01885_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01886_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01887_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01888_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01889_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01890_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01891_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01892_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01893_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01894_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01895_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01896_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01897_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01898_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01899_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01900_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01901_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01902_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01903_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01904_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01905_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01906_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01907_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01908_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01909_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01910_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01911_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01912_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01913_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01914_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01915_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01916_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01917_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01918_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01919_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01920_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01921_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01922_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01923_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01924_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01925_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01926_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01927_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01928_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01929_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01930_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01931_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01932_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _01933_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01934_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01935_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01936_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01937_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01938_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01939_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01940_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01941_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01942_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01943_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01944_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01945_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01946_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01947_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01948_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01949_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01950_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01951_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01952_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01953_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01954_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01955_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01956_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01957_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01958_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01959_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01960_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01961_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01962_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01963_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01964_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01965_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01966_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01967_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01968_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01969_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01970_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01971_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01972_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01973_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01974_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01975_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01976_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01977_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01978_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01979_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01980_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01981_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01982_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01983_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01984_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01985_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01986_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01987_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01988_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01989_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01990_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01991_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01992_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01993_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01994_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01995_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01996_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01997_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _01998_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _01999_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02000_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02001_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02002_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02003_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02004_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02005_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02006_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02007_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02008_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02009_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02010_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02011_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02012_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02013_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02014_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02015_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02016_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02017_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02018_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02019_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02020_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02021_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02022_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02023_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02024_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02025_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02026_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02027_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02028_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02029_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02030_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02031_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02032_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02033_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02034_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02035_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02036_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02037_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02038_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02039_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02040_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02041_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02042_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02043_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02044_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02045_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02046_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02047_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02048_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02049_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02050_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02051_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02052_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02053_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02054_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02055_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02056_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02057_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02058_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02059_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02060_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02061_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02062_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02063_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02064_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02065_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02066_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02067_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02068_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02069_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02070_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02071_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02072_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02073_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02074_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02075_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02076_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02077_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02078_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02079_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02080_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02081_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02082_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02083_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02084_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02085_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02086_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02087_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02088_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02089_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02090_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02091_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02092_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02093_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02094_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02095_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02096_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02097_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02098_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02099_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02100_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02101_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02102_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02103_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02104_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02105_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02106_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02107_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02108_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02109_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02110_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02111_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02112_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02113_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02114_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02115_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02116_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02117_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02118_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02119_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02120_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02121_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02122_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02123_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02124_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02125_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02126_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02127_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02128_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02129_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02130_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02131_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02132_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02133_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02134_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02135_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02136_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02137_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02138_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02139_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02140_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02141_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02142_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02143_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02144_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02145_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02146_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02147_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02148_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02149_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02150_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02151_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02152_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02153_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02154_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02155_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02156_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02157_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02158_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02159_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02160_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02161_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02162_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02163_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02164_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02165_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02166_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02167_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02168_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02169_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02170_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02171_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02172_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02173_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02174_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02175_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02176_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02177_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02178_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02179_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02180_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02181_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02182_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02183_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02184_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02185_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02186_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02187_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02188_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02189_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02190_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02191_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02192_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02193_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02194_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02195_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02196_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02197_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02198_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02199_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02200_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02201_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02202_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02203_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02204_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02205_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02206_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02207_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02208_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02209_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02210_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02211_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02212_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02213_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02214_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02215_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02216_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02217_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02218_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02219_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02220_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02221_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02222_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02223_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02224_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02225_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02226_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02227_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02228_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02229_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02230_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02231_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02232_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02233_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02234_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02235_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02236_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02237_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02238_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02239_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02240_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02241_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02242_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02243_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02244_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02245_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02246_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02247_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02248_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02249_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02250_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02251_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02252_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02253_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02254_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02255_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02256_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02257_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire _02258_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02259_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02260_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02261_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02262_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02263_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02264_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02265_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02266_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02267_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02268_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02269_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02270_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02271_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02272_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02273_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02274_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02275_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02276_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02277_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02278_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02279_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02280_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02281_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02282_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02283_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02284_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02285_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02286_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02287_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02288_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02289_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02290_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02291_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02292_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02293_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02294_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02295_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02296_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02297_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02298_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02299_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02300_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02301_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02302_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02303_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02304_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02305_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02306_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02307_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02308_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02309_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02310_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02311_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02312_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02313_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02314_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02315_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02316_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02317_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02318_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02319_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02320_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02321_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02322_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02323_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02324_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02325_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02326_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02327_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02328_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02329_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02330_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02331_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02332_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02333_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02334_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02335_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02336_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02337_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02338_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02339_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02340_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02341_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02342_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02343_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02344_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02345_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02346_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02347_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02348_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02349_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02350_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02351_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02352_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02353_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02354_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02355_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02356_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02357_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02358_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02359_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02360_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02361_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02362_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02363_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02364_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02365_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02366_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02367_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02368_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02369_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02370_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02371_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02372_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02373_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02374_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02375_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02376_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02377_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02378_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02379_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02380_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02381_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02382_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02383_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02384_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02385_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02386_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02387_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02388_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02389_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02390_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02391_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02392_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02393_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02394_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02395_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02396_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02397_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02398_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02399_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02400_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02401_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02402_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02403_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02404_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02405_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02406_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02407_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02408_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02409_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02410_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02411_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02412_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02413_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02414_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02415_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02416_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02417_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02418_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02419_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02420_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02421_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02422_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02423_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02424_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02425_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02426_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02427_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02428_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02429_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02430_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02431_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02432_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02433_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02434_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02435_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02436_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02437_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02438_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02439_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02440_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02441_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02442_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02443_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02444_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02445_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02446_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02447_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02448_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02449_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02450_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02451_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02452_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02453_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02454_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02455_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02456_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02457_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02458_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02459_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02460_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02461_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02462_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02463_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02464_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02465_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02466_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02467_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02468_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02469_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02470_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02471_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02472_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02473_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02474_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02475_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02476_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02477_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02478_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02479_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02480_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02481_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02482_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02483_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02484_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02485_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02486_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02487_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02488_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02489_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02490_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02491_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02492_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02493_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02494_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02495_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02496_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02497_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02498_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02499_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02500_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02501_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02502_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02503_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02504_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02505_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02506_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02507_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02508_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02509_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02510_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02511_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02512_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02513_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02514_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02515_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02516_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02517_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02518_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02519_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02520_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02521_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02522_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02523_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02524_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02525_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02526_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02527_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02528_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02529_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02530_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02531_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02532_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02533_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02534_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02535_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02536_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02537_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02538_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02539_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02540_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02541_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02542_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02543_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02544_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02545_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02546_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02547_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02548_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02549_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02550_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02551_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02552_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02553_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02554_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02555_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02556_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02557_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02558_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02559_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02560_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02561_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02562_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02563_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02564_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02565_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02566_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02567_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02568_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02569_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02570_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02571_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02572_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02573_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02574_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02575_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02576_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02577_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02578_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02579_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02580_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02581_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02582_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02583_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02584_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02585_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02586_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02587_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02588_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02589_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02590_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02591_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02592_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02593_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02594_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02595_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02596_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02597_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02598_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02599_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02600_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02601_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02602_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02603_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02604_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02605_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02606_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02607_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02608_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02609_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02610_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02611_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02612_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02613_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02614_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02615_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02616_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02617_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02618_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02619_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02620_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02621_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02622_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02623_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02624_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02625_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02626_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02627_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02628_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02629_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02630_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02631_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02632_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02633_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02634_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02635_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02636_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02637_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02638_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02639_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02640_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02641_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02642_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02643_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02644_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02645_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02646_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02647_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02648_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02649_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02650_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02651_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02652_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02653_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02654_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02655_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02656_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02657_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02658_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02659_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02660_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02661_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02662_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02663_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02664_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02665_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02666_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02667_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02668_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02669_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02670_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02671_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02672_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02673_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02674_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02675_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02676_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02677_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02678_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02679_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02680_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02681_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02682_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02683_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02684_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02685_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02686_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02687_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02688_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02689_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02690_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02691_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02692_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02693_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02694_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02695_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02696_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02697_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02698_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02699_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02700_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02701_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02702_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02703_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02704_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02705_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02706_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02707_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02708_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02709_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02710_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02711_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02712_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02713_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02714_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02715_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02716_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02717_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02718_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02719_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02720_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02721_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02722_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02723_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02724_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02725_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02726_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02727_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02728_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02729_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02730_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02731_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02732_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02733_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02734_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02735_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02736_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02737_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02738_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02739_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02740_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02741_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02742_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02743_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02744_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02745_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02746_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02747_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02748_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02749_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02750_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02751_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02752_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02753_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02754_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02755_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02756_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02757_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02758_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02759_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02760_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02761_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02762_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02763_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02764_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02765_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02766_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02767_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02768_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02769_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02770_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02771_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02772_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02773_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02774_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02775_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02776_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02777_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02778_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02779_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02780_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02781_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02782_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02783_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02784_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02785_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02786_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02787_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02788_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02789_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02790_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02791_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02792_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02793_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02794_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02795_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02796_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02797_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02798_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02799_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02800_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02801_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02802_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02803_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02804_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02805_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02806_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02807_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02808_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02809_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02810_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02811_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02812_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02813_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02814_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02815_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02816_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02817_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02818_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02819_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02820_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02821_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02822_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02823_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02824_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02825_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02826_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02827_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02828_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02829_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02830_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02831_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02832_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02833_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02834_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02835_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02836_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _02837_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _02838_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02839_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _02840_;
  (* hdlname = "VexRiscv BranchPlugin_branchExceptionPort_payload_badAddr" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:647.23-647.71" *)
  wire [31:0] \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr ;
  (* hdlname = "VexRiscv BranchPlugin_jumpInterface_valid" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:643.23-643.55" *)
  wire \VexRiscv.BranchPlugin_jumpInterface_valid ;
  (* hdlname = "VexRiscv CsrPlugin_csrMapping_writeDataSignal" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:651.23-651.59" *)
  (* unused_bits = "0 1" *)
  wire [31:0] \VexRiscv.CsrPlugin_csrMapping_writeDataSignal ;
  (* hdlname = "VexRiscv CsrPlugin_exceptionPendings_0" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:659.23-659.52" *)
  wire \VexRiscv.CsrPlugin_exceptionPendings_0 ;
  (* hdlname = "VexRiscv CsrPlugin_exceptionPendings_1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:660.23-660.52" *)
  wire \VexRiscv.CsrPlugin_exceptionPendings_1 ;
  (* hdlname = "VexRiscv CsrPlugin_exceptionPendings_2" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:661.23-661.52" *)
  wire \VexRiscv.CsrPlugin_exceptionPendings_2 ;
  (* hdlname = "VexRiscv CsrPlugin_exceptionPendings_3" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:662.23-662.52" *)
  wire \VexRiscv.CsrPlugin_exceptionPendings_3 ;
  (* hdlname = "VexRiscv CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:959.23-959.75" *)
  wire [31:0] \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr ;
  (* hdlname = "VexRiscv CsrPlugin_exceptionPortCtrl_exceptionContext_code" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:958.23-958.72" *)
  wire [3:0] \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code ;
  (* hdlname = "VexRiscv CsrPlugin_hadException" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989.23-989.45" *)
  wire \VexRiscv.CsrPlugin_hadException ;
  (* hdlname = "VexRiscv CsrPlugin_interrupt_code" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:970.23-970.47" *)
  wire [3:0] \VexRiscv.CsrPlugin_interrupt_code ;
  (* hdlname = "VexRiscv CsrPlugin_interrupt_valid" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:969.23-969.48" *)
  wire \VexRiscv.CsrPlugin_interrupt_valid ;
  (* hdlname = "VexRiscv CsrPlugin_jumpInterface_valid" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:657.23-657.52" *)
  wire \VexRiscv.CsrPlugin_jumpInterface_valid ;
  (* hdlname = "VexRiscv CsrPlugin_mcause_exceptionCode" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:943.23-943.53" *)
  wire [3:0] \VexRiscv.CsrPlugin_mcause_exceptionCode ;
  (* hdlname = "VexRiscv CsrPlugin_mcause_interrupt" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:942.23-942.49" *)
  wire \VexRiscv.CsrPlugin_mcause_interrupt ;
  (* hdlname = "VexRiscv CsrPlugin_mepc" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:932.23-932.37" *)
  wire [31:0] \VexRiscv.CsrPlugin_mepc ;
  (* hdlname = "VexRiscv CsrPlugin_mie_MEIE" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:939.23-939.41" *)
  wire \VexRiscv.CsrPlugin_mie_MEIE ;
  (* hdlname = "VexRiscv CsrPlugin_mie_MSIE" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:941.23-941.41" *)
  wire \VexRiscv.CsrPlugin_mie_MSIE ;
  (* hdlname = "VexRiscv CsrPlugin_mie_MTIE" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:940.23-940.41" *)
  wire \VexRiscv.CsrPlugin_mie_MTIE ;
  (* hdlname = "VexRiscv CsrPlugin_mip_MEIP" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936.23-936.41" *)
  wire \VexRiscv.CsrPlugin_mip_MEIP ;
  (* hdlname = "VexRiscv CsrPlugin_mip_MSIP" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:938.23-938.41" *)
  wire \VexRiscv.CsrPlugin_mip_MSIP ;
  (* hdlname = "VexRiscv CsrPlugin_mstatus_MIE" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:933.23-933.44" *)
  wire \VexRiscv.CsrPlugin_mstatus_MIE ;
  (* hdlname = "VexRiscv CsrPlugin_mstatus_MPIE" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:934.23-934.45" *)
  wire \VexRiscv.CsrPlugin_mstatus_MPIE ;
  (* hdlname = "VexRiscv CsrPlugin_mstatus_MPP" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:935.23-935.44" *)
  wire [1:0] \VexRiscv.CsrPlugin_mstatus_MPP ;
  (* hdlname = "VexRiscv CsrPlugin_mtval" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:944.23-944.38" *)
  wire [31:0] \VexRiscv.CsrPlugin_mtval ;
  (* hdlname = "VexRiscv CsrPlugin_mtvec_base" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:931.23-931.43" *)
  wire [29:0] \VexRiscv.CsrPlugin_mtvec_base ;
  (* hdlname = "VexRiscv CsrPlugin_pipelineLiberator_pcValids_0" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:978.23-978.61" *)
  wire \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0 ;
  (* hdlname = "VexRiscv CsrPlugin_pipelineLiberator_pcValids_1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:979.23-979.61" *)
  wire \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1 ;
  (* hdlname = "VexRiscv CsrPlugin_pipelineLiberator_pcValids_2" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:980.23-980.61" *)
  wire \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2 ;
  (* hdlname = "VexRiscv CsrPlugin_selfException_payload_badAddr" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:669.23-669.62" *)
  wire [31:0] \VexRiscv.CsrPlugin_selfException_payload_badAddr ;
  (* hdlname = "VexRiscv CsrPlugin_trapCause" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:991.23-991.42" *)
  wire [3:0] \VexRiscv.CsrPlugin_trapCause ;
  (* hdlname = "VexRiscv DBusCachedPlugin_exceptionBus_payload_badAddr" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:639.23-639.68" *)
  wire [31:0] \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr ;
  (* hdlname = "VexRiscv DBusCachedPlugin_exceptionBus_valid" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:637.23-637.58" *)
  wire \VexRiscv.DBusCachedPlugin_exceptionBus_valid ;
  (* hdlname = "VexRiscv DBusCachedPlugin_mmuBus_cmd_0_isStuck" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:621.23-621.60" *)
  wire \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ;
  (* hdlname = "VexRiscv DBusCachedPlugin_mmuBus_cmd_0_virtualAddress" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:622.23-622.67" *)
  wire [31:0] \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress ;
  (* hdlname = "VexRiscv DBusCachedPlugin_mmuBus_rsp_isIoAccess" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:625.23-625.61" *)
  wire \VexRiscv.DBusCachedPlugin_mmuBus_rsp_isIoAccess ;
  (* hdlname = "VexRiscv DBusCachedPlugin_redoBranch_payload" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:636.23-636.58" *)
  wire [31:0] \VexRiscv.DBusCachedPlugin_redoBranch_payload ;
  (* hdlname = "VexRiscv DBusCachedPlugin_redoBranch_valid" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:635.23-635.56" *)
  wire \VexRiscv.DBusCachedPlugin_redoBranch_valid ;
  (* hdlname = "VexRiscv HazardSimplePlugin_writeBackBuffer_payload_address" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:884.23-884.73" *)
  wire [4:0] \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address ;
  (* hdlname = "VexRiscv HazardSimplePlugin_writeBackBuffer_payload_data" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:885.23-885.70" *)
  wire [31:0] \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data ;
  (* hdlname = "VexRiscv HazardSimplePlugin_writeBackBuffer_valid" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:883.23-883.63" *)
  wire \VexRiscv.HazardSimplePlugin_writeBackBuffer_valid ;
  (* hdlname = "VexRiscv HazardSimplePlugin_writeBackWrites_payload_address" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:881.23-881.73" *)
  wire [4:0] \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address ;
  (* hdlname = "VexRiscv HazardSimplePlugin_writeBackWrites_payload_data" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:882.23-882.70" *)
  wire [31:0] \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache _zz_1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6067.23-6067.28" *)
  wire \VexRiscv.IBusCachedPlugin_cache._zz_1 ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache _zz_2" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6068.23-6068.28" *)
  wire \VexRiscv.IBusCachedPlugin_cache._zz_2 ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache _zz_banks_0_port1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6064.23-6064.40" *)
  wire [31:0] \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache _zz_fetchStage_read_banksValue_0_dataMem" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6096.23-6096.63" *)
  wire [9:0] \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache _zz_fetchStage_read_banksValue_0_dataMem_1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6097.23-6097.65" *)
  wire \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache _zz_fetchStage_read_waysValues_0_tag_valid_2" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105.23-6105.67" *)
  wire [21:0] \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache _zz_when_InstructionCache_l342" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6076.23-6076.53" *)
  wire \VexRiscv.IBusCachedPlugin_cache._zz_when_InstructionCache_l342 ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache clk" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6060.24-6060.27" *)
  wire \VexRiscv.IBusCachedPlugin_cache.clk ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache decodeStage_hit_error" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6126.23-6126.44" *)
  wire \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_error ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache decodeStage_hit_valid" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6124.23-6124.44" *)
  wire \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache decodeStage_mmuRsp_physicalAddress" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6114.23-6114.57" *)
  wire [31:0] \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache fetchStage_hit_hits_0" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6106.23-6106.44" *)
  wire \VexRiscv.IBusCachedPlugin_cache.fetchStage_hit_hits_0 ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache io_cpu_decode_data" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6045.24-6045.42" *)
  wire [31:0] \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache io_cpu_decode_isValid" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6041.24-6041.45" *)
  wire \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_isValid ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache io_cpu_fetch_isValid" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6026.24-6026.44" *)
  wire \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_isValid ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache io_cpu_fetch_mmuRsp_isIoAccess" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6032.24-6032.54" *)
  wire \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_isIoAccess ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache io_cpu_fetch_mmuRsp_physicalAddress" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6031.24-6031.59" *)
  wire [31:0] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache io_cpu_fill_valid" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6051.24-6051.41" *)
  wire \VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache io_cpu_prefetch_pc" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6025.24-6025.42" *)
  wire [31:0] \VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache io_mem_rsp_payload_data" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6058.24-6058.47" *)
  wire [31:0] \VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache lineLoader_address" *)
  (* keep = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6071.45-6071.63" *)
  (* syn_keep = 32'd1 *)
  (* unused_bits = "2 3 4" *)
  wire [31:0] \VexRiscv.IBusCachedPlugin_cache.lineLoader_address ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache lineLoader_cmdSent" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6079.23-6079.41" *)
  wire \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache lineLoader_flushCounter" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6074.23-6074.46" *)
  wire [7:0] \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache lineLoader_flushPending" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6073.23-6073.46" *)
  wire \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache lineLoader_valid" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6070.23-6070.39" *)
  wire \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache lineLoader_wordIndex" *)
  (* keep = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6086.45-6086.65" *)
  (* syn_keep = 32'd1 *)
  wire [2:0] \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache lineLoader_write_tag_0_payload_address" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6088.23-6088.61" *)
  wire [6:0] \VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache lineLoader_write_tag_0_payload_data_valid" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6089.23-6089.64" *)
  wire \VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ;
  (* hdlname = "VexRiscv IBusCachedPlugin_cache reset" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6061.24-6061.29" *)
  wire \VexRiscv.IBusCachedPlugin_cache.reset ;
  (* hdlname = "VexRiscv IBusCachedPlugin_decodePrediction_cmd_hadBranch" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:583.23-583.70" *)
  wire \VexRiscv.IBusCachedPlugin_decodePrediction_cmd_hadBranch ;
  (* hdlname = "VexRiscv IBusCachedPlugin_fetchPc_booted" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:691.23-691.54" *)
  wire \VexRiscv.IBusCachedPlugin_fetchPc_booted ;
  (* hdlname = "VexRiscv IBusCachedPlugin_fetchPc_inc" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:692.23-692.51" *)
  wire \VexRiscv.IBusCachedPlugin_fetchPc_inc ;
  (* hdlname = "VexRiscv IBusCachedPlugin_iBusRsp_readyForError" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:734.23-734.61" *)
  wire \VexRiscv.IBusCachedPlugin_iBusRsp_readyForError ;
  (* hdlname = "VexRiscv IBusCachedPlugin_injector_nextPcCalc_valids_0" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:743.23-743.68" *)
  wire \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0 ;
  (* hdlname = "VexRiscv IBusCachedPlugin_jump_pcLoad_valid" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:675.23-675.57" *)
  wire \VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ;
  (* hdlname = "VexRiscv IBusCachedPlugin_predictionJumpInterface_payload" *)
  (* keep = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:582.45-582.93" *)
  (* syn_keep = 32'd1 *)
  (* unused_bits = "1" *)
  wire [31:0] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload ;
  (* hdlname = "VexRiscv IBusCachedPlugin_predictionJumpInterface_valid" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:581.23-581.69" *)
  wire \VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid ;
  (* hdlname = "VexRiscv _zz_1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:490.23-490.28" *)
  wire \VexRiscv._zz_1 ;
  (* hdlname = "VexRiscv _zz_10" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:863.23-863.29" *)
  wire \VexRiscv._zz_10 ;
  (* hdlname = "VexRiscv _zz_2" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:755.23-755.28" *)
  wire \VexRiscv._zz_2 ;
  (* hdlname = "VexRiscv _zz_6" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:759.23-759.28" *)
  (* unused_bits = "0" *)
  wire \VexRiscv._zz_6 ;
  (* hdlname = "VexRiscv _zz_CsrPlugin_csrMapping_readDataInit" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1062.23-1062.60" *)
  wire [31:0] \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit ;
  (* hdlname = "VexRiscv _zz_IBusCachedPlugin_predictionJumpInterface_payload_6" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:173.23-173.77" *)
  wire \VexRiscv._zz_IBusCachedPlugin_predictionJumpInterface_payload_6 ;
  (* hdlname = "VexRiscv _zz_RegFilePlugin_regFile_port0" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:93.23-93.54" *)
  wire [31:0] \VexRiscv._zz_RegFilePlugin_regFile_port0 ;
  (* hdlname = "VexRiscv _zz_RegFilePlugin_regFile_port1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:94.23-94.54" *)
  wire [31:0] \VexRiscv._zz_RegFilePlugin_regFile_port1 ;
  (* hdlname = "VexRiscv _zz__zz_IBusCachedPlugin_jump_pcLoad_payload_1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:158.23-158.69" *)
  (* unused_bits = "0" *)
  wire [3:0] \VexRiscv._zz__zz_IBusCachedPlugin_jump_pcLoad_payload_1 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_109" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:291.23-291.55" *)
  (* unused_bits = "0" *)
  wire [4:0] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_109 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_110" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:292.23-292.55" *)
  wire \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_110 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_113" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:295.23-295.55" *)
  wire \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_113 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_125" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:307.23-307.55" *)
  wire \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_125 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_13" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:195.23-195.54" *)
  wire \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_13 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_15" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:197.23-197.54" *)
  wire \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_15 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_18" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:200.23-200.54" *)
  wire \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_18 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_2" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:184.23-184.53" *)
  wire \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_2 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_21" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:203.23-203.54" *)
  (* unused_bits = "0 5 10 15 20" *)
  wire [20:0] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_21 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_23" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:205.23-205.54" *)
  wire \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_25" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:207.23-207.54" *)
  wire \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_25 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_3" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:185.23-185.53" *)
  wire \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_3 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_31" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:213.23-213.54" *)
  wire \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_31 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_4" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:186.23-186.53" *)
  wire \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_4 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_43" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:225.23-225.54" *)
  wire \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_55" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:237.23-237.54" *)
  wire \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_55 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_6" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:188.23-188.53" *)
  wire \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_6 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_86" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:268.23-268.54" *)
  wire \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_86 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_87" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:269.23-269.54" *)
  wire \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_9" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:191.23-191.53" *)
  (* unused_bits = "0 5 10 15 20" *)
  wire [24:0] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_9 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_91" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:273.23-273.54" *)
  wire \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_91 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_RS2_SIGNED_96" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:278.23-278.54" *)
  wire \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_96 ;
  (* hdlname = "VexRiscv _zz__zz_decode_RS2_2" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:341.23-341.43" *)
  wire [31:0] \VexRiscv._zz__zz_decode_RS2_2 ;
  (* hdlname = "VexRiscv _zz__zz_decode_RS2_2_1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:342.23-342.45" *)
  wire [31:0] \VexRiscv._zz__zz_decode_RS2_2_1 ;
  (* hdlname = "VexRiscv _zz_dBusWishbone_ADR" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1234.23-1234.43" *)
  wire [2:0] \VexRiscv._zz_dBusWishbone_ADR ;
  (* hdlname = "VexRiscv _zz_dBusWishbone_CYC" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1235.23-1235.43" *)
  wire \VexRiscv._zz_dBusWishbone_CYC ;
  (* hdlname = "VexRiscv _zz_dBus_cmd_ready_1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1237.23-1237.43" *)
  wire \VexRiscv._zz_dBus_cmd_ready_1 ;
  (* hdlname = "VexRiscv _zz_dBus_rsp_valid" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1240.23-1240.41" *)
  wire \VexRiscv._zz_dBus_rsp_valid ;
  (* hdlname = "VexRiscv _zz_decode_IS_RS2_SIGNED_5" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:847.23-847.49" *)
  wire \VexRiscv._zz_decode_IS_RS2_SIGNED_5 ;
  (* hdlname = "VexRiscv _zz_decode_RS2" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:455.23-455.37" *)
  wire [31:0] \VexRiscv._zz_decode_RS2 ;
  (* hdlname = "VexRiscv _zz_decode_RS2_1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:465.23-465.39" *)
  wire [31:0] \VexRiscv._zz_decode_RS2_1 ;
  (* hdlname = "VexRiscv _zz_decode_RS2_3" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:877.23-877.39" *)
  wire [31:0] \VexRiscv._zz_decode_RS2_3 ;
  (* hdlname = "VexRiscv _zz_execute_ALU_BITWISE_CTRL" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:487.23-487.51" *)
  wire [1:0] \VexRiscv._zz_execute_ALU_BITWISE_CTRL ;
  (* hdlname = "VexRiscv _zz_execute_ALU_CTRL" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:483.23-483.43" *)
  wire [1:0] \VexRiscv._zz_execute_ALU_CTRL ;
  (* hdlname = "VexRiscv _zz_execute_BRANCH_CTRL" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:452.23-452.46" *)
  wire [1:0] \VexRiscv._zz_execute_BRANCH_CTRL ;
  (* hdlname = "VexRiscv _zz_execute_BranchPlugin_branch_src2" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:921.23-921.59" *)
  wire \VexRiscv._zz_execute_BranchPlugin_branch_src2 ;
  (* hdlname = "VexRiscv _zz_execute_BranchPlugin_branch_src2_8" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:334.23-334.61" *)
  wire \VexRiscv._zz_execute_BranchPlugin_branch_src2_8 ;
  (* hdlname = "VexRiscv _zz_execute_ENV_CTRL" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:443.23-443.43" *)
  wire [1:0] \VexRiscv._zz_execute_ENV_CTRL ;
  (* hdlname = "VexRiscv _zz_execute_FullBarrelShifterPlugin_reversed" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:875.23-875.67" *)
  wire [31:0] \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed ;
  (* hdlname = "VexRiscv _zz_execute_MEMORY_STORE_DATA_RF" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:821.23-821.55" *)
  wire [31:0] \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF ;
  (* hdlname = "VexRiscv _zz_execute_SHIFT_CTRL" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:469.23-469.45" *)
  wire [1:0] \VexRiscv._zz_execute_SHIFT_CTRL ;
  (* hdlname = "VexRiscv _zz_execute_SHIFT_RIGHT" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:137.23-137.46" *)
  wire [31:0] \VexRiscv._zz_execute_SHIFT_RIGHT ;
  (* hdlname = "VexRiscv _zz_execute_SRC1_CTRL" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:477.23-477.44" *)
  wire [1:0] \VexRiscv._zz_execute_SRC1_CTRL ;
  (* hdlname = "VexRiscv _zz_execute_SRC2_CTRL" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:475.23-475.44" *)
  wire [1:0] \VexRiscv._zz_execute_SRC2_CTRL ;
  (* hdlname = "VexRiscv _zz_execute_SrcPlugin_addSub" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:320.23-320.51" *)
  wire [31:0] \VexRiscv._zz_execute_SrcPlugin_addSub ;
  (* hdlname = "VexRiscv _zz_execute_SrcPlugin_addSub_3" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:323.23-323.53" *)
  wire [31:0] \VexRiscv._zz_execute_SrcPlugin_addSub_3 ;
  (* hdlname = "VexRiscv _zz_execute_to_memory_PC" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:473.23-473.47" *)
  wire [31:0] \VexRiscv._zz_execute_to_memory_PC ;
  (* hdlname = "VexRiscv _zz_iBusWishbone_ADR" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1230.23-1230.43" *)
  wire [2:0] \VexRiscv._zz_iBusWishbone_ADR ;
  (* hdlname = "VexRiscv _zz_lastStageRegFileWrite_payload_address" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:488.23-488.64" *)
  wire [31:0] \VexRiscv._zz_lastStageRegFileWrite_payload_address ;
  (* hdlname = "VexRiscv _zz_lastStageRegFileWrite_valid" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:489.23-489.54" *)
  wire \VexRiscv._zz_lastStageRegFileWrite_valid ;
  (* hdlname = "VexRiscv _zz_memory_DivPlugin_div_counter_valueNext_1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:344.23-344.67" *)
  wire \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ;
  (* hdlname = "VexRiscv _zz_memory_DivPlugin_div_result_1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:349.23-349.56" *)
  wire [32:0] \VexRiscv._zz_memory_DivPlugin_div_result_1 ;
  (* hdlname = "VexRiscv _zz_memory_DivPlugin_div_result_5" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:353.23-353.56" *)
  wire \VexRiscv._zz_memory_DivPlugin_div_result_5 ;
  (* hdlname = "VexRiscv _zz_memory_DivPlugin_div_stage_0_outNumerator" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:348.23-348.68" *)
  (* unused_bits = "0" *)
  wire [32:0] \VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator ;
  (* hdlname = "VexRiscv _zz_memory_DivPlugin_div_stage_0_outRemainder" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:346.23-346.68" *)
  wire [31:0] \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder ;
  (* hdlname = "VexRiscv _zz_memory_DivPlugin_div_stage_0_outRemainder_1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:347.23-347.70" *)
  wire [31:0] \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 ;
  (* hdlname = "VexRiscv _zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:345.23-345.81" *)
  wire [32:0] \VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator ;
  (* hdlname = "VexRiscv _zz_memory_DivPlugin_rs1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1059.23-1059.47" *)
  wire \VexRiscv._zz_memory_DivPlugin_rs1 ;
  (* hdlname = "VexRiscv _zz_memory_DivPlugin_rs2" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1058.23-1058.47" *)
  wire \VexRiscv._zz_memory_DivPlugin_rs2 ;
  (* hdlname = "VexRiscv _zz_memory_ENV_CTRL" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:441.23-441.42" *)
  wire [1:0] \VexRiscv._zz_memory_ENV_CTRL ;
  (* hdlname = "VexRiscv _zz_memory_MUL_LOW_1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:130.23-130.43" *)
  wire [51:0] \VexRiscv._zz_memory_MUL_LOW_1 ;
  (* hdlname = "VexRiscv _zz_memory_MUL_LOW_4" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:133.23-133.43" *)
  wire [51:0] \VexRiscv._zz_memory_MUL_LOW_4 ;
  (* hdlname = "VexRiscv _zz_memory_MUL_LOW_6" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:135.23-135.43" *)
  wire [51:0] \VexRiscv._zz_memory_MUL_LOW_6 ;
  (* hdlname = "VexRiscv _zz_memory_SHIFT_CTRL" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:467.23-467.44" *)
  wire [1:0] \VexRiscv._zz_memory_SHIFT_CTRL ;
  (* hdlname = "VexRiscv _zz_when_CsrPlugin_l1302_2" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:949.23-949.49" *)
  wire \VexRiscv._zz_when_CsrPlugin_l1302_2 ;
  (* hdlname = "VexRiscv _zz_writeBack_DBusCachedPlugin_rspFormated_1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:837.23-837.67" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_1 ;
  (* hdlname = "VexRiscv _zz_writeBack_DBusCachedPlugin_rspShifted_3" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:181.23-181.66" *)
  wire \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ;
  (* hdlname = "VexRiscv _zz_writeBack_ENV_CTRL" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:445.23-445.45" *)
  wire [1:0] \VexRiscv._zz_writeBack_ENV_CTRL ;
  (* hdlname = "VexRiscv _zz_writeBack_MulPlugin_result" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:339.23-339.53" *)
  wire [65:0] \VexRiscv._zz_writeBack_MulPlugin_result ;
  (* hdlname = "VexRiscv _zz_writeBack_MulPlugin_result_1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:340.23-340.55" *)
  wire [65:0] \VexRiscv._zz_writeBack_MulPlugin_result_1 ;
  (* hdlname = "VexRiscv dBusWishbone_ADR" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:27.24-27.40" *)
  (* unused_bits = "0 1 2" *)
  wire [29:0] \VexRiscv.dBusWishbone_ADR ;
  (* hdlname = "VexRiscv dBusWishbone_DAT_MOSI" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:29.24-29.45" *)
  wire [31:0] \VexRiscv.dBusWishbone_DAT_MOSI ;
  (* hdlname = "VexRiscv dBus_cmd_payload_address" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:611.23-611.47" *)
  wire [31:0] \VexRiscv.dBus_cmd_payload_address ;
  (* hdlname = "VexRiscv dBus_cmd_payload_mask" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:613.23-613.44" *)
  wire [3:0] \VexRiscv.dBus_cmd_payload_mask ;
  (* hdlname = "VexRiscv dBus_cmd_payload_size" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:614.23-614.44" *)
  wire [2:0] \VexRiscv.dBus_cmd_payload_size ;
  (* hdlname = "VexRiscv dataCache_1 _zz_2" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5242.23-5242.28" *)
  wire \VexRiscv.dataCache_1._zz_2 ;
  (* hdlname = "VexRiscv dataCache_1 _zz_loader_counter_valueNext_1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5239.23-5239.53" *)
  wire \VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ;
  (* hdlname = "VexRiscv dataCache_1 _zz_ways_0_dataReadRspMem" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5270.23-5270.48" *)
  wire \VexRiscv.dataCache_1._zz_ways_0_dataReadRspMem ;
  (* hdlname = "VexRiscv dataCache_1 _zz_ways_0_data_port0" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5235.23-5235.44" *)
  wire [31:0] \VexRiscv.dataCache_1._zz_ways_0_data_port0 ;
  (* hdlname = "VexRiscv dataCache_1 _zz_ways_0_tagsReadRsp_valid_1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5269.23-5269.53" *)
  wire [21:0] \VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 ;
  (* hdlname = "VexRiscv dataCache_1 _zz_ways_0_tags_port" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5236.23-5236.43" *)
  wire [21:0] \VexRiscv.dataCache_1._zz_ways_0_tags_port ;
  (* hdlname = "VexRiscv dataCache_1 dataReadCmd_payload" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5259.23-5259.42" *)
  wire [9:0] \VexRiscv.dataCache_1.dataReadCmd_payload ;
  (* hdlname = "VexRiscv dataCache_1 dataWriteCmd_payload_address" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5262.23-5262.51" *)
  wire [9:0] \VexRiscv.dataCache_1.dataWriteCmd_payload_address ;
  (* hdlname = "VexRiscv dataCache_1 dataWriteCmd_payload_data" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5263.23-5263.48" *)
  wire [31:0] \VexRiscv.dataCache_1.dataWriteCmd_payload_data ;
  (* hdlname = "VexRiscv dataCache_1 io_cpu_execute_args_wr" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5171.24-5171.46" *)
  wire \VexRiscv.dataCache_1.io_cpu_execute_args_wr ;
  (* hdlname = "VexRiscv dataCache_1 io_cpu_execute_refilling" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5174.24-5174.48" *)
  wire \VexRiscv.dataCache_1.io_cpu_execute_refilling ;
  (* hdlname = "VexRiscv dataCache_1 io_cpu_memory_isWrite" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5177.24-5177.45" *)
  wire \VexRiscv.dataCache_1.io_cpu_memory_isWrite ;
  (* hdlname = "VexRiscv dataCache_1 io_cpu_writeBack_isStuck" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5189.24-5189.48" *)
  wire \VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ;
  (* hdlname = "VexRiscv dataCache_1 io_cpu_writeBack_isWrite" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5193.24-5193.48" *)
  wire \VexRiscv.dataCache_1.io_cpu_writeBack_isWrite ;
  (* hdlname = "VexRiscv dataCache_1 io_cpu_writeBack_storeData" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5194.24-5194.50" *)
  wire [31:0] \VexRiscv.dataCache_1.io_cpu_writeBack_storeData ;
  (* hdlname = "VexRiscv dataCache_1 io_mem_cmd_payload_mask" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5223.24-5223.47" *)
  wire [3:0] \VexRiscv.dataCache_1.io_mem_cmd_payload_mask ;
  (* hdlname = "VexRiscv dataCache_1 io_mem_cmd_payload_uncached" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5220.24-5220.51" *)
  wire \VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ;
  (* hdlname = "VexRiscv dataCache_1 io_mem_cmd_ready" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5218.24-5218.40" *)
  wire \VexRiscv.dataCache_1.io_mem_cmd_ready ;
  (* hdlname = "VexRiscv dataCache_1 loader_counter_value" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5368.23-5368.43" *)
  wire [2:0] \VexRiscv.dataCache_1.loader_counter_value ;
  (* hdlname = "VexRiscv dataCache_1 loader_counter_valueNext" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5367.23-5367.47" *)
  wire [2:0] \VexRiscv.dataCache_1.loader_counter_valueNext ;
  (* hdlname = "VexRiscv dataCache_1 loader_counter_willOverflow" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5370.23-5370.50" *)
  wire \VexRiscv.dataCache_1.loader_counter_willOverflow ;
  (* hdlname = "VexRiscv dataCache_1 loader_valid_regNext" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378.23-5378.43" *)
  wire \VexRiscv.dataCache_1.loader_valid_regNext ;
  (* hdlname = "VexRiscv dataCache_1 memCmdSent" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5278.23-5278.33" *)
  wire \VexRiscv.dataCache_1.memCmdSent ;
  (* hdlname = "VexRiscv dataCache_1 stage0_dataColisions" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5283.23-5283.43" *)
  wire \VexRiscv.dataCache_1.stage0_dataColisions ;
  (* hdlname = "VexRiscv dataCache_1 stage0_dataColisions_regNextWhen" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5298.23-5298.55" *)
  wire \VexRiscv.dataCache_1.stage0_dataColisions_regNextWhen ;
  (* hdlname = "VexRiscv dataCache_1 stage0_mask" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5282.23-5282.34" *)
  wire [3:0] \VexRiscv.dataCache_1.stage0_mask ;
  (* hdlname = "VexRiscv dataCache_1 stageA_dataColisions" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5300.23-5300.43" *)
  wire \VexRiscv.dataCache_1.stageA_dataColisions ;
  (* hdlname = "VexRiscv dataCache_1 stageA_mask" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5291.23-5291.34" *)
  wire [3:0] \VexRiscv.dataCache_1.stageA_mask ;
  (* hdlname = "VexRiscv dataCache_1 stageA_request_size" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5288.23-5288.42" *)
  wire [1:0] \VexRiscv.dataCache_1.stageA_request_size ;
  (* hdlname = "VexRiscv dataCache_1 stageA_wayHits" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5294.23-5294.37" *)
  wire \VexRiscv.dataCache_1.stageA_wayHits ;
  (* hdlname = "VexRiscv dataCache_1 stageB_dataColisions" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5326.23-5326.43" *)
  wire \VexRiscv.dataCache_1.stageB_dataColisions ;
  (* hdlname = "VexRiscv dataCache_1 stageB_dataMux" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5333.23-5333.37" *)
  wire [31:0] \VexRiscv.dataCache_1.stageB_dataMux ;
  (* hdlname = "VexRiscv dataCache_1 stageB_flusher_counter" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5340.23-5340.45" *)
  wire [7:0] \VexRiscv.dataCache_1.stageB_flusher_counter ;
  (* hdlname = "VexRiscv dataCache_1 stageB_flusher_start" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5344.23-5344.43" *)
  wire \VexRiscv.dataCache_1.stageB_flusher_start ;
  (* hdlname = "VexRiscv dataCache_1 stageB_flusher_waitDone" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5338.23-5338.46" *)
  wire \VexRiscv.dataCache_1.stageB_flusher_waitDone ;
  (* hdlname = "VexRiscv dataCache_1 stageB_mmuRsp_physicalAddress" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5307.23-5307.52" *)
  wire [31:0] \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress ;
  (* hdlname = "VexRiscv dataCache_1 stageB_tagsReadRsp_0_error" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5318.23-5318.49" *)
  wire \VexRiscv.dataCache_1.stageB_tagsReadRsp_0_error ;
  (* hdlname = "VexRiscv dataCache_1 stageB_unaligned" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5328.23-5328.39" *)
  wire \VexRiscv.dataCache_1.stageB_unaligned ;
  (* hdlname = "VexRiscv dataCache_1 stageB_waysHit" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5332.23-5332.37" *)
  wire \VexRiscv.dataCache_1.stageB_waysHit ;
  (* hdlname = "VexRiscv dataCache_1 tagsWriteCmd_payload_address" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5248.23-5248.51" *)
  wire [6:0] \VexRiscv.dataCache_1.tagsWriteCmd_payload_address ;
  (* hdlname = "VexRiscv dataCache_1 when_DataCache_l829" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5306.23-5306.42" *)
  wire \VexRiscv.dataCache_1.when_DataCache_l829 ;
  (* hdlname = "VexRiscv decode_BYPASSABLE_MEMORY_STAGE" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:407.23-407.53" *)
  wire \VexRiscv.decode_BYPASSABLE_MEMORY_STAGE ;
  (* hdlname = "VexRiscv decode_CSR_WRITE_OPCODE" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:372.23-372.46" *)
  wire \VexRiscv.decode_CSR_WRITE_OPCODE ;
  (* hdlname = "VexRiscv decode_INSTRUCTION_ANTICIPATED" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:491.23-491.53" *)
  wire [31:0] \VexRiscv.decode_INSTRUCTION_ANTICIPATED ;
  (* hdlname = "VexRiscv decode_IS_DIV" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:377.23-377.36" *)
  wire \VexRiscv.decode_IS_DIV ;
  (* hdlname = "VexRiscv decode_RS1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:463.23-463.33" *)
  wire [31:0] \VexRiscv.decode_RS1 ;
  (* hdlname = "VexRiscv decode_RS2" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:462.23-462.33" *)
  wire [31:0] \VexRiscv.decode_RS2 ;
  (* hdlname = "VexRiscv decode_SRC2_FORCE_ZERO" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:374.23-374.45" *)
  wire \VexRiscv.decode_SRC2_FORCE_ZERO ;
  (* hdlname = "VexRiscv decode_SRC_LESS_UNSIGNED" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:402.23-402.47" *)
  wire \VexRiscv.decode_SRC_LESS_UNSIGNED ;
  (* hdlname = "VexRiscv decode_to_execute_BYPASSABLE_EXECUTE_STAGE" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1105.23-1105.65" *)
  wire \VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE ;
  (* hdlname = "VexRiscv decode_to_execute_BYPASSABLE_MEMORY_STAGE" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1107.23-1107.64" *)
  wire \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE ;
  (* hdlname = "VexRiscv decode_to_execute_CSR_WRITE_OPCODE" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1159.23-1159.57" *)
  wire \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE ;
  (* hdlname = "VexRiscv decode_to_execute_IS_CSR" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1129.23-1129.47" *)
  wire \VexRiscv.decode_to_execute_IS_CSR ;
  (* hdlname = "VexRiscv decode_to_execute_IS_DIV" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1143.23-1143.47" *)
  wire \VexRiscv.decode_to_execute_IS_DIV ;
  (* hdlname = "VexRiscv decode_to_execute_IS_MUL" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1137.23-1137.47" *)
  wire \VexRiscv.decode_to_execute_IS_MUL ;
  (* hdlname = "VexRiscv decode_to_execute_IS_RS1_SIGNED" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1147.23-1147.54" *)
  wire \VexRiscv.decode_to_execute_IS_RS1_SIGNED ;
  (* hdlname = "VexRiscv decode_to_execute_MEMORY_ENABLE" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1089.23-1089.54" *)
  wire \VexRiscv.decode_to_execute_MEMORY_ENABLE ;
  (* hdlname = "VexRiscv decode_to_execute_MEMORY_MANAGMENT" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1117.23-1117.57" *)
  wire \VexRiscv.decode_to_execute_MEMORY_MANAGMENT ;
  (* hdlname = "VexRiscv decode_to_execute_PREDICTION_HAD_BRANCHED2" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1157.23-1157.65" *)
  wire \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2 ;
  (* hdlname = "VexRiscv decode_to_execute_REGFILE_WRITE_VALID" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1099.23-1099.60" *)
  wire \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID ;
  (* hdlname = "VexRiscv decode_to_execute_SRC2_FORCE_ZERO" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1155.23-1155.56" *)
  wire \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ;
  (* hdlname = "VexRiscv decode_to_execute_SRC_LESS_UNSIGNED" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1119.23-1119.58" *)
  wire \VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED ;
  (* hdlname = "VexRiscv decode_to_execute_SRC_USE_SUB_LESS" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1087.23-1087.57" *)
  wire \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ;
  (* hdlname = "VexRiscv execute_BRANCH_CALC" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:365.23-365.42" *)
  wire [31:0] \VexRiscv.execute_BRANCH_CALC ;
  (* hdlname = "VexRiscv execute_BRANCH_DO" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:366.23-366.40" *)
  wire \VexRiscv.execute_BRANCH_DO ;
  (* hdlname = "VexRiscv execute_BranchPlugin_branchAdder" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:927.23-927.55" *)
  (* unused_bits = "0" *)
  wire [31:0] \VexRiscv.execute_BranchPlugin_branchAdder ;
  (* hdlname = "VexRiscv execute_BranchPlugin_branch_src1" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:919.23-919.55" *)
  wire [31:0] \VexRiscv.execute_BranchPlugin_branch_src1 ;
  (* hdlname = "VexRiscv execute_BranchPlugin_branch_src2" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:920.23-920.55" *)
  wire [31:0] \VexRiscv.execute_BranchPlugin_branch_src2 ;
  (* hdlname = "VexRiscv execute_CsrPlugin_csr_3008" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1211.23-1211.49" *)
  wire \VexRiscv.execute_CsrPlugin_csr_3008 ;
  (* hdlname = "VexRiscv execute_CsrPlugin_csr_3264" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1195.23-1195.49" *)
  wire \VexRiscv.execute_CsrPlugin_csr_3264 ;
  (* hdlname = "VexRiscv execute_CsrPlugin_csr_4032" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1213.23-1213.49" *)
  wire \VexRiscv.execute_CsrPlugin_csr_4032 ;
  (* hdlname = "VexRiscv execute_CsrPlugin_csr_768" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1197.23-1197.48" *)
  wire \VexRiscv.execute_CsrPlugin_csr_768 ;
  (* hdlname = "VexRiscv execute_CsrPlugin_csr_772" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1201.23-1201.48" *)
  wire \VexRiscv.execute_CsrPlugin_csr_772 ;
  (* hdlname = "VexRiscv execute_CsrPlugin_csr_773" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1203.23-1203.48" *)
  wire \VexRiscv.execute_CsrPlugin_csr_773 ;
  (* hdlname = "VexRiscv execute_CsrPlugin_csr_833" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1205.23-1205.48" *)
  wire \VexRiscv.execute_CsrPlugin_csr_833 ;
  (* hdlname = "VexRiscv execute_CsrPlugin_csr_834" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1207.23-1207.48" *)
  wire \VexRiscv.execute_CsrPlugin_csr_834 ;
  (* hdlname = "VexRiscv execute_CsrPlugin_csr_835" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1209.23-1209.48" *)
  wire \VexRiscv.execute_CsrPlugin_csr_835 ;
  (* hdlname = "VexRiscv execute_CsrPlugin_csr_836" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1199.23-1199.48" *)
  wire \VexRiscv.execute_CsrPlugin_csr_836 ;
  (* hdlname = "VexRiscv execute_MUL_HH" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:361.23-361.37" *)
  wire [33:0] \VexRiscv.execute_MUL_HH ;
  (* hdlname = "VexRiscv execute_MUL_HL" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:362.23-362.37" *)
  wire [33:0] \VexRiscv.execute_MUL_HL ;
  (* hdlname = "VexRiscv execute_MUL_LH" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:363.23-363.37" *)
  wire [33:0] \VexRiscv.execute_MUL_LH ;
  (* hdlname = "VexRiscv execute_MUL_LL" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:364.23-364.37" *)
  wire [31:0] \VexRiscv.execute_MUL_LL ;
  (* hdlname = "VexRiscv execute_MulPlugin_aHigh" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1027.23-1027.46" *)
  wire [16:0] \VexRiscv.execute_MulPlugin_aHigh ;
  (* hdlname = "VexRiscv execute_MulPlugin_bHigh" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1028.23-1028.46" *)
  wire [16:0] \VexRiscv.execute_MulPlugin_bHigh ;
  (* hdlname = "VexRiscv execute_RS1" *)
  (* keep = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:509.45-509.56" *)
  (* syn_keep = 32'd1 *)
  wire [31:0] \VexRiscv.execute_RS1 ;
  (* hdlname = "VexRiscv execute_RS2" *)
  (* keep = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511.45-511.56" *)
  (* syn_keep = 32'd1 *)
  wire [31:0] \VexRiscv.execute_RS2 ;
  (* hdlname = "VexRiscv execute_arbitration_isStuck" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:547.23-547.50" *)
  wire \VexRiscv.execute_arbitration_isStuck ;
  (* hdlname = "VexRiscv execute_arbitration_isValid" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:546.23-546.50" *)
  wire \VexRiscv.execute_arbitration_isValid ;
  (* hdlname = "VexRiscv execute_to_memory_BRANCH_DO" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1173.23-1173.50" *)
  wire \VexRiscv.execute_to_memory_BRANCH_DO ;
  (* hdlname = "VexRiscv execute_to_memory_BYPASSABLE_MEMORY_STAGE" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1109.23-1109.64" *)
  wire \VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE ;
  (* hdlname = "VexRiscv execute_to_memory_INSTRUCTION" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1073.23-1073.52" *)
  wire [31:0] \VexRiscv.execute_to_memory_INSTRUCTION ;
  (* hdlname = "VexRiscv execute_to_memory_IS_DIV" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1145.23-1145.47" *)
  wire \VexRiscv.execute_to_memory_IS_DIV ;
  (* hdlname = "VexRiscv execute_to_memory_IS_MUL" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1139.23-1139.47" *)
  wire \VexRiscv.execute_to_memory_IS_MUL ;
  (* hdlname = "VexRiscv execute_to_memory_MEMORY_ENABLE" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1091.23-1091.54" *)
  wire \VexRiscv.execute_to_memory_MEMORY_ENABLE ;
  (* hdlname = "VexRiscv execute_to_memory_MEMORY_STORE_DATA_RF" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1163.23-1163.61" *)
  wire [31:0] \VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF ;
  (* hdlname = "VexRiscv execute_to_memory_MUL_HH" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1183.23-1183.47" *)
  wire [33:0] \VexRiscv.execute_to_memory_MUL_HH ;
  (* hdlname = "VexRiscv execute_to_memory_PC" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1067.23-1067.43" *)
  wire [31:0] \VexRiscv.execute_to_memory_PC ;
  (* hdlname = "VexRiscv execute_to_memory_REGFILE_WRITE_VALID" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1101.23-1101.60" *)
  wire \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID ;
  (* hdlname = "VexRiscv externalInterrupt" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:663.23-663.40" *)
  wire \VexRiscv.externalInterrupt ;
  (* hdlname = "VexRiscv externalInterruptArray_regNext" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1061.23-1061.53" *)
  wire [31:0] \VexRiscv.externalInterruptArray_regNext ;
  (* hdlname = "VexRiscv lastStageIsValid" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:576.23-576.39" *)
  wire \VexRiscv.lastStageIsValid ;
  (* hdlname = "VexRiscv lastStageRegFileWrite_payload_address" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:861.23-861.60" *)
  wire [4:0] \VexRiscv.lastStageRegFileWrite_payload_address ;
  (* hdlname = "VexRiscv lastStageRegFileWrite_payload_data" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:862.23-862.57" *)
  wire [31:0] \VexRiscv.lastStageRegFileWrite_payload_data ;
  (* hdlname = "VexRiscv memory_DivPlugin_accumulator" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1034.23-1034.51" *)
  wire [64:0] \VexRiscv.memory_DivPlugin_accumulator ;
  (* hdlname = "VexRiscv memory_DivPlugin_div_counter_value" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1040.23-1040.57" *)
  wire [5:0] \VexRiscv.memory_DivPlugin_div_counter_value ;
  (* hdlname = "VexRiscv memory_DivPlugin_div_done" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1043.23-1043.48" *)
  wire \VexRiscv.memory_DivPlugin_div_done ;
  (* hdlname = "VexRiscv memory_DivPlugin_div_result" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1046.23-1046.50" *)
  wire [31:0] \VexRiscv.memory_DivPlugin_div_result ;
  (* hdlname = "VexRiscv memory_DivPlugin_div_stage_0_remainderMinusDenominator" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1052.23-1052.77" *)
  wire [32:0] \VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator ;
  (* hdlname = "VexRiscv memory_MUL_LOW" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:359.23-359.37" *)
  wire [51:0] \VexRiscv.memory_MUL_LOW ;
  (* hdlname = "VexRiscv memory_arbitration_isValid" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:557.23-557.49" *)
  wire \VexRiscv.memory_arbitration_isValid ;
  (* hdlname = "VexRiscv memory_to_writeBack_IS_MUL" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1141.23-1141.49" *)
  wire \VexRiscv.memory_to_writeBack_IS_MUL ;
  (* hdlname = "VexRiscv memory_to_writeBack_MEMORY_ENABLE" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1093.23-1093.56" *)
  wire \VexRiscv.memory_to_writeBack_MEMORY_ENABLE ;
  (* hdlname = "VexRiscv switch_Misc_l232_2" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1013.23-1013.41" *)
  wire \VexRiscv.switch_Misc_l232_2 ;
  (* hdlname = "VexRiscv toplevel_dataCache_1_io_mem_cmd_rData_address" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:795.23-795.68" *)
  wire [31:0] \VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address ;
  (* hdlname = "VexRiscv toplevel_dataCache_1_io_mem_cmd_rData_data" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:796.23-796.65" *)
  wire [31:0] \VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data ;
  (* hdlname = "VexRiscv toplevel_dataCache_1_io_mem_cmd_rData_mask" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:797.23-797.65" *)
  wire [3:0] \VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_mask ;
  (* hdlname = "VexRiscv toplevel_dataCache_1_io_mem_cmd_rData_size" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:798.23-798.65" *)
  wire [2:0] \VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_size ;
  (* hdlname = "VexRiscv toplevel_dataCache_1_io_mem_cmd_rData_wr" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:793.23-793.63" *)
  wire \VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_wr ;
  (* hdlname = "VexRiscv toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:787.23-787.78" *)
  wire [31:0] \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address ;
  (* hdlname = "VexRiscv toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:788.23-788.75" *)
  wire [31:0] \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data ;
  (* hdlname = "VexRiscv toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:789.23-789.75" *)
  wire [3:0] \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask ;
  (* hdlname = "VexRiscv toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:790.23-790.75" *)
  wire [2:0] \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size ;
  (* hdlname = "VexRiscv toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:785.23-785.73" *)
  wire \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr ;
  (* hdlname = "VexRiscv toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:784.23-784.68" *)
  wire \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ;
  (* hdlname = "VexRiscv when_CsrPlugin_l1390" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:996.23-996.43" *)
  wire \VexRiscv.when_CsrPlugin_l1390 ;
  (* hdlname = "VexRiscv when_MulPlugin_l147" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1030.23-1030.42" *)
  wire \VexRiscv.when_MulPlugin_l147 ;
  (* hdlname = "VexRiscv when_Pipeline_l124_2" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1068.23-1068.43" *)
  wire \VexRiscv.when_Pipeline_l124_2 ;
  (* hdlname = "VexRiscv writeBack_DBusCachedPlugin_rspFormated" *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:840.23-840.61" *)
  wire [31:0] \VexRiscv.writeBack_DBusCachedPlugin_rspFormated ;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:154.15-154.28" *)
  wire [19:0] builder_count;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:155.15-155.40" *)
  wire [5:0] builder_csr_bankarray_adr;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:156.15-156.58" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] builder_csr_bankarray_csrbank0_bus_errors_r;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:158.15-158.58" *)
  wire [31:0] builder_csr_bankarray_csrbank0_bus_errors_w;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:162.15-162.54" *)
  wire [1:0] builder_csr_bankarray_csrbank0_reset0_w;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:166.15-166.56" *)
  wire [31:0] builder_csr_bankarray_csrbank0_scratch0_w;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:171.15-171.52" *)
  wire [7:0] builder_csr_bankarray_csrbank1_out0_w;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:174.15-174.58" *)
  wire builder_csr_bankarray_csrbank2_rx_enable0_r;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:176.15-176.58" *)
  wire builder_csr_bankarray_csrbank2_rx_enable0_w;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:180.15-180.63" *)
  wire [1:0] builder_csr_bankarray_csrbank2_rx_prbs_config0_w;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:184.15-184.62" *)
  wire [31:0] builder_csr_bankarray_csrbank2_rx_prbs_errors_w;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:188.15-188.62" *)
  wire builder_csr_bankarray_csrbank2_rx_prbs_pause0_w;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:192.15-192.56" *)
  wire builder_csr_bankarray_csrbank2_rx_ready_w;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:197.15-197.58" *)
  wire builder_csr_bankarray_csrbank2_tx_enable0_w;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:201.15-201.63" *)
  wire [1:0] builder_csr_bankarray_csrbank2_tx_prbs_config0_w;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:209.15-209.51" *)
  wire builder_csr_bankarray_csrbank3_en0_w;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:213.15-213.58" *)
  wire builder_csr_bankarray_csrbank3_ev_enable0_w;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:217.15-217.58" *)
  wire builder_csr_bankarray_csrbank3_ev_pending_w;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:225.15-225.53" *)
  wire [31:0] builder_csr_bankarray_csrbank3_load0_w;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:229.15-229.55" *)
  wire [31:0] builder_csr_bankarray_csrbank3_reload0_w;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:234.15-234.61" *)
  wire builder_csr_bankarray_csrbank3_update_value0_w;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:238.15-238.53" *)
  wire [31:0] builder_csr_bankarray_csrbank3_value_w;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:269.15-269.42" *)
  wire [7:0] builder_csr_bankarray_dat_r;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:271.15-271.62" *)
  wire [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:276.15-276.62" *)
  wire [31:0] builder_csr_bankarray_interface1_bank_bus_dat_r;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:281.15-281.62" *)
  wire [31:0] builder_csr_bankarray_interface2_bank_bus_dat_r;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:286.15-286.62" *)
  wire [31:0] builder_csr_bankarray_interface3_bank_bus_dat_r;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:291.15-291.62" *)
  wire [31:0] builder_csr_bankarray_interface4_bank_bus_dat_r;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:296.15-296.42" *)
  wire builder_csr_bankarray_sel_r;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:317.15-317.35" *)
  (* unused_bits = "0" *)
  wire builder_gatematepll0;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:318.15-318.35" *)
  (* unused_bits = "0" *)
  wire builder_gatematepll1;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:319.15-319.35" *)
  (* unused_bits = "0" *)
  wire builder_gatematepll2;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:321.15-321.35" *)
  (* unused_bits = "0" *)
  wire builder_gatematepll4;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:322.15-322.35" *)
  (* unused_bits = "0" *)
  wire builder_gatematepll5;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:323.15-323.44" *)
  wire builder_gatematepll_locked_s1;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:324.15-324.28" *)
  wire builder_grant;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:325.15-325.37" *)
  wire builder_interface0_ack;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:326.15-326.37" *)
  (* unused_bits = "13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29" *)
  wire [29:0] builder_interface0_adr;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:342.15-342.42" *)
  wire builder_multiregimpl0_regs0;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:343.15-343.42" *)
  wire builder_multiregimpl0_regs1;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:344.15-344.42" *)
  wire [1:0] builder_multiregimpl1_regs0;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:345.15-345.42" *)
  wire [1:0] builder_multiregimpl1_regs1;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:346.15-346.42" *)
  wire [1:0] builder_multiregimpl2_regs0;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:347.15-347.42" *)
  wire [1:0] builder_multiregimpl2_regs1;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:348.15-348.42" *)
  wire [1:0] builder_multiregimpl3_regs0;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:349.15-349.42" *)
  wire [1:0] builder_multiregimpl3_regs1;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:350.15-350.42" *)
  wire [1:0] builder_multiregimpl4_regs0;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:351.15-351.42" *)
  wire [1:0] builder_multiregimpl4_regs1;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:352.15-352.42" *)
  wire builder_multiregimpl5_regs0;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:353.15-353.42" *)
  wire builder_multiregimpl5_regs1;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:354.15-354.42" *)
  wire [31:0] builder_multiregimpl6_regs0;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:363.15-363.39" *)
  wire builder_rs232phyrx_state;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:365.15-365.39" *)
  wire builder_rs232phytx_state;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:366.15-366.28" *)
  wire builder_rst10;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:367.15-367.28" *)
  wire builder_rst11;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:368.15-368.28" *)
  wire builder_rst12;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:388.15-388.29" *)
  wire [2:0] builder_slaves;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:22.26-22.31" *)
  input clk10;
  wire clk10;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:391.15-391.31" *)
  wire main_adpll_reset;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:395.15-395.47" *)
  wire main_basesoc_basesoc_ram_bus_ack;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:411.15-411.35" *)
  wire main_basesoc_cpu_rst;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:437.15-437.47" *)
  wire main_basesoc_ram_bus_ram_bus_ack;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:442.15-442.49" *)
  wire [31:0] main_basesoc_ram_bus_ram_bus_dat_r;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:450.15-450.34" *)
  wire [3:0] main_basesoc_ram_we;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:452.15-452.36" *)
  wire main_basesoc_reset_re;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:454.15-454.36" *)
  wire [3:0] main_basesoc_rx_count;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:456.15-456.62" *)
  wire main_basesoc_rx_count_rs232phyrx_next_value_ce0;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:457.15-457.35" *)
  wire [7:0] main_basesoc_rx_data;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:459.15-459.61" *)
  wire main_basesoc_rx_data_rs232phyrx_next_value_ce1;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:461.15-461.36" *)
  wire [31:0] main_basesoc_rx_phase;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:463.15-463.35" *)
  wire main_basesoc_rx_rx_d;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:469.15-469.35" *)
  wire main_basesoc_rx_tick;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:477.15-477.37" *)
  wire main_basesoc_timer_irq;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:480.15-480.43" *)
  wire main_basesoc_timer_pending_r;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:481.15-481.44" *)
  wire main_basesoc_timer_pending_re;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:489.15-489.49" *)
  wire main_basesoc_timer_update_value_re;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:491.15-491.39" *)
  wire [31:0] main_basesoc_timer_value;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:502.15-502.48" *)
  wire main_basesoc_timer_zero_trigger_d;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:503.15-503.36" *)
  wire [3:0] main_basesoc_tx_count;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:505.15-505.62" *)
  wire main_basesoc_tx_count_rs232phytx_next_value_ce0;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:506.15-506.35" *)
  wire [7:0] main_basesoc_tx_data;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:507.15-507.58" *)
  wire [7:0] main_basesoc_tx_data_rs232phytx_next_value2;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:508.15-508.61" *)
  wire main_basesoc_tx_data_rs232phytx_next_value_ce2;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:510.15-510.36" *)
  wire [31:0] main_basesoc_tx_phase;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:513.15-513.48" *)
  (* unused_bits = "7" *)
  wire [7:0] main_basesoc_tx_sink_payload_data;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:515.15-515.41" *)
  wire main_basesoc_tx_sink_valid;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:516.15-516.35" *)
  wire main_basesoc_tx_tick;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:519.15-519.36" *)
  wire main_basesoc_uart_irq;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:520.15-520.42" *)
  wire [1:0] main_basesoc_uart_pending_r;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:521.15-521.43" *)
  wire main_basesoc_uart_pending_re;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:524.15-524.36" *)
  wire main_basesoc_uart_rx0;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:525.15-525.36" *)
  wire main_basesoc_uart_rx1;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:526.15-526.36" *)
  wire main_basesoc_uart_rx2;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:528.15-528.48" *)
  wire [3:0] main_basesoc_uart_rx_fifo_consume;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:529.15-529.48" *)
  wire main_basesoc_uart_rx_fifo_do_read;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:536.15-536.47" *)
  wire [4:0] main_basesoc_uart_rx_fifo_level0;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:538.15-538.48" *)
  wire [3:0] main_basesoc_uart_rx_fifo_produce;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:564.15-564.50" *)
  wire main_basesoc_uart_rx_fifo_wrport_we;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:568.15-568.45" *)
  wire main_basesoc_uart_rx_trigger_d;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:583.15-583.36" *)
  wire main_basesoc_uart_tx1;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:584.15-584.36" *)
  wire main_basesoc_uart_tx2;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:586.15-586.48" *)
  wire [3:0] main_basesoc_uart_tx_fifo_consume;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:587.15-587.48" *)
  wire main_basesoc_uart_tx_fifo_do_read;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:594.15-594.47" *)
  wire [4:0] main_basesoc_uart_tx_fifo_level0;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:596.15-596.48" *)
  wire [3:0] main_basesoc_uart_tx_fifo_produce;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:622.15-622.50" *)
  wire main_basesoc_uart_tx_fifo_wrport_we;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:626.15-626.45" *)
  wire main_basesoc_uart_tx_trigger_d;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:646.15-646.36" *)
  wire [10:0] main_cdr_lock_counter;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:651.15-651.26" *)
  wire [7:0] main_chaser;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:652.15-652.25" *)
  wire [21:0] main_count;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:653.15-653.29" *)
  wire main_crg_clkin;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:657.15-657.29" *)
  wire main_crg_rst_n;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:669.15-669.24" *)
  wire [7:0] main_leds;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:670.15-670.24" *)
  wire main_mode;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:671.15-671.27" *)
  wire [9:0] main_output0;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:672.15-672.27" *)
  wire [9:0] main_output1;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:676.15-676.33" *)
  wire [31:0] main_prbsrx_errors;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:677.15-677.28" *)
  wire [19:0] main_prbsrx_i;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:680.15-680.39" *)
  wire [10:0] main_prbsrx_prbs15_count;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:682.15-682.40" *)
  wire [19:0] main_prbsrx_prbs15_errors;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:684.15-684.40" *)
  wire [19:0] main_prbsrx_prbs15_i_last;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:685.15-685.38" *)
  wire [14:0] main_prbsrx_prbs15_n_in;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:687.15-687.39" *)
  wire [10:0] main_prbsrx_prbs31_count;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:689.15-689.40" *)
  wire [19:0] main_prbsrx_prbs31_errors;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:692.15-692.38" *)
  wire [30:0] main_prbsrx_prbs31_n_in;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:694.15-694.38" *)
  wire [10:0] main_prbsrx_prbs7_count;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:696.15-696.39" *)
  wire [19:0] main_prbsrx_prbs7_errors;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:706.15-706.39" *)
  wire [14:0] main_prbstx_prbs15_n_out;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:707.15-707.35" *)
  wire [19:0] main_prbstx_prbs15_o;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:708.15-708.39" *)
  wire [30:0] main_prbstx_prbs31_n_out;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:710.15-710.38" *)
  wire [6:0] main_prbstx_prbs7_n_out;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:711.15-711.34" *)
  wire [19:0] main_prbstx_prbs7_o;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:713.15-713.22" *)
  wire main_re;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:716.15-716.33" *)
  wire [10:0] main_reset_counter;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:738.15-738.28" *)
  wire main_rx_reset;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:739.15-739.33" *)
  (* unused_bits = "0" *)
  wire main_rx_reset_done;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:740.15-740.28" *)
  wire main_rxoutclk;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:744.15-744.46" *)
  wire main_singleencoder0_code4b_flip;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:745.15-745.52" *)
  wire main_singleencoder0_code4b_unbalanced;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:747.15-747.46" *)
  wire main_singleencoder0_code6b_flip;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:750.15-750.42" *)
  wire main_singleencoder0_disp_in;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:754.15-754.41" *)
  wire [9:0] main_singleencoder0_output;
  wire [17:0] main_tx_bus;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:781.15-781.31" *)
  wire main_tx_half_clk;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:791.15-791.28" *)
  wire main_tx_reset;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:792.15-792.33" *)
  wire main_tx_reset_done;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:793.15-793.28" *)
  wire main_txoutclk;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:795.15-795.21" *)
  wire rx_clk;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:796.15-796.21" *)
  wire rx_rst;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:798.15-798.22" *)
  wire sys_rst;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:799.15-799.21" *)
  wire tx_clk;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:800.15-800.26" *)
  wire tx_half_clk;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:801.15-801.21" *)
  wire tx_rst;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:23.26-23.37" *)
  input usb_uart_rx;
  wire usb_uart_rx;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:24.26-24.37" *)
  output usb_uart_tx;
  wire usb_uart_tx;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:25.26-25.37" *)
  input user_btn_n0;
  wire user_btn_n0;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:26.26-26.37" *)
  output user_led_n0;
  wire user_led_n0;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:27.26-27.37" *)
  output user_led_n1;
  wire user_led_n1;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:28.26-28.37" *)
  output user_led_n2;
  wire user_led_n2;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:29.26-29.37" *)
  output user_led_n3;
  wire user_led_n3;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:30.26-30.37" *)
  output user_led_n4;
  wire user_led_n4;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:31.26-31.37" *)
  output user_led_n5;
  wire user_led_n5;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:32.26-32.37" *)
  output user_led_n6;
  wire user_led_n6;
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:33.26-33.37" *)
  output user_led_n7;
  wire user_led_n7;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _02841_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_isValid ),
    .O(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfffe)
  ) _02842_ (
    .I0(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid ),
    .I1(\VexRiscv.CsrPlugin_jumpInterface_valid ),
    .I2(\VexRiscv.DBusCachedPlugin_redoBranch_valid ),
    .I3(\VexRiscv.BranchPlugin_jumpInterface_valid ),
    .O(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _02843_ (
    .I0(\VexRiscv.IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I1(_01359_[1]),
    .O(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4f44)
  ) _02844_ (
    .I0(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_9 [24]),
    .I1(_01358_[1]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [21]),
    .I3(_01358_[3]),
    .O(\VexRiscv.IBusCachedPlugin_decodePrediction_cmd_hadBranch )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _02845_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .I1(_01357_[3]),
    .I2(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_9 [24]),
    .O(_01358_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _02846_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [3]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .O(_01357_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _02847_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .I1(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [3]),
    .O(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_9 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _02848_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [8]),
    .I1(\VexRiscv._zz_2 ),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .I3(_01357_[3]),
    .O(_01358_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _02849_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_error ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid ),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_isValid ),
    .O(_01359_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'he)
  ) _02850_ (
    .I0(\VexRiscv.when_CsrPlugin_l1390 ),
    .I1(_01361_[1]),
    .O(\VexRiscv.CsrPlugin_jumpInterface_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'he)
  ) _02851_ (
    .I0(_01360_[0]),
    .I1(\VexRiscv.CsrPlugin_hadException ),
    .O(\VexRiscv.when_CsrPlugin_l1390 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _02852_ (
    .I0(\VexRiscv.CsrPlugin_hadException ),
    .I1(_01356_[1]),
    .I2(\VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2 ),
    .O(_01360_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _02853_ (
    .I0(\VexRiscv.CsrPlugin_exceptionPendings_3 ),
    .I1(\VexRiscv.CsrPlugin_exceptionPendings_2 ),
    .I2(\VexRiscv.CsrPlugin_exceptionPendings_1 ),
    .I3(\VexRiscv.CsrPlugin_interrupt_valid ),
    .O(_01356_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _02854_ (
    .I0(\VexRiscv._zz_writeBack_ENV_CTRL [1]),
    .I1(\VexRiscv._zz_writeBack_ENV_CTRL [0]),
    .I2(\VexRiscv.lastStageIsValid ),
    .O(_01361_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _02855_ (
    .I0(\VexRiscv.dataCache_1.loader_valid_regNext ),
    .I1(\VexRiscv.dataCache_1.io_cpu_execute_refilling ),
    .I2(_01324_[2]),
    .I3(_01323_[1]),
    .O(\VexRiscv.DBusCachedPlugin_redoBranch_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _02856_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_isWrite ),
    .I1(_01322_[0]),
    .I2(_01323_[1]),
    .I3(\VexRiscv.dataCache_1.stageB_dataColisions ),
    .O(_01324_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _02857_ (
    .I0(\VexRiscv.lastStageIsValid ),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_ENABLE ),
    .O(_01323_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _02858_ (
    .I0(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I1(\VexRiscv.dataCache_1.stageB_waysHit ),
    .O(_01322_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _02859_ (
    .I0(\VexRiscv.memory_arbitration_isValid ),
    .I1(\VexRiscv.execute_to_memory_BRANCH_DO ),
    .O(\VexRiscv.BranchPlugin_jumpInterface_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _02860_ (
    .I0(_02128_[2]),
    .I1(_02130_[2]),
    .I2(_01713_[1]),
    .O(_00002_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _02861_ (
    .I0(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .O(_01713_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _02862_ (
    .I0(\VexRiscv._zz__zz_IBusCachedPlugin_jump_pcLoad_payload_1 [1]),
    .I1(\VexRiscv.CsrPlugin_jumpInterface_valid ),
    .I2(\VexRiscv._zz__zz_IBusCachedPlugin_jump_pcLoad_payload_1 [3]),
    .I3(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid ),
    .O(_02130_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _02863_ (
    .I0(\VexRiscv._zz__zz_IBusCachedPlugin_jump_pcLoad_payload_1 [2]),
    .I1(\VexRiscv.BranchPlugin_jumpInterface_valid ),
    .I2(\VexRiscv._zz__zz_IBusCachedPlugin_jump_pcLoad_payload_1 [3]),
    .I3(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid ),
    .O(_02128_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _02864_ (
    .I0(_01318_[0]),
    .I1(builder_interface0_adr[4]),
    .O(builder_csr_bankarray_adr[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _02865_ (
    .I0(_01317_[0]),
    .I1(_01317_[1]),
    .O(_01318_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _02866_ (
    .I0(_01314_[0]),
    .I1(_01314_[1]),
    .I2(_01314_[2]),
    .I3(_01314_[3]),
    .O(_01317_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _02867_ (
    .I0(_01312_[0]),
    .I1(_01312_[1]),
    .I2(_01312_[2]),
    .I3(_01312_[3]),
    .O(_01314_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _02868_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [30]),
    .I1(\VexRiscv.dBusWishbone_ADR [28]),
    .I2(builder_grant),
    .O(_01312_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _02869_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [29]),
    .I1(\VexRiscv.dBusWishbone_ADR [27]),
    .I2(builder_grant),
    .O(_01312_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _02870_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [19]),
    .I1(\VexRiscv.dBusWishbone_ADR [17]),
    .I2(builder_grant),
    .O(_01312_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _02871_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [31]),
    .I1(\VexRiscv.dBusWishbone_ADR [29]),
    .I2(builder_grant),
    .O(_01312_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0e00)
  ) _02872_ (
    .I0(_01311_[0]),
    .I1(_01311_[1]),
    .I2(_01311_[2]),
    .I3(_01311_[3]),
    .O(_01314_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _02873_ (
    .I0(builder_grant),
    .I1(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [20]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [23]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [24]),
    .O(_01311_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _02874_ (
    .I0(\VexRiscv.dBusWishbone_ADR [18]),
    .I1(\VexRiscv.dBusWishbone_ADR [21]),
    .I2(\VexRiscv.dBusWishbone_ADR [22]),
    .I3(builder_grant),
    .O(_01311_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _02875_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [27]),
    .I1(\VexRiscv.dBusWishbone_ADR [25]),
    .I2(builder_grant),
    .O(_01311_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _02876_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [28]),
    .I1(\VexRiscv.dBusWishbone_ADR [26]),
    .I2(builder_grant),
    .O(_01311_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02877_ (
    .I0(_01310_[0]),
    .I1(_01310_[1]),
    .I2(builder_grant),
    .O(_01314_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _02878_ (
    .I0(\VexRiscv.dBusWishbone_ADR [15]),
    .I1(\VexRiscv.dBusWishbone_ADR [16]),
    .I2(\VexRiscv.dBusWishbone_ADR [19]),
    .I3(\VexRiscv.dBusWishbone_ADR [20]),
    .O(_01310_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _02879_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [17]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [18]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [21]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [22]),
    .O(_01310_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _02880_ (
    .I0(_01313_[0]),
    .I1(_01313_[1]),
    .I2(_01313_[2]),
    .I3(builder_grant),
    .O(_01314_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _02881_ (
    .I0(\VexRiscv.dBusWishbone_ADR [23]),
    .I1(\VexRiscv.dBusWishbone_ADR [24]),
    .O(_01313_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _02882_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [25]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [26]),
    .O(_01313_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02883_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [16]),
    .I1(\VexRiscv.dBusWishbone_ADR [14]),
    .I2(builder_grant),
    .O(_01313_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _02884_ (
    .I0(_01316_[0]),
    .I1(builder_interface0_ack),
    .O(_01317_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _02885_ (
    .I0(\VexRiscv._zz_iBusWishbone_ADR [1]),
    .I1(_01315_[1]),
    .I2(\VexRiscv._zz_dBusWishbone_CYC ),
    .I3(builder_grant),
    .O(_01316_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000b)
  ) _02886_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.lineLoader_valid ),
    .I2(\VexRiscv._zz_iBusWishbone_ADR [0]),
    .I3(\VexRiscv._zz_iBusWishbone_ADR [2]),
    .O(_01315_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02887_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [6]),
    .I1(\VexRiscv.dBusWishbone_ADR [4]),
    .I2(builder_grant),
    .O(builder_interface0_adr[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _02888_ (
    .I0(_01318_[0]),
    .I1(builder_interface0_adr[3]),
    .O(builder_csr_bankarray_adr[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02889_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [5]),
    .I1(\VexRiscv.dBusWishbone_ADR [3]),
    .I2(builder_grant),
    .O(builder_interface0_adr[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _02890_ (
    .I0(_01318_[0]),
    .I1(builder_interface0_adr[5]),
    .O(builder_csr_bankarray_adr[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02891_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [7]),
    .I1(\VexRiscv.dBusWishbone_ADR [5]),
    .I2(builder_grant),
    .O(builder_interface0_adr[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _02892_ (
    .I0(builder_interface0_adr[3]),
    .I1(builder_csr_bankarray_adr[5]),
    .I2(_01331_[2]),
    .O(_00003_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1fff)
  ) _02893_ (
    .I0(builder_interface0_adr[5]),
    .I1(builder_interface0_adr[4]),
    .I2(_01317_[0]),
    .I3(_01317_[1]),
    .O(_01331_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _02894_ (
    .I0(\VexRiscv.lastStageIsValid ),
    .I1(\VexRiscv.memory_to_writeBack_IS_MUL ),
    .O(\VexRiscv.when_MulPlugin_l147 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _02895_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_ENABLE ),
    .I1(_02467_[1]),
    .I2(\VexRiscv.memory_to_writeBack_IS_MUL ),
    .I3(\VexRiscv.lastStageIsValid ),
    .O(_00004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _02896_ (
    .I0(\VexRiscv._zz_lastStageRegFileWrite_payload_address [12]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .O(_02467_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _02897_ (
    .I0(_02840_[0]),
    .I1(rx_rst),
    .O(_00692_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _02898_ (
    .I0(_01525_[0]),
    .I1(main_prbsrx_i[12]),
    .I2(main_prbsrx_prbs15_i_last[15]),
    .I3(main_prbsrx_prbs15_i_last[18]),
    .O(_02840_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _02899_ (
    .I0(_01416_[0]),
    .I1(_01416_[1]),
    .I2(_01416_[2]),
    .O(_01525_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _02900_ (
    .I0(main_prbsrx_prbs31_count[8]),
    .I1(main_prbsrx_prbs31_count[9]),
    .I2(main_prbsrx_prbs31_count[10]),
    .O(_01416_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _02901_ (
    .I0(main_prbsrx_prbs31_count[4]),
    .I1(main_prbsrx_prbs31_count[5]),
    .I2(main_prbsrx_prbs31_count[6]),
    .I3(main_prbsrx_prbs31_count[7]),
    .O(_01416_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _02902_ (
    .I0(main_prbsrx_prbs31_count[0]),
    .I1(main_prbsrx_prbs31_count[1]),
    .I2(main_prbsrx_prbs31_count[2]),
    .I3(main_prbsrx_prbs31_count[3]),
    .O(_01416_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _02903_ (
    .I0(_02839_[0]),
    .I1(rx_rst),
    .O(_00691_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _02904_ (
    .I0(_01525_[0]),
    .I1(main_prbsrx_i[13]),
    .I2(main_prbsrx_prbs15_i_last[14]),
    .I3(main_prbsrx_prbs15_i_last[17]),
    .O(_02839_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _02905_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [0]),
    .O(builder_csr_bankarray_csrbank2_rx_enable0_r)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _02906_ (
    .I0(\VexRiscv._zz_iBusWishbone_ADR [0]),
    .I1(_01328_[1]),
    .I2(builder_grant),
    .O(builder_interface0_adr[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _02907_ (
    .I0(\VexRiscv.dBus_cmd_payload_address [2]),
    .I1(\VexRiscv._zz_dBusWishbone_ADR [0]),
    .I2(_01326_[2]),
    .O(_01328_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _02908_ (
    .I0(\VexRiscv.dBus_cmd_payload_size [1]),
    .I1(\VexRiscv.dBus_cmd_payload_size [2]),
    .I2(\VexRiscv.dBus_cmd_payload_size [0]),
    .O(_01326_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _02909_ (
    .I0(_01318_[0]),
    .I1(builder_interface0_adr[0]),
    .O(builder_csr_bankarray_adr[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _02910_ (
    .I0(\VexRiscv._zz_iBusWishbone_ADR [1]),
    .I1(_01327_[1]),
    .I2(builder_grant),
    .O(builder_interface0_adr[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _02911_ (
    .I0(\VexRiscv.dBus_cmd_payload_address [3]),
    .I1(\VexRiscv._zz_dBusWishbone_ADR [1]),
    .I2(_01326_[2]),
    .O(_01327_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _02912_ (
    .I0(_01318_[0]),
    .I1(builder_interface0_adr[1]),
    .O(builder_csr_bankarray_adr[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _02913_ (
    .I0(\VexRiscv._zz_iBusWishbone_ADR [2]),
    .I1(_01329_[1]),
    .I2(builder_grant),
    .O(builder_interface0_adr[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _02914_ (
    .I0(\VexRiscv.dBus_cmd_payload_address [4]),
    .I1(\VexRiscv._zz_dBusWishbone_ADR [2]),
    .I2(_01326_[2]),
    .O(_01329_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _02915_ (
    .I0(_01317_[0]),
    .I1(_01317_[1]),
    .I2(builder_interface0_adr[2]),
    .O(builder_csr_bankarray_adr[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02916_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [8]),
    .I1(\VexRiscv.dBusWishbone_ADR [6]),
    .I2(builder_grant),
    .O(builder_interface0_adr[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02917_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [9]),
    .I1(\VexRiscv.dBusWishbone_ADR [7]),
    .I2(builder_grant),
    .O(builder_interface0_adr[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02918_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [10]),
    .I1(\VexRiscv.dBusWishbone_ADR [8]),
    .I2(builder_grant),
    .O(builder_interface0_adr[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02919_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [11]),
    .I1(\VexRiscv.dBusWishbone_ADR [9]),
    .I2(builder_grant),
    .O(builder_interface0_adr[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02920_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [12]),
    .I1(\VexRiscv.dBusWishbone_ADR [10]),
    .I2(builder_grant),
    .O(builder_interface0_adr[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02921_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [13]),
    .I1(\VexRiscv.dBusWishbone_ADR [11]),
    .I2(builder_grant),
    .O(builder_interface0_adr[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02922_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [14]),
    .I1(\VexRiscv.dBusWishbone_ADR [12]),
    .I2(builder_grant),
    .O(builder_interface0_adr[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _02923_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [1]),
    .O(builder_csr_bankarray_csrbank0_bus_errors_r[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _02924_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [2]),
    .O(builder_csr_bankarray_csrbank0_bus_errors_r[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _02925_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [3]),
    .O(builder_csr_bankarray_csrbank0_bus_errors_r[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _02926_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [4]),
    .O(builder_csr_bankarray_csrbank0_bus_errors_r[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _02927_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [5]),
    .O(builder_csr_bankarray_csrbank0_bus_errors_r[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _02928_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [6]),
    .O(builder_csr_bankarray_csrbank0_bus_errors_r[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _02929_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [7]),
    .O(builder_csr_bankarray_csrbank0_bus_errors_r[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _02930_ (
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .O(main_basesoc_rx_count_rs232phyrx_next_value_ce0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _02931_ (
    .I0(main_basesoc_tx_tick),
    .I1(builder_rs232phytx_state),
    .O(main_basesoc_tx_count_rs232phytx_next_value_ce0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _02932_ (
    .I0(_02835_[0]),
    .I1(_02835_[1]),
    .I2(_01418_[2]),
    .O(main_basesoc_tx_sink_payload_data[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02933_ (
    .I0(_02834_[0]),
    .I1(_02834_[1]),
    .I2(_01418_[2]),
    .O(main_basesoc_tx_sink_payload_data[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02934_ (
    .I0(_02833_[0]),
    .I1(_02833_[1]),
    .I2(_01418_[2]),
    .O(main_basesoc_tx_sink_payload_data[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02935_ (
    .I0(_01418_[0]),
    .I1(_01418_[1]),
    .I2(_01418_[2]),
    .O(main_basesoc_tx_sink_payload_data[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02936_ (
    .I0(_02837_[0]),
    .I1(_02837_[1]),
    .I2(_01418_[2]),
    .O(main_basesoc_tx_sink_payload_data[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02937_ (
    .I0(_02836_[0]),
    .I1(_02836_[1]),
    .I2(_01418_[2]),
    .O(main_basesoc_tx_sink_payload_data[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02938_ (
    .I0(_02832_[0]),
    .I1(_02832_[1]),
    .I2(_01418_[2]),
    .O(main_basesoc_tx_sink_payload_data[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _02939_ (
    .I0(_02831_[0]),
    .I1(main_basesoc_tx_data_rs232phytx_next_value_ce2),
    .O(main_basesoc_tx_data_rs232phytx_next_value2[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0305)
  ) _02940_ (
    .I0(_02830_[0]),
    .I1(_02830_[1]),
    .I2(_01385_[0]),
    .I3(_01418_[2]),
    .O(_02831_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _02941_ (
    .I0(main_basesoc_tx_tick),
    .I1(builder_rs232phytx_state),
    .O(_01385_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02942_ (
    .I0(main_basesoc_tx_sink_valid),
    .I1(main_basesoc_tx_tick),
    .I2(builder_rs232phytx_state),
    .O(main_basesoc_tx_data_rs232phytx_next_value_ce2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _02943_ (
    .I0(builder_csr_bankarray_csrbank1_out0_w[0]),
    .I1(main_chaser[0]),
    .I2(main_mode),
    .O(main_leds[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02944_ (
    .I0(main_chaser[1]),
    .I1(builder_csr_bankarray_csrbank1_out0_w[1]),
    .I2(main_mode),
    .O(main_leds[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02945_ (
    .I0(main_chaser[2]),
    .I1(builder_csr_bankarray_csrbank1_out0_w[2]),
    .I2(main_mode),
    .O(main_leds[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02946_ (
    .I0(main_chaser[3]),
    .I1(builder_csr_bankarray_csrbank1_out0_w[3]),
    .I2(main_mode),
    .O(main_leds[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02947_ (
    .I0(main_chaser[4]),
    .I1(builder_csr_bankarray_csrbank1_out0_w[4]),
    .I2(main_mode),
    .O(main_leds[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02948_ (
    .I0(main_chaser[5]),
    .I1(builder_csr_bankarray_csrbank1_out0_w[5]),
    .I2(main_mode),
    .O(main_leds[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02949_ (
    .I0(main_chaser[6]),
    .I1(builder_csr_bankarray_csrbank1_out0_w[6]),
    .I2(main_mode),
    .O(main_leds[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _02950_ (
    .I0(main_chaser[7]),
    .I1(builder_csr_bankarray_csrbank1_out0_w[7]),
    .I2(main_mode),
    .O(main_leds[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h90)
  ) _02951_ (
    .I0(main_singleencoder0_code4b_unbalanced),
    .I1(main_singleencoder0_disp_in),
    .I2(main_singleencoder0_code4b_flip),
    .O(main_singleencoder0_output[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _02952_ (
    .I0(main_singleencoder0_disp_in),
    .I1(main_singleencoder0_code4b_unbalanced),
    .I2(main_singleencoder0_code4b_flip),
    .O(main_singleencoder0_output[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _02953_ (
    .I0(main_singleencoder0_disp_in),
    .I1(main_singleencoder0_code6b_flip),
    .O(main_singleencoder0_output[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _02954_ (
    .I0(main_singleencoder0_output[5]),
    .I1(main_singleencoder0_code4b_unbalanced),
    .O(main_singleencoder0_output[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _02955_ (
    .I0(main_output0[5]),
    .I1(_02829_[1]),
    .I2(_01500_[2]),
    .O(main_tx_bus[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _02956_ (
    .I0(main_prbstx_prbs31_n_out[19]),
    .I1(builder_multiregimpl3_regs1[0]),
    .I2(builder_multiregimpl3_regs1[1]),
    .I3(_02827_[3]),
    .O(_02829_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _02957_ (
    .I0(main_prbstx_prbs15_o[19]),
    .I1(main_prbstx_prbs7_o[19]),
    .I2(builder_multiregimpl3_regs1[0]),
    .I3(builder_multiregimpl3_regs1[1]),
    .O(_02827_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'heee0)
  ) _02958_ (
    .I0(builder_multiregimpl1_regs1[0]),
    .I1(builder_multiregimpl1_regs1[1]),
    .I2(builder_csr_bankarray_csrbank2_tx_prbs_config0_w[0]),
    .I3(builder_csr_bankarray_csrbank2_tx_prbs_config0_w[1]),
    .O(_01500_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _02959_ (
    .I0(main_output0[2]),
    .I1(_01500_[1]),
    .I2(_01500_[2]),
    .O(main_tx_bus[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _02960_ (
    .I0(main_prbstx_prbs31_n_out[18]),
    .I1(builder_multiregimpl3_regs1[0]),
    .I2(builder_multiregimpl3_regs1[1]),
    .I3(_01499_[3]),
    .O(_01500_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _02961_ (
    .I0(main_prbstx_prbs15_o[18]),
    .I1(main_prbstx_prbs7_o[18]),
    .I2(builder_multiregimpl3_regs1[0]),
    .I3(builder_multiregimpl3_regs1[1]),
    .O(_01499_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _02962_ (
    .I0(main_output0[2]),
    .I1(_02826_[1]),
    .I2(_01500_[2]),
    .O(main_tx_bus[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _02963_ (
    .I0(main_prbstx_prbs31_n_out[17]),
    .I1(builder_multiregimpl3_regs1[0]),
    .I2(builder_multiregimpl3_regs1[1]),
    .I3(_02825_[3]),
    .O(_02826_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _02964_ (
    .I0(main_prbstx_prbs15_o[17]),
    .I1(main_prbstx_prbs7_o[17]),
    .I2(builder_multiregimpl3_regs1[0]),
    .I3(builder_multiregimpl3_regs1[1]),
    .O(_02825_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _02965_ (
    .I0(main_output0[5]),
    .I1(_01502_[1]),
    .I2(_01500_[2]),
    .O(main_tx_bus[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _02966_ (
    .I0(main_prbstx_prbs31_n_out[16]),
    .I1(builder_multiregimpl3_regs1[0]),
    .I2(builder_multiregimpl3_regs1[1]),
    .I3(_01501_[3]),
    .O(_01502_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _02967_ (
    .I0(main_prbstx_prbs15_o[16]),
    .I1(main_prbstx_prbs7_o[16]),
    .I2(builder_multiregimpl3_regs1[0]),
    .I3(builder_multiregimpl3_regs1[1]),
    .O(_01501_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _02968_ (
    .I0(main_output0[5]),
    .I1(_02824_[1]),
    .I2(_01500_[2]),
    .O(main_tx_bus[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _02969_ (
    .I0(main_prbstx_prbs31_n_out[15]),
    .I1(builder_multiregimpl3_regs1[0]),
    .I2(builder_multiregimpl3_regs1[1]),
    .I3(_02823_[3]),
    .O(_02824_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _02970_ (
    .I0(main_prbstx_prbs15_o[15]),
    .I1(main_prbstx_prbs7_o[15]),
    .I2(builder_multiregimpl3_regs1[0]),
    .I3(builder_multiregimpl3_regs1[1]),
    .O(_02823_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _02971_ (
    .I0(main_output0[5]),
    .I1(_01504_[1]),
    .I2(_01500_[2]),
    .O(main_tx_bus[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _02972_ (
    .I0(main_prbstx_prbs31_n_out[14]),
    .I1(builder_multiregimpl3_regs1[0]),
    .I2(builder_multiregimpl3_regs1[1]),
    .I3(_01503_[3]),
    .O(_01504_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _02973_ (
    .I0(main_prbstx_prbs15_n_out[14]),
    .I1(main_prbstx_prbs7_o[14]),
    .I2(builder_multiregimpl3_regs1[0]),
    .I3(builder_multiregimpl3_regs1[1]),
    .O(_01503_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _02974_ (
    .I0(main_output0[9]),
    .I1(_02822_[1]),
    .I2(_01500_[2]),
    .O(main_tx_bus[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _02975_ (
    .I0(main_prbstx_prbs31_n_out[13]),
    .I1(builder_multiregimpl3_regs1[0]),
    .I2(builder_multiregimpl3_regs1[1]),
    .I3(_02821_[3]),
    .O(_02822_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _02976_ (
    .I0(main_prbstx_prbs15_n_out[13]),
    .I1(main_prbstx_prbs7_o[13]),
    .I2(builder_multiregimpl3_regs1[0]),
    .I3(builder_multiregimpl3_regs1[1]),
    .O(_02821_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _02977_ (
    .I0(main_output0[7]),
    .I1(_01506_[1]),
    .I2(_01500_[2]),
    .O(main_tx_bus[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _02978_ (
    .I0(main_prbstx_prbs31_n_out[12]),
    .I1(builder_multiregimpl3_regs1[0]),
    .I2(builder_multiregimpl3_regs1[1]),
    .I3(_01505_[3]),
    .O(_01506_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _02979_ (
    .I0(main_prbstx_prbs15_n_out[12]),
    .I1(main_prbstx_prbs7_o[12]),
    .I2(builder_multiregimpl3_regs1[0]),
    .I3(builder_multiregimpl3_regs1[1]),
    .O(_01505_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _02980_ (
    .I0(main_output1[5]),
    .I1(_02820_[1]),
    .I2(_01500_[2]),
    .O(main_tx_bus[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _02981_ (
    .I0(builder_multiregimpl3_regs1[0]),
    .I1(builder_multiregimpl3_regs1[1]),
    .I2(main_prbstx_prbs15_n_out[9]),
    .I3(_02819_[3]),
    .O(_02820_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _02982_ (
    .I0(main_prbstx_prbs7_o[9]),
    .I1(main_prbstx_prbs31_n_out[9]),
    .I2(builder_multiregimpl3_regs1[1]),
    .I3(builder_multiregimpl3_regs1[0]),
    .O(_02819_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _02983_ (
    .I0(main_output1[2]),
    .I1(_01508_[1]),
    .I2(_01500_[2]),
    .O(main_tx_bus[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _02984_ (
    .I0(builder_multiregimpl3_regs1[0]),
    .I1(builder_multiregimpl3_regs1[1]),
    .I2(main_prbstx_prbs15_n_out[8]),
    .I3(_01507_[3]),
    .O(_01508_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _02985_ (
    .I0(main_prbstx_prbs7_o[8]),
    .I1(main_prbstx_prbs31_n_out[8]),
    .I2(builder_multiregimpl3_regs1[1]),
    .I3(builder_multiregimpl3_regs1[0]),
    .O(_01507_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _02986_ (
    .I0(main_output1[2]),
    .I1(_02816_[1]),
    .I2(_01500_[2]),
    .O(main_tx_bus[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _02987_ (
    .I0(builder_multiregimpl3_regs1[1]),
    .I1(main_prbstx_prbs31_n_out[7]),
    .I2(builder_multiregimpl3_regs1[0]),
    .I3(_02815_[3]),
    .O(_02816_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _02988_ (
    .I0(main_prbstx_prbs15_n_out[7]),
    .I1(main_prbstx_prbs7_o[7]),
    .I2(builder_multiregimpl3_regs1[0]),
    .I3(builder_multiregimpl3_regs1[1]),
    .O(_02815_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _02989_ (
    .I0(main_output1[5]),
    .I1(_01510_[1]),
    .I2(_01500_[2]),
    .O(main_tx_bus[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _02990_ (
    .I0(builder_multiregimpl3_regs1[1]),
    .I1(main_prbstx_prbs31_n_out[6]),
    .I2(builder_multiregimpl3_regs1[0]),
    .I3(_01509_[3]),
    .O(_01510_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _02991_ (
    .I0(main_prbstx_prbs15_n_out[6]),
    .I1(main_prbstx_prbs7_n_out[6]),
    .I2(builder_multiregimpl3_regs1[0]),
    .I3(builder_multiregimpl3_regs1[1]),
    .O(_01509_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _02992_ (
    .I0(main_output1[5]),
    .I1(_02814_[1]),
    .I2(_01500_[2]),
    .O(main_tx_bus[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _02993_ (
    .I0(builder_multiregimpl3_regs1[1]),
    .I1(main_prbstx_prbs31_n_out[5]),
    .I2(builder_multiregimpl3_regs1[0]),
    .I3(_02813_[3]),
    .O(_02814_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _02994_ (
    .I0(main_prbstx_prbs15_n_out[5]),
    .I1(main_prbstx_prbs7_n_out[5]),
    .I2(builder_multiregimpl3_regs1[0]),
    .I3(builder_multiregimpl3_regs1[1]),
    .O(_02813_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _02995_ (
    .I0(main_output1[5]),
    .I1(_01512_[1]),
    .I2(_01500_[2]),
    .O(main_tx_bus[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _02996_ (
    .I0(builder_multiregimpl3_regs1[0]),
    .I1(builder_multiregimpl3_regs1[1]),
    .I2(main_prbstx_prbs15_n_out[4]),
    .I3(_01511_[3]),
    .O(_01512_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _02997_ (
    .I0(main_prbstx_prbs7_n_out[4]),
    .I1(main_prbstx_prbs31_n_out[4]),
    .I2(builder_multiregimpl3_regs1[1]),
    .I3(builder_multiregimpl3_regs1[0]),
    .O(_01511_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _02998_ (
    .I0(main_output1[6]),
    .I1(_02812_[1]),
    .I2(_01500_[2]),
    .O(main_tx_bus[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _02999_ (
    .I0(builder_multiregimpl3_regs1[0]),
    .I1(builder_multiregimpl3_regs1[1]),
    .I2(main_prbstx_prbs15_n_out[3]),
    .I3(_02811_[3]),
    .O(_02812_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _03000_ (
    .I0(main_prbstx_prbs7_n_out[3]),
    .I1(main_prbstx_prbs31_n_out[3]),
    .I2(builder_multiregimpl3_regs1[1]),
    .I3(builder_multiregimpl3_regs1[0]),
    .O(_02811_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _03001_ (
    .I0(main_output1[7]),
    .I1(_01514_[1]),
    .I2(_01500_[2]),
    .O(main_tx_bus[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _03002_ (
    .I0(builder_multiregimpl3_regs1[1]),
    .I1(builder_multiregimpl3_regs1[0]),
    .I2(main_prbstx_prbs7_n_out[2]),
    .I3(_01513_[3]),
    .O(_01514_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _03003_ (
    .I0(main_prbstx_prbs15_n_out[2]),
    .I1(main_prbstx_prbs31_n_out[2]),
    .I2(builder_multiregimpl3_regs1[0]),
    .I3(builder_multiregimpl3_regs1[1]),
    .O(_01513_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _03004_ (
    .I0(_01427_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [5]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _03005_ (
    .I0(\VexRiscv.CsrPlugin_mtval [26]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01426_[2]),
    .O(_01427_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _03006_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [26]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [26]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_01426_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _03007_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [26]),
    .I1(\VexRiscv.execute_RS1 [26]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _03008_ (
    .I0(builder_csr_bankarray_csrbank0_reset0_w[0]),
    .I1(main_basesoc_reset_re),
    .I2(sys_rst),
    .I3(main_basesoc_cpu_rst),
    .O(_01375_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _03009_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [26]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [26]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00959_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03010_ (
    .I0(_01395_[0]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_01515_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03011_ (
    .I0(\VexRiscv.execute_arbitration_isStuck ),
    .I1(_01394_[1]),
    .I2(\VexRiscv.decode_to_execute_CSR_WRITE_OPCODE ),
    .O(_01395_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf8ff)
  ) _03012_ (
    .I0(_01340_[1]),
    .I1(_01340_[0]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(_01393_[3]),
    .O(\VexRiscv.execute_arbitration_isStuck )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0700)
  ) _03013_ (
    .I0(\VexRiscv.dataCache_1.stageB_tagsReadRsp_0_error ),
    .I1(_01322_[0]),
    .I2(\VexRiscv.dataCache_1.stageB_unaligned ),
    .I3(_01323_[1]),
    .O(_01340_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _03014_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_isWrite ),
    .I1(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .I2(_01339_[2]),
    .O(_01340_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03015_ (
    .I0(\VexRiscv.dataCache_1.stageB_waysHit ),
    .I1(\VexRiscv._zz_dBus_rsp_valid ),
    .I2(\VexRiscv.dataCache_1.io_cpu_writeBack_isWrite ),
    .I3(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .O(_01339_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03016_ (
    .I0(_01392_[0]),
    .I1(_01392_[1]),
    .I2(\VexRiscv.dataCache_1.stageB_flusher_counter [7]),
    .O(_01393_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he000)
  ) _03017_ (
    .I0(\VexRiscv.lastStageIsValid ),
    .I1(\VexRiscv.memory_arbitration_isValid ),
    .I2(\VexRiscv.execute_arbitration_isValid ),
    .I3(\VexRiscv.decode_to_execute_IS_CSR ),
    .O(_01392_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0bff)
  ) _03018_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_waitDone ),
    .I1(\VexRiscv.decode_to_execute_MEMORY_MANAGMENT ),
    .I2(\VexRiscv.dataCache_1.io_cpu_execute_refilling ),
    .I3(\VexRiscv.execute_arbitration_isValid ),
    .O(_01392_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03019_ (
    .I0(\VexRiscv.memory_DivPlugin_div_done ),
    .I1(\VexRiscv.memory_arbitration_isValid ),
    .I2(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03020_ (
    .I0(\VexRiscv.execute_arbitration_isValid ),
    .I1(\VexRiscv.decode_to_execute_IS_CSR ),
    .O(_01394_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _03021_ (
    .I0(_01438_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [3]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _03022_ (
    .I0(\VexRiscv.CsrPlugin_mtval [28]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01437_[2]),
    .O(_01438_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _03023_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [28]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [28]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_01437_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _03024_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [28]),
    .I1(\VexRiscv.execute_RS1 [28]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _03025_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [28]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [28]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00961_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03026_ (
    .I0(_01409_[0]),
    .I1(_01524_[2]),
    .I2(_01229_[5]),
    .O(_00646_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hd000)
  ) _03027_ (
    .I0(main_prbsrx_prbs15_i_last[12]),
    .I1(main_prbsrx_i[7]),
    .I2(_01519_[2]),
    .I3(_01519_[3]),
    .O(_01520_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _03028_ (
    .I0(main_prbsrx_i[9]),
    .I1(main_prbsrx_prbs15_i_last[10]),
    .I2(main_prbsrx_prbs15_i_last[6]),
    .I3(main_prbsrx_i[13]),
    .O(_01519_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _03029_ (
    .I0(main_prbsrx_i[12]),
    .I1(main_prbsrx_prbs15_i_last[7]),
    .I2(main_prbsrx_i[10]),
    .I3(main_prbsrx_prbs15_i_last[9]),
    .O(_01519_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _03030_ (
    .I0(_01522_[0]),
    .I1(_01522_[1]),
    .I2(_01522_[2]),
    .I3(_01522_[3]),
    .O(_01523_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _03031_ (
    .I0(main_prbsrx_i[18]),
    .I1(main_prbsrx_prbs15_i_last[1]),
    .I2(_01517_[2]),
    .I3(_01517_[3]),
    .O(_01522_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h41)
  ) _03032_ (
    .I0(_01516_[0]),
    .I1(main_prbsrx_i[17]),
    .I2(main_prbsrx_prbs15_i_last[2]),
    .O(_01517_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _03033_ (
    .I0(main_prbsrx_i[15]),
    .I1(main_prbsrx_prbs15_i_last[4]),
    .I2(rx_rst),
    .O(_01516_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb00b)
  ) _03034_ (
    .I0(main_prbsrx_i[2]),
    .I1(main_prbsrx_prbs15_i_last[17]),
    .I2(main_prbsrx_i[4]),
    .I3(main_prbsrx_prbs15_i_last[15]),
    .O(_01517_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h90)
  ) _03035_ (
    .I0(main_prbsrx_i[14]),
    .I1(main_prbsrx_prbs15_i_last[5]),
    .I2(_01521_[2]),
    .O(_01522_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _03036_ (
    .I0(main_prbsrx_i[13]),
    .I1(main_prbsrx_prbs15_i_last[6]),
    .I2(main_prbsrx_prbs15_i_last[4]),
    .I3(main_prbsrx_i[15]),
    .O(_01521_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hb0)
  ) _03037_ (
    .I0(main_prbsrx_prbs15_i_last[10]),
    .I1(main_prbsrx_i[9]),
    .I2(_01518_[2]),
    .O(_01522_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _03038_ (
    .I0(main_prbsrx_i[5]),
    .I1(main_prbsrx_prbs15_i_last[14]),
    .I2(main_prbsrx_prbs15_i_last[12]),
    .I3(main_prbsrx_i[7]),
    .O(_01518_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _03039_ (
    .I0(main_prbsrx_i[16]),
    .I1(main_prbsrx_prbs15_i_last[3]),
    .I2(main_prbsrx_i[0]),
    .I3(main_prbsrx_prbs15_i_last[19]),
    .O(_01522_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _03040_ (
    .I0(_01408_[0]),
    .I1(_01408_[1]),
    .I2(_01408_[2]),
    .O(_01409_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _03041_ (
    .I0(main_prbsrx_prbs15_count[2]),
    .I1(main_prbsrx_prbs15_count[3]),
    .I2(main_prbsrx_prbs15_count[4]),
    .O(_01408_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03042_ (
    .I0(main_prbsrx_prbs15_count[9]),
    .I1(main_prbsrx_prbs15_count[10]),
    .I2(main_prbsrx_prbs15_count[0]),
    .I3(main_prbsrx_prbs15_count[1]),
    .O(_01408_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03043_ (
    .I0(main_prbsrx_prbs15_count[5]),
    .I1(main_prbsrx_prbs15_count[6]),
    .I2(main_prbsrx_prbs15_count[7]),
    .I3(main_prbsrx_prbs15_count[8]),
    .O(_01408_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03044_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[16]),
    .I1(_01892_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00413_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03045_ (
    .I0(_01334_[2]),
    .I1(_01544_[1]),
    .O(_01545_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _03046_ (
    .I0(_01333_[0]),
    .I1(_01333_[1]),
    .I2(_01333_[2]),
    .O(_01334_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03047_ (
    .I0(_01331_[0]),
    .I1(_01331_[2]),
    .O(_01333_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he000)
  ) _03048_ (
    .I0(builder_interface0_adr[7]),
    .I1(builder_interface0_adr[6]),
    .I2(_01317_[0]),
    .I3(_01317_[1]),
    .O(_01331_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _03049_ (
    .I0(builder_interface0_adr[1]),
    .I1(builder_interface0_adr[8]),
    .I2(_01318_[0]),
    .I3(builder_interface0_adr[0]),
    .O(_01333_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1fff)
  ) _03050_ (
    .I0(builder_interface0_adr[3]),
    .I1(builder_interface0_adr[2]),
    .I2(_01317_[0]),
    .I3(_01317_[1]),
    .O(_01333_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03051_ (
    .I0(_01338_[3]),
    .I1(_01388_[2]),
    .O(_01544_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _03052_ (
    .I0(builder_interface0_adr[10]),
    .I1(builder_interface0_adr[9]),
    .I2(_01337_[2]),
    .I3(_01318_[0]),
    .O(_01338_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03053_ (
    .I0(_01387_[0]),
    .I1(\VexRiscv._zz_dBus_cmd_ready_1 ),
    .I2(builder_grant),
    .O(_01388_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03054_ (
    .I0(\VexRiscv.dBus_cmd_payload_mask [0]),
    .I1(\VexRiscv.dBus_cmd_payload_mask [1]),
    .I2(\VexRiscv.dBus_cmd_payload_mask [2]),
    .I3(\VexRiscv.dBus_cmd_payload_mask [3]),
    .O(_01387_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03055_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [16]),
    .O(_01892_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03056_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[17]),
    .I1(_01898_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00414_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03057_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [17]),
    .O(_01898_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _03058_ (
    .I0(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .I1(_01639_[2]),
    .I2(_01482_[0]),
    .O(_00976_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03059_ (
    .I0(_01640_[0]),
    .I1(_01325_[1]),
    .O(\VexRiscv.DBusCachedPlugin_exceptionBus_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _03060_ (
    .I0(\VexRiscv.dataCache_1.loader_valid_regNext ),
    .I1(\VexRiscv.dataCache_1.io_cpu_execute_refilling ),
    .I2(_01324_[2]),
    .O(_01640_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03061_ (
    .I0(_01323_[0]),
    .I1(_01323_[1]),
    .O(_01325_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _03062_ (
    .I0(_01322_[0]),
    .I1(\VexRiscv.dataCache_1.stageB_tagsReadRsp_0_error ),
    .I2(\VexRiscv.dataCache_1.stageB_unaligned ),
    .O(_01323_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03063_ (
    .I0(\VexRiscv.BranchPlugin_jumpInterface_valid ),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [1]),
    .O(_01639_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03064_ (
    .I0(\VexRiscv._zz_execute_ENV_CTRL [0]),
    .I1(\VexRiscv.execute_arbitration_isValid ),
    .I2(\VexRiscv._zz_execute_ENV_CTRL [1]),
    .O(_01482_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03065_ (
    .I0(_01409_[0]),
    .I1(_01524_[2]),
    .I2(_01229_[6]),
    .O(_00647_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03066_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[18]),
    .I1(_02263_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00415_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03067_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [18]),
    .O(_02263_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03068_ (
    .I0(_01409_[0]),
    .I1(_01524_[2]),
    .I2(_01229_[7]),
    .O(_00648_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03069_ (
    .I0(_01409_[0]),
    .I1(_01524_[2]),
    .I2(_01229_[8]),
    .O(_00649_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03070_ (
    .I0(_01409_[0]),
    .I1(_01524_[2]),
    .I2(_01229_[9]),
    .O(_00650_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03071_ (
    .I0(_02796_[0]),
    .I1(rx_rst),
    .O(_00693_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _03072_ (
    .I0(_01525_[0]),
    .I1(main_prbsrx_i[11]),
    .I2(main_prbsrx_prbs15_i_last[16]),
    .I3(main_prbsrx_prbs15_i_last[19]),
    .O(_02796_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _03073_ (
    .I0(_01409_[0]),
    .I1(_01229_[10]),
    .I2(_01524_[2]),
    .O(_00651_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03074_ (
    .I0(sys_rst),
    .I1(_01402_[3]),
    .O(_00652_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _03075_ (
    .I0(_01338_[0]),
    .I1(_01401_[1]),
    .I2(_01348_[1]),
    .I3(_01388_[2]),
    .O(_01402_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03076_ (
    .I0(_01330_[0]),
    .I1(_01335_[1]),
    .O(_01338_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _03077_ (
    .I0(_01331_[0]),
    .I1(_01331_[1]),
    .I2(_01331_[2]),
    .I3(_01333_[2]),
    .O(_01335_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _03078_ (
    .I0(_01317_[0]),
    .I1(_01317_[1]),
    .I2(builder_interface0_adr[8]),
    .O(_01331_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he000)
  ) _03079_ (
    .I0(builder_interface0_adr[1]),
    .I1(builder_interface0_adr[0]),
    .I2(_01317_[0]),
    .I3(_01317_[1]),
    .O(_01330_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03080_ (
    .I0(_01318_[0]),
    .I1(builder_interface0_adr[10]),
    .O(_01401_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03081_ (
    .I0(builder_interface0_adr[9]),
    .I1(_01347_[1]),
    .O(_01348_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03082_ (
    .I0(builder_interface0_adr[11]),
    .I1(_01336_[0]),
    .O(_01347_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0305)
  ) _03083_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [15]),
    .I1(\VexRiscv.dBusWishbone_ADR [13]),
    .I2(builder_interface0_adr[12]),
    .I3(builder_grant),
    .O(_01336_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03084_ (
    .I0(_01409_[0]),
    .I1(_01431_[1]),
    .I2(main_prbsrx_i[19]),
    .I3(rx_rst),
    .O(_00653_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _03085_ (
    .I0(main_prbsrx_i[5]),
    .I1(main_prbsrx_i[4]),
    .O(_01431_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03086_ (
    .I0(_02795_[0]),
    .I1(_01350_[1]),
    .O(_00173_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _03087_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[4]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[4]),
    .O(_02795_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03088_ (
    .I0(_01335_[1]),
    .I1(_01342_[1]),
    .O(_01343_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03089_ (
    .I0(builder_interface0_adr[0]),
    .I1(_01318_[0]),
    .I2(builder_interface0_adr[1]),
    .O(_01342_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03090_ (
    .I0(_01349_[0]),
    .I1(_01318_[0]),
    .O(_01350_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03091_ (
    .I0(builder_interface0_adr[10]),
    .I1(_01348_[1]),
    .O(_01349_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03092_ (
    .I0(_02792_[0]),
    .I1(rx_rst),
    .O(_00694_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _03093_ (
    .I0(_01525_[0]),
    .I1(main_prbsrx_i[10]),
    .I2(main_prbsrx_prbs15_i_last[17]),
    .I3(main_prbsrx_prbs31_n_in[20]),
    .O(_02792_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03094_ (
    .I0(_02790_[0]),
    .I1(rx_rst),
    .O(_00695_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _03095_ (
    .I0(_01525_[0]),
    .I1(main_prbsrx_i[9]),
    .I2(main_prbsrx_prbs15_i_last[18]),
    .I3(main_prbsrx_prbs31_n_in[21]),
    .O(_02790_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03096_ (
    .I0(_02789_[0]),
    .I1(rx_rst),
    .O(_00696_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _03097_ (
    .I0(_01525_[0]),
    .I1(main_prbsrx_i[8]),
    .I2(main_prbsrx_prbs15_i_last[19]),
    .I3(main_prbsrx_prbs31_n_in[22]),
    .O(_02789_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03098_ (
    .I0(_02791_[0]),
    .I1(rx_rst),
    .O(_00697_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _03099_ (
    .I0(_01525_[0]),
    .I1(main_prbsrx_i[7]),
    .I2(main_prbsrx_prbs31_n_in[23]),
    .I3(main_prbsrx_prbs31_n_in[20]),
    .O(_02791_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03100_ (
    .I0(_02788_[0]),
    .I1(rx_rst),
    .O(_00698_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _03101_ (
    .I0(_01525_[0]),
    .I1(main_prbsrx_i[6]),
    .I2(main_prbsrx_prbs31_n_in[24]),
    .I3(main_prbsrx_prbs31_n_in[21]),
    .O(_02788_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03102_ (
    .I0(_02787_[0]),
    .I1(rx_rst),
    .O(_00699_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _03103_ (
    .I0(_01525_[0]),
    .I1(main_prbsrx_i[5]),
    .I2(main_prbsrx_prbs31_n_in[25]),
    .I3(main_prbsrx_prbs31_n_in[22]),
    .O(_02787_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03104_ (
    .I0(_01409_[0]),
    .I1(_02352_[1]),
    .I2(main_prbsrx_i[18]),
    .I3(rx_rst),
    .O(_00654_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _03105_ (
    .I0(main_prbsrx_i[4]),
    .I1(main_prbsrx_i[3]),
    .O(_02352_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03106_ (
    .I0(_02772_[0]),
    .I1(rx_rst),
    .O(_00700_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _03107_ (
    .I0(_01525_[0]),
    .I1(main_prbsrx_i[4]),
    .I2(main_prbsrx_prbs31_n_in[26]),
    .I3(main_prbsrx_prbs31_n_in[23]),
    .O(_02772_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03108_ (
    .I0(_02771_[0]),
    .I1(rx_rst),
    .O(_00701_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _03109_ (
    .I0(_01525_[0]),
    .I1(main_prbsrx_i[3]),
    .I2(main_prbsrx_prbs31_n_in[27]),
    .I3(main_prbsrx_prbs31_n_in[24]),
    .O(_02771_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03110_ (
    .I0(_01409_[0]),
    .I1(_02346_[1]),
    .I2(main_prbsrx_i[17]),
    .I3(rx_rst),
    .O(_00655_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _03111_ (
    .I0(main_prbsrx_i[3]),
    .I1(main_prbsrx_i[2]),
    .O(_02346_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03112_ (
    .I0(_02770_[0]),
    .I1(rx_rst),
    .O(_00702_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _03113_ (
    .I0(_01525_[0]),
    .I1(main_prbsrx_i[2]),
    .I2(main_prbsrx_prbs31_n_in[25]),
    .I3(main_prbsrx_prbs31_n_in[28]),
    .O(_02770_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03114_ (
    .I0(_02769_[0]),
    .I1(_01375_[3]),
    .O(_00969_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h770f)
  ) _03115_ (
    .I0(_01412_[0]),
    .I1(_01195_[1]),
    .I2(\VexRiscv._zz_dBusWishbone_ADR [1]),
    .I3(_01412_[3]),
    .O(_02769_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03116_ (
    .I0(_01373_[0]),
    .I1(builder_grant),
    .I2(\VexRiscv._zz_dBusWishbone_CYC ),
    .O(_01412_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03117_ (
    .I0(_01304_[0]),
    .I1(builder_interface0_ack),
    .I2(main_basesoc_basesoc_ram_bus_ack),
    .I3(main_basesoc_ram_bus_ram_bus_ack),
    .O(_01373_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03118_ (
    .I0(_01303_[0]),
    .I1(_01303_[1]),
    .O(_01304_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _03119_ (
    .I0(_01302_[0]),
    .I1(_01302_[1]),
    .I2(_01302_[2]),
    .I3(_01302_[3]),
    .O(_01303_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03120_ (
    .I0(builder_count[16]),
    .I1(builder_count[15]),
    .I2(builder_count[14]),
    .I3(builder_count[13]),
    .O(_01302_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03121_ (
    .I0(builder_count[19]),
    .I1(builder_count[18]),
    .I2(builder_count[17]),
    .I3(builder_count[12]),
    .O(_01302_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03122_ (
    .I0(builder_count[3]),
    .I1(builder_count[2]),
    .I2(builder_count[0]),
    .I3(builder_count[1]),
    .O(_01302_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03123_ (
    .I0(builder_count[11]),
    .I1(builder_count[9]),
    .I2(builder_count[8]),
    .I3(builder_count[5]),
    .O(_01302_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03124_ (
    .I0(builder_count[4]),
    .I1(builder_count[10]),
    .I2(builder_count[7]),
    .I3(builder_count[6]),
    .O(_01303_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _03125_ (
    .I0(\VexRiscv._zz_dBusWishbone_ADR [2]),
    .I1(\VexRiscv._zz_dBusWishbone_ADR [0]),
    .I2(\VexRiscv._zz_dBusWishbone_ADR [1]),
    .I3(_01326_[2]),
    .O(_01412_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03126_ (
    .I0(_02096_[0]),
    .I1(builder_csr_bankarray_csrbank1_out0_w[6]),
    .O(_00983_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _03127_ (
    .I0(_01338_[0]),
    .I1(_01401_[1]),
    .I2(_01348_[1]),
    .O(_02096_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03128_ (
    .I0(_01409_[0]),
    .I1(_02341_[1]),
    .I2(main_prbsrx_i[16]),
    .I3(rx_rst),
    .O(_00656_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _03129_ (
    .I0(main_prbsrx_i[2]),
    .I1(main_prbsrx_i[1]),
    .O(_02341_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03130_ (
    .I0(_02768_[0]),
    .I1(rx_rst),
    .O(_00703_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _03131_ (
    .I0(_01525_[0]),
    .I1(main_prbsrx_i[1]),
    .I2(main_prbsrx_prbs31_n_in[26]),
    .I3(main_prbsrx_prbs31_n_in[29]),
    .O(_02768_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03132_ (
    .I0(_02767_[0]),
    .I1(rx_rst),
    .O(_00704_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _03133_ (
    .I0(_01525_[0]),
    .I1(main_prbsrx_i[0]),
    .I2(main_prbsrx_prbs31_n_in[27]),
    .I3(main_prbsrx_prbs31_n_in[30]),
    .O(_02767_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03134_ (
    .I0(_01320_[0]),
    .I1(_01524_[2]),
    .I2(_01226_[0]),
    .O(_00705_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _03135_ (
    .I0(_01319_[0]),
    .I1(_01319_[1]),
    .I2(_01319_[2]),
    .O(_01320_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _03136_ (
    .I0(main_prbsrx_prbs7_count[8]),
    .I1(main_prbsrx_prbs7_count[9]),
    .I2(main_prbsrx_prbs7_count[10]),
    .O(_01319_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03137_ (
    .I0(main_prbsrx_prbs7_count[4]),
    .I1(main_prbsrx_prbs7_count[5]),
    .I2(main_prbsrx_prbs7_count[6]),
    .I3(main_prbsrx_prbs7_count[7]),
    .O(_01319_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03138_ (
    .I0(main_prbsrx_prbs7_count[0]),
    .I1(main_prbsrx_prbs7_count[1]),
    .I2(main_prbsrx_prbs7_count[2]),
    .I3(main_prbsrx_prbs7_count[3]),
    .O(_01319_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03139_ (
    .I0(_01320_[0]),
    .I1(_01524_[2]),
    .I2(_01226_[1]),
    .O(_00706_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03140_ (
    .I0(_01320_[0]),
    .I1(_01524_[2]),
    .I2(_01226_[2]),
    .O(_00707_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03141_ (
    .I0(_01320_[0]),
    .I1(_01524_[2]),
    .I2(_01226_[3]),
    .O(_00708_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03142_ (
    .I0(_01320_[0]),
    .I1(_01524_[2]),
    .I2(_01226_[4]),
    .O(_00709_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03143_ (
    .I0(_01409_[0]),
    .I1(_02369_[1]),
    .I2(main_prbsrx_i[15]),
    .I3(rx_rst),
    .O(_00657_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _03144_ (
    .I0(main_prbsrx_i[1]),
    .I1(main_prbsrx_i[0]),
    .O(_02369_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03145_ (
    .I0(_01320_[0]),
    .I1(_01524_[2]),
    .I2(_01226_[5]),
    .O(_00710_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _03146_ (
    .I0(_01422_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [4]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _03147_ (
    .I0(\VexRiscv.CsrPlugin_mtval [27]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01421_[2]),
    .O(_01422_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _03148_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [27]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [27]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_01421_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _03149_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [27]),
    .I1(\VexRiscv.execute_RS1 [27]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _03150_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [27]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [27]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00960_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03151_ (
    .I0(_01320_[0]),
    .I1(_01524_[2]),
    .I2(_01226_[6]),
    .O(_00711_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03152_ (
    .I0(_01409_[0]),
    .I1(_01489_[1]),
    .I2(main_prbsrx_i[14]),
    .I3(rx_rst),
    .O(_00658_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _03153_ (
    .I0(main_prbsrx_i[0]),
    .I1(main_prbsrx_prbs15_n_in[0]),
    .O(_01489_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03154_ (
    .I0(_01320_[0]),
    .I1(_01524_[2]),
    .I2(_01226_[7]),
    .O(_00712_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03155_ (
    .I0(_01409_[0]),
    .I1(_01589_[1]),
    .I2(main_prbsrx_i[13]),
    .I3(rx_rst),
    .O(_00659_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _03156_ (
    .I0(main_prbsrx_prbs15_n_in[0]),
    .I1(main_prbsrx_prbs15_i_last[1]),
    .O(_01589_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03157_ (
    .I0(_01320_[0]),
    .I1(_01524_[2]),
    .I2(_01226_[8]),
    .O(_00713_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03158_ (
    .I0(\VexRiscv.CsrPlugin_mie_MEIE ),
    .I1(\VexRiscv.CsrPlugin_mip_MEIP ),
    .O(\VexRiscv._zz_when_CsrPlugin_l1302_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03159_ (
    .I0(_01360_[0]),
    .I1(_02482_[1]),
    .I2(_01375_[3]),
    .O(_00925_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _03160_ (
    .I0(\VexRiscv.CsrPlugin_mie_MSIE ),
    .I1(\VexRiscv.CsrPlugin_mip_MSIP ),
    .I2(\VexRiscv._zz_when_CsrPlugin_l1302_2 ),
    .I3(\VexRiscv.CsrPlugin_mstatus_MIE ),
    .O(_02482_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4f00)
  ) _03161_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_error ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid ),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_isValid ),
    .I3(_01712_[3]),
    .O(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1f00)
  ) _03162_ (
    .I0(_01711_[0]),
    .I1(_01711_[1]),
    .I2(_01359_[1]),
    .I3(_01711_[3]),
    .O(_01712_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _03163_ (
    .I0(_01531_[0]),
    .I1(_01531_[1]),
    .I2(_01531_[2]),
    .I3(_01531_[3]),
    .O(_01711_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _03164_ (
    .I0(\VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE ),
    .I1(\VexRiscv.memory_arbitration_isValid ),
    .I2(_01530_[2]),
    .I3(\VexRiscv.execute_to_memory_REGFILE_WRITE_VALID ),
    .O(_01531_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _03165_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [16]),
    .I1(\VexRiscv.execute_to_memory_INSTRUCTION [8]),
    .I2(_01529_[2]),
    .I3(_01529_[3]),
    .O(_01530_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _03166_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [17]),
    .I1(\VexRiscv.execute_to_memory_INSTRUCTION [9]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [19]),
    .I3(\VexRiscv.execute_to_memory_INSTRUCTION [11]),
    .O(_01529_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _03167_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [15]),
    .I1(\VexRiscv.execute_to_memory_INSTRUCTION [7]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [18]),
    .I3(\VexRiscv.execute_to_memory_INSTRUCTION [10]),
    .O(_01529_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _03168_ (
    .I0(_01528_[0]),
    .I1(_01528_[1]),
    .I2(_01528_[2]),
    .O(_01531_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00fe)
  ) _03169_ (
    .I0(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ),
    .I1(_01527_[1]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .I3(_01357_[3]),
    .O(_01528_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03170_ (
    .I0(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [13]),
    .O(_01527_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _03171_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .O(_01528_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03172_ (
    .I0(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .O(_01528_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03173_ (
    .I0(\VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE ),
    .I1(\VexRiscv.execute_arbitration_isValid ),
    .I2(\VexRiscv.decode_to_execute_REGFILE_WRITE_VALID ),
    .O(_01531_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _03174_ (
    .I0(_01710_[0]),
    .I1(_01531_[1]),
    .I2(_01710_[2]),
    .I3(_01710_[3]),
    .O(_01711_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _03175_ (
    .I0(\VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE ),
    .I1(\VexRiscv.memory_arbitration_isValid ),
    .I2(_01533_[2]),
    .I3(\VexRiscv.execute_to_memory_REGFILE_WRITE_VALID ),
    .O(_01710_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _03176_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [22]),
    .I1(\VexRiscv.execute_to_memory_INSTRUCTION [9]),
    .I2(_01532_[2]),
    .I3(_01532_[3]),
    .O(_01533_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _03177_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [20]),
    .I1(\VexRiscv.execute_to_memory_INSTRUCTION [7]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [21]),
    .I3(\VexRiscv.execute_to_memory_INSTRUCTION [8]),
    .O(_01532_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _03178_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [23]),
    .I1(\VexRiscv.execute_to_memory_INSTRUCTION [10]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [24]),
    .I3(\VexRiscv.execute_to_memory_INSTRUCTION [11]),
    .O(_01532_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _03179_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .I2(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_86 ),
    .O(_01710_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _03180_ (
    .I0(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ),
    .I1(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ),
    .O(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_86 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _03181_ (
    .I0(\VexRiscv.execute_arbitration_isStuck ),
    .I1(_01535_[1]),
    .I2(_01535_[2]),
    .O(_01711_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _03182_ (
    .I0(\VexRiscv._zz_execute_ENV_CTRL [1]),
    .I1(\VexRiscv._zz_execute_ENV_CTRL [0]),
    .I2(\VexRiscv.execute_arbitration_isValid ),
    .I3(_01534_[3]),
    .O(_01535_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00bf)
  ) _03183_ (
    .I0(\VexRiscv._zz_memory_ENV_CTRL [1]),
    .I1(\VexRiscv._zz_memory_ENV_CTRL [0]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(_01361_[1]),
    .O(_01534_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03184_ (
    .I0(_01359_[1]),
    .I1(\VexRiscv.CsrPlugin_interrupt_valid ),
    .O(_01535_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _03185_ (
    .I0(_01713_[1]),
    .I1(\VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0 ),
    .I2(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .I3(_01375_[3]),
    .O(_00921_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _03186_ (
    .I0(_01715_[1]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .I2(_02475_[2]),
    .I3(_01375_[3]),
    .O(_00914_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03187_ (
    .I0(\VexRiscv.execute_arbitration_isStuck ),
    .I1(_01537_[1]),
    .I2(\VexRiscv.execute_arbitration_isValid ),
    .O(_02475_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _03188_ (
    .I0(\VexRiscv.BranchPlugin_jumpInterface_valid ),
    .I1(_01482_[0]),
    .I2(_01536_[2]),
    .O(_01537_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03189_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_valid ),
    .I1(\VexRiscv.when_CsrPlugin_l1390 ),
    .I2(_01325_[1]),
    .I3(_01361_[1]),
    .O(_01536_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03190_ (
    .I0(_01639_[2]),
    .I1(_01536_[2]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .O(_01715_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'he)
  ) _03191_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .O(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03192_ (
    .I0(_01340_[0]),
    .I1(_01340_[1]),
    .O(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03193_ (
    .I0(_01320_[0]),
    .I1(_01524_[2]),
    .I2(_01226_[9]),
    .O(_00714_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03194_ (
    .I0(rx_rst),
    .I1(main_prbsrx_i[17]),
    .O(_00718_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _03195_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [9]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [22]),
    .I2(_01358_[3]),
    .O(_01180_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _03196_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [10]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [23]),
    .I2(_01358_[3]),
    .O(_01180_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _03197_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [11]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [24]),
    .I2(_01358_[3]),
    .O(_01180_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _03198_ (
    .I0(\VexRiscv._zz_IBusCachedPlugin_predictionJumpInterface_payload_6 ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [20]),
    .I2(_01358_[3]),
    .O(_01180_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _03199_ (
    .I0(\VexRiscv._zz_2 ),
    .I1(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 ),
    .I2(_01358_[3]),
    .O(_01180_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _03200_ (
    .I0(\VexRiscv._zz_2 ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [13]),
    .I2(_01358_[3]),
    .O(_01180_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _03201_ (
    .I0(\VexRiscv._zz_2 ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .I2(_01358_[3]),
    .O(_01180_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _03202_ (
    .I0(\VexRiscv._zz_2 ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [15]),
    .I2(_01358_[3]),
    .O(_01180_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _03203_ (
    .I0(\VexRiscv._zz_2 ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [16]),
    .I2(_01358_[3]),
    .O(_01180_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _03204_ (
    .I0(\VexRiscv._zz_2 ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [17]),
    .I2(_01358_[3]),
    .O(_01180_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _03205_ (
    .I0(\VexRiscv._zz_2 ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [18]),
    .I2(_01358_[3]),
    .O(_01180_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _03206_ (
    .I0(\VexRiscv._zz_2 ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [19]),
    .I2(_01358_[3]),
    .O(_01180_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03207_ (
    .I0(rx_rst),
    .I1(main_prbsrx_i[16]),
    .O(_00719_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03208_ (
    .I0(_02470_[0]),
    .I1(_01375_[3]),
    .O(_00970_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h770f)
  ) _03209_ (
    .I0(_01412_[0]),
    .I1(_01195_[2]),
    .I2(\VexRiscv._zz_dBusWishbone_ADR [2]),
    .I3(_01412_[3]),
    .O(_02470_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03210_ (
    .I0(_01375_[2]),
    .I1(_01375_[3]),
    .O(_01413_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03211_ (
    .I0(_01374_[0]),
    .I1(_01374_[1]),
    .O(_01375_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03212_ (
    .I0(_01373_[0]),
    .I1(builder_grant),
    .O(_01374_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03213_ (
    .I0(\VexRiscv._zz_iBusWishbone_ADR [1]),
    .I1(_01315_[1]),
    .O(_01374_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03214_ (
    .I0(_02469_[0]),
    .I1(_01753_[0]),
    .I2(_01535_[1]),
    .O(_00971_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _03215_ (
    .I0(_01707_[1]),
    .I1(_01635_[1]),
    .I2(_01375_[3]),
    .I3(_01537_[1]),
    .O(_01753_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _03216_ (
    .I0(_01705_[0]),
    .I1(_01700_[2]),
    .I2(_01705_[2]),
    .I3(_01705_[3]),
    .O(_01706_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h004f)
  ) _03217_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [30]),
    .I2(_01539_[2]),
    .I3(_01539_[3]),
    .O(_01705_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03218_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .I1(_01538_[1]),
    .I2(_01527_[1]),
    .O(_01539_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03219_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .I1(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .O(_01538_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _03220_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [13]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .I3(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 ),
    .O(_01539_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _03221_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [26]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [30]),
    .I2(_01538_[1]),
    .O(_01705_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03222_ (
    .I0(\VexRiscv._zz_2 ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [27]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [28]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [29]),
    .O(_01705_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03223_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [25]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [26]),
    .O(_01700_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03224_ (
    .I0(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .O(_02487_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _03225_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [13]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .I3(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ),
    .O(_01699_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _03226_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [28]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [29]),
    .I2(_01693_[2]),
    .I3(_01703_[3]),
    .O(_01704_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _03227_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [20]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [21]),
    .I2(_01692_[2]),
    .O(_01693_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03228_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [22]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [23]),
    .O(_01692_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _03229_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [29]),
    .I1(_01540_[1]),
    .I2(_01540_[2]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [28]),
    .O(_01703_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _03230_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [22]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [23]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [20]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [21]),
    .O(_01540_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _03231_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [23]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [21]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [20]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [22]),
    .O(_01540_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _03232_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [9]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [10]),
    .I2(_01701_[2]),
    .O(_01702_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _03233_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [11]),
    .I1(\VexRiscv._zz_IBusCachedPlugin_predictionJumpInterface_payload_6 ),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [8]),
    .O(_01701_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _03234_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [24]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [27]),
    .I2(_01700_[2]),
    .O(_01702_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _03235_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .I1(_01541_[1]),
    .I2(_01541_[2]),
    .I3(_01527_[1]),
    .O(_01702_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03236_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [16]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [17]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [18]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [19]),
    .O(_01541_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _03237_ (
    .I0(\VexRiscv._zz_2 ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [15]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [30]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .O(_01541_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03238_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [3]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [1]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [0]),
    .O(_01542_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _03239_ (
    .I0(_01696_[0]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [0]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [1]),
    .I3(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ),
    .O(_01697_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hdff3)
  ) _03240_ (
    .I0(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [3]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .O(_01696_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03241_ (
    .I0(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ),
    .I1(_01542_[1]),
    .O(_01706_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _03242_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_isValid ),
    .I1(\VexRiscv.IBusCachedPlugin_iBusRsp_readyForError ),
    .I2(\VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid ),
    .I3(\VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_error ),
    .O(_01635_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _03243_ (
    .I0(\VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0 ),
    .I1(\VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1 ),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_02469_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hef)
  ) _03244_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .I1(_02462_[1]),
    .I2(_01375_[3]),
    .O(_00972_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0ff)
  ) _03245_ (
    .I0(\VexRiscv._zz_dBus_cmd_ready_1 ),
    .I1(_01412_[0]),
    .I2(_01412_[3]),
    .I3(\VexRiscv._zz_dBusWishbone_CYC ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03246_ (
    .I0(_02461_[0]),
    .I1(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(_02462_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf100)
  ) _03247_ (
    .I0(_01322_[0]),
    .I1(\VexRiscv.dataCache_1.memCmdSent ),
    .I2(_01543_[2]),
    .I3(_01340_[0]),
    .O(_02461_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03248_ (
    .I0(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_isWrite ),
    .O(_01543_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _03249_ (
    .I0(_02462_[1]),
    .I1(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .I2(_01375_[3]),
    .O(_00973_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03250_ (
    .I0(_02459_[0]),
    .I1(_01350_[1]),
    .O(_00172_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _03251_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[3]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[3]),
    .O(_02459_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _03252_ (
    .I0(_01681_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [24]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03253_ (
    .I0(_01493_[0]),
    .I1(\VexRiscv.execute_RS1 [7]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03254_ (
    .I0(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .I1(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .O(_01493_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03255_ (
    .I0(\VexRiscv.CsrPlugin_mtval [7]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01680_[2]),
    .I3(_01680_[3]),
    .O(_01681_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _03256_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [7]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I2(\VexRiscv.CsrPlugin_mie_MTIE ),
    .I3(\VexRiscv.execute_CsrPlugin_csr_772 ),
    .O(_01680_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _03257_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [7]),
    .I2(\VexRiscv.CsrPlugin_mstatus_MPIE ),
    .I3(\VexRiscv.execute_CsrPlugin_csr_768 ),
    .O(_01680_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _03258_ (
    .I0(\VexRiscv.CsrPlugin_mie_MTIE ),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7]),
    .I2(_02455_[2]),
    .I3(_01375_[3]),
    .O(_00974_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03259_ (
    .I0(_01395_[0]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_772 ),
    .O(_02455_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _03260_ (
    .I0(_01750_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [28]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03261_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I1(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [3]),
    .I2(_01749_[2]),
    .I3(_01749_[3]),
    .O(_01750_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0700)
  ) _03262_ (
    .I0(\VexRiscv.CsrPlugin_mip_MSIP ),
    .I1(\VexRiscv.execute_CsrPlugin_csr_836 ),
    .I2(_01748_[2]),
    .I3(_01748_[3]),
    .O(_01749_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03263_ (
    .I0(\VexRiscv.CsrPlugin_mstatus_MIE ),
    .I1(\VexRiscv.execute_CsrPlugin_csr_768 ),
    .O(_01748_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _03264_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_834 ),
    .I1(\VexRiscv.CsrPlugin_mcause_exceptionCode [3]),
    .I2(\VexRiscv.CsrPlugin_mepc [3]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01748_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _03265_ (
    .I0(\VexRiscv.CsrPlugin_mtval [3]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(\VexRiscv.CsrPlugin_mie_MSIE ),
    .I3(\VexRiscv.execute_CsrPlugin_csr_772 ),
    .O(_01749_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha00c)
  ) _03266_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [18]),
    .I1(\VexRiscv.execute_RS1 [3]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _03267_ (
    .I0(\VexRiscv.CsrPlugin_mie_MSIE ),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3]),
    .I2(_02455_[2]),
    .I3(_01375_[3]),
    .O(_00975_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03268_ (
    .I0(rx_rst),
    .I1(main_prbsrx_i[18]),
    .O(_00717_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03269_ (
    .I0(rx_rst),
    .I1(main_prbsrx_i[15]),
    .O(_00720_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'he)
  ) _03270_ (
    .I0(rx_rst),
    .I1(main_prbsrx_i[19]),
    .O(_00716_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _03271_ (
    .I0(_01320_[0]),
    .I1(_01226_[10]),
    .I2(_01524_[2]),
    .O(_00715_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03272_ (
    .I0(rx_rst),
    .I1(main_prbsrx_i[14]),
    .O(_00721_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03273_ (
    .I0(rx_rst),
    .I1(main_prbsrx_i[13]),
    .O(_00722_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03274_ (
    .I0(rx_rst),
    .I1(main_prbsrx_i[12]),
    .O(_00723_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03275_ (
    .I0(rx_rst),
    .I1(main_prbsrx_i[11]),
    .O(_00724_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03276_ (
    .I0(_01409_[0]),
    .I1(_02347_[1]),
    .I2(main_prbsrx_i[12]),
    .I3(rx_rst),
    .O(_00660_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _03277_ (
    .I0(main_prbsrx_prbs15_i_last[1]),
    .I1(main_prbsrx_prbs15_i_last[2]),
    .O(_02347_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03278_ (
    .I0(builder_interface0_adr[2]),
    .I1(_01342_[1]),
    .O(_01109_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h7)
  ) _03279_ (
    .I0(builder_csr_bankarray_adr[0]),
    .I1(builder_interface0_adr[2]),
    .O(_01110_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _03280_ (
    .I0(_01330_[0]),
    .I1(_01389_[1]),
    .I2(_01335_[1]),
    .I3(_01389_[3]),
    .O(main_basesoc_uart_tx_fifo_wrport_we)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _03281_ (
    .I0(_01344_[0]),
    .I1(_01337_[2]),
    .I2(_01388_[2]),
    .O(_01389_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _03282_ (
    .I0(builder_interface0_adr[10]),
    .I1(_01317_[1]),
    .I2(builder_interface0_adr[9]),
    .I3(_01317_[0]),
    .O(_01344_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03283_ (
    .I0(_01336_[0]),
    .I1(builder_interface0_adr[11]),
    .O(_01337_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03284_ (
    .I0(_01386_[1]),
    .I1(main_basesoc_uart_tx_fifo_level0[4]),
    .O(_01389_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03285_ (
    .I0(main_basesoc_uart_tx_fifo_level0[0]),
    .I1(main_basesoc_uart_tx_fifo_level0[3]),
    .I2(main_basesoc_uart_tx_fifo_level0[2]),
    .I3(main_basesoc_uart_tx_fifo_level0[1]),
    .O(_01386_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03286_ (
    .I0(main_basesoc_uart_tx_fifo_produce[3]),
    .I1(_01140_[3]),
    .I2(sys_rst),
    .I3(main_basesoc_uart_tx_fifo_wrport_we),
    .O(_00535_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _03287_ (
    .I0(_01235_[19]),
    .I1(_01548_[1]),
    .O(_00167_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _03288_ (
    .I0(_01316_[0]),
    .I1(sys_rst),
    .I2(_01373_[0]),
    .O(_01548_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03289_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[0]),
    .I1(builder_csr_bankarray_csrbank2_rx_enable0_r),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00397_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f1)
  ) _03290_ (
    .I0(_01389_[1]),
    .I1(main_basesoc_uart_tx_trigger_d),
    .I2(_02411_[2]),
    .I3(sys_rst),
    .O(_00537_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _03291_ (
    .I0(main_basesoc_uart_pending_re),
    .I1(main_basesoc_uart_pending_r[0]),
    .I2(main_basesoc_uart_tx1),
    .O(_02411_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _03292_ (
    .I0(main_cdr_lock_counter[0]),
    .I1(_01161_[0]),
    .I2(_01116_[6]),
    .I3(_01546_[3]),
    .O(_00539_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _03293_ (
    .I0(sys_rst),
    .I1(main_adpll_reset),
    .I2(builder_csr_bankarray_csrbank2_rx_enable0_w),
    .O(_01546_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _03294_ (
    .I0(_01161_[1]),
    .I1(main_cdr_lock_counter[1]),
    .I2(_01116_[6]),
    .I3(_01546_[3]),
    .O(_00540_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _03295_ (
    .I0(_01161_[2]),
    .I1(main_cdr_lock_counter[2]),
    .I2(_01116_[6]),
    .I3(_01546_[3]),
    .O(_00541_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _03296_ (
    .I0(_01161_[3]),
    .I1(main_cdr_lock_counter[3]),
    .I2(_01116_[6]),
    .I3(_01546_[3]),
    .O(_00542_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _03297_ (
    .I0(_01161_[4]),
    .I1(main_cdr_lock_counter[4]),
    .I2(_01116_[6]),
    .I3(_01546_[3]),
    .O(_00543_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _03298_ (
    .I0(_01161_[5]),
    .I1(main_cdr_lock_counter[5]),
    .I2(_01116_[6]),
    .I3(_01546_[3]),
    .O(_00544_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03299_ (
    .I0(_02402_[0]),
    .I1(_01350_[1]),
    .O(_00171_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _03300_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[2]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[2]),
    .O(_02402_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _03301_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[1]),
    .I2(_01547_[2]),
    .I3(_01350_[1]),
    .O(_00170_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _03302_ (
    .I0(_01338_[0]),
    .I1(main_basesoc_cpu_rst),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[1]),
    .O(_01547_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _03303_ (
    .I0(_01235_[18]),
    .I1(_01548_[1]),
    .O(_00166_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _03304_ (
    .I0(_01235_[17]),
    .I1(_01548_[1]),
    .O(_00165_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h41)
  ) _03305_ (
    .I0(tx_rst),
    .I1(_01552_[1]),
    .I2(main_prbstx_prbs7_n_out[0]),
    .O(_00139_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _03306_ (
    .I0(main_prbstx_prbs7_n_out[5]),
    .I1(main_prbstx_prbs7_n_out[6]),
    .O(_01552_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03307_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs7_n_out[0]),
    .I2(main_prbstx_prbs7_n_out[1]),
    .O(_00140_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03308_ (
    .I0(_01611_[1]),
    .I1(tx_rst),
    .O(_00142_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _03309_ (
    .I0(main_prbstx_prbs7_n_out[2]),
    .I1(main_prbstx_prbs7_n_out[3]),
    .O(_01611_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03310_ (
    .I0(_01552_[1]),
    .I1(tx_rst),
    .O(_00145_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03311_ (
    .I0(tx_rst),
    .I1(main_singleencoder0_disp_in),
    .O(_00146_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03312_ (
    .I0(_01548_[1]),
    .I1(_01235_[12]),
    .O(_00160_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _03313_ (
    .I0(_01235_[16]),
    .I1(_01548_[1]),
    .O(_00164_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03314_ (
    .I0(_01548_[1]),
    .I1(_01235_[15]),
    .O(_00163_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _03315_ (
    .I0(_01235_[14]),
    .I1(_01548_[1]),
    .O(_00162_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03316_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[31]),
    .I1(_02250_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00428_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03317_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [31]),
    .O(_02250_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03318_ (
    .I0(_01548_[1]),
    .I1(_01235_[13]),
    .O(_00161_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03319_ (
    .I0(sys_rst),
    .I1(_01551_[1]),
    .O(_00431_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03320_ (
    .I0(_01544_[1]),
    .I1(_01550_[1]),
    .O(_01551_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03321_ (
    .I0(_01335_[1]),
    .I1(_01549_[1]),
    .O(_01550_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _03322_ (
    .I0(_01318_[0]),
    .I1(builder_interface0_adr[0]),
    .I2(builder_interface0_adr[1]),
    .O(_01549_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _03323_ (
    .I0(main_basesoc_timer_value[1]),
    .I1(builder_csr_bankarray_csrbank3_value_w[1]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00433_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03324_ (
    .I0(_01548_[1]),
    .I1(_01235_[11]),
    .O(_00159_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03325_ (
    .I0(_01548_[1]),
    .I1(_01235_[4]),
    .O(_00152_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03326_ (
    .I0(_01548_[1]),
    .I1(_01235_[10]),
    .O(_00158_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03327_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[5]),
    .I1(main_basesoc_timer_value[5]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00437_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _03328_ (
    .I0(_01235_[9]),
    .I1(_01548_[1]),
    .O(_00157_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03329_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[7]),
    .I1(main_basesoc_timer_value[7]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00439_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03330_ (
    .I0(_01548_[1]),
    .I1(_01235_[7]),
    .O(_00155_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03331_ (
    .I0(_01548_[1]),
    .I1(_01235_[8]),
    .O(_00156_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03332_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[9]),
    .I1(main_basesoc_timer_value[9]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00441_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03333_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[10]),
    .I1(main_basesoc_timer_value[10]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00442_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03334_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[11]),
    .I1(main_basesoc_timer_value[11]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00443_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03335_ (
    .I0(_01548_[1]),
    .I1(_01235_[5]),
    .O(_00153_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _03336_ (
    .I0(_01235_[6]),
    .I1(_01548_[1]),
    .O(_00154_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03337_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[15]),
    .I1(main_basesoc_timer_value[15]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00447_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03338_ (
    .I0(_01548_[1]),
    .I1(_01235_[3]),
    .O(_00151_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03339_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[18]),
    .I1(main_basesoc_timer_value[18]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00450_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03340_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[19]),
    .I1(main_basesoc_timer_value[19]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00451_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03341_ (
    .I0(_01548_[1]),
    .I1(_01235_[2]),
    .O(_00150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03342_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[20]),
    .I1(main_basesoc_timer_value[20]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00452_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03343_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[21]),
    .I1(main_basesoc_timer_value[21]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00453_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03344_ (
    .I0(_01548_[1]),
    .I1(_01235_[0]),
    .O(_00148_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03345_ (
    .I0(_01548_[1]),
    .I1(_01235_[1]),
    .O(_00149_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03346_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[22]),
    .I1(main_basesoc_timer_value[22]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00454_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _03347_ (
    .I0(main_basesoc_tx_count_rs232phytx_next_value_ce0),
    .I1(_02328_[1]),
    .I2(_02328_[2]),
    .O(_00147_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _03348_ (
    .I0(main_basesoc_tx_data[0]),
    .I1(_01385_[0]),
    .I2(_02324_[2]),
    .O(_02328_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _03349_ (
    .I0(main_basesoc_tx_sink_valid),
    .I1(builder_rs232phytx_state),
    .I2(sys_rst),
    .O(_02324_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03350_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[25]),
    .I1(main_basesoc_timer_value[25]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00457_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03351_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs7_n_out[3]),
    .I2(main_prbstx_prbs7_n_out[4]),
    .O(_00143_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03352_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs7_n_out[4]),
    .I2(main_prbstx_prbs7_n_out[5]),
    .O(_00144_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03353_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs7_n_out[2]),
    .I2(main_prbstx_prbs7_n_out[1]),
    .O(_00141_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03354_ (
    .I0(tx_rst),
    .I1(_01552_[2]),
    .O(_00138_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03355_ (
    .I0(main_prbstx_prbs7_n_out[4]),
    .I1(main_prbstx_prbs7_n_out[6]),
    .O(_01552_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03356_ (
    .I0(_02379_[0]),
    .I1(tx_rst),
    .O(_00136_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _03357_ (
    .I0(main_prbstx_prbs7_n_out[2]),
    .I1(main_prbstx_prbs7_n_out[0]),
    .O(_02379_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03358_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs7_n_out[3]),
    .I2(main_prbstx_prbs7_n_out[1]),
    .O(_00137_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h41)
  ) _03359_ (
    .I0(tx_rst),
    .I1(_01552_[1]),
    .I2(main_prbstx_prbs7_n_out[1]),
    .O(_00135_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _03360_ (
    .I0(tx_rst),
    .I1(_01552_[1]),
    .I2(main_prbstx_prbs7_n_out[3]),
    .I3(main_prbstx_prbs7_n_out[4]),
    .O(_00133_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _03361_ (
    .I0(tx_rst),
    .I1(_01552_[1]),
    .I2(_01552_[2]),
    .I3(main_prbstx_prbs7_n_out[0]),
    .O(_00134_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03362_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[29]),
    .I1(main_basesoc_timer_value[29]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00461_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03363_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[12]),
    .I2(main_prbstx_prbs31_n_out[15]),
    .O(_00113_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03364_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[9]),
    .I1(_02295_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03365_ (
    .I0(_01544_[1]),
    .I1(_01338_[0]),
    .O(_01553_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03366_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [9]),
    .O(_02295_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03367_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[10]),
    .I1(_01553_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00373_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03368_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [10]),
    .O(_01553_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03369_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[11]),
    .I1(_01886_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00374_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03370_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [11]),
    .O(_01886_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03371_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[31]),
    .I1(main_basesoc_timer_value[31]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00463_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _03372_ (
    .I0(main_basesoc_timer_zero_trigger_d),
    .I1(_01558_[2]),
    .I2(_02323_[2]),
    .I3(sys_rst),
    .O(_00464_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03373_ (
    .I0(_01557_[0]),
    .I1(_01557_[1]),
    .O(_01558_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _03374_ (
    .I0(main_basesoc_timer_value[9]),
    .I1(_01556_[1]),
    .I2(_01556_[2]),
    .I3(_01556_[3]),
    .O(_01557_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _03375_ (
    .I0(main_basesoc_timer_value[1]),
    .I1(main_basesoc_timer_value[5]),
    .I2(main_basesoc_timer_value[7]),
    .I3(_01555_[3]),
    .O(_01556_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03376_ (
    .I0(main_basesoc_timer_value[10]),
    .I1(main_basesoc_timer_value[11]),
    .I2(main_basesoc_timer_value[15]),
    .I3(main_basesoc_timer_value[18]),
    .O(_01555_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03377_ (
    .I0(main_basesoc_timer_value[25]),
    .I1(main_basesoc_timer_value[29]),
    .I2(main_basesoc_timer_value[31]),
    .I3(main_basesoc_timer_value[30]),
    .O(_01556_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03378_ (
    .I0(main_basesoc_timer_value[19]),
    .I1(main_basesoc_timer_value[20]),
    .I2(main_basesoc_timer_value[21]),
    .I3(main_basesoc_timer_value[22]),
    .O(_01556_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _03379_ (
    .I0(_01554_[0]),
    .I1(_01554_[1]),
    .I2(_01554_[2]),
    .I3(_01554_[3]),
    .O(_01557_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03380_ (
    .I0(main_basesoc_timer_value[23]),
    .I1(main_basesoc_timer_value[17]),
    .I2(main_basesoc_timer_value[16]),
    .I3(main_basesoc_timer_value[14]),
    .O(_01554_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03381_ (
    .I0(main_basesoc_timer_value[28]),
    .I1(main_basesoc_timer_value[27]),
    .I2(main_basesoc_timer_value[26]),
    .I3(main_basesoc_timer_value[24]),
    .O(_01554_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03382_ (
    .I0(main_basesoc_timer_value[4]),
    .I1(main_basesoc_timer_value[3]),
    .I2(main_basesoc_timer_value[2]),
    .I3(main_basesoc_timer_value[0]),
    .O(_01554_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03383_ (
    .I0(main_basesoc_timer_value[13]),
    .I1(main_basesoc_timer_value[12]),
    .I2(main_basesoc_timer_value[8]),
    .I3(main_basesoc_timer_value[6]),
    .O(_01554_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _03384_ (
    .I0(main_basesoc_timer_pending_re),
    .I1(main_basesoc_timer_pending_r),
    .I2(builder_csr_bankarray_csrbank3_ev_pending_w),
    .O(_02323_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03385_ (
    .I0(builder_csr_bankarray_csrbank3_en0_w),
    .I1(builder_csr_bankarray_csrbank3_load0_w[0]),
    .I2(_01559_[2]),
    .I3(sys_rst),
    .O(_00465_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03386_ (
    .I0(_01170_[0]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[0]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_01559_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03387_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[1]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02322_[2]),
    .I3(sys_rst),
    .O(_00466_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03388_ (
    .I0(_01170_[1]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[1]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02322_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03389_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[2]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02317_[2]),
    .I3(sys_rst),
    .O(_00467_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03390_ (
    .I0(_01170_[2]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[2]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02317_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03391_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[3]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_01560_[2]),
    .I3(sys_rst),
    .O(_00468_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03392_ (
    .I0(_01170_[3]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[3]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_01560_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03393_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[10]),
    .I2(main_prbstx_prbs31_n_out[13]),
    .O(_00111_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03394_ (
    .I0(_02316_[0]),
    .I1(_01350_[1]),
    .O(_00174_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _03395_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[5]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[5]),
    .O(_02316_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03396_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[2]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[2]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00399_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03397_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[3]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[3]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00400_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03398_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[5]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[5]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00402_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03399_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[6]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[6]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00403_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03400_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[9]),
    .I2(main_prbstx_prbs31_n_out[12]),
    .O(_00110_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03401_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[10]),
    .O(_00109_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03402_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[9]),
    .O(_00108_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03403_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[8]),
    .O(_00107_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _03404_ (
    .I0(_01161_[7]),
    .I1(main_cdr_lock_counter[7]),
    .I2(_01116_[6]),
    .I3(_01546_[3]),
    .O(_00546_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03405_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[7]),
    .O(_00106_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03406_ (
    .I0(builder_csr_bankarray_csrbank3_en0_w),
    .I1(builder_csr_bankarray_csrbank3_load0_w[9]),
    .I2(_02314_[2]),
    .I3(sys_rst),
    .O(_00474_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03407_ (
    .I0(_01170_[9]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[9]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02314_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03408_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[6]),
    .O(_00105_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _03409_ (
    .I0(_01161_[8]),
    .I1(main_cdr_lock_counter[8]),
    .I2(_01116_[6]),
    .I3(_01546_[3]),
    .O(_00547_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03410_ (
    .I0(builder_csr_bankarray_csrbank3_en0_w),
    .I1(builder_csr_bankarray_csrbank3_load0_w[10]),
    .I2(_02315_[2]),
    .I3(sys_rst),
    .O(_00475_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03411_ (
    .I0(_01170_[10]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[10]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02315_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _03412_ (
    .I0(_01161_[9]),
    .I1(main_cdr_lock_counter[9]),
    .I2(_01116_[6]),
    .I3(_01546_[3]),
    .O(_00548_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03413_ (
    .I0(builder_csr_bankarray_csrbank3_en0_w),
    .I1(builder_csr_bankarray_csrbank3_load0_w[11]),
    .I2(_02312_[2]),
    .I3(sys_rst),
    .O(_00476_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03414_ (
    .I0(_01170_[11]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[11]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02312_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _03415_ (
    .I0(_01161_[10]),
    .I1(main_cdr_lock_counter[10]),
    .I2(_01116_[6]),
    .I3(_01546_[3]),
    .O(_00549_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03416_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[7]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[7]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00404_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03417_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[12]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02313_[2]),
    .I3(sys_rst),
    .O(_00477_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03418_ (
    .I0(_01170_[12]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[12]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02313_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he0)
  ) _03419_ (
    .I0(builder_csr_bankarray_csrbank2_rx_ready_w),
    .I1(_01116_[6]),
    .I2(_01546_[3]),
    .O(_00550_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03420_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[8]),
    .I1(_01596_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00405_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03421_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [8]),
    .O(_01596_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _03422_ (
    .I0(main_chaser[0]),
    .I1(main_chaser[7]),
    .I2(sys_rst),
    .I3(_01564_[0]),
    .O(_00551_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _03423_ (
    .I0(main_count[0]),
    .I1(main_count[1]),
    .I2(_01563_[2]),
    .I3(_01563_[3]),
    .O(_01564_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _03424_ (
    .I0(_01562_[0]),
    .I1(_01562_[1]),
    .I2(_01562_[2]),
    .I3(_01562_[3]),
    .O(_01563_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03425_ (
    .I0(main_count[10]),
    .I1(main_count[11]),
    .I2(main_count[12]),
    .I3(main_count[13]),
    .O(_01562_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03426_ (
    .I0(main_count[6]),
    .I1(main_count[7]),
    .I2(main_count[8]),
    .I3(main_count[9]),
    .O(_01562_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03427_ (
    .I0(main_count[18]),
    .I1(main_count[19]),
    .I2(main_count[20]),
    .I3(main_count[21]),
    .O(_01562_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03428_ (
    .I0(main_count[14]),
    .I1(main_count[15]),
    .I2(main_count[16]),
    .I3(main_count[17]),
    .O(_01562_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03429_ (
    .I0(main_count[2]),
    .I1(main_count[3]),
    .I2(main_count[4]),
    .I3(main_count[5]),
    .O(_01563_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03430_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[9]),
    .I1(_02295_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00406_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03431_ (
    .I0(main_chaser[1]),
    .I1(main_chaser[0]),
    .I2(sys_rst),
    .I3(_01564_[0]),
    .O(_00552_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03432_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[14]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02293_[2]),
    .I3(sys_rst),
    .O(_00479_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03433_ (
    .I0(_01170_[14]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[14]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02293_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03434_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[13]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02297_[2]),
    .I3(sys_rst),
    .O(_00478_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03435_ (
    .I0(_01170_[13]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[13]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02297_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03436_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[15]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02292_[2]),
    .I3(sys_rst),
    .O(_00480_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03437_ (
    .I0(_01170_[15]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[15]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02292_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03438_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[16]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02291_[2]),
    .I3(sys_rst),
    .O(_00481_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03439_ (
    .I0(_01170_[16]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[16]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02291_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03440_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[17]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02296_[2]),
    .I3(sys_rst),
    .O(_00482_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03441_ (
    .I0(_01170_[17]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[17]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02296_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03442_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[18]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02290_[2]),
    .I3(sys_rst),
    .O(_00483_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03443_ (
    .I0(_01170_[18]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[18]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02290_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03444_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[19]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02288_[2]),
    .I3(sys_rst),
    .O(_00484_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03445_ (
    .I0(_01170_[19]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[19]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02288_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03446_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[20]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02294_[2]),
    .I3(sys_rst),
    .O(_00485_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03447_ (
    .I0(_01170_[20]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[20]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02294_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03448_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[21]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02284_[2]),
    .I3(sys_rst),
    .O(_00486_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03449_ (
    .I0(_01170_[21]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[21]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02284_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03450_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[22]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02282_[2]),
    .I3(sys_rst),
    .O(_00487_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03451_ (
    .I0(_01170_[22]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[22]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02282_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03452_ (
    .I0(main_chaser[2]),
    .I1(main_chaser[1]),
    .I2(sys_rst),
    .I3(_01564_[0]),
    .O(_00553_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03453_ (
    .I0(main_chaser[3]),
    .I1(main_chaser[2]),
    .I2(sys_rst),
    .I3(_01564_[0]),
    .O(_00554_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03454_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[23]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02281_[2]),
    .I3(sys_rst),
    .O(_00488_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03455_ (
    .I0(_01170_[23]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[23]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02281_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03456_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[24]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02279_[2]),
    .I3(sys_rst),
    .O(_00489_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03457_ (
    .I0(_01170_[24]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[24]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02279_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03458_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[25]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02289_[2]),
    .I3(sys_rst),
    .O(_00490_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03459_ (
    .I0(_01170_[25]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[25]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02289_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03460_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[26]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02278_[2]),
    .I3(sys_rst),
    .O(_00491_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03461_ (
    .I0(_01170_[26]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[26]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02278_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03462_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[27]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02277_[2]),
    .I3(sys_rst),
    .O(_00492_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03463_ (
    .I0(_01170_[27]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[27]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02277_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03464_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[28]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02283_[2]),
    .I3(sys_rst),
    .O(_00493_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03465_ (
    .I0(_01170_[28]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[28]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02283_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03466_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[29]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02276_[2]),
    .I3(sys_rst),
    .O(_00494_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03467_ (
    .I0(_01170_[29]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[29]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02276_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03468_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[30]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02275_[2]),
    .I3(sys_rst),
    .O(_00495_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03469_ (
    .I0(_01170_[30]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[30]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02275_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _03470_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[31]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02280_[2]),
    .I3(sys_rst),
    .O(_00496_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _03471_ (
    .I0(_01170_[31]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[31]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02280_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03472_ (
    .I0(_01385_[0]),
    .I1(_01164_[0]),
    .O(_00497_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03473_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[10]),
    .I1(_01553_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00407_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03474_ (
    .I0(_01385_[0]),
    .I1(_01164_[1]),
    .O(_00498_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03475_ (
    .I0(_01385_[0]),
    .I1(_01164_[2]),
    .O(_00499_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03476_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[14]),
    .I2(main_prbstx_prbs31_n_out[11]),
    .O(_00112_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03477_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[4]),
    .O(_00103_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03478_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[3]),
    .O(_00102_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03479_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[2]),
    .O(_00101_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03480_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[1]),
    .O(_00100_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03481_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[0]),
    .O(_00099_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03482_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[27]),
    .I2(main_prbstx_prbs31_n_out[30]),
    .O(_00098_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hbe)
  ) _03483_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[8]),
    .I2(main_prbstx_prbs31_n_out[11]),
    .O(_00097_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03484_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs15_n_out[13]),
    .I2(main_prbstx_prbs15_n_out[14]),
    .O(_00096_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03485_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs15_n_out[12]),
    .I2(main_prbstx_prbs15_n_out[13]),
    .O(_00095_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03486_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs15_n_out[12]),
    .I2(main_prbstx_prbs15_n_out[11]),
    .O(_00094_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03487_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs15_n_out[10]),
    .I2(main_prbstx_prbs15_n_out[11]),
    .O(_00093_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03488_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs15_n_out[9]),
    .I2(main_prbstx_prbs15_n_out[10]),
    .O(_00092_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03489_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs15_n_out[8]),
    .I2(main_prbstx_prbs15_n_out[9]),
    .O(_00091_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03490_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs15_n_out[7]),
    .I2(main_prbstx_prbs15_n_out[8]),
    .O(_00090_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03491_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs15_n_out[6]),
    .I2(main_prbstx_prbs15_n_out[7]),
    .O(_00089_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03492_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs15_n_out[2]),
    .I2(main_prbstx_prbs15_n_out[3]),
    .O(_00085_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03493_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs15_n_out[3]),
    .I2(main_prbstx_prbs15_n_out[4]),
    .O(_00086_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03494_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs15_n_out[4]),
    .I2(main_prbstx_prbs15_n_out[5]),
    .O(_00087_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03495_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs15_n_out[5]),
    .I2(main_prbstx_prbs15_n_out[6]),
    .O(_00088_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03496_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[13]),
    .I1(_01880_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00376_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03497_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [13]),
    .O(_01880_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03498_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[14]),
    .I1(_01586_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00377_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03499_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [14]),
    .O(_01586_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03500_ (
    .I0(main_chaser[4]),
    .I1(main_chaser[3]),
    .I2(sys_rst),
    .I3(_01564_[0]),
    .O(_00555_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03501_ (
    .I0(main_chaser[5]),
    .I1(main_chaser[4]),
    .I2(sys_rst),
    .I3(_01564_[0]),
    .O(_00556_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03502_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[15]),
    .I1(_01891_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00378_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03503_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [15]),
    .O(_01891_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03504_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[16]),
    .I1(_01892_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00379_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03505_ (
    .I0(_01561_[0]),
    .I1(_01350_[1]),
    .O(_00183_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _03506_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[14]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[14]),
    .O(_01561_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03507_ (
    .I0(main_chaser[6]),
    .I1(main_chaser[5]),
    .I2(sys_rst),
    .I3(_01564_[0]),
    .O(_00557_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03508_ (
    .I0(main_chaser[7]),
    .I1(main_chaser[6]),
    .I2(sys_rst),
    .I3(_01564_[0]),
    .O(_00558_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03509_ (
    .I0(_01389_[1]),
    .I1(sys_rst),
    .O(_00559_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _03510_ (
    .I0(main_re),
    .I1(main_mode),
    .I2(sys_rst),
    .O(_00560_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03511_ (
    .I0(_01565_[0]),
    .I1(_01173_[0]),
    .O(_00561_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03512_ (
    .I0(_01564_[0]),
    .I1(sys_rst),
    .O(_01565_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03513_ (
    .I0(_01565_[0]),
    .I1(_01173_[1]),
    .O(_00562_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03514_ (
    .I0(_01565_[0]),
    .I1(_01173_[2]),
    .O(_00563_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _03515_ (
    .I0(_01173_[3]),
    .I1(_01565_[0]),
    .O(_00564_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03516_ (
    .I0(_01565_[0]),
    .I1(_01173_[4]),
    .O(_00565_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03517_ (
    .I0(_01565_[0]),
    .I1(_01173_[5]),
    .O(_00566_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03518_ (
    .I0(_01565_[0]),
    .I1(_01173_[6]),
    .O(_00567_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03519_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs15_n_out[2]),
    .I2(main_prbstx_prbs15_n_out[1]),
    .O(_00084_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03520_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[17]),
    .I1(_01898_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00380_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03521_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[18]),
    .I1(_02263_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00381_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03522_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[19]),
    .I1(_02262_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00382_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03523_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [19]),
    .O(_02262_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03524_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[26]),
    .I1(_02254_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00355_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _03525_ (
    .I0(_01334_[2]),
    .I1(_01349_[0]),
    .I2(_01388_[2]),
    .O(_01424_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03526_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [26]),
    .O(_02254_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _03527_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[28]),
    .I1(_01571_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00357_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03528_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [28]),
    .O(_01571_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03529_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[29]),
    .I1(_01566_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00358_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03530_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [29]),
    .O(_01566_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03531_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[30]),
    .I1(_02121_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00359_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03532_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [30]),
    .O(_02121_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03533_ (
    .I0(builder_csr_bankarray_csrbank3_en0_w),
    .I1(builder_csr_bankarray_csrbank2_rx_enable0_r),
    .I2(sys_rst),
    .I3(_02260_[3]),
    .O(_00361_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03534_ (
    .I0(_01544_[1]),
    .I1(_01343_[0]),
    .O(_02260_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03535_ (
    .I0(builder_csr_bankarray_csrbank3_ev_enable0_w),
    .I1(builder_csr_bankarray_csrbank2_rx_enable0_r),
    .I2(sys_rst),
    .I3(_01569_[3]),
    .O(_00362_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03536_ (
    .I0(_01544_[1]),
    .I1(_01568_[1]),
    .O(_01569_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03537_ (
    .I0(builder_interface0_adr[3]),
    .I1(_01567_[1]),
    .I2(_01332_[0]),
    .O(_01568_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _03538_ (
    .I0(_01331_[0]),
    .I1(_01331_[1]),
    .I2(_01331_[2]),
    .O(_01332_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _03539_ (
    .I0(_01318_[0]),
    .I1(builder_interface0_adr[0]),
    .I2(builder_interface0_adr[1]),
    .I3(builder_interface0_adr[2]),
    .O(_01567_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03540_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[20]),
    .I1(_01601_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00383_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03541_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [20]),
    .O(_01601_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03542_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[0]),
    .I1(builder_csr_bankarray_csrbank2_rx_enable0_r),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00363_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03543_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[21]),
    .I1(_02261_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00384_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03544_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [21]),
    .O(_02261_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03545_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[22]),
    .I1(_02253_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00385_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03546_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [22]),
    .O(_02253_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03547_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[2]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[2]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00365_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03548_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[23]),
    .I1(_02259_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00386_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03549_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [23]),
    .O(_02259_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03550_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[24]),
    .I1(_02252_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00387_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03551_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [24]),
    .O(_02252_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03552_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[3]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[3]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00366_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03553_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[25]),
    .I1(_01570_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00388_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03554_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [25]),
    .O(_01570_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03555_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[26]),
    .I1(_02254_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00389_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03556_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[4]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[4]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00367_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03557_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[27]),
    .I1(_02251_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00390_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03558_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [27]),
    .O(_02251_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03559_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[28]),
    .I1(_01571_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00391_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03560_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[29]),
    .I1(_01566_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00392_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03561_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[30]),
    .I1(_02121_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00393_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03562_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[31]),
    .I1(_02250_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00394_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03563_ (
    .I0(main_basesoc_timer_pending_r),
    .I1(builder_csr_bankarray_csrbank2_rx_enable0_r),
    .I2(sys_rst),
    .I3(_02249_[3]),
    .O(_00395_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03564_ (
    .I0(_01544_[1]),
    .I1(_01590_[0]),
    .O(_02249_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03565_ (
    .I0(builder_interface0_adr[3]),
    .I1(_01400_[2]),
    .I2(_01332_[0]),
    .O(_01590_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _03566_ (
    .I0(builder_interface0_adr[0]),
    .I1(_01318_[0]),
    .I2(builder_interface0_adr[1]),
    .I3(builder_interface0_adr[2]),
    .O(_01400_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03567_ (
    .I0(sys_rst),
    .I1(builder_rs232phyrx_state),
    .I2(_01137_[30]),
    .O(_00396_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hbe)
  ) _03568_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs15_n_out[8]),
    .I2(main_prbstx_prbs15_n_out[10]),
    .O(_00077_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03569_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs15_n_out[12]),
    .I2(main_prbstx_prbs15_n_out[10]),
    .O(_00079_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4114)
  ) _03570_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs15_n_out[13]),
    .I2(main_prbstx_prbs15_n_out[14]),
    .I3(main_prbstx_prbs15_n_out[0]),
    .O(_00082_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03571_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs15_n_out[12]),
    .I2(main_prbstx_prbs15_n_out[14]),
    .O(_00081_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03572_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[6]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[6]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00369_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03573_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs15_n_out[9]),
    .I2(main_prbstx_prbs15_n_out[11]),
    .O(_00078_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _03574_ (
    .I0(_01137_[29]),
    .I1(builder_rs232phyrx_state),
    .O(_00076_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03575_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[5]),
    .O(_00104_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03576_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[7]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[7]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00370_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03577_ (
    .I0(sys_rst),
    .I1(_01558_[2]),
    .O(_00501_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03578_ (
    .I0(main_basesoc_uart_tx2),
    .I1(builder_csr_bankarray_csrbank2_rx_enable0_r),
    .I2(sys_rst),
    .I3(_02219_[3]),
    .O(_00502_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03579_ (
    .I0(_01405_[0]),
    .I1(_01389_[3]),
    .O(_02219_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _03580_ (
    .I0(_01333_[0]),
    .I1(_01333_[1]),
    .I2(_01403_[2]),
    .O(_01405_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03581_ (
    .I0(builder_interface0_adr[3]),
    .I1(builder_csr_bankarray_adr[2]),
    .O(_01403_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03582_ (
    .I0(main_basesoc_uart_rx2),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[1]),
    .I2(sys_rst),
    .I3(_02219_[3]),
    .O(_00503_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03583_ (
    .I0(main_basesoc_uart_pending_r[0]),
    .I1(builder_csr_bankarray_csrbank2_rx_enable0_r),
    .I2(sys_rst),
    .I3(_01572_[3]),
    .O(_00504_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03584_ (
    .I0(_01334_[0]),
    .I1(_01389_[3]),
    .O(_01572_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03585_ (
    .I0(_01332_[0]),
    .I1(_01332_[1]),
    .O(_01334_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _03586_ (
    .I0(_01330_[0]),
    .I1(builder_interface0_adr[3]),
    .I2(builder_csr_bankarray_adr[2]),
    .O(_01332_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03587_ (
    .I0(main_basesoc_uart_pending_r[1]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[1]),
    .I2(sys_rst),
    .I3(_01572_[3]),
    .O(_00505_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03588_ (
    .I0(sys_rst),
    .I1(builder_rs232phytx_state),
    .I2(_01134_[30]),
    .O(_00506_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _03589_ (
    .I0(main_basesoc_uart_rx_fifo_level0[4]),
    .I1(_01573_[1]),
    .I2(_01573_[2]),
    .O(main_basesoc_uart_rx_fifo_do_read)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _03590_ (
    .I0(main_basesoc_uart_rx_fifo_level0[0]),
    .I1(main_basesoc_uart_rx_fifo_level0[2]),
    .I2(main_basesoc_uart_rx_fifo_level0[3]),
    .I3(main_basesoc_uart_rx_fifo_level0[1]),
    .O(_01573_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _03591_ (
    .I0(main_basesoc_uart_pending_re),
    .I1(main_basesoc_uart_pending_r[1]),
    .I2(main_basesoc_uart_rx0),
    .O(_01573_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03592_ (
    .I0(main_basesoc_uart_rx_fifo_consume[0]),
    .I1(_01152_[0]),
    .I2(sys_rst),
    .I3(main_basesoc_uart_rx_fifo_do_read),
    .O(_00507_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03593_ (
    .I0(main_basesoc_uart_rx_fifo_consume[2]),
    .I1(_01152_[2]),
    .I2(sys_rst),
    .I3(main_basesoc_uart_rx_fifo_do_read),
    .O(_00509_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03594_ (
    .I0(main_basesoc_uart_rx_fifo_consume[3]),
    .I1(_01152_[3]),
    .I2(sys_rst),
    .I3(main_basesoc_uart_rx_fifo_do_read),
    .O(_00510_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03595_ (
    .I0(_01574_[0]),
    .I1(_01574_[1]),
    .I2(_01574_[2]),
    .O(main_basesoc_uart_rx_fifo_wrport_we)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03596_ (
    .I0(_01573_[1]),
    .I1(main_basesoc_uart_rx_fifo_level0[4]),
    .O(_01574_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03597_ (
    .I0(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .I1(builder_multiregimpl0_regs1),
    .O(_01574_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03598_ (
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .O(main_basesoc_rx_data_rs232phyrx_next_value_ce1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _03599_ (
    .I0(main_basesoc_rx_count[1]),
    .I1(main_basesoc_rx_count[2]),
    .I2(main_basesoc_rx_count[3]),
    .I3(main_basesoc_rx_count[0]),
    .O(_01574_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _03600_ (
    .I0(_01575_[0]),
    .I1(main_basesoc_uart_rx_fifo_level0[0]),
    .I2(_02214_[2]),
    .I3(sys_rst),
    .O(_00511_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _03601_ (
    .I0(main_basesoc_uart_rx_fifo_wrport_we),
    .I1(main_basesoc_uart_rx_fifo_do_read),
    .O(_01575_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03602_ (
    .I0(_01241_[0]),
    .I1(_01155_[0]),
    .I2(main_basesoc_uart_rx_fifo_wrport_we),
    .I3(main_basesoc_uart_rx_fifo_do_read),
    .O(_02214_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _03603_ (
    .I0(_01575_[0]),
    .I1(main_basesoc_uart_rx_fifo_level0[2]),
    .I2(_02218_[2]),
    .I3(sys_rst),
    .O(_00513_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03604_ (
    .I0(_01241_[2]),
    .I1(_01155_[2]),
    .I2(main_basesoc_uart_rx_fifo_wrport_we),
    .I3(main_basesoc_uart_rx_fifo_do_read),
    .O(_02218_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _03605_ (
    .I0(_01575_[0]),
    .I1(main_basesoc_uart_rx_fifo_level0[3]),
    .I2(_02207_[2]),
    .I3(sys_rst),
    .O(_00514_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03606_ (
    .I0(_01241_[3]),
    .I1(_01155_[3]),
    .I2(main_basesoc_uart_rx_fifo_wrport_we),
    .I3(main_basesoc_uart_rx_fifo_do_read),
    .O(_02207_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _03607_ (
    .I0(_01575_[0]),
    .I1(main_basesoc_uart_rx_fifo_level0[1]),
    .I2(_01575_[2]),
    .I3(sys_rst),
    .O(_00512_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03608_ (
    .I0(_01241_[1]),
    .I1(_01155_[1]),
    .I2(main_basesoc_uart_rx_fifo_wrport_we),
    .I3(main_basesoc_uart_rx_fifo_do_read),
    .O(_01575_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03609_ (
    .I0(_01584_[0]),
    .I1(\VexRiscv.decode_to_execute_IS_RS1_SIGNED ),
    .O(\VexRiscv._zz_memory_DivPlugin_rs1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03610_ (
    .I0(\VexRiscv.execute_RS1 [31]),
    .I1(\VexRiscv.decode_to_execute_IS_DIV ),
    .O(_01584_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03611_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [0]),
    .O(_01196_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03612_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [1]),
    .O(_01196_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03613_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [2]),
    .O(_01196_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03614_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [3]),
    .O(_01196_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03615_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [4]),
    .O(_01196_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03616_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [5]),
    .O(_01196_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03617_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [6]),
    .O(_01196_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03618_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [7]),
    .O(_01196_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03619_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [8]),
    .O(_01196_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03620_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [9]),
    .O(_01196_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03621_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [10]),
    .O(_01196_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03622_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [11]),
    .O(_01196_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03623_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [12]),
    .O(_01196_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03624_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [13]),
    .O(_01196_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03625_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [14]),
    .O(_01196_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03626_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [15]),
    .O(_01196_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03627_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [16]),
    .O(_01196_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03628_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [17]),
    .O(_01196_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03629_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [18]),
    .O(_01196_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03630_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [19]),
    .O(_01196_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03631_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [20]),
    .O(_01196_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03632_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [21]),
    .O(_01196_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03633_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [22]),
    .O(_01196_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03634_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [23]),
    .O(_01196_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03635_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [24]),
    .O(_01196_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03636_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [25]),
    .O(_01196_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03637_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [26]),
    .O(_01196_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03638_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [27]),
    .O(_01196_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03639_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [28]),
    .O(_01196_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03640_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [29]),
    .O(_01196_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03641_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [30]),
    .O(_01196_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03642_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .I1(\VexRiscv.execute_RS1 [31]),
    .O(_01196_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _03643_ (
    .I0(_01575_[0]),
    .I1(main_basesoc_uart_rx_fifo_level0[4]),
    .I2(_01585_[2]),
    .I3(sys_rst),
    .O(_00515_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03644_ (
    .I0(_01241_[4]),
    .I1(_01155_[4]),
    .I2(main_basesoc_uart_rx_fifo_wrport_we),
    .I3(main_basesoc_uart_rx_fifo_do_read),
    .O(_01585_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03645_ (
    .I0(main_basesoc_uart_rx_fifo_produce[0]),
    .I1(_01149_[0]),
    .I2(sys_rst),
    .I3(main_basesoc_uart_rx_fifo_wrport_we),
    .O(_00516_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03646_ (
    .I0(main_basesoc_uart_rx_fifo_produce[1]),
    .I1(_01149_[1]),
    .I2(sys_rst),
    .I3(main_basesoc_uart_rx_fifo_wrport_we),
    .O(_00517_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03647_ (
    .I0(\VexRiscv.execute_RS2 [31]),
    .I1(\VexRiscv.decode_to_execute_IS_RS1_SIGNED ),
    .O(\VexRiscv._zz_memory_DivPlugin_rs2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03648_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [0]),
    .O(_01200_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03649_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [1]),
    .O(_01200_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03650_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [2]),
    .O(_01200_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03651_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [3]),
    .O(_01200_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03652_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [4]),
    .O(_01200_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03653_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [5]),
    .O(_01200_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03654_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [6]),
    .O(_01200_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03655_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [7]),
    .O(_01200_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03656_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [8]),
    .O(_01200_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03657_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [9]),
    .O(_01200_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03658_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [10]),
    .O(_01200_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03659_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [11]),
    .O(_01200_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03660_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [12]),
    .O(_01200_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03661_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [13]),
    .O(_01200_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03662_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [14]),
    .O(_01200_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03663_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [15]),
    .O(_01200_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03664_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [16]),
    .O(_01200_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03665_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [17]),
    .O(_01200_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03666_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [18]),
    .O(_01200_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03667_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [19]),
    .O(_01200_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03668_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [20]),
    .O(_01200_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03669_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [21]),
    .O(_01200_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03670_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [22]),
    .O(_01200_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03671_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [23]),
    .O(_01200_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03672_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [24]),
    .O(_01200_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03673_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [25]),
    .O(_01200_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03674_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [26]),
    .O(_01200_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03675_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [27]),
    .O(_01200_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03676_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [28]),
    .O(_01200_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03677_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [29]),
    .O(_01200_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _03678_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .I1(\VexRiscv.execute_RS2 [30]),
    .O(_01200_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03679_ (
    .I0(\VexRiscv.decode_to_execute_IS_RS1_SIGNED ),
    .I1(\VexRiscv.execute_RS2 [31]),
    .O(_01200_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03680_ (
    .I0(main_basesoc_uart_rx_fifo_produce[2]),
    .I1(_01149_[2]),
    .I2(sys_rst),
    .I3(main_basesoc_uart_rx_fifo_wrport_we),
    .O(_00518_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03681_ (
    .I0(main_basesoc_uart_rx_fifo_produce[3]),
    .I1(_01149_[3]),
    .I2(sys_rst),
    .I3(main_basesoc_uart_rx_fifo_wrport_we),
    .O(_00519_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03682_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[27]),
    .O(_00074_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _03683_ (
    .I0(_01573_[2]),
    .I1(main_basesoc_uart_rx_fifo_level0[4]),
    .I2(_01573_[1]),
    .I3(sys_rst),
    .O(_00520_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03684_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[26]),
    .O(_00073_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _03685_ (
    .I0(main_basesoc_uart_rx_trigger_d),
    .I1(main_basesoc_uart_rx0),
    .I2(_01597_[2]),
    .I3(sys_rst),
    .O(_00521_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _03686_ (
    .I0(main_basesoc_uart_pending_re),
    .I1(main_basesoc_uart_pending_r[1]),
    .I2(main_basesoc_uart_rx1),
    .O(_01597_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03687_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[25]),
    .O(_00072_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03688_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[24]),
    .O(_00071_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03689_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[23]),
    .O(_00070_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _03690_ (
    .I0(main_basesoc_uart_tx_fifo_level0[4]),
    .I1(_01386_[1]),
    .I2(_01386_[2]),
    .I3(main_basesoc_tx_sink_valid),
    .O(main_basesoc_uart_tx_fifo_do_read)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03691_ (
    .I0(_01385_[0]),
    .I1(_01385_[1]),
    .O(_01386_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _03692_ (
    .I0(main_basesoc_tx_count[1]),
    .I1(main_basesoc_tx_count[2]),
    .I2(main_basesoc_tx_count[0]),
    .I3(main_basesoc_tx_count[3]),
    .O(_01385_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03693_ (
    .I0(main_basesoc_uart_tx_fifo_consume[0]),
    .I1(_01143_[0]),
    .I2(sys_rst),
    .I3(main_basesoc_uart_tx_fifo_do_read),
    .O(_00523_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03694_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[22]),
    .O(_00069_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03695_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[21]),
    .O(_00068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03696_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[20]),
    .O(_00067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03697_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[19]),
    .O(_00066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03698_ (
    .I0(main_basesoc_uart_tx_fifo_consume[1]),
    .I1(_01143_[1]),
    .I2(sys_rst),
    .I3(main_basesoc_uart_tx_fifo_do_read),
    .O(_00524_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03699_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[18]),
    .O(_00065_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03700_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[17]),
    .O(_00064_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03701_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[15]),
    .O(_00062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03702_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[14]),
    .O(_00061_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03703_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[16]),
    .O(_00063_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03704_ (
    .I0(main_basesoc_uart_tx_fifo_consume[2]),
    .I1(_01143_[2]),
    .I2(sys_rst),
    .I3(main_basesoc_uart_tx_fifo_do_read),
    .O(_00525_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03705_ (
    .I0(_02074_[0]),
    .I1(_01350_[1]),
    .O(_00182_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _03706_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[13]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[13]),
    .O(_02074_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03707_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[11]),
    .O(_00058_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03708_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[12]),
    .O(_00059_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03709_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[13]),
    .O(_00060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03710_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[12]),
    .I1(_02068_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00409_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03711_ (
    .I0(builder_interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [12]),
    .O(_02068_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03712_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[9]),
    .O(_00056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03713_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[10]),
    .O(_00057_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03714_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[13]),
    .I1(_01880_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00410_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03715_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[14]),
    .I1(_01586_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00411_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03716_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[15]),
    .I1(_01891_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00412_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _03717_ (
    .I0(_01896_[0]),
    .I1(_01896_[1]),
    .I2(sys_rst),
    .O(_00527_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h90)
  ) _03718_ (
    .I0(main_basesoc_uart_tx_fifo_wrport_we),
    .I1(main_basesoc_uart_tx_fifo_do_read),
    .I2(main_basesoc_uart_tx_fifo_level0[0]),
    .O(_01896_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03719_ (
    .I0(_01238_[0]),
    .I1(_01146_[0]),
    .I2(main_basesoc_uart_tx_fifo_wrport_we),
    .I3(main_basesoc_uart_tx_fifo_do_read),
    .O(_01896_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03720_ (
    .I0(rx_rst),
    .I1(main_prbsrx_i[10]),
    .O(_00725_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03721_ (
    .I0(rx_rst),
    .I1(main_prbsrx_i[9]),
    .O(_00726_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03722_ (
    .I0(rx_rst),
    .I1(main_prbsrx_i[8]),
    .O(_00727_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03723_ (
    .I0(rx_rst),
    .I1(main_prbsrx_i[7]),
    .O(_00728_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03724_ (
    .I0(rx_rst),
    .I1(main_prbsrx_i[6]),
    .O(_00729_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03725_ (
    .I0(rx_rst),
    .I1(main_prbsrx_i[5]),
    .O(_00730_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03726_ (
    .I0(rx_rst),
    .I1(main_prbsrx_i[4]),
    .O(_00731_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03727_ (
    .I0(rx_rst),
    .I1(main_prbsrx_i[3]),
    .O(_00732_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03728_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[7]),
    .O(_00054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03729_ (
    .I0(rx_rst),
    .I1(main_prbsrx_i[2]),
    .O(_00733_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03730_ (
    .I0(rx_rst),
    .I1(main_prbsrx_i[1]),
    .O(_00734_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03731_ (
    .I0(rx_rst),
    .I1(main_prbsrx_i[0]),
    .O(_00735_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03732_ (
    .I0(rx_rst),
    .I1(main_prbsrx_prbs15_n_in[0]),
    .O(_00736_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03733_ (
    .I0(rx_rst),
    .I1(main_prbsrx_prbs15_i_last[1]),
    .O(_00737_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03734_ (
    .I0(rx_rst),
    .I1(main_prbsrx_prbs15_i_last[2]),
    .O(_00738_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03735_ (
    .I0(main_basesoc_uart_tx_fifo_produce[1]),
    .I1(_01140_[1]),
    .I2(sys_rst),
    .I3(main_basesoc_uart_tx_fifo_wrport_we),
    .O(_00533_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03736_ (
    .I0(_01409_[0]),
    .I1(_01414_[1]),
    .I2(main_prbsrx_i[11]),
    .I3(rx_rst),
    .O(_00661_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _03737_ (
    .I0(main_prbsrx_prbs15_i_last[2]),
    .I1(main_prbsrx_prbs15_i_last[3]),
    .O(_01414_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03738_ (
    .I0(_01409_[0]),
    .I1(_01411_[1]),
    .I2(main_prbsrx_i[10]),
    .I3(rx_rst),
    .O(_00662_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _03739_ (
    .I0(main_prbsrx_prbs15_i_last[4]),
    .I1(main_prbsrx_prbs15_i_last[3]),
    .O(_01411_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03740_ (
    .I0(rx_rst),
    .I1(main_prbsrx_prbs15_i_last[4]),
    .O(_00740_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03741_ (
    .I0(_01409_[0]),
    .I1(_01415_[1]),
    .I2(main_prbsrx_i[9]),
    .I3(rx_rst),
    .O(_00663_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _03742_ (
    .I0(main_prbsrx_prbs15_i_last[4]),
    .I1(main_prbsrx_prbs15_i_last[5]),
    .O(_01415_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03743_ (
    .I0(_01409_[0]),
    .I1(_01409_[1]),
    .I2(main_prbsrx_i[8]),
    .I3(rx_rst),
    .O(_00664_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _03744_ (
    .I0(main_prbsrx_prbs15_i_last[6]),
    .I1(main_prbsrx_prbs15_i_last[5]),
    .O(_01409_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03745_ (
    .I0(_01598_[0]),
    .I1(rx_rst),
    .O(_00665_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _03746_ (
    .I0(_01409_[0]),
    .I1(main_prbsrx_i[7]),
    .I2(main_prbsrx_prbs15_i_last[6]),
    .I3(main_prbsrx_prbs15_i_last[7]),
    .O(_01598_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _03747_ (
    .I0(_01413_[0]),
    .I1(_01192_[1]),
    .I2(_01413_[2]),
    .O(_00966_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03748_ (
    .I0(_01374_[1]),
    .I1(_01375_[3]),
    .I2(\VexRiscv._zz_iBusWishbone_ADR [1]),
    .O(_01413_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _03749_ (
    .I0(_01192_[2]),
    .I1(\VexRiscv._zz_iBusWishbone_ADR [2]),
    .I2(_01375_[2]),
    .I3(_01375_[3]),
    .O(_00967_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _03750_ (
    .I0(\VexRiscv._zz_iBusWishbone_ADR [0]),
    .I1(_01192_[0]),
    .I2(_01375_[2]),
    .I3(_01375_[3]),
    .O(_00965_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03751_ (
    .I0(_01587_[0]),
    .I1(_01375_[3]),
    .O(_00968_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h770f)
  ) _03752_ (
    .I0(_01412_[0]),
    .I1(_01195_[0]),
    .I2(\VexRiscv._zz_dBusWishbone_ADR [0]),
    .I3(_01412_[3]),
    .O(_01587_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03753_ (
    .I0(_01410_[0]),
    .I1(_01350_[1]),
    .O(_00175_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _03754_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[6]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[6]),
    .O(_01410_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03755_ (
    .I0(_01350_[0]),
    .I1(_01350_[1]),
    .O(_00176_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _03756_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[7]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[7]),
    .O(_01350_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _03757_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[0]),
    .I2(_01599_[2]),
    .I3(_01350_[1]),
    .O(_00169_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _03758_ (
    .I0(builder_csr_bankarray_csrbank0_reset0_w[0]),
    .I1(_01338_[0]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[0]),
    .O(_01599_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03759_ (
    .I0(_01399_[0]),
    .I1(_01350_[1]),
    .O(_00177_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _03760_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[8]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[8]),
    .O(_01399_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03761_ (
    .I0(rx_rst),
    .I1(main_prbsrx_prbs15_i_last[6]),
    .O(_00742_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03762_ (
    .I0(rx_rst),
    .I1(main_prbsrx_prbs15_i_last[7]),
    .O(_00743_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03763_ (
    .I0(rx_rst),
    .I1(main_prbsrx_prbs15_i_last[8]),
    .O(_00744_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03764_ (
    .I0(rx_rst),
    .I1(main_prbsrx_prbs15_i_last[9]),
    .O(_00745_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _03765_ (
    .I0(rx_rst),
    .I1(main_prbsrx_prbs15_i_last[10]),
    .O(_00746_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03766_ (
    .I0(_01452_[0]),
    .I1(rx_rst),
    .O(_00747_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _03767_ (
    .I0(_01320_[0]),
    .I1(main_prbsrx_i[19]),
    .I2(main_prbsrx_i[13]),
    .I3(main_prbsrx_i[12]),
    .O(_01452_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _03768_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [5]),
    .I1(_01218_[5]),
    .I2(_01627_[2]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ),
    .O(_00821_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _03769_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_valid ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_isValid ),
    .I2(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending ),
    .O(_01627_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03770_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[6]),
    .O(_00053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03771_ (
    .I0(_01321_[0]),
    .I1(rx_rst),
    .O(_00752_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _03772_ (
    .I0(_01320_[0]),
    .I1(main_prbsrx_i[14]),
    .I2(main_prbsrx_i[8]),
    .I3(main_prbsrx_i[7]),
    .O(_01321_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03773_ (
    .I0(_02359_[0]),
    .I1(rx_rst),
    .O(_00753_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _03774_ (
    .I0(_01320_[0]),
    .I1(main_prbsrx_i[13]),
    .I2(main_prbsrx_i[7]),
    .I3(main_prbsrx_i[6]),
    .O(_02359_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03775_ (
    .I0(_01588_[0]),
    .I1(rx_rst),
    .O(_00754_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _03776_ (
    .I0(_01320_[0]),
    .I1(main_prbsrx_i[12]),
    .I2(main_prbsrx_i[6]),
    .I3(main_prbsrx_i[5]),
    .O(_01588_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03777_ (
    .I0(_01320_[0]),
    .I1(_01431_[1]),
    .I2(main_prbsrx_i[11]),
    .I3(rx_rst),
    .O(_00755_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03778_ (
    .I0(_01320_[0]),
    .I1(_02352_[1]),
    .I2(main_prbsrx_i[10]),
    .I3(rx_rst),
    .O(_00756_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03779_ (
    .I0(_01320_[0]),
    .I1(_02346_[1]),
    .I2(main_prbsrx_i[9]),
    .I3(rx_rst),
    .O(_00757_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03780_ (
    .I0(_01320_[0]),
    .I1(_02341_[1]),
    .I2(main_prbsrx_i[8]),
    .I3(rx_rst),
    .O(_00758_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03781_ (
    .I0(_01600_[0]),
    .I1(_01350_[1]),
    .O(_00178_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _03782_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[9]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[9]),
    .O(_01600_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03783_ (
    .I0(_01320_[0]),
    .I1(_02369_[1]),
    .I2(main_prbsrx_i[7]),
    .I3(rx_rst),
    .O(_00759_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03784_ (
    .I0(_01890_[0]),
    .I1(_01350_[1]),
    .O(_00179_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _03785_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[10]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[10]),
    .O(_01890_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03786_ (
    .I0(_01320_[0]),
    .I1(_01489_[1]),
    .I2(main_prbsrx_i[6]),
    .I3(rx_rst),
    .O(_00760_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03787_ (
    .I0(_01320_[0]),
    .I1(_01589_[1]),
    .I2(main_prbsrx_i[5]),
    .I3(rx_rst),
    .O(_00761_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03788_ (
    .I0(main_basesoc_uart_tx_fifo_produce[0]),
    .I1(_01140_[0]),
    .I2(sys_rst),
    .I3(main_basesoc_uart_tx_fifo_wrport_we),
    .O(_00532_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03789_ (
    .I0(_01320_[0]),
    .I1(_02347_[1]),
    .I2(main_prbsrx_i[4]),
    .I3(rx_rst),
    .O(_00762_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _03790_ (
    .I0(_01473_[0]),
    .I1(_01473_[1]),
    .I2(sys_rst),
    .O(_00531_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h90)
  ) _03791_ (
    .I0(main_basesoc_uart_tx_fifo_wrport_we),
    .I1(main_basesoc_uart_tx_fifo_do_read),
    .I2(main_basesoc_uart_tx_fifo_level0[4]),
    .O(_01473_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03792_ (
    .I0(_01238_[4]),
    .I1(_01146_[4]),
    .I2(main_basesoc_uart_tx_fifo_wrport_we),
    .I3(main_basesoc_uart_tx_fifo_do_read),
    .O(_01473_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03793_ (
    .I0(_01320_[0]),
    .I1(_01414_[1]),
    .I2(main_prbsrx_i[3]),
    .I3(rx_rst),
    .O(_00763_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _03794_ (
    .I0(_02342_[0]),
    .I1(_02342_[1]),
    .I2(sys_rst),
    .O(_00530_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h90)
  ) _03795_ (
    .I0(main_basesoc_uart_tx_fifo_wrport_we),
    .I1(main_basesoc_uart_tx_fifo_do_read),
    .I2(main_basesoc_uart_tx_fifo_level0[3]),
    .O(_02342_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03796_ (
    .I0(_01238_[3]),
    .I1(_01146_[3]),
    .I2(main_basesoc_uart_tx_fifo_wrport_we),
    .I3(main_basesoc_uart_tx_fifo_do_read),
    .O(_02342_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _03797_ (
    .I0(_01390_[0]),
    .I1(_01390_[1]),
    .I2(sys_rst),
    .O(_00529_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h90)
  ) _03798_ (
    .I0(main_basesoc_uart_tx_fifo_wrport_we),
    .I1(main_basesoc_uart_tx_fifo_do_read),
    .I2(main_basesoc_uart_tx_fifo_level0[2]),
    .O(_01390_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03799_ (
    .I0(_01238_[2]),
    .I1(_01146_[2]),
    .I2(main_basesoc_uart_tx_fifo_wrport_we),
    .I3(main_basesoc_uart_tx_fifo_do_read),
    .O(_01390_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _03800_ (
    .I0(_01881_[0]),
    .I1(_01881_[1]),
    .I2(sys_rst),
    .O(_00528_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h90)
  ) _03801_ (
    .I0(main_basesoc_uart_tx_fifo_wrport_we),
    .I1(main_basesoc_uart_tx_fifo_do_read),
    .I2(main_basesoc_uart_tx_fifo_level0[1]),
    .O(_01881_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03802_ (
    .I0(_01238_[1]),
    .I1(_01146_[1]),
    .I2(main_basesoc_uart_tx_fifo_wrport_we),
    .I3(main_basesoc_uart_tx_fifo_do_read),
    .O(_01881_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03803_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[12]),
    .I1(_02068_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00375_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03804_ (
    .I0(_01320_[0]),
    .I1(_01411_[1]),
    .I2(main_prbsrx_i[2]),
    .I3(rx_rst),
    .O(_00764_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03805_ (
    .I0(_01320_[0]),
    .I1(_01415_[1]),
    .I2(main_prbsrx_i[1]),
    .I3(rx_rst),
    .O(_00765_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00eb)
  ) _03806_ (
    .I0(_01320_[0]),
    .I1(_01409_[1]),
    .I2(main_prbsrx_i[0]),
    .I3(rx_rst),
    .O(_00766_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _03807_ (
    .I0(_01419_[0]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [1]),
    .I2(_01419_[2]),
    .O(_00767_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _03808_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .O(_01419_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _03809_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [32]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [0]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .I3(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .O(_01419_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _03810_ (
    .I0(_01419_[0]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [2]),
    .I2(_02393_[2]),
    .O(_00768_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _03811_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [1]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [1]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .I3(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .O(_02393_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _03812_ (
    .I0(_01419_[0]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [3]),
    .I2(_02435_[2]),
    .O(_00769_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _03813_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [2]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [2]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .I3(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .O(_02435_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _03814_ (
    .I0(_01419_[0]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [18]),
    .I2(_01583_[2]),
    .O(_00784_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _03815_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [17]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [17]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .I3(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .O(_01583_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _03816_ (
    .I0(_01419_[0]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [6]),
    .I2(_02828_[2]),
    .O(_00772_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _03817_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [5]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [5]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .I3(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .O(_02828_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03818_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[8]),
    .I1(_01596_[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00371_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03819_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[5]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[5]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00368_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03820_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[27]),
    .I1(_02251_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00356_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03821_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[1]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[1]),
    .I2(sys_rst),
    .I3(_01553_[3]),
    .O(_00364_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03822_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[31]),
    .I1(_02250_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00360_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03823_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[4]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[4]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00401_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03824_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[1]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00398_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03825_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[3]),
    .O(_00050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03826_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[4]),
    .O(_00051_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03827_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[2]),
    .O(_00049_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03828_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs15_n_out[13]),
    .I2(main_prbstx_prbs15_n_out[11]),
    .O(_00080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _03829_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs15_n_out[0]),
    .I2(main_prbstx_prbs15_n_out[1]),
    .O(_00083_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03830_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[1]),
    .O(_00048_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _03831_ (
    .I0(tx_rst),
    .I1(main_tx_half_clk),
    .O(_00168_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _03832_ (
    .I0(_01173_[9]),
    .I1(_01565_[0]),
    .O(_00570_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _03833_ (
    .I0(_01173_[10]),
    .I1(_01565_[0]),
    .O(_00571_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _03834_ (
    .I0(_01173_[11]),
    .I1(_01565_[0]),
    .O(_00572_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03835_ (
    .I0(_01565_[0]),
    .I1(_01173_[12]),
    .O(_00573_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _03836_ (
    .I0(_01173_[13]),
    .I1(_01565_[0]),
    .O(_00574_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03837_ (
    .I0(_01565_[0]),
    .I1(_01173_[14]),
    .O(_00575_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _03838_ (
    .I0(_01173_[15]),
    .I1(_01565_[0]),
    .O(_00576_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _03839_ (
    .I0(_01173_[16]),
    .I1(_01565_[0]),
    .O(_00577_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _03840_ (
    .I0(_01173_[17]),
    .I1(_01565_[0]),
    .O(_00578_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _03841_ (
    .I0(_01173_[18]),
    .I1(_01565_[0]),
    .O(_00579_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _03842_ (
    .I0(_01173_[19]),
    .I1(_01565_[0]),
    .O(_00580_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03843_ (
    .I0(_01565_[0]),
    .I1(_01173_[20]),
    .O(_00581_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _03844_ (
    .I0(_01173_[21]),
    .I1(_01565_[0]),
    .O(_00582_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _03845_ (
    .I0(main_reset_counter[0]),
    .I1(_01158_[0]),
    .I2(sys_rst),
    .I3(_01119_[8]),
    .O(_00583_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03846_ (
    .I0(_01158_[1]),
    .I1(main_reset_counter[1]),
    .I2(sys_rst),
    .I3(_01119_[8]),
    .O(_00584_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03847_ (
    .I0(_01158_[2]),
    .I1(main_reset_counter[2]),
    .I2(sys_rst),
    .I3(_01119_[8]),
    .O(_00585_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03848_ (
    .I0(_01158_[3]),
    .I1(main_reset_counter[3]),
    .I2(sys_rst),
    .I3(_01119_[8]),
    .O(_00586_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03849_ (
    .I0(_01158_[4]),
    .I1(main_reset_counter[4]),
    .I2(sys_rst),
    .I3(_01119_[8]),
    .O(_00587_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03850_ (
    .I0(_01158_[5]),
    .I1(main_reset_counter[5]),
    .I2(sys_rst),
    .I3(_01119_[8]),
    .O(_00588_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03851_ (
    .I0(_01158_[6]),
    .I1(main_reset_counter[6]),
    .I2(sys_rst),
    .I3(_01119_[8]),
    .O(_00589_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03852_ (
    .I0(_01158_[7]),
    .I1(main_reset_counter[7]),
    .I2(sys_rst),
    .I3(_01119_[8]),
    .O(_00590_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03853_ (
    .I0(_01158_[8]),
    .I1(main_reset_counter[8]),
    .I2(sys_rst),
    .I3(_01119_[8]),
    .O(_00591_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03854_ (
    .I0(_01158_[9]),
    .I1(main_reset_counter[9]),
    .I2(sys_rst),
    .I3(_01119_[8]),
    .O(_00592_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03855_ (
    .I0(_01158_[10]),
    .I1(main_reset_counter[10]),
    .I2(sys_rst),
    .I3(_01119_[8]),
    .O(_00593_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _03856_ (
    .I0(builder_csr_bankarray_csrbank2_rx_enable0_w),
    .I1(builder_csr_bankarray_csrbank2_rx_enable0_r),
    .I2(sys_rst),
    .I3(_02264_[3]),
    .O(_00594_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03857_ (
    .I0(_01334_[2]),
    .I1(_01405_[1]),
    .O(_02264_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03858_ (
    .I0(_01404_[0]),
    .I1(_01388_[2]),
    .O(_01405_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _03859_ (
    .I0(_01318_[0]),
    .I1(_01347_[1]),
    .I2(builder_interface0_adr[9]),
    .I3(builder_interface0_adr[10]),
    .O(_01404_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _03860_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[25]),
    .I1(_01570_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00354_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03861_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[24]),
    .I1(_02252_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00353_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03862_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[23]),
    .I1(_02259_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00352_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03863_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[22]),
    .I1(_02253_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00351_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _03864_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[21]),
    .I1(_02261_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00350_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _03865_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[20]),
    .I1(_01601_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00349_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03866_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[19]),
    .I1(_02262_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00348_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _03867_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[18]),
    .I1(_02263_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00347_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03868_ (
    .I0(builder_csr_bankarray_csrbank2_rx_prbs_config0_w[0]),
    .I1(builder_csr_bankarray_csrbank2_rx_enable0_r),
    .I2(sys_rst),
    .I3(_01406_[3]),
    .O(_00595_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03869_ (
    .I0(_01405_[0]),
    .I1(_01405_[1]),
    .O(_01406_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03870_ (
    .I0(builder_csr_bankarray_csrbank2_rx_prbs_config0_w[1]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[1]),
    .I2(sys_rst),
    .I3(_01406_[3]),
    .O(_00596_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03871_ (
    .I0(builder_csr_bankarray_csrbank2_rx_prbs_pause0_w),
    .I1(builder_csr_bankarray_csrbank2_rx_enable0_r),
    .I2(sys_rst),
    .I3(_01591_[3]),
    .O(_00597_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03872_ (
    .I0(_01590_[0]),
    .I1(_01405_[1]),
    .O(_01591_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03873_ (
    .I0(builder_csr_bankarray_csrbank1_out0_w[0]),
    .I1(builder_csr_bankarray_csrbank2_rx_enable0_r),
    .I2(sys_rst),
    .I3(_01402_[3]),
    .O(_00598_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03874_ (
    .I0(builder_csr_bankarray_csrbank1_out0_w[1]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[1]),
    .I2(sys_rst),
    .I3(_01402_[3]),
    .O(_00599_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03875_ (
    .I0(builder_csr_bankarray_csrbank1_out0_w[2]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[2]),
    .I2(sys_rst),
    .I3(_01402_[3]),
    .O(_00600_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03876_ (
    .I0(builder_csr_bankarray_csrbank1_out0_w[3]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[3]),
    .I2(sys_rst),
    .I3(_01402_[3]),
    .O(_00601_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03877_ (
    .I0(builder_csr_bankarray_csrbank1_out0_w[4]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[4]),
    .I2(sys_rst),
    .I3(_01402_[3]),
    .O(_00602_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03878_ (
    .I0(builder_csr_bankarray_csrbank1_out0_w[5]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[5]),
    .I2(sys_rst),
    .I3(_01402_[3]),
    .O(_00603_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03879_ (
    .I0(builder_csr_bankarray_csrbank1_out0_w[6]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[6]),
    .I2(sys_rst),
    .I3(_01402_[3]),
    .O(_00604_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03880_ (
    .I0(builder_csr_bankarray_csrbank1_out0_w[7]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[7]),
    .I2(sys_rst),
    .I3(_01402_[3]),
    .O(_00605_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _03881_ (
    .I0(builder_csr_bankarray_csrbank2_tx_enable0_w),
    .I1(builder_csr_bankarray_csrbank2_rx_enable0_r),
    .I2(sys_rst),
    .I3(_02362_[3]),
    .O(_00606_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03882_ (
    .I0(_01338_[0]),
    .I1(_01405_[1]),
    .O(_02362_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03883_ (
    .I0(builder_csr_bankarray_csrbank2_tx_prbs_config0_w[0]),
    .I1(builder_csr_bankarray_csrbank2_rx_enable0_r),
    .I2(sys_rst),
    .I3(_01592_[3]),
    .O(_00607_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _03884_ (
    .I0(_01334_[0]),
    .I1(_01405_[1]),
    .O(_01592_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03885_ (
    .I0(builder_csr_bankarray_csrbank2_tx_prbs_config0_w[1]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[1]),
    .I2(sys_rst),
    .I3(_01592_[3]),
    .O(_00608_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03886_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[0]),
    .I2(_02353_[2]),
    .I3(_01353_[3]),
    .O(_00609_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03887_ (
    .I0(_01128_[0]),
    .I1(_01305_[1]),
    .I2(_02349_[2]),
    .I3(_01305_[3]),
    .O(_02353_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _03888_ (
    .I0(builder_multiregimpl2_regs1[1]),
    .I1(builder_multiregimpl2_regs1[0]),
    .O(_01305_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _03889_ (
    .I0(builder_multiregimpl2_regs1[0]),
    .I1(builder_multiregimpl2_regs1[1]),
    .I2(builder_multiregimpl5_regs1),
    .O(_01305_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03890_ (
    .I0(_01207_[0]),
    .I1(_01124_[0]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_02349_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _03891_ (
    .I0(builder_multiregimpl2_regs1[0]),
    .I1(builder_multiregimpl2_regs1[1]),
    .I2(rx_rst),
    .O(_01353_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03892_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[1]),
    .I2(_02343_[2]),
    .I3(_01353_[3]),
    .O(_00610_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03893_ (
    .I0(_01128_[1]),
    .I1(_01305_[1]),
    .I2(_02338_[2]),
    .I3(_01305_[3]),
    .O(_02343_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03894_ (
    .I0(_01207_[1]),
    .I1(_01124_[1]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_02338_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03895_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[2]),
    .I2(_01594_[2]),
    .I3(_01353_[3]),
    .O(_00611_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03896_ (
    .I0(_01128_[2]),
    .I1(_01305_[1]),
    .I2(_01593_[2]),
    .I3(_01305_[3]),
    .O(_01594_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03897_ (
    .I0(_01207_[2]),
    .I1(_01124_[2]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01593_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03898_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[3]),
    .I2(_02331_[2]),
    .I3(_01353_[3]),
    .O(_00612_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03899_ (
    .I0(_01128_[3]),
    .I1(_01305_[1]),
    .I2(_02330_[2]),
    .I3(_01305_[3]),
    .O(_02331_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03900_ (
    .I0(_01207_[3]),
    .I1(_01124_[3]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_02330_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03901_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[4]),
    .I2(_01603_[2]),
    .I3(_01353_[3]),
    .O(_00613_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03902_ (
    .I0(_01128_[4]),
    .I1(_01305_[1]),
    .I2(_01602_[2]),
    .I3(_01305_[3]),
    .O(_01603_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03903_ (
    .I0(_01207_[4]),
    .I1(_01124_[4]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01602_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03904_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[17]),
    .I1(_01898_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00346_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03905_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[16]),
    .I1(_01892_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00345_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03906_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[15]),
    .I1(_01891_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00344_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _03907_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[14]),
    .I1(_01586_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00343_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03908_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[13]),
    .I1(_01880_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00342_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _03909_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[12]),
    .I1(_02068_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00341_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03910_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[11]),
    .I1(_01886_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00340_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _03911_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[10]),
    .I1(_01553_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00339_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03912_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[5]),
    .I2(_01882_[2]),
    .I3(_01353_[3]),
    .O(_00614_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03913_ (
    .I0(_01128_[5]),
    .I1(_01305_[1]),
    .I2(_01604_[2]),
    .I3(_01305_[3]),
    .O(_01882_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03914_ (
    .I0(_01207_[5]),
    .I1(_01124_[5]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01604_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03915_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[6]),
    .I2(_01897_[2]),
    .I3(_01353_[3]),
    .O(_00615_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03916_ (
    .I0(_01128_[6]),
    .I1(_01305_[1]),
    .I2(_01875_[2]),
    .I3(_01305_[3]),
    .O(_01897_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03917_ (
    .I0(_01207_[6]),
    .I1(_01124_[6]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01875_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03918_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[7]),
    .I2(_01863_[2]),
    .I3(_01353_[3]),
    .O(_00616_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03919_ (
    .I0(_01128_[7]),
    .I1(_01305_[1]),
    .I2(_01595_[2]),
    .I3(_01305_[3]),
    .O(_01863_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03920_ (
    .I0(_01207_[7]),
    .I1(_01124_[7]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01595_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03921_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[8]),
    .I2(_01883_[2]),
    .I3(_01353_[3]),
    .O(_00617_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03922_ (
    .I0(_01128_[8]),
    .I1(_01305_[1]),
    .I2(_01790_[2]),
    .I3(_01305_[3]),
    .O(_01883_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03923_ (
    .I0(_01207_[8]),
    .I1(_01124_[8]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01790_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03924_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[9]),
    .I2(_01634_[2]),
    .I3(_01353_[3]),
    .O(_00618_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03925_ (
    .I0(_01128_[9]),
    .I1(_01305_[1]),
    .I2(_01605_[2]),
    .I3(_01305_[3]),
    .O(_01634_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03926_ (
    .I0(_01207_[9]),
    .I1(_01124_[9]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01605_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03927_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[10]),
    .I2(_01874_[2]),
    .I3(_01353_[3]),
    .O(_00619_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03928_ (
    .I0(_01128_[10]),
    .I1(_01305_[1]),
    .I2(_01578_[2]),
    .I3(_01305_[3]),
    .O(_01874_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03929_ (
    .I0(_01207_[10]),
    .I1(_01124_[10]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01578_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03930_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[11]),
    .I2(_01488_[2]),
    .I3(_01353_[3]),
    .O(_00620_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03931_ (
    .I0(_01128_[11]),
    .I1(_01305_[1]),
    .I2(_01487_[2]),
    .I3(_01305_[3]),
    .O(_01488_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03932_ (
    .I0(_01207_[11]),
    .I1(_01124_[11]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01487_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03933_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[12]),
    .I2(_01683_[2]),
    .I3(_01353_[3]),
    .O(_00621_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03934_ (
    .I0(_01128_[12]),
    .I1(_01305_[1]),
    .I2(_01485_[2]),
    .I3(_01305_[3]),
    .O(_01683_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03935_ (
    .I0(_01207_[12]),
    .I1(_01124_[12]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01485_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03936_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[13]),
    .I2(_01477_[2]),
    .I3(_01353_[3]),
    .O(_00622_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03937_ (
    .I0(_01128_[13]),
    .I1(_01305_[1]),
    .I2(_01476_[2]),
    .I3(_01305_[3]),
    .O(_01477_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03938_ (
    .I0(_01207_[13]),
    .I1(_01124_[13]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01476_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03939_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[14]),
    .I2(_02817_[2]),
    .I3(_01353_[3]),
    .O(_00623_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03940_ (
    .I0(_01128_[14]),
    .I1(_01305_[1]),
    .I2(_01465_[2]),
    .I3(_01305_[3]),
    .O(_02817_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03941_ (
    .I0(_01207_[14]),
    .I1(_01124_[14]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01465_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03942_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[15]),
    .I2(_01455_[2]),
    .I3(_01353_[3]),
    .O(_00624_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03943_ (
    .I0(_01128_[15]),
    .I1(_01305_[1]),
    .I2(_01454_[2]),
    .I3(_01305_[3]),
    .O(_01455_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03944_ (
    .I0(_01207_[15]),
    .I1(_01124_[15]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01454_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03945_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[16]),
    .I2(_01484_[2]),
    .I3(_01353_[3]),
    .O(_00625_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03946_ (
    .I0(_01128_[16]),
    .I1(_01305_[1]),
    .I2(_01453_[2]),
    .I3(_01305_[3]),
    .O(_01484_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03947_ (
    .I0(_01207_[16]),
    .I1(_01124_[16]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01453_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03948_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[17]),
    .I2(_01436_[2]),
    .I3(_01353_[3]),
    .O(_00626_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03949_ (
    .I0(_01128_[17]),
    .I1(_01305_[1]),
    .I2(_01435_[2]),
    .I3(_01305_[3]),
    .O(_01436_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03950_ (
    .I0(_01207_[17]),
    .I1(_01124_[17]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01435_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03951_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[18]),
    .I2(_01464_[2]),
    .I3(_01353_[3]),
    .O(_00627_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03952_ (
    .I0(_01128_[18]),
    .I1(_01305_[1]),
    .I2(_01434_[2]),
    .I3(_01305_[3]),
    .O(_01464_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03953_ (
    .I0(_01207_[18]),
    .I1(_01124_[18]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01434_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03954_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[19]),
    .I2(_01383_[2]),
    .I3(_01353_[3]),
    .O(_00628_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03955_ (
    .I0(_01128_[19]),
    .I1(_01305_[1]),
    .I2(_01382_[2]),
    .I3(_01305_[3]),
    .O(_01383_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03956_ (
    .I0(_01207_[19]),
    .I1(_01124_[19]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01382_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03957_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[20]),
    .I2(_01447_[2]),
    .I3(_01353_[3]),
    .O(_00629_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03958_ (
    .I0(_01128_[20]),
    .I1(_01305_[1]),
    .I2(_01446_[2]),
    .I3(_01305_[3]),
    .O(_01447_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03959_ (
    .I0(_01207_[20]),
    .I1(_01124_[20]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01446_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03960_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[21]),
    .I2(_02431_[2]),
    .I3(_01353_[3]),
    .O(_00630_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03961_ (
    .I0(_01128_[21]),
    .I1(_01305_[1]),
    .I2(_01606_[2]),
    .I3(_01305_[3]),
    .O(_02431_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03962_ (
    .I0(_01207_[21]),
    .I1(_01124_[21]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01606_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03963_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[22]),
    .I2(_01433_[2]),
    .I3(_01353_[3]),
    .O(_00631_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03964_ (
    .I0(_01128_[22]),
    .I1(_01305_[1]),
    .I2(_01432_[2]),
    .I3(_01305_[3]),
    .O(_01433_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03965_ (
    .I0(_01207_[22]),
    .I1(_01124_[22]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01432_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _03966_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[9]),
    .I1(_02295_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00338_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03967_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[8]),
    .I1(_01596_[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00337_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _03968_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[7]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[7]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00336_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _03969_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[6]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[6]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00335_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _03970_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[5]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[5]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00334_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _03971_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[4]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[4]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00333_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03972_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[23]),
    .I2(_02311_[2]),
    .I3(_01353_[3]),
    .O(_00632_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03973_ (
    .I0(_01128_[23]),
    .I1(_01305_[1]),
    .I2(_01607_[2]),
    .I3(_01305_[3]),
    .O(_02311_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03974_ (
    .I0(_01207_[23]),
    .I1(_01124_[23]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01607_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03975_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[24]),
    .I2(_02422_[2]),
    .I3(_01353_[3]),
    .O(_00633_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03976_ (
    .I0(_01128_[24]),
    .I1(_01305_[1]),
    .I2(_01355_[2]),
    .I3(_01305_[3]),
    .O(_02422_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03977_ (
    .I0(_01207_[24]),
    .I1(_01124_[24]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01355_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03978_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[25]),
    .I2(_01353_[2]),
    .I3(_01353_[3]),
    .O(_00634_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03979_ (
    .I0(_01128_[25]),
    .I1(_01305_[1]),
    .I2(_01352_[2]),
    .I3(_01305_[3]),
    .O(_01353_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03980_ (
    .I0(_01207_[25]),
    .I1(_01124_[25]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01352_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03981_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[26]),
    .I2(_02412_[2]),
    .I3(_01353_[3]),
    .O(_00635_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03982_ (
    .I0(_01128_[26]),
    .I1(_01305_[1]),
    .I2(_01351_[2]),
    .I3(_01305_[3]),
    .O(_02412_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03983_ (
    .I0(_01207_[26]),
    .I1(_01124_[26]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01351_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03984_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[27]),
    .I2(_02481_[2]),
    .I3(_01353_[3]),
    .O(_00636_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03985_ (
    .I0(_01128_[27]),
    .I1(_01305_[1]),
    .I2(_01608_[2]),
    .I3(_01305_[3]),
    .O(_02481_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03986_ (
    .I0(_01207_[27]),
    .I1(_01124_[27]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01608_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03987_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[28]),
    .I2(_01354_[2]),
    .I3(_01353_[3]),
    .O(_00637_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03988_ (
    .I0(_01128_[28]),
    .I1(_01305_[1]),
    .I2(_01305_[2]),
    .I3(_01305_[3]),
    .O(_01354_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03989_ (
    .I0(_01207_[28]),
    .I1(_01124_[28]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01305_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03990_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[29]),
    .I2(_02436_[2]),
    .I3(_01353_[3]),
    .O(_00638_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03991_ (
    .I0(_01128_[29]),
    .I1(_01305_[1]),
    .I2(_01609_[2]),
    .I3(_01305_[3]),
    .O(_02436_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03992_ (
    .I0(_01207_[29]),
    .I1(_01124_[29]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01609_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03993_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[30]),
    .I2(_02396_[2]),
    .I3(_01353_[3]),
    .O(_00639_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03994_ (
    .I0(_01128_[30]),
    .I1(_01305_[1]),
    .I2(_02395_[2]),
    .I3(_01305_[3]),
    .O(_02396_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03995_ (
    .I0(_01207_[30]),
    .I1(_01124_[30]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_02395_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _03996_ (
    .I0(builder_multiregimpl5_regs1),
    .I1(main_prbsrx_errors[31]),
    .I2(_02394_[2]),
    .I3(_01353_[3]),
    .O(_00640_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _03997_ (
    .I0(_01128_[31]),
    .I1(_01305_[1]),
    .I2(_01610_[2]),
    .I3(_01305_[3]),
    .O(_02394_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _03998_ (
    .I0(_01207_[31]),
    .I1(_01124_[31]),
    .I2(builder_multiregimpl2_regs1[1]),
    .I3(builder_multiregimpl2_regs1[0]),
    .O(_01610_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _03999_ (
    .I0(_01409_[0]),
    .I1(_01524_[2]),
    .I2(_01229_[0]),
    .O(_00641_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _04000_ (
    .I0(_01409_[0]),
    .I1(_01524_[2]),
    .I2(_01229_[1]),
    .O(_00642_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _04001_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[3]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[3]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00332_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _04002_ (
    .I0(_01409_[0]),
    .I1(_01524_[2]),
    .I2(_01229_[2]),
    .O(_00643_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04003_ (
    .I0(_01457_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [8]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04004_ (
    .I0(\VexRiscv.CsrPlugin_mtval [23]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01456_[2]),
    .O(_01457_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04005_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [23]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [23]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_01456_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _04006_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [23]),
    .I1(\VexRiscv.execute_RS1 [23]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04007_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [23]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [23]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00956_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _04008_ (
    .I0(_01409_[0]),
    .I1(_01524_[2]),
    .I2(_01229_[3]),
    .O(_00644_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04009_ (
    .I0(_01443_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [9]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04010_ (
    .I0(\VexRiscv.CsrPlugin_mtval [22]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01442_[2]),
    .O(_01443_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04011_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [22]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [22]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_01442_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _04012_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [22]),
    .I1(\VexRiscv.execute_RS1 [22]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04013_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [22]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [22]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00955_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04014_ (
    .I0(_01460_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [12]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04015_ (
    .I0(\VexRiscv.CsrPlugin_mtval [19]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01459_[2]),
    .O(_01460_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04016_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [19]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [19]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_01459_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _04017_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [19]),
    .I1(\VexRiscv.execute_RS1 [19]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04018_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [19]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [19]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00952_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04019_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[2]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[2]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00331_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha00c)
  ) _04020_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [15]),
    .I1(\VexRiscv.execute_RS1 [0]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha00c)
  ) _04021_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [16]),
    .I1(\VexRiscv.execute_RS1 [1]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haf0c)
  ) _04022_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [17]),
    .I1(\VexRiscv.execute_RS1 [2]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04023_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [2]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [29]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dataCache_1.dataReadCmd_payload [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04024_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [3]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [28]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dataCache_1.dataReadCmd_payload [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha00c)
  ) _04025_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [19]),
    .I1(\VexRiscv.execute_RS1 [4]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04026_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [4]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [27]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dataCache_1.dataReadCmd_payload [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04027_ (
    .I0(_01493_[0]),
    .I1(\VexRiscv.execute_RS1 [5]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04028_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [5]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [26]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dataCache_1.dataReadCmd_payload [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04029_ (
    .I0(_01493_[0]),
    .I1(\VexRiscv.execute_RS1 [6]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04030_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [6]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [25]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dataCache_1.dataReadCmd_payload [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04031_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [7]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [24]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dataCache_1.dataReadCmd_payload [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04032_ (
    .I0(_01493_[0]),
    .I1(\VexRiscv.execute_RS1 [8]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04033_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [8]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [23]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dataCache_1.dataReadCmd_payload [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04034_ (
    .I0(_01493_[0]),
    .I1(\VexRiscv.execute_RS1 [9]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04035_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [9]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [22]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dataCache_1.dataReadCmd_payload [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04036_ (
    .I0(_01493_[0]),
    .I1(\VexRiscv.execute_RS1 [10]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04037_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [10]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [21]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dataCache_1.dataReadCmd_payload [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04038_ (
    .I0(_01493_[0]),
    .I1(\VexRiscv.execute_RS1 [11]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04039_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [11]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [20]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dataCache_1.dataReadCmd_payload [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04040_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[1]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[1]),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00330_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04041_ (
    .I0(builder_csr_bankarray_csrbank0_scratch0_w[0]),
    .I1(builder_csr_bankarray_csrbank2_rx_enable0_r),
    .I2(sys_rst),
    .I3(_01424_[3]),
    .O(_00329_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04042_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[19]),
    .I1(_02262_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00416_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04043_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[20]),
    .I1(_01601_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00417_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04044_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[21]),
    .I1(_02261_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00418_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _04045_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[18]),
    .I2(main_prbstx_prbs31_n_out[21]),
    .O(_00119_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _04046_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[17]),
    .I2(main_prbstx_prbs31_n_out[20]),
    .O(_00118_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _04047_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[16]),
    .I2(main_prbstx_prbs31_n_out[19]),
    .O(_00117_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04048_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[23]),
    .I1(_02259_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00420_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _04049_ (
    .I0(tx_rst),
    .I1(_01611_[1]),
    .I2(main_prbstx_prbs7_n_out[4]),
    .I3(main_prbstx_prbs7_n_out[5]),
    .O(_00132_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _04050_ (
    .I0(tx_rst),
    .I1(_01611_[1]),
    .I2(main_prbstx_prbs7_n_out[4]),
    .I3(main_prbstx_prbs7_n_out[1]),
    .O(_00131_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _04051_ (
    .I0(tx_rst),
    .I1(_01611_[1]),
    .I2(main_prbstx_prbs7_n_out[0]),
    .I3(main_prbstx_prbs7_n_out[1]),
    .O(_00130_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04052_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[24]),
    .I1(_02252_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00421_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _04053_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[15]),
    .I2(main_prbstx_prbs31_n_out[18]),
    .O(_00116_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04054_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[25]),
    .I1(_01570_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00422_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _04055_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[14]),
    .I2(main_prbstx_prbs31_n_out[17]),
    .O(_00115_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _04056_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[13]),
    .I2(main_prbstx_prbs31_n_out[16]),
    .O(_00114_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _04057_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[22]),
    .I2(main_prbstx_prbs31_n_out[25]),
    .O(_00123_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _04058_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[20]),
    .I2(main_prbstx_prbs31_n_out[23]),
    .O(_00121_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _04059_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[19]),
    .I2(main_prbstx_prbs31_n_out[22]),
    .O(_00120_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _04060_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[26]),
    .I2(main_prbstx_prbs31_n_out[29]),
    .O(_00127_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _04061_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[25]),
    .I2(main_prbstx_prbs31_n_out[28]),
    .O(_00126_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _04062_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[24]),
    .I2(main_prbstx_prbs31_n_out[27]),
    .O(_00125_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _04063_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[23]),
    .I2(main_prbstx_prbs31_n_out[26]),
    .O(_00124_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _04064_ (
    .I0(tx_rst),
    .I1(main_prbstx_prbs31_n_out[21]),
    .I2(main_prbstx_prbs31_n_out[24]),
    .O(_00122_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4114)
  ) _04065_ (
    .I0(tx_rst),
    .I1(_01552_[1]),
    .I2(_02379_[0]),
    .I3(main_prbstx_prbs7_n_out[1]),
    .O(_00129_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hebbe)
  ) _04066_ (
    .I0(tx_rst),
    .I1(_01552_[2]),
    .I2(main_prbstx_prbs7_n_out[0]),
    .I3(main_prbstx_prbs7_n_out[1]),
    .O(_00128_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _04067_ (
    .I0(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .I1(\VexRiscv.dataCache_1.loader_counter_value [0]),
    .I2(\VexRiscv.dataCache_1.loader_counter_value [1]),
    .I3(\VexRiscv.dataCache_1.loader_counter_value [2]),
    .O(\VexRiscv.dataCache_1.loader_counter_willOverflow )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04068_ (
    .I0(\VexRiscv._zz_dBus_rsp_valid ),
    .I1(\VexRiscv.dataCache_1.io_cpu_execute_refilling ),
    .O(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf1)
  ) _04069_ (
    .I0(_01325_[1]),
    .I1(\VexRiscv.dataCache_1.stageB_flusher_counter [7]),
    .I2(\VexRiscv.dataCache_1.loader_counter_willOverflow ),
    .O(\VexRiscv.dataCache_1._zz_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04070_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_counter [0]),
    .I1(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [3]),
    .I2(\VexRiscv.dataCache_1.loader_counter_willOverflow ),
    .O(\VexRiscv.dataCache_1.tagsWriteCmd_payload_address [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04071_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_counter [1]),
    .I1(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [4]),
    .I2(\VexRiscv.dataCache_1.loader_counter_willOverflow ),
    .O(\VexRiscv.dataCache_1.tagsWriteCmd_payload_address [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04072_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_counter [2]),
    .I1(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [5]),
    .I2(\VexRiscv.dataCache_1.loader_counter_willOverflow ),
    .O(\VexRiscv.dataCache_1.tagsWriteCmd_payload_address [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04073_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_counter [3]),
    .I1(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [6]),
    .I2(\VexRiscv.dataCache_1.loader_counter_willOverflow ),
    .O(\VexRiscv.dataCache_1.tagsWriteCmd_payload_address [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04074_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_counter [4]),
    .I1(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [7]),
    .I2(\VexRiscv.dataCache_1.loader_counter_willOverflow ),
    .O(\VexRiscv.dataCache_1.tagsWriteCmd_payload_address [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04075_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_counter [5]),
    .I1(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [8]),
    .I2(\VexRiscv.dataCache_1.loader_counter_willOverflow ),
    .O(\VexRiscv.dataCache_1.tagsWriteCmd_payload_address [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04076_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_counter [6]),
    .I1(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [9]),
    .I2(\VexRiscv.dataCache_1.loader_counter_willOverflow ),
    .O(\VexRiscv.dataCache_1.tagsWriteCmd_payload_address [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04077_ (
    .I0(\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [2]),
    .I1(\VexRiscv.dataCache_1.loader_counter_value [0]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04078_ (
    .I0(\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [3]),
    .I1(\VexRiscv.dataCache_1.loader_counter_value [1]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04079_ (
    .I0(\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [4]),
    .I1(\VexRiscv.dataCache_1.loader_counter_value [2]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04080_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [0]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [0]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04081_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [1]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [1]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04082_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [2]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04083_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [3]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [3]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04084_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [4]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [4]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04085_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [5]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [5]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04086_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [6]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [6]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04087_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [7]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [7]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04088_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [8]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [8]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04089_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [9]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [9]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04090_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [10]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [10]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04091_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [11]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [11]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04092_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [12]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [12]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04093_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [13]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [13]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04094_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [14]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [14]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04095_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [15]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [15]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04096_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [16]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [16]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04097_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [17]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [17]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04098_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [18]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [18]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04099_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [19]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [19]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04100_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [20]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [20]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04101_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [21]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [21]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04102_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [22]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [22]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04103_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [23]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [23]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04104_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [24]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [24]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04105_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [25]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [25]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04106_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [26]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [26]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04107_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [27]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [27]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04108_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [28]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [28]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04109_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [29]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [29]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04110_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [30]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [30]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04111_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [31]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [31]),
    .I2(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(\VexRiscv.dataCache_1.dataWriteCmd_payload_data [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04112_ (
    .I0(_01612_[0]),
    .I1(_01612_[1]),
    .O(\VexRiscv.dataCache_1.stage0_mask [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04113_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [0]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [31]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(_01612_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04114_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [1]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [30]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(_01612_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7d00)
  ) _04115_ (
    .I0(_01612_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(_01612_[1]),
    .O(\VexRiscv.dataCache_1.stage0_mask [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1caa)
  ) _04116_ (
    .I0(_01612_[0]),
    .I1(\VexRiscv.switch_Misc_l232_2 ),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(_01612_[1]),
    .O(\VexRiscv.dataCache_1.stage0_mask [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h13f1)
  ) _04117_ (
    .I0(_01612_[0]),
    .I1(_01612_[1]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .O(\VexRiscv.dataCache_1.stage0_mask [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04118_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [11]),
    .I1(_01341_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00777_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04119_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [10]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [10]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_01341_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _04120_ (
    .I0(_01419_[0]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [14]),
    .I2(_02265_[2]),
    .O(_00780_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04121_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [13]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [13]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .I3(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .O(_02265_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04122_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[8]),
    .O(_00055_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04123_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[0]),
    .O(_00047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _04124_ (
    .I0(_01419_[0]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [13]),
    .I2(_02271_[2]),
    .O(_00779_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04125_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [12]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [12]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .I3(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .O(_02271_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _04126_ (
    .I0(_01199_[0]),
    .I1(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00986_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04127_ (
    .I0(_01199_[1]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [1]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00997_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04128_ (
    .I0(_01199_[2]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [2]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_01008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04129_ (
    .I0(_01199_[3]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [3]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_01011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04130_ (
    .I0(_01199_[4]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [4]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_01012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04131_ (
    .I0(_01199_[5]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [5]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_01013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04132_ (
    .I0(_01199_[6]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [6]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_01014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04133_ (
    .I0(_01199_[7]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [7]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_01015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04134_ (
    .I0(_01199_[8]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [8]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_01016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04135_ (
    .I0(_01199_[9]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [9]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_01017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04136_ (
    .I0(_01199_[10]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [10]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00987_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04137_ (
    .I0(_01199_[11]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [11]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00988_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04138_ (
    .I0(_01199_[12]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [12]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00989_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04139_ (
    .I0(_01199_[13]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [13]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00990_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04140_ (
    .I0(_01199_[14]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [14]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00991_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04141_ (
    .I0(_01199_[15]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [15]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00992_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04142_ (
    .I0(_01199_[16]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [16]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00993_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04143_ (
    .I0(_01199_[17]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [17]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00994_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04144_ (
    .I0(_01199_[18]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [18]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00995_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04145_ (
    .I0(_01199_[19]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [19]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00996_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04146_ (
    .I0(_01199_[20]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [20]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00998_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04147_ (
    .I0(_01199_[21]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [21]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00999_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04148_ (
    .I0(_01199_[22]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [22]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_01000_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04149_ (
    .I0(_01199_[23]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [23]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_01001_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04150_ (
    .I0(_01199_[24]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [24]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_01002_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04151_ (
    .I0(_01199_[25]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [25]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_01003_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04152_ (
    .I0(_01199_[26]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [26]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_01004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04153_ (
    .I0(_01199_[27]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [27]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_01005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04154_ (
    .I0(_01199_[28]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [28]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_01006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04155_ (
    .I0(_01199_[29]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [29]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_01007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04156_ (
    .I0(_01199_[30]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [30]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_01009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04157_ (
    .I0(_01199_[31]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [31]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_01010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _04158_ (
    .I0(_01377_[0]),
    .I1(_01350_[1]),
    .O(_00184_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04159_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[15]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[15]),
    .O(_01377_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04160_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[5]),
    .O(_00052_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04161_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [0]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [5]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ),
    .O(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04162_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [1]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [6]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ),
    .O(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04163_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [7]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ),
    .O(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04164_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [3]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [8]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ),
    .O(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04165_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [4]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [9]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ),
    .O(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04166_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [5]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [10]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ),
    .O(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04167_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [11]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ),
    .O(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04168_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [15]),
    .I1(_01371_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00781_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04169_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [14]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [14]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_01371_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04170_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [16]),
    .I1(_01369_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00782_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04171_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [15]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [15]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_01369_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04172_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [12]),
    .I1(_01376_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00778_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04173_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [11]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [11]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_01376_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04174_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [17]),
    .I1(_01368_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00783_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04175_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [16]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [16]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_01368_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04176_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [10]),
    .I1(_01366_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00776_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04177_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [9]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [9]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_01366_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04178_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [19]),
    .I1(_01372_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00785_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04179_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [18]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [18]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_01372_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04180_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [9]),
    .I1(_01365_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00775_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04181_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [8]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [8]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_01365_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04182_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [20]),
    .I1(_01363_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00786_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04183_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [19]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [19]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_01363_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04184_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [21]),
    .I1(_01370_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00787_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04185_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [20]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [20]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_01370_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04186_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [22]),
    .I1(_01362_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00788_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04187_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [21]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [21]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_01362_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04188_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [23]),
    .I1(_02464_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00789_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04189_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [22]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [22]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_02464_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04190_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [24]),
    .I1(_01367_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00790_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04191_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [23]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [23]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_01367_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04192_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [25]),
    .I1(_02483_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00791_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04193_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [24]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [24]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_02483_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04194_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [26]),
    .I1(_02794_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00792_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04195_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [25]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [25]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_02794_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04196_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [27]),
    .I1(_01364_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00793_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04197_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [26]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [26]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_01364_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04198_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [28]),
    .I1(_02750_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00794_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04199_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [27]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [27]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_02750_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04200_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [29]),
    .I1(_02452_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00795_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04201_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [28]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [28]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_02452_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04202_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [30]),
    .I1(_02468_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00796_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04203_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [29]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [29]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_02468_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04204_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [8]),
    .I1(_02410_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00774_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04205_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [7]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [7]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_02410_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04206_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [7]),
    .I1(_02449_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00773_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04207_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [6]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [6]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_02449_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04208_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [31]),
    .I1(_02793_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00797_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04209_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [30]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [30]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_02793_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04210_ (
    .I0(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .I1(_01167_[0]),
    .O(_00316_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04211_ (
    .I0(main_basesoc_cpu_rst),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_r[1]),
    .I2(sys_rst),
    .I3(_01613_[3]),
    .O(_00315_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _04212_ (
    .I0(_01338_[0]),
    .I1(_01349_[0]),
    .I2(_01318_[0]),
    .I3(_01388_[2]),
    .O(_01613_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04213_ (
    .I0(builder_csr_bankarray_csrbank0_reset0_w[0]),
    .I1(builder_csr_bankarray_csrbank2_rx_enable0_r),
    .I2(sys_rst),
    .I3(_01613_[3]),
    .O(_00314_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _04214_ (
    .I0(_01316_[0]),
    .I1(main_basesoc_ram_bus_ram_bus_ack),
    .I2(_02451_[2]),
    .O(_00313_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _04215_ (
    .I0(sys_rst),
    .I1(_02133_[0]),
    .O(_02451_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _04216_ (
    .I0(_01347_[1]),
    .I1(_02132_[1]),
    .I2(_02132_[2]),
    .I3(_02132_[3]),
    .O(_02133_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he000)
  ) _04217_ (
    .I0(_01311_[0]),
    .I1(_01311_[1]),
    .I2(_01314_[2]),
    .I3(_01312_[3]),
    .O(_02132_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _04218_ (
    .I0(_01311_[2]),
    .I1(_01311_[3]),
    .I2(_01314_[3]),
    .O(_02132_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _04219_ (
    .I0(_01312_[0]),
    .I1(_01312_[1]),
    .I2(_01312_[2]),
    .O(_02132_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _04220_ (
    .I0(_01316_[0]),
    .I1(main_basesoc_basesoc_ram_bus_ack),
    .I2(_02450_[2]),
    .O(_00312_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _04221_ (
    .I0(_02132_[1]),
    .I1(_02448_[1]),
    .I2(_02132_[3]),
    .O(_02450_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _04222_ (
    .I0(sys_rst),
    .I1(_01311_[2]),
    .I2(_02447_[2]),
    .O(_02448_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04223_ (
    .I0(_01313_[0]),
    .I1(_01313_[1]),
    .I2(builder_grant),
    .I3(_01311_[3]),
    .O(_02447_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04224_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[31]),
    .I1(_01131_[31]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00311_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04225_ (
    .I0(_01616_[0]),
    .I1(_01616_[1]),
    .I2(_01304_[0]),
    .O(_01617_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _04226_ (
    .I0(_01615_[0]),
    .I1(_01615_[1]),
    .I2(_01615_[2]),
    .I3(_01615_[3]),
    .O(_01616_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _04227_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[14]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[13]),
    .I2(builder_csr_bankarray_csrbank0_bus_errors_w[12]),
    .I3(builder_csr_bankarray_csrbank0_bus_errors_w[11]),
    .O(_01615_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _04228_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[18]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[17]),
    .I2(builder_csr_bankarray_csrbank0_bus_errors_w[16]),
    .I3(builder_csr_bankarray_csrbank0_bus_errors_w[15]),
    .O(_01615_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _04229_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[5]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[3]),
    .I2(builder_csr_bankarray_csrbank0_bus_errors_w[2]),
    .I3(builder_csr_bankarray_csrbank0_bus_errors_w[0]),
    .O(_01615_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _04230_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[10]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[9]),
    .I2(builder_csr_bankarray_csrbank0_bus_errors_w[8]),
    .I3(builder_csr_bankarray_csrbank0_bus_errors_w[6]),
    .O(_01615_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _04231_ (
    .I0(_01614_[0]),
    .I1(_01614_[1]),
    .I2(_01614_[2]),
    .I3(_01614_[3]),
    .O(_01616_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _04232_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[27]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[7]),
    .I2(builder_csr_bankarray_csrbank0_bus_errors_w[4]),
    .I3(builder_csr_bankarray_csrbank0_bus_errors_w[1]),
    .O(_01614_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _04233_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[31]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[30]),
    .I2(builder_csr_bankarray_csrbank0_bus_errors_w[29]),
    .I3(builder_csr_bankarray_csrbank0_bus_errors_w[28]),
    .O(_01614_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _04234_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[22]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[21]),
    .I2(builder_csr_bankarray_csrbank0_bus_errors_w[20]),
    .I3(builder_csr_bankarray_csrbank0_bus_errors_w[19]),
    .O(_01614_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _04235_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[26]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[25]),
    .I2(builder_csr_bankarray_csrbank0_bus_errors_w[24]),
    .I3(builder_csr_bankarray_csrbank0_bus_errors_w[23]),
    .O(_01614_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04236_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[30]),
    .I1(_01131_[30]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00310_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04237_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[29]),
    .I1(_01131_[29]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00309_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04238_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[28]),
    .I1(_01131_[28]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00308_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04239_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[27]),
    .I1(_01131_[27]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00307_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04240_ (
    .I0(\VexRiscv.memory_DivPlugin_accumulator [31]),
    .I1(_02446_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00798_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04241_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [31]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [31]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_02446_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _04242_ (
    .I0(_01218_[7]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ),
    .I2(_01627_[2]),
    .O(_00799_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _04243_ (
    .I0(_01618_[0]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .I2(_01375_[3]),
    .O(_00800_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _04244_ (
    .I0(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .I1(\VexRiscv.dataCache_1.memCmdSent ),
    .O(_01618_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _04245_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_counter [7]),
    .I1(\VexRiscv.dataCache_1.stageB_flusher_waitDone ),
    .I2(\VexRiscv.dataCache_1.stageB_flusher_start ),
    .I3(_01375_[3]),
    .O(_00801_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _04246_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_counter [0]),
    .I1(_02443_[1]),
    .I2(_01622_[2]),
    .I3(_01375_[3]),
    .O(_00802_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _04247_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_start ),
    .I1(_01223_[0]),
    .I2(_01621_[2]),
    .I3(\VexRiscv.execute_RS1 [5]),
    .O(_02443_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04248_ (
    .I0(_01620_[0]),
    .I1(\VexRiscv.dataCache_1.stageB_flusher_start ),
    .O(_01621_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hb0)
  ) _04249_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [18]),
    .I1(_01619_[1]),
    .I2(_01619_[2]),
    .O(_01620_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04250_ (
    .I0(\VexRiscv.execute_arbitration_isValid ),
    .I1(\VexRiscv.decode_to_execute_MEMORY_MANAGMENT ),
    .O(_01619_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _04251_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [15]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [16]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [17]),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [19]),
    .O(_01619_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _04252_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_start ),
    .I1(\VexRiscv.dataCache_1.stageB_flusher_counter [7]),
    .O(_01622_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _04253_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_counter [1]),
    .I1(_02440_[1]),
    .I2(_01622_[2]),
    .I3(_01375_[3]),
    .O(_00803_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _04254_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_start ),
    .I1(_01223_[1]),
    .I2(_01621_[2]),
    .I3(\VexRiscv.execute_RS1 [6]),
    .O(_02440_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _04255_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_counter [2]),
    .I1(_01622_[1]),
    .I2(_01622_[2]),
    .I3(_01375_[3]),
    .O(_00804_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _04256_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_start ),
    .I1(_01223_[2]),
    .I2(_01621_[2]),
    .I3(\VexRiscv.execute_RS1 [7]),
    .O(_01622_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _04257_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_counter [3]),
    .I1(_02442_[1]),
    .I2(_01622_[2]),
    .I3(_01375_[3]),
    .O(_00805_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _04258_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_start ),
    .I1(_01223_[3]),
    .I2(_01621_[2]),
    .I3(\VexRiscv.execute_RS1 [8]),
    .O(_02442_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _04259_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_counter [4]),
    .I1(_02439_[1]),
    .I2(_01622_[2]),
    .I3(_01375_[3]),
    .O(_00806_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _04260_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_start ),
    .I1(_01223_[4]),
    .I2(_01621_[2]),
    .I3(\VexRiscv.execute_RS1 [9]),
    .O(_02439_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _04261_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_counter [5]),
    .I1(_01623_[1]),
    .I2(_01622_[2]),
    .I3(_01375_[3]),
    .O(_00807_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _04262_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_start ),
    .I1(_01223_[5]),
    .I2(_01621_[2]),
    .I3(\VexRiscv.execute_RS1 [10]),
    .O(_01623_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _04263_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_counter [6]),
    .I1(_02441_[1]),
    .I2(_01622_[2]),
    .I3(_01375_[3]),
    .O(_00808_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _04264_ (
    .I0(\VexRiscv.dataCache_1.stageB_flusher_start ),
    .I1(_01223_[6]),
    .I2(_01621_[2]),
    .I3(\VexRiscv.execute_RS1 [11]),
    .O(_02441_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _04265_ (
    .I0(_02438_[0]),
    .I1(\VexRiscv.dataCache_1.stageB_flusher_start ),
    .I2(_01375_[3]),
    .O(_00809_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _04266_ (
    .I0(_01620_[0]),
    .I1(_01223_[7]),
    .I2(\VexRiscv.dataCache_1.stageB_flusher_counter [7]),
    .O(_02438_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _04267_ (
    .I0(_01626_[0]),
    .I1(\VexRiscv.dataCache_1.loader_counter_willOverflow ),
    .I2(_01375_[3]),
    .O(_00810_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _04268_ (
    .I0(_01323_[0]),
    .I1(_01625_[1]),
    .I2(\VexRiscv.dataCache_1.io_cpu_execute_refilling ),
    .O(_01626_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _04269_ (
    .I0(\VexRiscv.dataCache_1.stageB_waysHit ),
    .I1(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .I2(_01624_[2]),
    .O(_01625_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _04270_ (
    .I0(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_isWrite ),
    .I2(_01323_[1]),
    .O(_01624_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h80ff)
  ) _04271_ (
    .I0(_02437_[0]),
    .I1(_02437_[1]),
    .I2(_01640_[0]),
    .I3(_01375_[3]),
    .O(_00811_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _04272_ (
    .I0(_01323_[1]),
    .I1(\VexRiscv.dataCache_1.stageB_flusher_waitDone ),
    .I2(\VexRiscv.dataCache_1.stageB_flusher_start ),
    .I3(_01619_[2]),
    .O(_02437_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04273_ (
    .I0(\VexRiscv.execute_to_memory_MEMORY_ENABLE ),
    .I1(\VexRiscv.memory_arbitration_isValid ),
    .I2(\VexRiscv.execute_arbitration_isValid ),
    .I3(\VexRiscv.decode_to_execute_MEMORY_ENABLE ),
    .O(_02437_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04274_ (
    .I0(_01375_[3]),
    .I1(\VexRiscv.dataCache_1.loader_counter_valueNext [0]),
    .O(_00812_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04275_ (
    .I0(_01375_[3]),
    .I1(\VexRiscv.dataCache_1.loader_counter_valueNext [1]),
    .O(_00813_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04276_ (
    .I0(_01375_[3]),
    .I1(\VexRiscv.dataCache_1.loader_counter_valueNext [2]),
    .O(_00814_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _04277_ (
    .I0(\VexRiscv._zz_dBus_cmd_ready_1 ),
    .I1(_01375_[3]),
    .I2(_01412_[3]),
    .O(_00815_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04278_ (
    .I0(_01218_[0]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [0]),
    .I2(_01627_[2]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ),
    .O(_00816_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04279_ (
    .I0(_01218_[1]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [1]),
    .I2(_01627_[2]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ),
    .O(_00817_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04280_ (
    .I0(_01218_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [2]),
    .I2(_01627_[2]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ),
    .O(_00818_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04281_ (
    .I0(_01218_[3]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [3]),
    .I2(_01627_[2]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ),
    .O(_00819_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04282_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [5]),
    .I1(_02454_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00771_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04283_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [4]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [4]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_02454_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04284_ (
    .I0(_01218_[4]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [4]),
    .I2(_01627_[2]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ),
    .O(_00820_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04285_ (
    .I0(_01218_[6]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6]),
    .I2(_01627_[2]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ),
    .O(_00822_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _04286_ (
    .I0(_01628_[0]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.lineLoader_valid ),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .I3(_01375_[3]),
    .O(_00823_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _04287_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache._zz_1 ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex [0]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex [1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex [2]),
    .O(_01628_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h1f)
  ) _04288_ (
    .I0(_02268_[3]),
    .I1(_01627_[2]),
    .I2(_01375_[3]),
    .O(_00824_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _04289_ (
    .I0(_02266_[0]),
    .I1(_01359_[1]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending ),
    .O(_02268_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _04290_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [3]),
    .I3(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 ),
    .O(_02266_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _04291_ (
    .I0(_01628_[0]),
    .I1(_01628_[1]),
    .O(_00825_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _04292_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_valid ),
    .I1(_01374_[1]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent ),
    .I3(_01375_[3]),
    .O(_01628_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04293_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex [0]),
    .I1(_01215_[0]),
    .I2(\VexRiscv.IBusCachedPlugin_cache._zz_1 ),
    .I3(_01375_[3]),
    .O(_00826_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04294_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex [1]),
    .I1(_01215_[1]),
    .I2(\VexRiscv.IBusCachedPlugin_cache._zz_1 ),
    .I3(_01375_[3]),
    .O(_00827_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04295_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex [2]),
    .I1(_01215_[2]),
    .I2(\VexRiscv.IBusCachedPlugin_cache._zz_1 ),
    .I3(_01375_[3]),
    .O(_00828_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _04296_ (
    .I0(\VexRiscv.memory_DivPlugin_div_counter_value [0]),
    .I1(_01754_[0]),
    .I2(\VexRiscv.memory_DivPlugin_div_done ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00829_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _04297_ (
    .I0(\VexRiscv.memory_DivPlugin_div_counter_value [1]),
    .I1(\VexRiscv.memory_DivPlugin_div_counter_value [2]),
    .I2(_01629_[2]),
    .O(_01754_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _04298_ (
    .I0(\VexRiscv.memory_DivPlugin_div_counter_value [3]),
    .I1(\VexRiscv.memory_DivPlugin_div_counter_value [4]),
    .I2(\VexRiscv.memory_DivPlugin_div_counter_value [5]),
    .O(_01629_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04299_ (
    .I0(_01630_[0]),
    .I1(main_basesoc_rx_data[0]),
    .O(_00830_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04300_ (
    .I0(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .I1(_01574_[2]),
    .O(_01630_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04301_ (
    .I0(_01630_[0]),
    .I1(main_basesoc_rx_data[1]),
    .O(_00831_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04302_ (
    .I0(_01630_[0]),
    .I1(main_basesoc_rx_data[2]),
    .O(_00832_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04303_ (
    .I0(_01630_[0]),
    .I1(main_basesoc_rx_data[3]),
    .O(_00833_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04304_ (
    .I0(_01630_[0]),
    .I1(main_basesoc_rx_data[4]),
    .O(_00834_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04305_ (
    .I0(_01630_[0]),
    .I1(main_basesoc_rx_data[5]),
    .O(_00835_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04306_ (
    .I0(_01630_[0]),
    .I1(main_basesoc_rx_data[6]),
    .O(_00836_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04307_ (
    .I0(_01630_[0]),
    .I1(main_basesoc_rx_data[7]),
    .O(_00837_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04308_ (
    .I0(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [0]),
    .I1(\VexRiscv.CsrPlugin_hadException ),
    .O(_00838_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04309_ (
    .I0(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [1]),
    .I1(\VexRiscv.CsrPlugin_hadException ),
    .O(_00839_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04310_ (
    .I0(\VexRiscv.CsrPlugin_hadException ),
    .I1(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2]),
    .O(_00840_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hef)
  ) _04311_ (
    .I0(_01304_[0]),
    .I1(_01304_[1]),
    .I2(_01304_[2]),
    .O(_00842_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7077)
  ) _04312_ (
    .I0(builder_slaves[1]),
    .I1(main_basesoc_ram_bus_ram_bus_dat_r[0]),
    .I2(_01299_[2]),
    .I3(_01299_[3]),
    .O(_01304_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _04313_ (
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[0]),
    .I1(builder_csr_bankarray_interface2_bank_bus_dat_r[0]),
    .I2(builder_csr_bankarray_interface3_bank_bus_dat_r[0]),
    .I3(_01298_[3]),
    .O(_01299_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04314_ (
    .I0(builder_csr_bankarray_dat_r[0]),
    .I1(builder_csr_bankarray_sel_r),
    .I2(builder_csr_bankarray_interface0_bank_bus_dat_r[0]),
    .I3(builder_csr_bankarray_interface1_bank_bus_dat_r[0]),
    .O(_01298_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04315_ (
    .I0(builder_interface0_ack),
    .I1(builder_slaves[2]),
    .O(_01299_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04316_ (
    .I0(_01301_[0]),
    .I1(_01301_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_01304_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _04317_ (
    .I0(_01300_[0]),
    .I1(_01300_[1]),
    .I2(_01300_[2]),
    .O(_01301_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hef)
  ) _04318_ (
    .I0(_01304_[0]),
    .I1(_02299_[1]),
    .I2(_02299_[2]),
    .O(_00843_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7077)
  ) _04319_ (
    .I0(builder_slaves[1]),
    .I1(main_basesoc_ram_bus_ram_bus_dat_r[1]),
    .I2(_01381_[2]),
    .I3(_01299_[3]),
    .O(_02299_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _04320_ (
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[1]),
    .I1(builder_csr_bankarray_interface2_bank_bus_dat_r[1]),
    .I2(builder_csr_bankarray_interface3_bank_bus_dat_r[1]),
    .I3(_01380_[3]),
    .O(_01381_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04321_ (
    .I0(builder_csr_bankarray_dat_r[1]),
    .I1(builder_csr_bankarray_sel_r),
    .I2(builder_csr_bankarray_interface0_bank_bus_dat_r[1]),
    .I3(builder_csr_bankarray_interface1_bank_bus_dat_r[1]),
    .O(_01380_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04322_ (
    .I0(_02273_[0]),
    .I1(_02273_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_02299_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04323_ (
    .I0(_02272_[0]),
    .I1(_02272_[1]),
    .I2(_01300_[2]),
    .O(_02273_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _04324_ (
    .I0(builder_interface0_adr[2]),
    .I1(builder_csr_bankarray_adr[0]),
    .I2(_02376_[0]),
    .O(_02378_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04325_ (
    .I0(builder_csr_bankarray_adr[2]),
    .I1(builder_interface0_adr[1]),
    .O(_02376_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _04326_ (
    .I0(_01400_[0]),
    .I1(_01342_[1]),
    .O(_02258_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _04327_ (
    .I0(builder_interface0_adr[1]),
    .I1(builder_csr_bankarray_adr[0]),
    .O(_01400_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf1)
  ) _04328_ (
    .I0(builder_csr_bankarray_adr[0]),
    .I1(builder_csr_bankarray_adr[2]),
    .I2(_01407_[2]),
    .O(_01102_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _04329_ (
    .I0(_01400_[0]),
    .I1(builder_interface0_adr[2]),
    .I2(_01400_[2]),
    .O(_01407_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h1f)
  ) _04330_ (
    .I0(builder_csr_bankarray_adr[1]),
    .I1(builder_csr_bankarray_adr[2]),
    .I2(builder_csr_bankarray_adr[0]),
    .O(_01104_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04331_ (
    .I0(_02714_[0]),
    .I1(_02714_[1]),
    .I2(builder_csr_bankarray_adr[5]),
    .O(_00001_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1800)
  ) _04332_ (
    .I0(_02376_[0]),
    .I1(builder_interface0_adr[0]),
    .I2(builder_interface0_adr[3]),
    .I3(_01318_[0]),
    .O(_01098_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _04333_ (
    .I0(builder_interface0_adr[1]),
    .I1(builder_csr_bankarray_adr[0]),
    .I2(builder_csr_bankarray_adr[2]),
    .O(_01106_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf0bb)
  ) _04334_ (
    .I0(_02378_[0]),
    .I1(_01330_[0]),
    .I2(_01407_[2]),
    .I3(builder_csr_bankarray_adr[3]),
    .O(_01099_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf1)
  ) _04335_ (
    .I0(builder_csr_bankarray_adr[1]),
    .I1(builder_csr_bankarray_adr[2]),
    .I2(_01400_[2]),
    .O(_02377_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _04336_ (
    .I0(builder_interface0_adr[0]),
    .I1(_02258_),
    .I2(builder_csr_bankarray_adr[2]),
    .O(_01108_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _04337_ (
    .I0(builder_interface0_adr[2]),
    .I1(_01400_[0]),
    .I2(_01567_[1]),
    .O(_01107_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _04338_ (
    .I0(_01567_[1]),
    .I1(builder_interface0_adr[3]),
    .I2(_02375_[2]),
    .O(_01097_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _04339_ (
    .I0(builder_csr_bankarray_adr[2]),
    .I1(builder_csr_bankarray_adr[1]),
    .I2(builder_csr_bankarray_adr[3]),
    .I3(builder_interface0_adr[0]),
    .O(_02375_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _04340_ (
    .I0(_01549_[1]),
    .I1(builder_interface0_adr[3]),
    .I2(_02377_[2]),
    .O(_01100_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _04341_ (
    .I0(builder_csr_bankarray_adr[2]),
    .I1(_01330_[0]),
    .O(_01105_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _04342_ (
    .I0(builder_csr_bankarray_adr[5]),
    .I1(_02374_[1]),
    .O(_00001_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hef)
  ) _04343_ (
    .I0(_01304_[0]),
    .I1(_02373_[1]),
    .I2(_02373_[2]),
    .O(_00844_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7077)
  ) _04344_ (
    .I0(builder_slaves[1]),
    .I1(main_basesoc_ram_bus_ram_bus_dat_r[2]),
    .I2(_02371_[2]),
    .I3(_01299_[3]),
    .O(_02373_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _04345_ (
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[2]),
    .I1(builder_csr_bankarray_interface2_bank_bus_dat_r[2]),
    .I2(builder_csr_bankarray_interface3_bank_bus_dat_r[2]),
    .I3(_01631_[3]),
    .O(_02371_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04346_ (
    .I0(builder_csr_bankarray_dat_r[2]),
    .I1(builder_csr_bankarray_sel_r),
    .I2(builder_csr_bankarray_interface0_bank_bus_dat_r[2]),
    .I3(builder_csr_bankarray_interface1_bank_bus_dat_r[2]),
    .O(_01631_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04347_ (
    .I0(_02372_[0]),
    .I1(_02372_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_02373_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04348_ (
    .I0(_02370_[0]),
    .I1(_02370_[1]),
    .I2(_01300_[2]),
    .O(_02372_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hef)
  ) _04349_ (
    .I0(_01304_[0]),
    .I1(_02367_[1]),
    .I2(_02367_[2]),
    .O(_00845_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7077)
  ) _04350_ (
    .I0(builder_slaves[1]),
    .I1(main_basesoc_ram_bus_ram_bus_dat_r[3]),
    .I2(_02364_[2]),
    .I3(_01299_[3]),
    .O(_02367_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _04351_ (
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[3]),
    .I1(builder_csr_bankarray_interface2_bank_bus_dat_r[3]),
    .I2(builder_csr_bankarray_interface3_bank_bus_dat_r[3]),
    .I3(_01632_[3]),
    .O(_02364_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04352_ (
    .I0(builder_csr_bankarray_dat_r[3]),
    .I1(builder_csr_bankarray_sel_r),
    .I2(builder_csr_bankarray_interface0_bank_bus_dat_r[3]),
    .I3(builder_csr_bankarray_interface1_bank_bus_dat_r[3]),
    .O(_01632_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04353_ (
    .I0(_02366_[0]),
    .I1(_02366_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_02367_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04354_ (
    .I0(_02363_[0]),
    .I1(_02363_[1]),
    .I2(_01300_[2]),
    .O(_02366_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hef)
  ) _04355_ (
    .I0(_01304_[0]),
    .I1(_02361_[1]),
    .I2(_02361_[2]),
    .O(_00846_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7077)
  ) _04356_ (
    .I0(builder_slaves[1]),
    .I1(main_basesoc_ram_bus_ram_bus_dat_r[4]),
    .I2(_02357_[2]),
    .I3(_01299_[3]),
    .O(_02361_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _04357_ (
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[4]),
    .I1(builder_csr_bankarray_interface2_bank_bus_dat_r[4]),
    .I2(builder_csr_bankarray_interface3_bank_bus_dat_r[4]),
    .I3(_01633_[3]),
    .O(_02357_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04358_ (
    .I0(builder_csr_bankarray_dat_r[4]),
    .I1(builder_csr_bankarray_sel_r),
    .I2(builder_csr_bankarray_interface0_bank_bus_dat_r[4]),
    .I3(builder_csr_bankarray_interface1_bank_bus_dat_r[4]),
    .O(_01633_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04359_ (
    .I0(_02360_[0]),
    .I1(_02360_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_02361_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04360_ (
    .I0(_02356_[0]),
    .I1(_02356_[1]),
    .I2(_01300_[2]),
    .O(_02360_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf011)
  ) _04361_ (
    .I0(_02354_[0]),
    .I1(_01639_[2]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0]),
    .I3(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01018_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04362_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [0]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [0]),
    .O(_02354_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _04363_ (
    .I0(_01482_[0]),
    .I1(_01635_[1]),
    .O(_01638_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf0bb)
  ) _04364_ (
    .I0(_01639_[2]),
    .I1(_02365_[1]),
    .I2(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .I3(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04365_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [1]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [1]),
    .O(_02365_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04366_ (
    .I0(_02350_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [2]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01040_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04367_ (
    .I0(_02348_[0]),
    .I1(_02348_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [2]),
    .I3(_01639_[2]),
    .O(_02350_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04368_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [2]),
    .I2(_01638_[1]),
    .I3(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ),
    .O(_02348_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _04369_ (
    .I0(_01482_[0]),
    .I1(_01635_[1]),
    .O(_01637_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04370_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [2]),
    .O(_02348_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04371_ (
    .I0(_02355_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [3]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01043_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04372_ (
    .I0(_02345_[0]),
    .I1(_02345_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [3]),
    .I3(_01639_[2]),
    .O(_02355_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04373_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [3]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [3]),
    .O(_02345_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04374_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [3]),
    .O(_02345_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _04375_ (
    .I0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [4]),
    .I1(_01641_[1]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _04376_ (
    .I0(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [4]),
    .I1(_01639_[1]),
    .I2(_01639_[2]),
    .O(_01641_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04377_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .I1(_01638_[1]),
    .I2(_01638_[2]),
    .O(_01639_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04378_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [4]),
    .I2(_01637_[2]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [4]),
    .O(_01638_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04379_ (
    .I0(_02340_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [5]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01045_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04380_ (
    .I0(_02339_[0]),
    .I1(_02339_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [5]),
    .I3(_01639_[2]),
    .O(_02340_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04381_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [5]),
    .I2(_01638_[1]),
    .I3(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ),
    .O(_02339_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04382_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.dataCache_1.io_cpu_execute_args_wr ),
    .O(_02339_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04383_ (
    .I0(_02344_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [6]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04384_ (
    .I0(_02337_[0]),
    .I1(_02337_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [6]),
    .I3(_01639_[2]),
    .O(_02344_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04385_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [6]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .O(_02337_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04386_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [6]),
    .O(_02337_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04387_ (
    .I0(_01643_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [7]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04388_ (
    .I0(_01642_[0]),
    .I1(_01642_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [7]),
    .I3(_01639_[2]),
    .O(_01643_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04389_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [7]),
    .I2(_01638_[1]),
    .I3(\VexRiscv._zz_IBusCachedPlugin_predictionJumpInterface_payload_6 ),
    .O(_01642_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04390_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2_8 ),
    .O(_01642_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04391_ (
    .I0(_02335_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [8]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01048_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04392_ (
    .I0(_02329_[0]),
    .I1(_02329_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [8]),
    .I3(_01639_[2]),
    .O(_02335_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04393_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [8]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [8]),
    .O(_02329_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04394_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [8]),
    .O(_02329_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04395_ (
    .I0(_02336_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [9]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01049_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04396_ (
    .I0(_02333_[0]),
    .I1(_02333_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [9]),
    .I3(_01639_[2]),
    .O(_02336_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04397_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [9]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [9]),
    .O(_02333_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04398_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [9]),
    .O(_02333_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04399_ (
    .I0(_01645_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [10]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01019_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04400_ (
    .I0(_01644_[0]),
    .I1(_01644_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [10]),
    .I3(_01639_[2]),
    .O(_01645_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04401_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [10]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [10]),
    .O(_01644_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04402_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [10]),
    .O(_01644_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04403_ (
    .I0(_02186_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [11]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04404_ (
    .I0(_02185_[0]),
    .I1(_02185_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [11]),
    .I3(_01639_[2]),
    .O(_02186_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04405_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [11]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [11]),
    .O(_02185_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04406_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [11]),
    .O(_02185_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04407_ (
    .I0(_02332_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [12]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04408_ (
    .I0(_02326_[0]),
    .I1(_02326_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [12]),
    .I3(_01639_[2]),
    .O(_02332_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04409_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [12]),
    .I2(_01638_[1]),
    .I3(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 ),
    .O(_02326_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04410_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .O(_02326_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _04411_ (
    .I0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [13]),
    .I1(_01648_[1]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _04412_ (
    .I0(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [13]),
    .I1(_01647_[1]),
    .I2(_01639_[2]),
    .O(_01648_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04413_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [13]),
    .I1(_01637_[2]),
    .I2(_01646_[2]),
    .O(_01647_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04414_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.switch_Misc_l232_2 ),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [13]),
    .O(_01646_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04415_ (
    .I0(_02188_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [14]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04416_ (
    .I0(_02187_[0]),
    .I1(_02187_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [14]),
    .I3(_01639_[2]),
    .O(_02188_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04417_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [14]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .O(_02187_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04418_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [14]),
    .O(_02187_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04419_ (
    .I0(_02325_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [15]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04420_ (
    .I0(_02198_[0]),
    .I1(_02198_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [15]),
    .I3(_01639_[2]),
    .O(_02325_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04421_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [15]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [15]),
    .O(_02198_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04422_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [15]),
    .O(_02198_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04423_ (
    .I0(_01650_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [16]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04424_ (
    .I0(_01649_[0]),
    .I1(_01649_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [16]),
    .I3(_01639_[2]),
    .O(_01650_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04425_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [16]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [16]),
    .O(_01649_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04426_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [16]),
    .O(_01649_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04427_ (
    .I0(_02196_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [17]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04428_ (
    .I0(_02195_[0]),
    .I1(_02195_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [17]),
    .I3(_01639_[2]),
    .O(_02196_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04429_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [17]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [17]),
    .O(_02195_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04430_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [17]),
    .O(_02195_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04431_ (
    .I0(_02197_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [18]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04432_ (
    .I0(_02194_[0]),
    .I1(_02194_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [18]),
    .I3(_01639_[2]),
    .O(_02197_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04433_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [18]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [18]),
    .O(_02194_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04434_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [18]),
    .O(_02194_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04435_ (
    .I0(_01652_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [19]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04436_ (
    .I0(_01651_[0]),
    .I1(_01651_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [19]),
    .I3(_01639_[2]),
    .O(_01652_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04437_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [19]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [19]),
    .O(_01651_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04438_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [19]),
    .O(_01651_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04439_ (
    .I0(_02192_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [20]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01030_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04440_ (
    .I0(_02191_[0]),
    .I1(_02191_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [20]),
    .I3(_01639_[2]),
    .O(_02192_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04441_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [20]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [20]),
    .O(_02191_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04442_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [20]),
    .O(_02191_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04443_ (
    .I0(_02193_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [21]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04444_ (
    .I0(_02190_[0]),
    .I1(_02190_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [21]),
    .I3(_01639_[2]),
    .O(_02193_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04445_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [21]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [21]),
    .O(_02190_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04446_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [21]),
    .O(_02190_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04447_ (
    .I0(_01654_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [22]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01032_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04448_ (
    .I0(_01653_[0]),
    .I1(_01653_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [22]),
    .I3(_01639_[2]),
    .O(_01654_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04449_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [22]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [22]),
    .O(_01653_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04450_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [22]),
    .O(_01653_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04451_ (
    .I0(_02115_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [23]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01033_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04452_ (
    .I0(_02114_[0]),
    .I1(_02114_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [23]),
    .I3(_01639_[2]),
    .O(_02115_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04453_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [23]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [23]),
    .O(_02114_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04454_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [23]),
    .O(_02114_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04455_ (
    .I0(_02189_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [24]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04456_ (
    .I0(_02176_[0]),
    .I1(_02176_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [24]),
    .I3(_01639_[2]),
    .O(_02189_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04457_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [24]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [24]),
    .O(_02176_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04458_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [24]),
    .O(_02176_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04459_ (
    .I0(_01656_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [25]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04460_ (
    .I0(_01655_[0]),
    .I1(_01655_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [25]),
    .I3(_01639_[2]),
    .O(_01656_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04461_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [25]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [25]),
    .O(_01655_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04462_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [25]),
    .O(_01655_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04463_ (
    .I0(_01895_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [26]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04464_ (
    .I0(_01894_[0]),
    .I1(_01894_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [26]),
    .I3(_01639_[2]),
    .O(_01895_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04465_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [26]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [26]),
    .O(_01894_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04466_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [26]),
    .O(_01894_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04467_ (
    .I0(_02175_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [27]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01037_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04468_ (
    .I0(_01893_[0]),
    .I1(_01893_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [27]),
    .I3(_01639_[2]),
    .O(_02175_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04469_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [27]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [27]),
    .O(_01893_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04470_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [27]),
    .O(_01893_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04471_ (
    .I0(_01658_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [28]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04472_ (
    .I0(_01657_[0]),
    .I1(_01657_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [28]),
    .I3(_01639_[2]),
    .O(_01658_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04473_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [28]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [28]),
    .O(_01657_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04474_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [28]),
    .O(_01657_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _04475_ (
    .I0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [29]),
    .I1(_01888_[1]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _04476_ (
    .I0(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [29]),
    .I1(_01887_[1]),
    .I2(_01639_[2]),
    .O(_01888_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04477_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [29]),
    .I1(_01637_[2]),
    .I2(_01763_[2]),
    .O(_01887_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04478_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [29]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [29]),
    .O(_01763_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _04479_ (
    .I0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [30]),
    .I1(_01889_[1]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01041_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _04480_ (
    .I0(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [30]),
    .I1(_01885_[1]),
    .I2(_01639_[2]),
    .O(_01889_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04481_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [30]),
    .I1(_01637_[2]),
    .I2(_01884_[2]),
    .O(_01885_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04482_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [30]),
    .I2(_01638_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [30]),
    .O(_01884_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _04483_ (
    .I0(_01660_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [31]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01042_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _04484_ (
    .I0(_01659_[0]),
    .I1(_01659_[1]),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [31]),
    .I3(_01639_[2]),
    .O(_01660_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04485_ (
    .I0(_01637_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31]),
    .I2(_01638_[1]),
    .I3(\VexRiscv._zz_2 ),
    .O(_01659_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04486_ (
    .I0(_01482_[0]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .O(_01659_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f11)
  ) _04487_ (
    .I0(_01639_[2]),
    .I1(_01638_[1]),
    .I2(\VexRiscv.dataCache_1.stageB_unaligned ),
    .I3(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf011)
  ) _04488_ (
    .I0(_01639_[2]),
    .I1(_01637_[2]),
    .I2(\VexRiscv.dataCache_1.io_cpu_writeBack_isWrite ),
    .I3(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .O(_01051_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hef)
  ) _04489_ (
    .I0(_01304_[0]),
    .I1(_01768_[1]),
    .I2(_01768_[2]),
    .O(_00847_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7077)
  ) _04490_ (
    .I0(builder_slaves[1]),
    .I1(main_basesoc_ram_bus_ram_bus_dat_r[5]),
    .I2(_01767_[2]),
    .I3(_01299_[3]),
    .O(_01768_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _04491_ (
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[5]),
    .I1(builder_csr_bankarray_interface2_bank_bus_dat_r[5]),
    .I2(builder_csr_bankarray_interface3_bank_bus_dat_r[5]),
    .I3(_01766_[3]),
    .O(_01767_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04492_ (
    .I0(builder_csr_bankarray_dat_r[5]),
    .I1(builder_csr_bankarray_sel_r),
    .I2(builder_csr_bankarray_interface0_bank_bus_dat_r[5]),
    .I3(builder_csr_bankarray_interface1_bank_bus_dat_r[5]),
    .O(_01766_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04493_ (
    .I0(_01765_[0]),
    .I1(_01765_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_01768_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04494_ (
    .I0(_01764_[0]),
    .I1(_01764_[1]),
    .I2(_01300_[2]),
    .O(_01765_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _04495_ (
    .I0(\VexRiscv.when_CsrPlugin_l1390 ),
    .I1(\VexRiscv.CsrPlugin_mepc [0]),
    .I2(_01663_[2]),
    .I3(_01398_[2]),
    .O(_01052_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04496_ (
    .I0(_01395_[0]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01398_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04497_ (
    .I0(_01662_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [31]),
    .O(_01663_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _04498_ (
    .I0(\VexRiscv.CsrPlugin_mcause_exceptionCode [0]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_834 ),
    .I2(_01661_[2]),
    .I3(_01661_[3]),
    .O(_01662_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04499_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [0]),
    .I2(\VexRiscv.CsrPlugin_mepc [0]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01661_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h07ff)
  ) _04500_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_4032 ),
    .I1(\VexRiscv.externalInterruptArray_regNext [0]),
    .I2(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I3(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [0]),
    .O(_01661_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _04501_ (
    .I0(\VexRiscv.when_CsrPlugin_l1390 ),
    .I1(\VexRiscv.CsrPlugin_mepc [1]),
    .I2(_01771_[2]),
    .I3(_01398_[2]),
    .O(_01063_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04502_ (
    .I0(_01770_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [30]),
    .O(_01771_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04503_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_834 ),
    .I1(\VexRiscv.CsrPlugin_mcause_exceptionCode [1]),
    .I2(\VexRiscv.CsrPlugin_mepc [1]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01769_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04504_ (
    .I0(_01872_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [29]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04505_ (
    .I0(_01684_[0]),
    .I1(_01684_[1]),
    .O(_01872_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04506_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_834 ),
    .I1(\VexRiscv.CsrPlugin_mcause_exceptionCode [2]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_01684_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04507_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [2]),
    .I2(\VexRiscv.CsrPlugin_mepc [2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01684_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04508_ (
    .I0(_01879_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [2]),
    .I2(_01398_[2]),
    .O(_01074_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04509_ (
    .I0(\VexRiscv.CsrPlugin_mepc [2]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [2]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01879_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04510_ (
    .I0(_01864_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3]),
    .I2(_01398_[2]),
    .O(_01077_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04511_ (
    .I0(\VexRiscv.CsrPlugin_mepc [3]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [3]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01864_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04512_ (
    .I0(_01791_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [27]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04513_ (
    .I0(\VexRiscv.CsrPlugin_mtval [4]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01772_[2]),
    .O(_01791_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04514_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I1(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [4]),
    .I2(\VexRiscv.CsrPlugin_mepc [4]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01772_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04515_ (
    .I0(_01873_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [4]),
    .I2(_01398_[2]),
    .O(_01078_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04516_ (
    .I0(\VexRiscv.CsrPlugin_mepc [4]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [4]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01873_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04517_ (
    .I0(_01679_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [26]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04518_ (
    .I0(\VexRiscv.CsrPlugin_mtval [5]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01678_[2]),
    .O(_01679_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04519_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I1(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [5]),
    .I2(\VexRiscv.CsrPlugin_mepc [5]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01678_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04520_ (
    .I0(_01867_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [5]),
    .I2(_01398_[2]),
    .O(_01079_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04521_ (
    .I0(\VexRiscv.CsrPlugin_mepc [5]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [5]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01867_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04522_ (
    .I0(_01677_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [25]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04523_ (
    .I0(\VexRiscv.CsrPlugin_mtval [6]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01636_[2]),
    .O(_01677_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04524_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I1(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [6]),
    .I2(\VexRiscv.CsrPlugin_mepc [6]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01636_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04525_ (
    .I0(_01773_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [6]),
    .I2(_01398_[2]),
    .O(_01080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04526_ (
    .I0(\VexRiscv.CsrPlugin_mepc [6]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [6]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01773_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04527_ (
    .I0(_01682_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7]),
    .I2(_01398_[2]),
    .O(_01081_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04528_ (
    .I0(\VexRiscv.CsrPlugin_mepc [7]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [7]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01682_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04529_ (
    .I0(_01580_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [23]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04530_ (
    .I0(\VexRiscv.CsrPlugin_mtval [8]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01579_[2]),
    .O(_01580_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04531_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I1(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [8]),
    .I2(\VexRiscv.CsrPlugin_mepc [8]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01579_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04532_ (
    .I0(_01581_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [8]),
    .I2(_01398_[2]),
    .O(_01082_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04533_ (
    .I0(\VexRiscv.CsrPlugin_mepc [8]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [8]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01581_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04534_ (
    .I0(_01577_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [22]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04535_ (
    .I0(\VexRiscv.CsrPlugin_mtval [9]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01576_[2]),
    .O(_01577_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04536_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I1(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [9]),
    .I2(\VexRiscv.CsrPlugin_mepc [9]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01576_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04537_ (
    .I0(_01774_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [9]),
    .I2(_01398_[2]),
    .O(_01083_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04538_ (
    .I0(\VexRiscv.CsrPlugin_mepc [9]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [9]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01774_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04539_ (
    .I0(_01494_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [21]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04540_ (
    .I0(\VexRiscv.CsrPlugin_mtval [10]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01492_[2]),
    .O(_01494_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04541_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I1(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [10]),
    .I2(\VexRiscv.CsrPlugin_mepc [10]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01492_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04542_ (
    .I0(_01495_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [10]),
    .I2(_01398_[2]),
    .O(_01053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04543_ (
    .I0(\VexRiscv.CsrPlugin_mepc [10]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [10]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01495_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04544_ (
    .I0(_01582_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [20]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _04545_ (
    .I0(_01498_[0]),
    .I1(_01498_[1]),
    .I2(_01498_[2]),
    .O(_01582_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04546_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_836 ),
    .I1(\VexRiscv.CsrPlugin_mip_MEIP ),
    .I2(\VexRiscv.CsrPlugin_mstatus_MPP [0]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_768 ),
    .O(_01498_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04547_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [11]),
    .I2(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I3(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [11]),
    .O(_01498_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04548_ (
    .I0(\VexRiscv.CsrPlugin_mie_MEIE ),
    .I1(\VexRiscv.execute_CsrPlugin_csr_772 ),
    .I2(\VexRiscv.CsrPlugin_mepc [11]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01498_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04549_ (
    .I0(_01775_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11]),
    .I2(_01398_[2]),
    .O(_01054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04550_ (
    .I0(\VexRiscv.CsrPlugin_mepc [11]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [11]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01775_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04551_ (
    .I0(_01496_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [19]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _04552_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_3264 ),
    .I1(_01490_[1]),
    .I2(_01490_[2]),
    .O(_01496_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04553_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [12]),
    .I2(\VexRiscv.CsrPlugin_mstatus_MPP [1]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_768 ),
    .O(_01490_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04554_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [12]),
    .I2(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I3(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [12]),
    .O(_01490_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _04555_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I1(\VexRiscv.execute_RS1 [12]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04556_ (
    .I0(_01497_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12]),
    .I2(_01398_[2]),
    .O(_01055_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04557_ (
    .I0(\VexRiscv.CsrPlugin_mepc [12]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [12]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01497_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04558_ (
    .I0(_01481_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [18]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04559_ (
    .I0(\VexRiscv.CsrPlugin_mtval [13]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01480_[2]),
    .O(_01481_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04560_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I1(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [13]),
    .I2(\VexRiscv.CsrPlugin_mepc [13]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01480_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _04561_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv.execute_RS1 [13]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04562_ (
    .I0(_01491_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [13]),
    .I2(_01398_[2]),
    .O(_01056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04563_ (
    .I0(\VexRiscv.CsrPlugin_mepc [13]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [13]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01491_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04564_ (
    .I0(_01479_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [17]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04565_ (
    .I0(\VexRiscv.CsrPlugin_mtval [14]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01478_[2]),
    .O(_01479_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04566_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I1(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [14]),
    .I2(\VexRiscv.CsrPlugin_mepc [14]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01478_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _04567_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [14]),
    .I1(\VexRiscv.execute_RS1 [14]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04568_ (
    .I0(_01486_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [14]),
    .I2(_01398_[2]),
    .O(_01057_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04569_ (
    .I0(\VexRiscv.CsrPlugin_mepc [14]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [14]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01486_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04570_ (
    .I0(_01475_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [16]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04571_ (
    .I0(\VexRiscv.CsrPlugin_mtval [15]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01472_[2]),
    .O(_01475_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04572_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I1(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [15]),
    .I2(\VexRiscv.CsrPlugin_mepc [15]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01472_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _04573_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [15]),
    .I1(\VexRiscv.execute_RS1 [15]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04574_ (
    .I0(_01483_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [15]),
    .I2(_01398_[2]),
    .O(_01058_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04575_ (
    .I0(\VexRiscv.CsrPlugin_mepc [15]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [15]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01483_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04576_ (
    .I0(_01470_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [15]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04577_ (
    .I0(\VexRiscv.CsrPlugin_mtval [16]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01469_[2]),
    .O(_01470_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04578_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I1(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [16]),
    .I2(\VexRiscv.CsrPlugin_mepc [16]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01469_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _04579_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [16]),
    .I1(\VexRiscv.execute_RS1 [16]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04580_ (
    .I0(_01474_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [16]),
    .I2(_01398_[2]),
    .O(_01059_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04581_ (
    .I0(\VexRiscv.CsrPlugin_mepc [16]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [16]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01474_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04582_ (
    .I0(_01467_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [14]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04583_ (
    .I0(\VexRiscv.CsrPlugin_mtval [17]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01466_[2]),
    .O(_01467_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04584_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I1(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [17]),
    .I2(\VexRiscv.CsrPlugin_mepc [17]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01466_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _04585_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [17]),
    .I1(\VexRiscv.execute_RS1 [17]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04586_ (
    .I0(_01471_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [17]),
    .I2(_01398_[2]),
    .O(_01060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04587_ (
    .I0(\VexRiscv.CsrPlugin_mepc [17]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [17]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01471_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04588_ (
    .I0(_01463_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [13]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04589_ (
    .I0(\VexRiscv.CsrPlugin_mtval [18]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01462_[2]),
    .O(_01463_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04590_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I1(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [18]),
    .I2(\VexRiscv.CsrPlugin_mepc [18]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01462_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _04591_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [18]),
    .I1(\VexRiscv.execute_RS1 [18]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04592_ (
    .I0(_01468_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [18]),
    .I2(_01398_[2]),
    .O(_01061_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04593_ (
    .I0(\VexRiscv.CsrPlugin_mepc [18]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [18]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01468_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04594_ (
    .I0(_01461_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [19]),
    .I2(_01398_[2]),
    .O(_01062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04595_ (
    .I0(\VexRiscv.CsrPlugin_mepc [19]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [19]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01461_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04596_ (
    .I0(_01450_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [11]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04597_ (
    .I0(\VexRiscv.CsrPlugin_mtval [20]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01449_[2]),
    .O(_01450_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04598_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I1(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [20]),
    .I2(\VexRiscv.CsrPlugin_mepc [20]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01449_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _04599_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [20]),
    .I1(\VexRiscv.execute_RS1 [20]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04600_ (
    .I0(_01451_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [20]),
    .I2(_01398_[2]),
    .O(_01064_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04601_ (
    .I0(\VexRiscv.CsrPlugin_mepc [20]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [20]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01451_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04602_ (
    .I0(_01984_[2]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [10]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04603_ (
    .I0(\VexRiscv.CsrPlugin_mtval [21]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01664_[2]),
    .O(_01984_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04604_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I1(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [21]),
    .I2(\VexRiscv.CsrPlugin_mepc [21]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01664_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _04605_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [21]),
    .I1(\VexRiscv.execute_RS1 [21]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04606_ (
    .I0(_02749_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [21]),
    .I2(_01398_[2]),
    .O(_01065_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04607_ (
    .I0(\VexRiscv.CsrPlugin_mepc [21]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [21]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_02749_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04608_ (
    .I0(_01444_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [22]),
    .I2(_01398_[2]),
    .O(_01066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04609_ (
    .I0(\VexRiscv.CsrPlugin_mepc [22]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [22]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01444_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04610_ (
    .I0(_01458_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [23]),
    .I2(_01398_[2]),
    .O(_01067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04611_ (
    .I0(\VexRiscv.CsrPlugin_mepc [23]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [23]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01458_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04612_ (
    .I0(_01441_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [7]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04613_ (
    .I0(\VexRiscv.CsrPlugin_mtval [24]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01440_[2]),
    .O(_01441_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04614_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I1(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [24]),
    .I2(\VexRiscv.CsrPlugin_mepc [24]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01440_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _04615_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [24]),
    .I1(\VexRiscv.execute_RS1 [24]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04616_ (
    .I0(_01448_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [24]),
    .I2(_01398_[2]),
    .O(_01068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04617_ (
    .I0(\VexRiscv.CsrPlugin_mepc [24]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [24]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01448_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04618_ (
    .I0(_01430_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [6]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0700)
  ) _04619_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [25]),
    .I2(\VexRiscv.execute_CsrPlugin_csr_3264 ),
    .I3(_01429_[3]),
    .O(_01430_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04620_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [25]),
    .I2(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I3(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [25]),
    .O(_01429_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _04621_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [25]),
    .I1(\VexRiscv.execute_RS1 [25]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04622_ (
    .I0(_01445_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [25]),
    .I2(_01398_[2]),
    .O(_01069_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04623_ (
    .I0(\VexRiscv.CsrPlugin_mepc [25]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [25]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01445_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04624_ (
    .I0(_01428_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [26]),
    .I2(_01398_[2]),
    .O(_01070_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04625_ (
    .I0(\VexRiscv.CsrPlugin_mepc [26]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [26]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01428_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04626_ (
    .I0(_01423_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [27]),
    .I2(_01398_[2]),
    .O(_01071_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04627_ (
    .I0(\VexRiscv.CsrPlugin_mepc [27]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [27]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01423_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04628_ (
    .I0(_01439_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [28]),
    .I2(_01398_[2]),
    .O(_01072_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04629_ (
    .I0(\VexRiscv.CsrPlugin_mepc [28]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [28]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01439_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04630_ (
    .I0(_01420_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [2]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04631_ (
    .I0(\VexRiscv.CsrPlugin_mtval [29]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01417_[2]),
    .O(_01420_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04632_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I1(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [29]),
    .I2(\VexRiscv.CsrPlugin_mepc [29]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01417_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _04633_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [29]),
    .I1(\VexRiscv.execute_RS1 [29]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04634_ (
    .I0(_02748_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [29]),
    .I2(_01398_[2]),
    .O(_01073_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04635_ (
    .I0(\VexRiscv.CsrPlugin_mepc [29]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [29]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_02748_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04636_ (
    .I0(_01391_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [1]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _04637_ (
    .I0(\VexRiscv.CsrPlugin_mtval [30]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01384_[2]),
    .O(_01391_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04638_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I1(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [30]),
    .I2(\VexRiscv.CsrPlugin_mepc [30]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01384_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _04639_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [30]),
    .I1(\VexRiscv.execute_RS1 [30]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04640_ (
    .I0(_01425_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [30]),
    .I2(_01398_[2]),
    .O(_01075_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04641_ (
    .I0(\VexRiscv.CsrPlugin_mepc [30]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [30]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01425_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _04642_ (
    .I0(_01397_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [0]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04643_ (
    .I0(_01396_[0]),
    .I1(_01396_[1]),
    .O(_01397_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04644_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_834 ),
    .I1(\VexRiscv.CsrPlugin_mcause_interrupt ),
    .I2(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I3(\VexRiscv.CsrPlugin_mtval [31]),
    .O(_01396_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04645_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I1(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [31]),
    .I2(\VexRiscv.CsrPlugin_mepc [31]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_01396_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _04646_ (
    .I0(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I1(\VexRiscv.execute_RS1 [31]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04647_ (
    .I0(_01398_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [31]),
    .I2(_01398_[2]),
    .O(_01076_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04648_ (
    .I0(\VexRiscv.CsrPlugin_mepc [31]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [31]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_01398_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hef)
  ) _04649_ (
    .I0(_01304_[0]),
    .I1(_02434_[1]),
    .I2(_02434_[2]),
    .O(_00848_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7077)
  ) _04650_ (
    .I0(builder_slaves[1]),
    .I1(main_basesoc_ram_bus_ram_bus_dat_r[6]),
    .I2(_02432_[2]),
    .I3(_01299_[3]),
    .O(_02434_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _04651_ (
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[6]),
    .I1(builder_csr_bankarray_interface2_bank_bus_dat_r[6]),
    .I2(builder_csr_bankarray_interface3_bank_bus_dat_r[6]),
    .I3(_01665_[3]),
    .O(_02432_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04652_ (
    .I0(builder_csr_bankarray_dat_r[6]),
    .I1(builder_csr_bankarray_sel_r),
    .I2(builder_csr_bankarray_interface0_bank_bus_dat_r[6]),
    .I3(builder_csr_bankarray_interface1_bank_bus_dat_r[6]),
    .O(_01665_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04653_ (
    .I0(_02433_[0]),
    .I1(_02433_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_02434_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04654_ (
    .I0(_02430_[0]),
    .I1(_02430_[1]),
    .I2(_01300_[2]),
    .O(_02433_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04655_ (
    .I0(_01304_[0]),
    .I1(_02429_[1]),
    .O(_00849_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04656_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[7]),
    .I1(builder_slaves[1]),
    .I2(_02428_[2]),
    .I3(_02428_[3]),
    .O(_02429_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04657_ (
    .I0(_01796_[0]),
    .I1(_01796_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_02428_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04658_ (
    .I0(_01795_[0]),
    .I1(_01795_[1]),
    .I2(_01300_[2]),
    .O(_01796_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hb0)
  ) _04659_ (
    .I0(builder_csr_bankarray_interface2_bank_bus_dat_r[7]),
    .I1(_02427_[1]),
    .I2(_01299_[3]),
    .O(_02428_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _04660_ (
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[7]),
    .I1(builder_csr_bankarray_interface1_bank_bus_dat_r[7]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[7]),
    .I3(builder_csr_bankarray_interface3_bank_bus_dat_r[7]),
    .O(_02427_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04661_ (
    .I0(_01304_[0]),
    .I1(_02425_[1]),
    .O(_00850_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04662_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[8]),
    .I1(builder_slaves[1]),
    .I2(_02423_[2]),
    .I3(_02423_[3]),
    .O(_02425_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04663_ (
    .I0(_01777_[0]),
    .I1(_01777_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_02423_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04664_ (
    .I0(_01776_[0]),
    .I1(_01776_[1]),
    .I2(_01300_[2]),
    .O(_01777_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04665_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[8]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[8]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[8]),
    .I3(_01299_[3]),
    .O(_02423_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04666_ (
    .I0(_01304_[0]),
    .I1(_02421_[1]),
    .O(_00851_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04667_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[9]),
    .I1(builder_slaves[1]),
    .I2(_02419_[2]),
    .I3(_02419_[3]),
    .O(_02421_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04668_ (
    .I0(_02418_[0]),
    .I1(_02418_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_02419_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04669_ (
    .I0(_01666_[0]),
    .I1(_01666_[1]),
    .I2(_01300_[2]),
    .O(_02418_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04670_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[9]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[9]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[9]),
    .I3(_01299_[3]),
    .O(_02419_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04671_ (
    .I0(_01304_[0]),
    .I1(_02426_[1]),
    .O(_00852_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04672_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[10]),
    .I1(builder_slaves[1]),
    .I2(_02417_[2]),
    .I3(_02417_[3]),
    .O(_02426_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04673_ (
    .I0(_02416_[0]),
    .I1(_02416_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_02417_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04674_ (
    .I0(_02415_[0]),
    .I1(_02415_[1]),
    .I2(_01300_[2]),
    .O(_02416_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04675_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[10]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[10]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[10]),
    .I3(_01299_[3]),
    .O(_02417_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04676_ (
    .I0(_01304_[0]),
    .I1(_02424_[1]),
    .O(_00853_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04677_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[11]),
    .I1(builder_slaves[1]),
    .I2(_02420_[2]),
    .I3(_02420_[3]),
    .O(_02424_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04678_ (
    .I0(_02414_[0]),
    .I1(_02414_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_02420_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04679_ (
    .I0(_02413_[0]),
    .I1(_02413_[1]),
    .I2(_01300_[2]),
    .O(_02414_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04680_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[11]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[11]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[11]),
    .I3(_01299_[3]),
    .O(_02420_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04681_ (
    .I0(_01304_[0]),
    .I1(_01781_[1]),
    .O(_00854_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04682_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[12]),
    .I1(builder_slaves[1]),
    .I2(_01780_[2]),
    .I3(_01780_[3]),
    .O(_01781_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04683_ (
    .I0(_01779_[0]),
    .I1(_01779_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_01780_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04684_ (
    .I0(_01778_[0]),
    .I1(_01778_[1]),
    .I2(_01300_[2]),
    .O(_01779_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04685_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[12]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[12]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[12]),
    .I3(_01299_[3]),
    .O(_01780_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04686_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[7]),
    .I1(_01131_[7]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00287_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04687_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[4]),
    .I1(_01131_[4]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00284_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _04688_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[1]),
    .I1(_01131_[1]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00281_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _04689_ (
    .I0(sys_rst),
    .I1(_01317_[0]),
    .O(_00277_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _04690_ (
    .I0(_01386_[2]),
    .I1(_02324_[2]),
    .O(_00276_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _04691_ (
    .I0(sys_rst),
    .I1(_01347_[1]),
    .I2(_01344_[0]),
    .O(_00273_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04692_ (
    .I0(_01346_[0]),
    .I1(_01346_[1]),
    .I2(_01346_[2]),
    .I3(_01346_[3]),
    .O(_00270_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04693_ (
    .I0(_01338_[0]),
    .I1(_01345_[1]),
    .O(_01346_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04694_ (
    .I0(_01344_[0]),
    .I1(_01337_[2]),
    .O(_01345_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04695_ (
    .I0(_02397_[0]),
    .I1(_02397_[1]),
    .I2(_01346_[2]),
    .I3(_01346_[3]),
    .O(_00267_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _04696_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[31]),
    .I2(_01338_[2]),
    .I3(_01338_[3]),
    .O(_00264_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04697_ (
    .I0(_01334_[0]),
    .I1(builder_csr_bankarray_csrbank3_value_w[31]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[31]),
    .O(_01338_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _04698_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[28]),
    .I2(_02205_[2]),
    .I3(_01338_[3]),
    .O(_00261_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04699_ (
    .I0(_01334_[0]),
    .I1(builder_csr_bankarray_csrbank3_value_w[28]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[28]),
    .O(_02205_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _04700_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[25]),
    .I2(_02484_[2]),
    .I3(_01338_[3]),
    .O(_00258_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _04701_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[25]),
    .I1(_01334_[0]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[25]),
    .O(_02484_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04702_ (
    .I0(_01304_[0]),
    .I1(_02204_[1]),
    .O(_00855_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04703_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[13]),
    .I1(builder_slaves[1]),
    .I2(_02200_[2]),
    .I3(_02200_[3]),
    .O(_02204_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04704_ (
    .I0(_02199_[0]),
    .I1(_02199_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_02200_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04705_ (
    .I0(_01667_[0]),
    .I1(_01667_[1]),
    .I2(_01300_[2]),
    .O(_02199_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04706_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[13]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[13]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[13]),
    .I3(_01299_[3]),
    .O(_02200_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04707_ (
    .I0(_01304_[0]),
    .I1(_01309_[1]),
    .O(_00856_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04708_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[14]),
    .I1(builder_slaves[1]),
    .I2(_01308_[2]),
    .I3(_01308_[3]),
    .O(_01309_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04709_ (
    .I0(_01307_[0]),
    .I1(_01307_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_01308_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04710_ (
    .I0(_01306_[0]),
    .I1(_01306_[1]),
    .I2(_01300_[2]),
    .O(_01307_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04711_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[14]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[14]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[14]),
    .I3(_01299_[3]),
    .O(_01308_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04712_ (
    .I0(_01304_[0]),
    .I1(_02206_[1]),
    .O(_00857_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04713_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[15]),
    .I1(builder_slaves[1]),
    .I2(_02203_[2]),
    .I3(_02203_[3]),
    .O(_02206_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04714_ (
    .I0(_02202_[0]),
    .I1(_02202_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_02203_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04715_ (
    .I0(_02201_[0]),
    .I1(_02201_[1]),
    .I2(_01300_[2]),
    .O(_02202_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04716_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[15]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[15]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[15]),
    .I3(_01299_[3]),
    .O(_02203_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04717_ (
    .I0(_01304_[0]),
    .I1(_01785_[1]),
    .O(_00858_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04718_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[16]),
    .I1(builder_slaves[1]),
    .I2(_01784_[2]),
    .I3(_01784_[3]),
    .O(_01785_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04719_ (
    .I0(_01783_[0]),
    .I1(_01783_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_01784_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04720_ (
    .I0(_01782_[0]),
    .I1(_01782_[1]),
    .I2(_01300_[2]),
    .O(_01783_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04721_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[16]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[16]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[16]),
    .I3(_01299_[3]),
    .O(_01784_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04722_ (
    .I0(_01304_[0]),
    .I1(_02120_[1]),
    .O(_00859_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04723_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[17]),
    .I1(builder_slaves[1]),
    .I2(_01670_[2]),
    .I3(_01670_[3]),
    .O(_02120_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04724_ (
    .I0(_01669_[0]),
    .I1(_01669_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_01670_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04725_ (
    .I0(_01668_[0]),
    .I1(_01668_[1]),
    .I2(_01300_[2]),
    .O(_01669_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04726_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[17]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[17]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[17]),
    .I3(_01299_[3]),
    .O(_01670_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04727_ (
    .I0(_01304_[0]),
    .I1(_02117_[1]),
    .O(_00860_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04728_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[18]),
    .I1(builder_slaves[1]),
    .I2(_02113_[2]),
    .I3(_02113_[3]),
    .O(_02117_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04729_ (
    .I0(_01798_[0]),
    .I1(_01798_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_02113_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04730_ (
    .I0(_01797_[0]),
    .I1(_01797_[1]),
    .I2(_01300_[2]),
    .O(_01798_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04731_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[18]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[18]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[18]),
    .I3(_01299_[3]),
    .O(_02113_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04732_ (
    .I0(_01304_[0]),
    .I1(_02110_[1]),
    .O(_00861_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04733_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[19]),
    .I1(builder_slaves[1]),
    .I2(_02109_[2]),
    .I3(_02109_[3]),
    .O(_02110_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04734_ (
    .I0(_02108_[0]),
    .I1(_02108_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_02109_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04735_ (
    .I0(_01786_[0]),
    .I1(_01786_[1]),
    .I2(_01300_[2]),
    .O(_02108_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04736_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[19]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[19]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[19]),
    .I3(_01299_[3]),
    .O(_02109_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04737_ (
    .I0(_01304_[0]),
    .I1(_02119_[1]),
    .O(_00862_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04738_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[20]),
    .I1(builder_slaves[1]),
    .I2(_02118_[2]),
    .I3(_02118_[3]),
    .O(_02119_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04739_ (
    .I0(_01379_[0]),
    .I1(_01379_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_02118_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04740_ (
    .I0(_01378_[0]),
    .I1(_01378_[1]),
    .I2(_01300_[2]),
    .O(_01379_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04741_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[20]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[20]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[20]),
    .I3(_01299_[3]),
    .O(_02118_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04742_ (
    .I0(_01304_[0]),
    .I1(_02116_[1]),
    .O(_00863_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04743_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[21]),
    .I1(builder_slaves[1]),
    .I2(_02112_[2]),
    .I3(_02112_[3]),
    .O(_02116_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04744_ (
    .I0(_02111_[0]),
    .I1(_02111_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_02112_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04745_ (
    .I0(_01905_[0]),
    .I1(_01905_[1]),
    .I2(_01300_[2]),
    .O(_02111_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04746_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[21]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[21]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[21]),
    .I3(_01299_[3]),
    .O(_02112_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04747_ (
    .I0(_01304_[0]),
    .I1(_01802_[1]),
    .O(_00864_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04748_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[22]),
    .I1(builder_slaves[1]),
    .I2(_01801_[2]),
    .I3(_01801_[3]),
    .O(_01802_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04749_ (
    .I0(_01800_[0]),
    .I1(_01800_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_01801_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04750_ (
    .I0(_01799_[0]),
    .I1(_01799_[1]),
    .I2(_01300_[2]),
    .O(_01800_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04751_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[22]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[22]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[22]),
    .I3(_01299_[3]),
    .O(_01801_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04752_ (
    .I0(_01304_[0]),
    .I1(_02409_[1]),
    .O(_00865_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04753_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[23]),
    .I1(builder_slaves[1]),
    .I2(_01789_[2]),
    .I3(_01789_[3]),
    .O(_02409_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04754_ (
    .I0(_01788_[0]),
    .I1(_01788_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_01789_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04755_ (
    .I0(_01787_[0]),
    .I1(_01787_[1]),
    .I2(_01300_[2]),
    .O(_01788_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04756_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[23]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[23]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[23]),
    .I3(_01299_[3]),
    .O(_01789_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04757_ (
    .I0(_01304_[0]),
    .I1(_01900_[1]),
    .O(_00866_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04758_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[24]),
    .I1(builder_slaves[1]),
    .I2(_01899_[2]),
    .I3(_01899_[3]),
    .O(_01900_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04759_ (
    .I0(_01672_[0]),
    .I1(_01672_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_01899_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04760_ (
    .I0(_01671_[0]),
    .I1(_01671_[1]),
    .I2(_01300_[2]),
    .O(_01672_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04761_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[24]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[24]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[24]),
    .I3(_01299_[3]),
    .O(_01899_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04762_ (
    .I0(_01304_[0]),
    .I1(_02321_[1]),
    .O(_00867_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04763_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[25]),
    .I1(builder_slaves[1]),
    .I2(_02320_[2]),
    .I3(_02320_[3]),
    .O(_02321_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04764_ (
    .I0(_02319_[0]),
    .I1(_02319_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_02320_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04765_ (
    .I0(_01803_[0]),
    .I1(_01803_[1]),
    .I2(_01300_[2]),
    .O(_02319_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04766_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[25]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[25]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[25]),
    .I3(_01299_[3]),
    .O(_02320_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04767_ (
    .I0(_01304_[0]),
    .I1(_01904_[1]),
    .O(_00868_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04768_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[26]),
    .I1(builder_slaves[1]),
    .I2(_01903_[2]),
    .I3(_01903_[3]),
    .O(_01904_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04769_ (
    .I0(_01902_[0]),
    .I1(_01902_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_01903_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04770_ (
    .I0(_01901_[0]),
    .I1(_01901_[1]),
    .I2(_01300_[2]),
    .O(_01902_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04771_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[26]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[26]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[26]),
    .I3(_01299_[3]),
    .O(_01903_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04772_ (
    .I0(_01304_[0]),
    .I1(_02107_[1]),
    .O(_00869_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04773_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[27]),
    .I1(builder_slaves[1]),
    .I2(_02106_[2]),
    .I3(_02106_[3]),
    .O(_02107_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04774_ (
    .I0(_02105_[0]),
    .I1(_02105_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_02106_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04775_ (
    .I0(_02104_[0]),
    .I1(_02104_[1]),
    .I2(_01300_[2]),
    .O(_02105_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04776_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[27]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[27]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[27]),
    .I3(_01299_[3]),
    .O(_02106_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04777_ (
    .I0(_01304_[0]),
    .I1(_01676_[1]),
    .O(_00870_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04778_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[28]),
    .I1(builder_slaves[1]),
    .I2(_01675_[2]),
    .I3(_01675_[3]),
    .O(_01676_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04779_ (
    .I0(_01674_[0]),
    .I1(_01674_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_01675_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04780_ (
    .I0(_01673_[0]),
    .I1(_01673_[1]),
    .I2(_01300_[2]),
    .O(_01674_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04781_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[28]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[28]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[28]),
    .I3(_01299_[3]),
    .O(_01675_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04782_ (
    .I0(_01304_[0]),
    .I1(_02310_[1]),
    .O(_00871_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04783_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[29]),
    .I1(builder_slaves[1]),
    .I2(_01687_[2]),
    .I3(_01687_[3]),
    .O(_02310_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04784_ (
    .I0(_01686_[0]),
    .I1(_01686_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_01687_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04785_ (
    .I0(_01685_[0]),
    .I1(_01685_[1]),
    .I2(_01300_[2]),
    .O(_01686_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04786_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[29]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[29]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[29]),
    .I3(_01299_[3]),
    .O(_01687_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04787_ (
    .I0(_01304_[0]),
    .I1(_02308_[1]),
    .O(_00872_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04788_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[30]),
    .I1(builder_slaves[1]),
    .I2(_02307_[2]),
    .I3(_02307_[3]),
    .O(_02308_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04789_ (
    .I0(_01689_[0]),
    .I1(_01689_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_02307_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04790_ (
    .I0(_01688_[0]),
    .I1(_01688_[1]),
    .I2(_01300_[2]),
    .O(_01689_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04791_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[30]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[30]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[30]),
    .I3(_01299_[3]),
    .O(_02307_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _04792_ (
    .I0(_01304_[0]),
    .I1(_02306_[1]),
    .O(_00873_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _04793_ (
    .I0(main_basesoc_ram_bus_ram_bus_dat_r[31]),
    .I1(builder_slaves[1]),
    .I2(_02305_[2]),
    .I3(_02305_[3]),
    .O(_02306_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _04794_ (
    .I0(_02304_[0]),
    .I1(_02304_[1]),
    .I2(_01301_[2]),
    .I3(builder_slaves[0]),
    .O(_02305_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04795_ (
    .I0(_01690_[0]),
    .I1(_01690_[1]),
    .I2(_01300_[2]),
    .O(_02304_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04796_ (
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[31]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[31]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[31]),
    .I3(_01299_[3]),
    .O(_02305_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _04797_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .I1(_02309_[1]),
    .I2(_01375_[3]),
    .I3(_01810_[2]),
    .O(_00874_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _04798_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_valid ),
    .I1(_01325_[1]),
    .O(_02309_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04799_ (
    .I0(\VexRiscv.lastStageIsValid ),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_valid ),
    .O(_01810_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0eff)
  ) _04800_ (
    .I0(\VexRiscv.when_CsrPlugin_l1390 ),
    .I1(\VexRiscv.CsrPlugin_mstatus_MPP [0]),
    .I2(_01751_[3]),
    .I3(_02302_[3]),
    .O(_00875_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _04801_ (
    .I0(_01691_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11]),
    .I2(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12]),
    .I3(_01375_[3]),
    .O(_02302_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04802_ (
    .I0(_01395_[0]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_768 ),
    .O(_01691_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _04803_ (
    .I0(_01361_[1]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [28]),
    .I2(\VexRiscv._zz_lastStageRegFileWrite_payload_address [29]),
    .O(_01751_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0eff)
  ) _04804_ (
    .I0(\VexRiscv.when_CsrPlugin_l1390 ),
    .I1(\VexRiscv.CsrPlugin_mstatus_MPP [1]),
    .I2(_01751_[3]),
    .I3(_02302_[3]),
    .O(_00876_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _04805_ (
    .I0(_01712_[3]),
    .I1(_02301_[1]),
    .O(_00877_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04806_ (
    .I0(_02269_[0]),
    .I1(_01375_[3]),
    .O(_02301_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _04807_ (
    .I0(\VexRiscv.CsrPlugin_exceptionPendings_0 ),
    .I1(_01707_[1]),
    .I2(_01635_[1]),
    .I3(_01537_[1]),
    .O(_02269_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _04808_ (
    .I0(_01395_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3]),
    .I2(\VexRiscv.execute_CsrPlugin_csr_836 ),
    .O(_00878_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _04809_ (
    .I0(_02301_[1]),
    .I1(_01712_[3]),
    .I2(_02303_[2]),
    .O(_00879_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _04810_ (
    .I0(_01708_[3]),
    .I1(\VexRiscv.execute_arbitration_isStuck ),
    .I2(_01375_[3]),
    .O(_02303_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0e00)
  ) _04811_ (
    .I0(\VexRiscv.CsrPlugin_exceptionPendings_1 ),
    .I1(_01482_[0]),
    .I2(\VexRiscv.BranchPlugin_jumpInterface_valid ),
    .I3(_01536_[2]),
    .O(_01708_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _04812_ (
    .I0(_02300_[0]),
    .I1(_01375_[3]),
    .O(_00880_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7077)
  ) _04813_ (
    .I0(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .I1(_01708_[1]),
    .I2(\VexRiscv.execute_arbitration_isStuck ),
    .I3(_01708_[3]),
    .O(_02300_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he0)
  ) _04814_ (
    .I0(\VexRiscv.CsrPlugin_exceptionPendings_2 ),
    .I1(_01639_[2]),
    .I2(_01536_[2]),
    .O(_01708_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _04815_ (
    .I0(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .I1(_01708_[1]),
    .I2(_01375_[3]),
    .O(_00881_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb000)
  ) _04816_ (
    .I0(\VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0 ),
    .I1(\VexRiscv.execute_arbitration_isStuck ),
    .I2(_01535_[1]),
    .I3(_01753_[0]),
    .O(_00882_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04817_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [0]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00883_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hb0)
  ) _04818_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .I1(_01713_[1]),
    .I2(\VexRiscv.IBusCachedPlugin_fetchPc_booted ),
    .O(_01714_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04819_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [3]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [1]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00884_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04820_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [4]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [2]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00885_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04821_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [5]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [3]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00886_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04822_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [6]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [4]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00887_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04823_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [7]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [5]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00888_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04824_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [8]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [6]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00889_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04825_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [9]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [7]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00890_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04826_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [10]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [8]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00891_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04827_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [11]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [9]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00892_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04828_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [12]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [12]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00893_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04829_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [13]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [13]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00894_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04830_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [14]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [14]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00895_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04831_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [15]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [15]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00896_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04832_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [16]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [16]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00897_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _04833_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [4]),
    .I1(_02298_[1]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_00770_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _04834_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [3]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [3]),
    .I2(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32]),
    .O(_02298_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04835_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [17]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [17]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00898_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04836_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [18]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [18]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00899_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04837_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [19]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [19]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00900_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04838_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [20]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [20]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00901_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04839_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [21]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [21]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00902_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04840_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [22]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [22]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00903_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04841_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [23]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [23]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00904_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04842_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [24]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [24]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00905_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _04843_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[20]),
    .O(_00221_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _04844_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[17]),
    .O(_00218_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _04845_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[14]),
    .O(_00215_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04846_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [25]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [25]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00906_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04847_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [26]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [26]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00907_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04848_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [27]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [27]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00908_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04849_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [28]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [28]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00909_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04850_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [29]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [29]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00910_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04851_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [30]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [30]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00911_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04852_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_isIoAccess ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [31]),
    .I2(_01714_[2]),
    .I3(_01375_[3]),
    .O(_00912_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04853_ (
    .I0(builder_rs232phytx_state),
    .I1(_01134_[29]),
    .O(_00046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _04854_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_valid ),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .I2(_02838_[2]),
    .I3(_01375_[3]),
    .O(_00916_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _04855_ (
    .I0(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .I1(_01715_[1]),
    .O(_02838_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff40)
  ) _04856_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .I1(_02270_[1]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_isValid ),
    .I3(_02270_[3]),
    .O(_00915_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0700)
  ) _04857_ (
    .I0(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid ),
    .I1(_01712_[3]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .I3(_01753_[0]),
    .O(_02270_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _04858_ (
    .I0(_02269_[0]),
    .I1(_01708_[1]),
    .I2(_02269_[2]),
    .I3(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .O(_02270_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _04859_ (
    .I0(_01708_[3]),
    .I1(_02268_[1]),
    .I2(_02268_[2]),
    .I3(_02268_[3]),
    .O(_02269_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _04860_ (
    .I0(\VexRiscv.CsrPlugin_jumpInterface_valid ),
    .I1(_01375_[3]),
    .I2(_02267_[2]),
    .O(_02268_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _04861_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.lineLoader_valid ),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_when_InstructionCache_l342 ),
    .I2(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ),
    .I3(\VexRiscv.IBusCachedPlugin_fetchPc_booted ),
    .O(_02267_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _04862_ (
    .I0(\VexRiscv.CsrPlugin_exceptionPendings_3 ),
    .I1(_01325_[1]),
    .I2(\VexRiscv.DBusCachedPlugin_redoBranch_valid ),
    .O(_02268_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04863_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [0]),
    .I1(_02691_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04864_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [0]),
    .I2(_02690_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_02691_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04865_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [0]),
    .I2(\VexRiscv._zz_decode_RS2_3 [31]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_02690_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _04866_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .O(_01716_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04867_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [1]),
    .I1(_01717_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04868_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [1]),
    .I2(_01716_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01717_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04869_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [1]),
    .I2(\VexRiscv._zz_decode_RS2_3 [30]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01716_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04870_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [2]),
    .I1(_02638_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04871_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [2]),
    .I2(_02637_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_02638_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04872_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [2]),
    .I2(\VexRiscv._zz_decode_RS2_3 [29]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_02637_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04873_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [3]),
    .I1(_01719_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04874_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [3]),
    .I2(_01718_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01719_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04875_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [3]),
    .I2(\VexRiscv._zz_decode_RS2_3 [28]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01718_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04876_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [4]),
    .I1(_02634_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04877_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [4]),
    .I2(_02633_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_02634_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04878_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [4]),
    .I2(\VexRiscv._zz_decode_RS2_3 [27]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_02633_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04879_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [5]),
    .I1(_01721_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04880_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [5]),
    .I2(_01720_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01721_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04881_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [5]),
    .I2(\VexRiscv._zz_decode_RS2_3 [26]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01720_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04882_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [6]),
    .I1(_01944_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04883_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [6]),
    .I2(_01943_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01944_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04884_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [6]),
    .I2(\VexRiscv._zz_decode_RS2_3 [25]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01943_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04885_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [7]),
    .I1(_01723_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04886_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [7]),
    .I2(_01722_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01723_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04887_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [7]),
    .I2(\VexRiscv._zz_decode_RS2_3 [24]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01722_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04888_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [8]),
    .I1(_02616_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04889_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [8]),
    .I2(_02615_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_02616_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04890_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [8]),
    .I2(\VexRiscv._zz_decode_RS2_3 [23]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_02615_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04891_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [9]),
    .I1(_01725_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04892_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [9]),
    .I2(_01724_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01725_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04893_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [9]),
    .I2(\VexRiscv._zz_decode_RS2_3 [22]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01724_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04894_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [10]),
    .I1(_02680_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04895_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [10]),
    .I2(_02679_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_02680_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04896_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [10]),
    .I2(\VexRiscv._zz_decode_RS2_3 [21]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_02679_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04897_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [11]),
    .I1(_01727_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04898_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [11]),
    .I2(_01726_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01727_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04899_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [11]),
    .I2(\VexRiscv._zz_decode_RS2_3 [20]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01726_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04900_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [12]),
    .I1(_01957_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04901_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [12]),
    .I2(_01956_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01957_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04902_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [12]),
    .I2(\VexRiscv._zz_decode_RS2_3 [19]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01956_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04903_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [13]),
    .I1(_01729_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04904_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [13]),
    .I2(_01728_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01729_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04905_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [13]),
    .I2(\VexRiscv._zz_decode_RS2_3 [18]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01728_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04906_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [14]),
    .I1(_01860_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04907_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [14]),
    .I2(_01859_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01860_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04908_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [14]),
    .I2(\VexRiscv._zz_decode_RS2_3 [17]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01859_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04909_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [15]),
    .I1(_01731_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04910_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [15]),
    .I2(_01730_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01731_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04911_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [15]),
    .I2(\VexRiscv._zz_decode_RS2_3 [16]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01730_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04912_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [16]),
    .I1(_02592_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04913_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [16]),
    .I2(_02591_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_02592_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04914_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [16]),
    .I2(\VexRiscv._zz_decode_RS2_3 [15]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_02591_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04915_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [17]),
    .I1(_01733_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04916_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [17]),
    .I2(_01732_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01733_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04917_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [17]),
    .I2(\VexRiscv._zz_decode_RS2_3 [14]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01732_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04918_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [18]),
    .I1(_01973_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04919_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [18]),
    .I2(_01972_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01973_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04920_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [18]),
    .I2(\VexRiscv._zz_decode_RS2_3 [13]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01972_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04921_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [19]),
    .I1(_01735_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04922_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [19]),
    .I2(_01734_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01735_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04923_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [19]),
    .I2(\VexRiscv._zz_decode_RS2_3 [12]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01734_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04924_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [20]),
    .I1(_01908_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04925_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [20]),
    .I2(_01907_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01908_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04926_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [20]),
    .I2(\VexRiscv._zz_decode_RS2_3 [11]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01907_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04927_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [21]),
    .I1(_01737_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04928_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [21]),
    .I2(_01736_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01737_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04929_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [21]),
    .I2(\VexRiscv._zz_decode_RS2_3 [10]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01736_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04930_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [22]),
    .I1(_02623_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04931_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [22]),
    .I2(_02622_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_02623_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04932_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [22]),
    .I2(\VexRiscv._zz_decode_RS2_3 [9]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_02622_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04933_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [23]),
    .I1(_01739_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04934_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [23]),
    .I2(_01738_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01739_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04935_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [23]),
    .I2(\VexRiscv._zz_decode_RS2_3 [8]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01738_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04936_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [24]),
    .I1(_01989_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04937_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [24]),
    .I2(_01988_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01989_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04938_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [24]),
    .I2(\VexRiscv._zz_decode_RS2_3 [7]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01988_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04939_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [25]),
    .I1(_01741_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04940_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [25]),
    .I2(_01740_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01741_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04941_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [25]),
    .I2(\VexRiscv._zz_decode_RS2_3 [6]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01740_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04942_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [26]),
    .I1(_01922_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04943_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [26]),
    .I2(_01921_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01922_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04944_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [26]),
    .I2(\VexRiscv._zz_decode_RS2_3 [5]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01921_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04945_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [27]),
    .I1(_01743_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04946_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [27]),
    .I2(_01742_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01743_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04947_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [27]),
    .I2(\VexRiscv._zz_decode_RS2_3 [4]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01742_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04948_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [28]),
    .I1(_02586_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04949_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [28]),
    .I2(_02585_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_02586_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04950_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [28]),
    .I2(\VexRiscv._zz_decode_RS2_3 [3]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_02585_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04951_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [29]),
    .I1(_01745_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04952_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [29]),
    .I2(_01744_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01745_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04953_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [29]),
    .I2(\VexRiscv._zz_decode_RS2_3 [2]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01744_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04954_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [30]),
    .I1(_02005_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04955_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [30]),
    .I2(_02004_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_02005_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04956_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [30]),
    .I2(\VexRiscv._zz_decode_RS2_3 [1]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_02004_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _04957_ (
    .I0(\VexRiscv.memory_DivPlugin_div_result [31]),
    .I1(_01747_[1]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .I3(\VexRiscv.execute_to_memory_IS_DIV ),
    .O(\VexRiscv._zz_decode_RS2_1 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7033)
  ) _04958_ (
    .I0(_01716_[0]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_rsp_isIoAccess ),
    .I2(_01746_[2]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_01747_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _04959_ (
    .I0(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_decode_RS2_3 [31]),
    .I2(\VexRiscv._zz_decode_RS2_3 [0]),
    .I3(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .O(_01746_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff80)
  ) _04960_ (
    .I0(\VexRiscv.IBusCachedPlugin_fetchPc_inc ),
    .I1(_02818_[1]),
    .I2(_01375_[3]),
    .I3(_02270_[3]),
    .O(_00917_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _04961_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .I1(_01713_[1]),
    .O(_02818_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04962_ (
    .I0(\VexRiscv.CsrPlugin_mie_MEIE ),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11]),
    .I2(_02455_[2]),
    .I3(_01375_[3]),
    .O(_00918_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hc500)
  ) _04963_ (
    .I0(_01752_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3]),
    .I2(_01691_[0]),
    .I3(_01375_[3]),
    .O(_00919_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fbb)
  ) _04964_ (
    .I0(\VexRiscv.when_CsrPlugin_l1390 ),
    .I1(\VexRiscv.CsrPlugin_mstatus_MIE ),
    .I2(\VexRiscv.CsrPlugin_mstatus_MPIE ),
    .I3(_01751_[3]),
    .O(_01752_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04965_ (
    .I0(_02270_[1]),
    .I1(_02810_[1]),
    .O(_00920_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _04966_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_isValid ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_isValid ),
    .I2(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .O(_02810_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _04967_ (
    .I0(\VexRiscv.IBusCachedPlugin_iBusRsp_readyForError ),
    .I1(\VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0 ),
    .I2(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .I3(_02808_[3]),
    .O(_00923_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04968_ (
    .I0(_01713_[1]),
    .I1(_01375_[3]),
    .O(_02808_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _04969_ (
    .I0(_01753_[0]),
    .I1(_01753_[1]),
    .I2(_01535_[1]),
    .O(_00924_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcacc)
  ) _04970_ (
    .I0(\VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1 ),
    .I1(\VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2 ),
    .I2(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .I3(_01535_[1]),
    .O(_01753_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hc500)
  ) _04971_ (
    .I0(_02809_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7]),
    .I2(_01691_[0]),
    .I3(_01375_[3]),
    .O(_00922_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0305)
  ) _04972_ (
    .I0(\VexRiscv.CsrPlugin_mstatus_MPIE ),
    .I1(\VexRiscv.CsrPlugin_mstatus_MIE ),
    .I2(_01751_[3]),
    .I3(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_02809_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04973_ (
    .I0(_01756_[0]),
    .I1(_01189_[2]),
    .O(_00928_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _04974_ (
    .I0(\VexRiscv.memory_DivPlugin_div_counter_value [0]),
    .I1(_01755_[1]),
    .I2(_01375_[3]),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .O(_01756_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _04975_ (
    .I0(_01754_[0]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .O(_01755_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h53ac)
  ) _04976_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [1]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [1]),
    .I2(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .I3(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .O(_01174_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h53ac)
  ) _04977_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [2]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [2]),
    .I2(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .I3(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .O(_01174_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h53ac)
  ) _04978_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [3]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [3]),
    .I2(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .I3(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .O(_01174_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3c5a)
  ) _04979_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [4]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [4]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .I3(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .O(_01174_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h53ac)
  ) _04980_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [5]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [5]),
    .I2(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .I3(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .O(_01174_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h53ac)
  ) _04981_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [6]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [6]),
    .I2(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .I3(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .O(_01174_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3c5a)
  ) _04982_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [7]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [7]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .I3(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .O(_01174_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3c5a)
  ) _04983_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [8]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [8]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .I3(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .O(_01174_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3c5a)
  ) _04984_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [9]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [9]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .I3(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .O(_01174_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h53ac)
  ) _04985_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [10]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [10]),
    .I2(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .I3(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .O(_01174_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h53ac)
  ) _04986_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [11]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [11]),
    .I2(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .I3(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .O(_01174_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h53ac)
  ) _04987_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [12]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [12]),
    .I2(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .I3(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .O(_01174_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h53ac)
  ) _04988_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [13]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [13]),
    .I2(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .I3(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .O(_01174_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h53ac)
  ) _04989_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [14]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [14]),
    .I2(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .I3(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .O(_01174_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3c5a)
  ) _04990_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [15]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [15]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .I3(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .O(_01174_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3c5a)
  ) _04991_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [16]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [16]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .I3(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .O(_01174_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h53ac)
  ) _04992_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [17]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [17]),
    .I2(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .I3(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .O(_01174_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h53ac)
  ) _04993_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [18]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [18]),
    .I2(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .I3(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .O(_01174_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3c5a)
  ) _04994_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [19]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [19]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .I3(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .O(_01174_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3c5a)
  ) _04995_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [20]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [20]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .I3(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .O(_01174_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3c5a)
  ) _04996_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [21]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [21]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .I3(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .O(_01174_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3c5a)
  ) _04997_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [22]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [22]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .I3(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .O(_01174_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3c5a)
  ) _04998_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [23]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [23]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .I3(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .O(_01174_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3c5a)
  ) _04999_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [24]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [24]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .I3(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .O(_01174_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3c5a)
  ) _05000_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [25]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [25]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .I3(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .O(_01174_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3c5a)
  ) _05001_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [26]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [26]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .I3(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .O(_01174_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3c5a)
  ) _05002_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [27]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [27]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .I3(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .O(_01174_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3c5a)
  ) _05003_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [28]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [28]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .I3(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .O(_01174_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3c5a)
  ) _05004_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [29]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [29]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .I3(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .O(_01174_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3c5a)
  ) _05005_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [30]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [30]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .I3(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .O(_01174_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3c5a)
  ) _05006_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [31]),
    .I1(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [31]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .I3(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .O(_01174_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3c5a)
  ) _05007_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [32]),
    .I1(\VexRiscv.memory_DivPlugin_accumulator [31]),
    .I2(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .I3(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .O(_01174_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _05008_ (
    .I0(_01756_[0]),
    .I1(_01189_[3]),
    .O(_00929_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _05009_ (
    .I0(_01756_[0]),
    .I1(_01189_[1]),
    .O(_00927_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _05010_ (
    .I0(_01756_[0]),
    .I1(_01189_[4]),
    .O(_00930_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _05011_ (
    .I0(_01756_[0]),
    .I1(_01189_[0]),
    .O(_00926_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _05012_ (
    .I0(_01756_[0]),
    .I1(_01189_[5]),
    .O(_00931_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05013_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [0]),
    .I1(_01663_[2]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00933_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05014_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [1]),
    .I1(_01771_[2]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00934_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _05015_ (
    .I0(_02268_[1]),
    .I1(_01375_[3]),
    .O(_00932_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05016_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [2]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [2]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00935_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05017_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [3]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00936_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _05018_ (
    .I0(builder_rs232phytx_state),
    .I1(_01134_[28]),
    .O(_00045_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05019_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [4]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [4]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00937_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05020_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [5]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [5]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00938_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05021_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [6]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [6]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00939_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05022_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [7]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00940_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05023_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [8]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [8]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00941_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _05024_ (
    .I0(builder_rs232phytx_state),
    .I1(_01134_[27]),
    .O(_00044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05025_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [21]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [21]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00954_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05026_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [10]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [10]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00943_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05027_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [11]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00944_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05028_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [9]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [9]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00942_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05029_ (
    .I0(\VexRiscv.CsrPlugin_interrupt_code [3]),
    .I1(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3]),
    .I2(\VexRiscv.CsrPlugin_hadException ),
    .O(\VexRiscv.CsrPlugin_trapCause [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05030_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [12]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00945_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _05031_ (
    .I0(_01757_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [20]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _05032_ (
    .I0(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .I1(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(_01757_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _05033_ (
    .I0(\VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2 ),
    .I1(_01757_[0]),
    .I2(_02807_[2]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05034_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [21]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [8]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(_02807_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfafc)
  ) _05035_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [22]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [9]),
    .I2(_01758_[2]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05036_ (
    .I0(_01757_[0]),
    .I1(\VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2 ),
    .O(_01758_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _05037_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [23]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [10]),
    .I2(_01758_[2]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _05038_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [24]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [11]),
    .I2(_01758_[2]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src2 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05039_ (
    .I0(_01758_[2]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [25]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src2 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05040_ (
    .I0(_01758_[2]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [26]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src2 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05041_ (
    .I0(_01758_[2]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [27]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src2 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05042_ (
    .I0(_01758_[2]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [28]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src2 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05043_ (
    .I0(_01758_[2]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [29]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src2 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05044_ (
    .I0(_01758_[2]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [30]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src2 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf011)
  ) _05045_ (
    .I0(_02804_[0]),
    .I1(\VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2 ),
    .I2(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I3(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src2 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05046_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(_02804_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf011)
  ) _05047_ (
    .I0(_01759_[0]),
    .I1(\VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2 ),
    .I2(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I3(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src2 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05048_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(_01759_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf011)
  ) _05049_ (
    .I0(_02806_[0]),
    .I1(\VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2 ),
    .I2(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I3(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src2 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05050_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [14]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(_02806_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf011)
  ) _05051_ (
    .I0(_02803_[0]),
    .I1(\VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2 ),
    .I2(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I3(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src2 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05052_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [15]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(_02803_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf011)
  ) _05053_ (
    .I0(_01760_[0]),
    .I1(\VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2 ),
    .I2(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I3(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src2 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05054_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [16]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(_01760_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf011)
  ) _05055_ (
    .I0(_02805_[0]),
    .I1(\VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2 ),
    .I2(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I3(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src2 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05056_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [17]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(_02805_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf011)
  ) _05057_ (
    .I0(_02802_[0]),
    .I1(\VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2 ),
    .I2(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I3(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src2 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05058_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [18]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(_02802_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf011)
  ) _05059_ (
    .I0(_01761_[0]),
    .I1(\VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2 ),
    .I2(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I3(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src2 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05060_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [19]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(_01761_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05061_ (
    .I0(_01758_[2]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .O(\VexRiscv.execute_BranchPlugin_branch_src2 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _05062_ (
    .I0(_01757_[0]),
    .I1(\VexRiscv.execute_RS1 [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _05063_ (
    .I0(_01757_[0]),
    .I1(\VexRiscv.execute_RS1 [1]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05064_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [2]),
    .I1(\VexRiscv.execute_RS1 [2]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05065_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [3]),
    .I1(\VexRiscv.execute_RS1 [3]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05066_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [4]),
    .I1(\VexRiscv.execute_RS1 [4]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05067_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [5]),
    .I1(\VexRiscv.execute_RS1 [5]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05068_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [6]),
    .I1(\VexRiscv.execute_RS1 [6]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05069_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [7]),
    .I1(\VexRiscv.execute_RS1 [7]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05070_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [8]),
    .I1(\VexRiscv.execute_RS1 [8]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05071_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [9]),
    .I1(\VexRiscv.execute_RS1 [9]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05072_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [10]),
    .I1(\VexRiscv.execute_RS1 [10]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05073_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [11]),
    .I1(\VexRiscv.execute_RS1 [11]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05074_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [12]),
    .I1(\VexRiscv.execute_RS1 [12]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05075_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [13]),
    .I1(\VexRiscv.execute_RS1 [13]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05076_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [14]),
    .I1(\VexRiscv.execute_RS1 [14]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05077_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [15]),
    .I1(\VexRiscv.execute_RS1 [15]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05078_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [16]),
    .I1(\VexRiscv.execute_RS1 [16]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05079_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [17]),
    .I1(\VexRiscv.execute_RS1 [17]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05080_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [18]),
    .I1(\VexRiscv.execute_RS1 [18]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05081_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [19]),
    .I1(\VexRiscv.execute_RS1 [19]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05082_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [20]),
    .I1(\VexRiscv.execute_RS1 [20]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05083_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [21]),
    .I1(\VexRiscv.execute_RS1 [21]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05084_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [22]),
    .I1(\VexRiscv.execute_RS1 [22]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05085_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [23]),
    .I1(\VexRiscv.execute_RS1 [23]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05086_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [24]),
    .I1(\VexRiscv.execute_RS1 [24]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05087_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [25]),
    .I1(\VexRiscv.execute_RS1 [25]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05088_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [26]),
    .I1(\VexRiscv.execute_RS1 [26]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05089_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [27]),
    .I1(\VexRiscv.execute_RS1 [27]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05090_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [28]),
    .I1(\VexRiscv.execute_RS1 [28]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05091_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [29]),
    .I1(\VexRiscv.execute_RS1 [29]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05092_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [30]),
    .I1(\VexRiscv.execute_RS1 [30]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05093_ (
    .I0(\VexRiscv._zz_execute_to_memory_PC [31]),
    .I1(\VexRiscv.execute_RS1 [31]),
    .I2(_01757_[0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05094_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [14]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [14]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00947_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05095_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [0]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05096_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [1]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05097_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [2]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05098_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [3]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05099_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [4]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05100_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [5]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05101_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [6]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05102_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [7]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05103_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [8]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05104_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [9]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05105_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [10]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05106_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [11]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05107_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [12]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05108_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [13]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05109_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [14]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05110_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [15]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05111_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [16]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05112_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [17]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05113_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [18]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05114_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [19]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05115_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [20]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05116_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [21]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05117_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [22]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05118_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [23]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05119_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [24]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05120_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [25]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05121_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [26]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05122_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [27]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05123_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [28]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05124_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [29]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05125_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [30]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05126_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [31]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05127_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [0]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_address [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05128_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [1]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_address [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05129_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [2]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_address [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05130_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [3]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_address [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05131_ (
    .I0(\VexRiscv._zz_10 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [4]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_address [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff40)
  ) _05132_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .I1(_01810_[2]),
    .I2(_02309_[1]),
    .I3(\VexRiscv._zz_10 ),
    .O(\VexRiscv._zz_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hccca)
  ) _05133_ (
    .I0(\VexRiscv.execute_RS2 [0]),
    .I1(\VexRiscv.execute_RS2 [8]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hccca)
  ) _05134_ (
    .I0(\VexRiscv.execute_RS2 [1]),
    .I1(\VexRiscv.execute_RS2 [9]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hccca)
  ) _05135_ (
    .I0(\VexRiscv.execute_RS2 [2]),
    .I1(\VexRiscv.execute_RS2 [10]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hccca)
  ) _05136_ (
    .I0(\VexRiscv.execute_RS2 [3]),
    .I1(\VexRiscv.execute_RS2 [11]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hccca)
  ) _05137_ (
    .I0(\VexRiscv.execute_RS2 [4]),
    .I1(\VexRiscv.execute_RS2 [12]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hccca)
  ) _05138_ (
    .I0(\VexRiscv.execute_RS2 [5]),
    .I1(\VexRiscv.execute_RS2 [13]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hccca)
  ) _05139_ (
    .I0(\VexRiscv.execute_RS2 [6]),
    .I1(\VexRiscv.execute_RS2 [14]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hccca)
  ) _05140_ (
    .I0(\VexRiscv.execute_RS2 [7]),
    .I1(\VexRiscv.execute_RS2 [15]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05141_ (
    .I0(\VexRiscv.execute_RS2 [16]),
    .I1(\VexRiscv.execute_RS2 [0]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05142_ (
    .I0(\VexRiscv.execute_RS2 [17]),
    .I1(\VexRiscv.execute_RS2 [1]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05143_ (
    .I0(\VexRiscv.execute_RS2 [18]),
    .I1(\VexRiscv.execute_RS2 [2]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05144_ (
    .I0(\VexRiscv.execute_RS2 [19]),
    .I1(\VexRiscv.execute_RS2 [3]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05145_ (
    .I0(\VexRiscv.execute_RS2 [20]),
    .I1(\VexRiscv.execute_RS2 [4]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05146_ (
    .I0(\VexRiscv.execute_RS2 [21]),
    .I1(\VexRiscv.execute_RS2 [5]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05147_ (
    .I0(\VexRiscv.execute_RS2 [22]),
    .I1(\VexRiscv.execute_RS2 [6]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05148_ (
    .I0(\VexRiscv.execute_RS2 [23]),
    .I1(\VexRiscv.execute_RS2 [7]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _05149_ (
    .I0(\VexRiscv.execute_RS2 [24]),
    .I1(\VexRiscv.switch_Misc_l232_2 ),
    .I2(_01762_[2]),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf5f3)
  ) _05150_ (
    .I0(\VexRiscv.execute_RS2 [8]),
    .I1(\VexRiscv.execute_RS2 [0]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .O(_01762_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _05151_ (
    .I0(\VexRiscv.execute_RS2 [25]),
    .I1(\VexRiscv.switch_Misc_l232_2 ),
    .I2(_02801_[2]),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf5f3)
  ) _05152_ (
    .I0(\VexRiscv.execute_RS2 [9]),
    .I1(\VexRiscv.execute_RS2 [1]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .O(_02801_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _05153_ (
    .I0(\VexRiscv.execute_RS2 [26]),
    .I1(\VexRiscv.switch_Misc_l232_2 ),
    .I2(_02798_[2]),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf5f3)
  ) _05154_ (
    .I0(\VexRiscv.execute_RS2 [10]),
    .I1(\VexRiscv.execute_RS2 [2]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .O(_02798_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _05155_ (
    .I0(\VexRiscv.execute_RS2 [27]),
    .I1(\VexRiscv.switch_Misc_l232_2 ),
    .I2(_01792_[2]),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf5f3)
  ) _05156_ (
    .I0(\VexRiscv.execute_RS2 [11]),
    .I1(\VexRiscv.execute_RS2 [3]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .O(_01792_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _05157_ (
    .I0(\VexRiscv.execute_RS2 [28]),
    .I1(\VexRiscv.switch_Misc_l232_2 ),
    .I2(_02800_[2]),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf5f3)
  ) _05158_ (
    .I0(\VexRiscv.execute_RS2 [12]),
    .I1(\VexRiscv.execute_RS2 [4]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .O(_02800_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _05159_ (
    .I0(\VexRiscv.execute_RS2 [29]),
    .I1(\VexRiscv.switch_Misc_l232_2 ),
    .I2(_02797_[2]),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf5f3)
  ) _05160_ (
    .I0(\VexRiscv.execute_RS2 [13]),
    .I1(\VexRiscv.execute_RS2 [5]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .O(_02797_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _05161_ (
    .I0(\VexRiscv.execute_RS2 [30]),
    .I1(\VexRiscv.switch_Misc_l232_2 ),
    .I2(_01793_[2]),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf5f3)
  ) _05162_ (
    .I0(\VexRiscv.execute_RS2 [14]),
    .I1(\VexRiscv.execute_RS2 [6]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .O(_01793_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _05163_ (
    .I0(\VexRiscv.execute_RS2 [31]),
    .I1(\VexRiscv.switch_Misc_l232_2 ),
    .I2(_02799_[2]),
    .O(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf5f3)
  ) _05164_ (
    .I0(\VexRiscv.execute_RS2 [15]),
    .I1(\VexRiscv.execute_RS2 [7]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .O(_02799_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _05165_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_size [0]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [12]),
    .I2(_01625_[1]),
    .I3(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _05166_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_size [1]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(_01625_[1]),
    .I3(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _05167_ (
    .I0(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .I1(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_size [2]),
    .I2(_01625_[1]),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05168_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_mask [0]),
    .I1(\VexRiscv.dataCache_1.io_mem_cmd_payload_mask [0]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05169_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_mask [1]),
    .I1(\VexRiscv.dataCache_1.io_mem_cmd_payload_mask [1]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05170_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_mask [2]),
    .I1(\VexRiscv.dataCache_1.io_mem_cmd_payload_mask [2]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05171_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_mask [3]),
    .I1(\VexRiscv.dataCache_1.io_mem_cmd_payload_mask [3]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05172_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [0]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [0]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05173_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [1]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [1]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05174_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [2]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [2]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05175_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [3]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [3]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05176_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [4]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [4]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05177_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [5]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [5]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05178_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [6]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [6]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05179_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [7]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [7]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05180_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [8]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [8]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05181_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [9]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [9]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05182_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [10]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [10]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05183_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [11]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [11]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05184_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [12]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [12]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05185_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [13]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [13]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05186_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [14]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [14]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05187_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [15]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [15]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05188_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [16]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [16]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05189_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [17]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [17]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05190_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [18]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [18]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05191_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [19]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [19]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05192_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [20]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [20]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05193_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [21]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [21]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05194_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [22]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [22]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05195_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [23]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [23]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05196_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [24]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [24]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05197_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [25]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [25]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05198_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [26]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [26]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05199_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [27]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [27]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05200_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [28]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [28]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05201_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [29]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [29]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05202_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [30]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [30]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05203_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [31]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [31]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _05204_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [2]),
    .I1(\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [2]),
    .I2(_01625_[1]),
    .I3(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _05205_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [3]),
    .I1(\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [3]),
    .I2(_01625_[1]),
    .I3(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _05206_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [4]),
    .I1(\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [4]),
    .I2(_01625_[1]),
    .I3(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05207_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [5]),
    .I1(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [3]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05208_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [6]),
    .I1(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [4]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05209_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [7]),
    .I1(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [5]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05210_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [8]),
    .I1(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [6]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05211_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [9]),
    .I1(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [7]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05212_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [10]),
    .I1(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [8]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05213_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [11]),
    .I1(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [9]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05214_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [12]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tags_port [2]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05215_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [13]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tags_port [3]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05216_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [14]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tags_port [4]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05217_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [15]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tags_port [5]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05218_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [16]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tags_port [6]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05219_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [17]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tags_port [7]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05220_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [18]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tags_port [8]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05221_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [19]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tags_port [9]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05222_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [20]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tags_port [10]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05223_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [21]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tags_port [11]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05224_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [22]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tags_port [12]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05225_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [23]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tags_port [13]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05226_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [24]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tags_port [14]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05227_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [25]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tags_port [15]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05228_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [26]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tags_port [16]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05229_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [27]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tags_port [17]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05230_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [28]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tags_port [18]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05231_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [29]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tags_port [19]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05232_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [30]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tags_port [20]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05233_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [31]),
    .I1(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05234_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [13]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [13]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00946_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05235_ (
    .I0(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_wr ),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_isWrite ),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .O(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05236_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [8]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [21]),
    .I2(_01358_[3]),
    .O(\VexRiscv._zz_6 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05237_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [20]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [20]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00953_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05238_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [15]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [15]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00948_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _05239_ (
    .I0(builder_rs232phytx_state),
    .I1(_01134_[26]),
    .O(_00043_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05240_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [17]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [17]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00950_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05241_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [16]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [16]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00949_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05242_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [18]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [18]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00951_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05243_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [25]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [25]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00958_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05244_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [24]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [24]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .O(_02160_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05245_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [8]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [8]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(_01794_[3]),
    .O(_02160_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05246_ (
    .I0(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0]),
    .O(_01794_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05247_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [25]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [25]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .O(_02248_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05248_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [9]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [9]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(_01794_[3]),
    .O(_02248_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05249_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [26]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [26]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .O(_02162_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05250_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [10]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [10]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(_01794_[3]),
    .O(_02162_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05251_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [27]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [27]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .O(_02246_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05252_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [11]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [11]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(_01794_[3]),
    .O(_02246_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05253_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [28]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [28]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .O(_02164_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05254_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [12]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [12]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(_01794_[3]),
    .O(_02164_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05255_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [29]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [29]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .O(_02244_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05256_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [13]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [13]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(_01794_[3]),
    .O(_02244_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05257_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [30]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [30]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .O(_02166_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05258_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [14]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [14]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(_01794_[3]),
    .O(_02166_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff0e)
  ) _05259_ (
    .I0(_02160_[0]),
    .I1(_02786_[1]),
    .I2(_02467_[1]),
    .I3(_02757_[0]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _05260_ (
    .I0(\VexRiscv._zz_lastStageRegFileWrite_payload_address [14]),
    .I1(_02467_[1]),
    .I2(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_1 [7]),
    .O(_02757_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05261_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [15]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [15]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .O(_02239_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05262_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [31]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [31]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .O(_02239_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _05263_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [8]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [8]),
    .I2(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .I3(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .O(_02786_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff0e)
  ) _05264_ (
    .I0(_02248_[0]),
    .I1(_02785_[1]),
    .I2(_02467_[1]),
    .I3(_02757_[0]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _05265_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [9]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [9]),
    .I2(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .I3(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .O(_02785_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff0e)
  ) _05266_ (
    .I0(_02162_[0]),
    .I1(_02783_[1]),
    .I2(_02467_[1]),
    .I3(_02757_[0]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _05267_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [10]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [10]),
    .I2(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .I3(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .O(_02783_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff0e)
  ) _05268_ (
    .I0(_02246_[0]),
    .I1(_02781_[1]),
    .I2(_02467_[1]),
    .I3(_02757_[0]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _05269_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [11]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [11]),
    .I2(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .I3(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .O(_02781_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff0e)
  ) _05270_ (
    .I0(_02164_[0]),
    .I1(_02784_[1]),
    .I2(_02467_[1]),
    .I3(_02757_[0]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _05271_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [12]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [12]),
    .I2(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .I3(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .O(_02784_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff0e)
  ) _05272_ (
    .I0(_02244_[0]),
    .I1(_02780_[1]),
    .I2(_02467_[1]),
    .I3(_02757_[0]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _05273_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [13]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [13]),
    .I2(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .I3(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .O(_02780_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff0e)
  ) _05274_ (
    .I0(_02166_[0]),
    .I1(_02778_[1]),
    .I2(_02467_[1]),
    .I3(_02757_[0]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _05275_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [14]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [14]),
    .I2(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .I3(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .O(_02778_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf1)
  ) _05276_ (
    .I0(_02756_[0]),
    .I1(_02467_[1]),
    .I2(_02757_[0]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05277_ (
    .I0(_02239_[0]),
    .I1(_02239_[1]),
    .I2(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .O(_02756_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _05278_ (
    .I0(_02777_[0]),
    .I1(_02758_[2]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _05279_ (
    .I0(_02757_[0]),
    .I1(_02757_[1]),
    .O(_02758_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _05280_ (
    .I0(_02756_[0]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(\VexRiscv._zz_lastStageRegFileWrite_payload_address [14]),
    .I3(\VexRiscv._zz_lastStageRegFileWrite_payload_address [12]),
    .O(_02757_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05281_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [16]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [16]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .O(_02777_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _05282_ (
    .I0(_02782_[0]),
    .I1(_02758_[2]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05283_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [17]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [17]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .O(_02782_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _05284_ (
    .I0(_02775_[0]),
    .I1(_02758_[2]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05285_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [18]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [18]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .O(_02775_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _05286_ (
    .I0(_02773_[0]),
    .I1(_02758_[2]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05287_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [19]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [19]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .O(_02773_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _05288_ (
    .I0(_02779_[0]),
    .I1(_02758_[2]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05289_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [20]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [20]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .O(_02779_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _05290_ (
    .I0(_02766_[0]),
    .I1(_02758_[2]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05291_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [21]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [21]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .O(_02766_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _05292_ (
    .I0(_02764_[0]),
    .I1(_02758_[2]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05293_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [22]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [22]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .O(_02764_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _05294_ (
    .I0(_02776_[0]),
    .I1(_02758_[2]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05295_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [23]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [23]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .O(_02776_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _05296_ (
    .I0(_02763_[0]),
    .I1(_02758_[2]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05297_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [24]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [24]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .O(_02763_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _05298_ (
    .I0(_02762_[0]),
    .I1(_02758_[2]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05299_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [25]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [25]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .O(_02762_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _05300_ (
    .I0(_02774_[0]),
    .I1(_02758_[2]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05301_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [26]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [26]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .O(_02774_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _05302_ (
    .I0(_02761_[0]),
    .I1(_02758_[2]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05303_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [27]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [27]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .O(_02761_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _05304_ (
    .I0(_02760_[0]),
    .I1(_02758_[2]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05305_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [28]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [28]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .O(_02760_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _05306_ (
    .I0(_02765_[0]),
    .I1(_02758_[2]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05307_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [29]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [29]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .O(_02765_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _05308_ (
    .I0(_02759_[0]),
    .I1(_02758_[2]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05309_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [30]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [30]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .O(_02759_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _05310_ (
    .I0(_02239_[1]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(_02758_[2]),
    .O(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05311_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [15]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [15]),
    .I2(_01712_[3]),
    .O(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05312_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [16]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [16]),
    .I2(_01712_[3]),
    .O(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05313_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [17]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [17]),
    .I2(_01712_[3]),
    .O(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05314_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [18]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [18]),
    .I2(_01712_[3]),
    .O(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05315_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [19]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [19]),
    .I2(_01712_[3]),
    .O(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05316_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [20]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [20]),
    .I2(_01712_[3]),
    .O(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05317_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [21]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [21]),
    .I2(_01712_[3]),
    .O(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05318_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [22]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [22]),
    .I2(_01712_[3]),
    .O(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05319_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [23]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [23]),
    .I2(_01712_[3]),
    .O(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05320_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [24]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [24]),
    .I2(_01712_[3]),
    .O(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05321_ (
    .I0(_01662_[0]),
    .I1(_02695_[1]),
    .I2(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hef00)
  ) _05322_ (
    .I0(_02222_[2]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I3(_02694_[3]),
    .O(_02695_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcafc)
  ) _05323_ (
    .I0(_01806_[0]),
    .I1(_01612_[0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I3(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_02694_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05324_ (
    .I0(_01805_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [31]),
    .O(_01806_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _05325_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv._zz_execute_BranchPlugin_branch_src2_8 ),
    .I3(_01804_[3]),
    .O(_01805_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf5f3)
  ) _05326_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [20]),
    .I1(\VexRiscv.execute_RS2 [0]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01804_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he871)
  ) _05327_ (
    .I0(_02149_[0]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [0]),
    .I2(_02221_[2]),
    .I3(\VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED ),
    .O(_02222_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05328_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [31]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_02148_[3]),
    .O(_02149_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05329_ (
    .I0(\VexRiscv.execute_RS2 [31]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_02148_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05330_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [31]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [0]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(_02221_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _05331_ (
    .I0(_02755_[0]),
    .I1(\VexRiscv._zz_decode_RS2 [0]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05332_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [0]),
    .I1(_02754_[1]),
    .I2(_01813_[2]),
    .O(_02755_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05333_ (
    .I0(_02753_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [0]),
    .I2(_01812_[2]),
    .O(_02754_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h90)
  ) _05334_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [15]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [0]),
    .I2(_01810_[2]),
    .O(_01811_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05335_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [0]),
    .I2(_01809_[2]),
    .O(_02753_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _05336_ (
    .I0(_01808_[0]),
    .I1(_01808_[1]),
    .O(_01809_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _05337_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [15]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [0]),
    .I2(\VexRiscv.HazardSimplePlugin_writeBackBuffer_valid ),
    .I3(_01807_[3]),
    .O(_01808_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _05338_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [17]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [2]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [19]),
    .I3(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [4]),
    .O(_01807_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _05339_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [16]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [1]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [18]),
    .I3(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [3]),
    .O(_01808_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _05340_ (
    .I0(_01530_[2]),
    .I1(\VexRiscv.memory_arbitration_isValid ),
    .I2(\VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE ),
    .I3(\VexRiscv.execute_to_memory_REGFILE_WRITE_VALID ),
    .O(_01813_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _05341_ (
    .I0(_01531_[0]),
    .I1(\VexRiscv.execute_arbitration_isValid ),
    .I2(\VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE ),
    .I3(\VexRiscv.decode_to_execute_REGFILE_WRITE_VALID ),
    .O(_01818_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05342_ (
    .I0(_01770_[0]),
    .I1(_01817_[1]),
    .I2(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcafc)
  ) _05343_ (
    .I0(_01816_[0]),
    .I1(_01612_[1]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I3(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_01817_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05344_ (
    .I0(_01815_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [30]),
    .O(_01816_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _05345_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [8]),
    .I3(_01814_[3]),
    .O(_01815_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf5f3)
  ) _05346_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [21]),
    .I1(\VexRiscv.execute_RS2 [1]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01814_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05347_ (
    .I0(\VexRiscv._zz_decode_RS2 [1]),
    .I1(_01818_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05348_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [1]),
    .I1(_01813_[1]),
    .I2(_01813_[2]),
    .O(_01818_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05349_ (
    .I0(_01812_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [1]),
    .I2(_01812_[2]),
    .O(_01813_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05350_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [1]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [1]),
    .I2(_01809_[2]),
    .O(_01812_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05351_ (
    .I0(_01872_[0]),
    .I1(_02659_[1]),
    .I2(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3af3)
  ) _05352_ (
    .I0(_02658_[0]),
    .I1(\VexRiscv.dataCache_1.dataReadCmd_payload [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I3(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_02659_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05353_ (
    .I0(_01820_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [29]),
    .O(_02658_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05354_ (
    .I0(\VexRiscv._zz_decode_RS2 [2]),
    .I1(_02752_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05355_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [2]),
    .I1(_02751_[1]),
    .I2(_01813_[2]),
    .O(_02752_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05356_ (
    .I0(_02746_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [2]),
    .I2(_01812_[2]),
    .O(_02751_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05357_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [2]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [2]),
    .I2(_01809_[2]),
    .O(_02746_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05358_ (
    .I0(_01750_[0]),
    .I1(_01939_[1]),
    .I2(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3af3)
  ) _05359_ (
    .I0(_01823_[0]),
    .I1(\VexRiscv.dataCache_1.dataReadCmd_payload [1]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I3(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_01939_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05360_ (
    .I0(_01822_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [28]),
    .O(_01823_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05361_ (
    .I0(\VexRiscv._zz_decode_RS2 [3]),
    .I1(_02747_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05362_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [3]),
    .I1(_02744_[1]),
    .I2(_01813_[2]),
    .O(_02747_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05363_ (
    .I0(_02743_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [3]),
    .I2(_01812_[2]),
    .O(_02744_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05364_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [3]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [3]),
    .I2(_01809_[2]),
    .O(_02743_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05365_ (
    .I0(_01825_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [27]),
    .O(_02167_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05366_ (
    .I0(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_01854_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05367_ (
    .I0(\VexRiscv._zz_decode_RS2 [4]),
    .I1(_02745_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05368_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [4]),
    .I1(_02742_[1]),
    .I2(_01813_[2]),
    .O(_02745_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05369_ (
    .I0(_02741_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [4]),
    .I2(_01812_[2]),
    .O(_02742_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05370_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [4]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [4]),
    .I2(_01809_[2]),
    .O(_02741_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05371_ (
    .I0(_01679_[0]),
    .I1(_01829_[1]),
    .I2(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3af3)
  ) _05372_ (
    .I0(_01828_[0]),
    .I1(\VexRiscv.dataCache_1.dataReadCmd_payload [3]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I3(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_01829_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05373_ (
    .I0(_01827_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [26]),
    .O(_01828_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05374_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [5]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01826_[3]),
    .O(_01827_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05375_ (
    .I0(\VexRiscv.execute_RS2 [5]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [25]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01826_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05376_ (
    .I0(\VexRiscv._zz_decode_RS2 [5]),
    .I1(_02739_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05377_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [5]),
    .I1(_01831_[1]),
    .I2(_01813_[2]),
    .O(_02739_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05378_ (
    .I0(_01830_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [5]),
    .I2(_01812_[2]),
    .O(_01831_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05379_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [5]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [5]),
    .I2(_01809_[2]),
    .O(_01830_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05380_ (
    .I0(_01677_[0]),
    .I1(_01948_[1]),
    .I2(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3af3)
  ) _05381_ (
    .I0(_01947_[0]),
    .I1(\VexRiscv.dataCache_1.dataReadCmd_payload [4]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I3(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_01948_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05382_ (
    .I0(_01946_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [25]),
    .O(_01947_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05383_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [6]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01832_[3]),
    .O(_01946_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05384_ (
    .I0(\VexRiscv.execute_RS2 [6]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [26]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01832_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05385_ (
    .I0(\VexRiscv._zz_decode_RS2 [6]),
    .I1(_02740_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05386_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [6]),
    .I1(_02738_[1]),
    .I2(_01813_[2]),
    .O(_02740_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05387_ (
    .I0(_02737_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [6]),
    .I2(_01812_[2]),
    .O(_02738_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05388_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [6]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [6]),
    .I2(_01809_[2]),
    .O(_02737_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05389_ (
    .I0(_01681_[0]),
    .I1(_01836_[1]),
    .I2(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3af3)
  ) _05390_ (
    .I0(_01835_[0]),
    .I1(\VexRiscv.dataCache_1.dataReadCmd_payload [5]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I3(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_01836_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05391_ (
    .I0(_01834_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [24]),
    .O(_01835_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05392_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [7]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01833_[3]),
    .O(_01834_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05393_ (
    .I0(\VexRiscv.execute_RS2 [7]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [27]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01833_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05394_ (
    .I0(\VexRiscv._zz_decode_RS2 [7]),
    .I1(_02735_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05395_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [7]),
    .I1(_01838_[1]),
    .I2(_01813_[2]),
    .O(_02735_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05396_ (
    .I0(_01837_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [7]),
    .I2(_01812_[2]),
    .O(_01838_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05397_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [7]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [7]),
    .I2(_01809_[2]),
    .O(_01837_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05398_ (
    .I0(_01580_[0]),
    .I1(_02619_[1]),
    .I2(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3af3)
  ) _05399_ (
    .I0(_02618_[0]),
    .I1(\VexRiscv.dataCache_1.dataReadCmd_payload [6]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I3(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_02619_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05400_ (
    .I0(_02227_[2]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [23]),
    .O(_02618_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05401_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [8]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01839_[3]),
    .O(_02227_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05402_ (
    .I0(\VexRiscv.execute_RS2 [8]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [28]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01839_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05403_ (
    .I0(\VexRiscv._zz_decode_RS2 [8]),
    .I1(_02736_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05404_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [8]),
    .I1(_02720_[1]),
    .I2(_01813_[2]),
    .O(_02736_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05405_ (
    .I0(_02719_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [8]),
    .I2(_01812_[2]),
    .O(_02720_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05406_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [8]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [8]),
    .I2(_01809_[2]),
    .O(_02719_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05407_ (
    .I0(_01577_[0]),
    .I1(_01843_[1]),
    .I2(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3af3)
  ) _05408_ (
    .I0(_01842_[0]),
    .I1(\VexRiscv.dataCache_1.dataReadCmd_payload [7]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I3(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_01843_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05409_ (
    .I0(_01841_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [22]),
    .O(_01842_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05410_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [9]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01840_[3]),
    .O(_01841_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05411_ (
    .I0(\VexRiscv.execute_RS2 [9]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [29]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01840_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05412_ (
    .I0(\VexRiscv._zz_decode_RS2 [9]),
    .I1(_02727_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05413_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [9]),
    .I1(_01845_[1]),
    .I2(_01813_[2]),
    .O(_02727_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05414_ (
    .I0(_01844_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [9]),
    .I2(_01812_[2]),
    .O(_01845_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05415_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [9]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [9]),
    .I2(_01809_[2]),
    .O(_01844_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05416_ (
    .I0(_01494_[0]),
    .I1(_02683_[1]),
    .I2(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3af3)
  ) _05417_ (
    .I0(_02682_[0]),
    .I1(\VexRiscv.dataCache_1.dataReadCmd_payload [8]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I3(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_02683_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05418_ (
    .I0(_02012_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [21]),
    .O(_02682_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05419_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [10]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01846_[3]),
    .O(_02012_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05420_ (
    .I0(\VexRiscv.execute_RS2 [10]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [30]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01846_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05421_ (
    .I0(\VexRiscv._zz_decode_RS2 [10]),
    .I1(_02734_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05422_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [10]),
    .I1(_02716_[1]),
    .I2(_01813_[2]),
    .O(_02734_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05423_ (
    .I0(_02715_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [10]),
    .I2(_01812_[2]),
    .O(_02716_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05424_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [10]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [10]),
    .I2(_01809_[2]),
    .O(_02715_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05425_ (
    .I0(_01582_[0]),
    .I1(_01850_[1]),
    .I2(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3af3)
  ) _05426_ (
    .I0(_01849_[0]),
    .I1(\VexRiscv.dataCache_1.dataReadCmd_payload [9]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I3(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_01850_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05427_ (
    .I0(_01848_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [20]),
    .O(_01849_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05428_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [11]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01847_[3]),
    .O(_01848_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05429_ (
    .I0(\VexRiscv.execute_RS2 [11]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01847_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05430_ (
    .I0(\VexRiscv._zz_decode_RS2 [11]),
    .I1(_02718_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05431_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [11]),
    .I1(_01852_[1]),
    .I2(_01813_[2]),
    .O(_02718_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05432_ (
    .I0(_01851_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [11]),
    .I2(_01812_[2]),
    .O(_01852_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05433_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [11]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [11]),
    .I2(_01809_[2]),
    .O(_01851_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05434_ (
    .I0(_01496_[0]),
    .I1(_01961_[1]),
    .I2(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _05435_ (
    .I0(_01960_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .I3(_01960_[3]),
    .O(_01961_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05436_ (
    .I0(_01959_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [19]),
    .O(_01960_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05437_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [12]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01853_[3]),
    .O(_01959_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05438_ (
    .I0(\VexRiscv.execute_RS2 [12]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01853_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05439_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [12]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [19]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .I3(_01854_[3]),
    .O(_01960_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05440_ (
    .I0(\VexRiscv._zz_decode_RS2 [12]),
    .I1(_02728_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05441_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [12]),
    .I1(_02726_[1]),
    .I2(_01813_[2]),
    .O(_02728_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05442_ (
    .I0(_02725_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [12]),
    .I2(_01812_[2]),
    .O(_02726_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05443_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [12]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [12]),
    .I2(_01809_[2]),
    .O(_02725_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fee)
  ) _05444_ (
    .I0(_02675_[0]),
    .I1(_02675_[1]),
    .I2(_01481_[0]),
    .I3(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _05445_ (
    .I0(_02674_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_02675_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05446_ (
    .I0(_02225_[1]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [18]),
    .O(_02674_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05447_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [13]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_02224_[3]),
    .O(_02225_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05448_ (
    .I0(\VexRiscv.execute_RS2 [13]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_02224_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05449_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [13]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [18]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .I3(_01854_[3]),
    .O(_02675_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05450_ (
    .I0(\VexRiscv._zz_decode_RS2 [13]),
    .I1(_02733_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05451_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [13]),
    .I1(_02732_[1]),
    .I2(_01813_[2]),
    .O(_02733_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05452_ (
    .I0(_02731_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [13]),
    .I2(_01812_[2]),
    .O(_02732_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05453_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [13]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [13]),
    .I2(_01809_[2]),
    .O(_02731_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fee)
  ) _05454_ (
    .I0(_02677_[0]),
    .I1(_02677_[1]),
    .I2(_01479_[0]),
    .I3(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _05455_ (
    .I0(_01857_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_02677_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05456_ (
    .I0(_01856_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [17]),
    .O(_01857_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05457_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [14]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01855_[3]),
    .O(_01856_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05458_ (
    .I0(\VexRiscv.execute_RS2 [14]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01855_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05459_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [14]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [17]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .I3(_01854_[3]),
    .O(_02677_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05460_ (
    .I0(\VexRiscv._zz_decode_RS2 [14]),
    .I1(_02730_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05461_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [14]),
    .I1(_01861_[1]),
    .I2(_01813_[2]),
    .O(_02730_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05462_ (
    .I0(_01858_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [14]),
    .I2(_01812_[2]),
    .O(_01861_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05463_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [14]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [14]),
    .I2(_01809_[2]),
    .O(_01858_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fee)
  ) _05464_ (
    .I0(_01968_[0]),
    .I1(_01968_[1]),
    .I2(_01475_[0]),
    .I3(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _05465_ (
    .I0(_01967_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_01968_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05466_ (
    .I0(_01966_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [16]),
    .O(_01967_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05467_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [15]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01862_[3]),
    .O(_01966_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05468_ (
    .I0(\VexRiscv.execute_RS2 [15]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01862_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05469_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [15]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [16]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .I3(_01854_[3]),
    .O(_01968_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05470_ (
    .I0(\VexRiscv._zz_decode_RS2 [15]),
    .I1(_02724_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05471_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [15]),
    .I1(_02723_[1]),
    .I2(_01813_[2]),
    .O(_02724_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05472_ (
    .I0(_02717_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [15]),
    .I2(_01812_[2]),
    .O(_02723_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05473_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [15]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [15]),
    .I2(_01809_[2]),
    .O(_02717_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fee)
  ) _05474_ (
    .I0(_02595_[0]),
    .I1(_02595_[1]),
    .I2(_01470_[0]),
    .I3(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _05475_ (
    .I0(_02594_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_02595_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05476_ (
    .I0(_02014_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [15]),
    .O(_02594_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05477_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [16]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_02013_[3]),
    .O(_02014_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05478_ (
    .I0(\VexRiscv.execute_RS2 [16]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_02013_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05479_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [16]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [15]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .I3(_01854_[3]),
    .O(_02595_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05480_ (
    .I0(\VexRiscv._zz_decode_RS2 [16]),
    .I1(_02729_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05481_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [16]),
    .I1(_02722_[1]),
    .I2(_01813_[2]),
    .O(_02729_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05482_ (
    .I0(_02721_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [16]),
    .I2(_01812_[2]),
    .O(_02722_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05483_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [16]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [16]),
    .I2(_01809_[2]),
    .O(_02721_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fee)
  ) _05484_ (
    .I0(_02656_[0]),
    .I1(_02656_[1]),
    .I2(_01467_[0]),
    .I3(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _05485_ (
    .I0(_01871_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_02656_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05486_ (
    .I0(_01870_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [14]),
    .O(_01871_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05487_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [17]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01869_[3]),
    .O(_01870_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05488_ (
    .I0(\VexRiscv.execute_RS2 [17]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01869_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05489_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [17]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [14]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .I3(_01854_[3]),
    .O(_02656_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05490_ (
    .I0(\VexRiscv._zz_decode_RS2 [17]),
    .I1(_02713_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05491_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [17]),
    .I1(_01866_[1]),
    .I2(_01813_[2]),
    .O(_02713_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05492_ (
    .I0(_01865_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [17]),
    .I2(_01812_[2]),
    .O(_01866_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05493_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [17]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [17]),
    .I2(_01809_[2]),
    .O(_01865_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fee)
  ) _05494_ (
    .I0(_01977_[0]),
    .I1(_01977_[1]),
    .I2(_01463_[0]),
    .I3(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _05495_ (
    .I0(_01976_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_01977_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05496_ (
    .I0(_01975_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [13]),
    .O(_01976_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05497_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [18]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01868_[3]),
    .O(_01975_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05498_ (
    .I0(\VexRiscv.execute_RS2 [18]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01868_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05499_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [18]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [13]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .I3(_01854_[3]),
    .O(_01977_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05500_ (
    .I0(\VexRiscv._zz_decode_RS2 [18]),
    .I1(_02655_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05501_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [18]),
    .I1(_02654_[1]),
    .I2(_01813_[2]),
    .O(_02655_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05502_ (
    .I0(_02653_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [18]),
    .I2(_01812_[2]),
    .O(_02654_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05503_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [18]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [18]),
    .I2(_01809_[2]),
    .O(_02653_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fee)
  ) _05504_ (
    .I0(_02670_[0]),
    .I1(_02670_[1]),
    .I2(_01460_[0]),
    .I3(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _05505_ (
    .I0(_02612_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_02670_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05506_ (
    .I0(_02146_[1]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [12]),
    .O(_02612_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05507_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [19]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_02145_[3]),
    .O(_02146_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05508_ (
    .I0(\VexRiscv.execute_RS2 [19]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_02145_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05509_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [19]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [12]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .I3(_01854_[3]),
    .O(_02670_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05510_ (
    .I0(\VexRiscv._zz_decode_RS2 [19]),
    .I1(_02712_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05511_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [19]),
    .I1(_02711_[1]),
    .I2(_01813_[2]),
    .O(_02712_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05512_ (
    .I0(_02710_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [19]),
    .I2(_01812_[2]),
    .O(_02711_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05513_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [19]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [19]),
    .I2(_01809_[2]),
    .O(_02710_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05514_ (
    .I0(_01450_[0]),
    .I1(_02606_[1]),
    .I2(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _05515_ (
    .I0(_01878_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .I3(_01878_[3]),
    .O(_02606_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05516_ (
    .I0(_01877_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [11]),
    .O(_01878_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05517_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [20]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01876_[3]),
    .O(_01877_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05518_ (
    .I0(\VexRiscv.execute_RS2 [20]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01876_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05519_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [20]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [11]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .I3(_01854_[3]),
    .O(_01878_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05520_ (
    .I0(\VexRiscv._zz_decode_RS2 [20]),
    .I1(_02709_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05521_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [20]),
    .I1(_01909_[1]),
    .I2(_01813_[2]),
    .O(_02709_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05522_ (
    .I0(_01906_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [20]),
    .I2(_01812_[2]),
    .O(_01909_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05523_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [20]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [20]),
    .I2(_01809_[2]),
    .O(_01906_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fee)
  ) _05524_ (
    .I0(_01984_[0]),
    .I1(_01984_[1]),
    .I2(_01984_[2]),
    .I3(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _05525_ (
    .I0(_01983_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_01984_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05526_ (
    .I0(_01982_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [10]),
    .O(_01983_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05527_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [21]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01910_[3]),
    .O(_01982_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05528_ (
    .I0(\VexRiscv.execute_RS2 [21]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01910_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05529_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [21]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [10]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .I3(_01854_[3]),
    .O(_01984_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05530_ (
    .I0(\VexRiscv._zz_decode_RS2 [21]),
    .I1(_02652_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05531_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [21]),
    .I1(_02651_[1]),
    .I2(_01813_[2]),
    .O(_02652_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05532_ (
    .I0(_02650_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [21]),
    .I2(_01812_[2]),
    .O(_02651_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05533_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [21]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [21]),
    .I2(_01809_[2]),
    .O(_02650_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fee)
  ) _05534_ (
    .I0(_02625_[0]),
    .I1(_02625_[1]),
    .I2(_01443_[0]),
    .I3(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _05535_ (
    .I0(_02611_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_02625_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05536_ (
    .I0(_02016_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [9]),
    .O(_02611_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05537_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [22]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_02015_[3]),
    .O(_02016_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05538_ (
    .I0(\VexRiscv.execute_RS2 [22]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_02015_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05539_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [22]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [9]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .I3(_01854_[3]),
    .O(_02625_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05540_ (
    .I0(\VexRiscv._zz_decode_RS2 [22]),
    .I1(_02708_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05541_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [22]),
    .I1(_02707_[1]),
    .I2(_01813_[2]),
    .O(_02708_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05542_ (
    .I0(_02706_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [22]),
    .I2(_01812_[2]),
    .O(_02707_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05543_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [22]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [22]),
    .I2(_01809_[2]),
    .O(_02706_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fee)
  ) _05544_ (
    .I0(_02605_[0]),
    .I1(_02605_[1]),
    .I2(_01457_[0]),
    .I3(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _05545_ (
    .I0(_01913_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_02605_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05546_ (
    .I0(_01912_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [8]),
    .O(_01913_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05547_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [23]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01911_[3]),
    .O(_01912_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05548_ (
    .I0(\VexRiscv.execute_RS2 [23]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01911_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05549_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [23]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [8]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .I3(_01854_[3]),
    .O(_02605_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05550_ (
    .I0(\VexRiscv._zz_decode_RS2 [23]),
    .I1(_02705_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05551_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [23]),
    .I1(_01915_[1]),
    .I2(_01813_[2]),
    .O(_02705_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05552_ (
    .I0(_01914_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [23]),
    .I2(_01812_[2]),
    .O(_01915_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05553_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [23]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [23]),
    .I2(_01809_[2]),
    .O(_01914_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fee)
  ) _05554_ (
    .I0(_01993_[0]),
    .I1(_01993_[1]),
    .I2(_01441_[0]),
    .I3(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _05555_ (
    .I0(_01992_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_01993_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05556_ (
    .I0(_01991_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [7]),
    .O(_01992_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05557_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [24]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01916_[3]),
    .O(_01991_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05558_ (
    .I0(\VexRiscv.execute_RS2 [24]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01916_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05559_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [24]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [7]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .I3(_01854_[3]),
    .O(_01993_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05560_ (
    .I0(\VexRiscv._zz_decode_RS2 [24]),
    .I1(_02649_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05561_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [24]),
    .I1(_02648_[1]),
    .I2(_01813_[2]),
    .O(_02649_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05562_ (
    .I0(_02647_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [24]),
    .I2(_01812_[2]),
    .O(_02648_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05563_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [24]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [24]),
    .I2(_01809_[2]),
    .O(_02647_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fee)
  ) _05564_ (
    .I0(_02666_[0]),
    .I1(_02666_[1]),
    .I2(_01430_[0]),
    .I3(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _05565_ (
    .I0(_02610_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_02666_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05566_ (
    .I0(_02232_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [6]),
    .O(_02610_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05567_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [25]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_02231_[3]),
    .O(_02232_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05568_ (
    .I0(\VexRiscv.execute_RS2 [25]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_02231_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05569_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [25]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [6]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .I3(_01854_[3]),
    .O(_02666_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05570_ (
    .I0(\VexRiscv._zz_decode_RS2 [25]),
    .I1(_02704_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05571_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [25]),
    .I1(_02703_[1]),
    .I2(_01813_[2]),
    .O(_02704_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05572_ (
    .I0(_02702_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [25]),
    .I2(_01812_[2]),
    .O(_02703_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05573_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [25]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [25]),
    .I2(_01809_[2]),
    .O(_02702_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fee)
  ) _05574_ (
    .I0(_02604_[0]),
    .I1(_02604_[1]),
    .I2(_01427_[0]),
    .I3(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _05575_ (
    .I0(_01919_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_02604_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05576_ (
    .I0(_01918_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [5]),
    .O(_01919_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05577_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [26]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01917_[3]),
    .O(_01918_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05578_ (
    .I0(\VexRiscv.execute_RS2 [26]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01917_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05579_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [26]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [5]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .I3(_01854_[3]),
    .O(_02604_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05580_ (
    .I0(\VexRiscv._zz_decode_RS2 [26]),
    .I1(_02701_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05581_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [26]),
    .I1(_01923_[1]),
    .I2(_01813_[2]),
    .O(_02701_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05582_ (
    .I0(_01920_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [26]),
    .I2(_01812_[2]),
    .O(_01923_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05583_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [26]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [26]),
    .I2(_01809_[2]),
    .O(_01920_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fee)
  ) _05584_ (
    .I0(_02000_[0]),
    .I1(_02000_[1]),
    .I2(_01422_[0]),
    .I3(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _05585_ (
    .I0(_01999_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_02000_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05586_ (
    .I0(_01998_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [4]),
    .O(_01999_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05587_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [27]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01924_[3]),
    .O(_01998_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05588_ (
    .I0(\VexRiscv.execute_RS2 [27]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01924_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05589_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [27]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [4]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .I3(_01854_[3]),
    .O(_02000_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05590_ (
    .I0(\VexRiscv._zz_decode_RS2 [27]),
    .I1(_02646_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05591_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [27]),
    .I1(_02645_[1]),
    .I2(_01813_[2]),
    .O(_02646_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05592_ (
    .I0(_02644_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [27]),
    .I2(_01812_[2]),
    .O(_02645_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05593_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [27]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [27]),
    .I2(_01809_[2]),
    .O(_02644_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fee)
  ) _05594_ (
    .I0(_02662_[0]),
    .I1(_02662_[1]),
    .I2(_01438_[0]),
    .I3(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _05595_ (
    .I0(_02609_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_02662_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05596_ (
    .I0(_02018_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [3]),
    .O(_02609_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05597_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [28]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_02017_[3]),
    .O(_02018_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05598_ (
    .I0(\VexRiscv.execute_RS2 [28]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_02017_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05599_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [28]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [3]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .I3(_01854_[3]),
    .O(_02662_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05600_ (
    .I0(\VexRiscv._zz_decode_RS2 [28]),
    .I1(_02700_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05601_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [28]),
    .I1(_02699_[1]),
    .I2(_01813_[2]),
    .O(_02700_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05602_ (
    .I0(_02698_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [28]),
    .I2(_01812_[2]),
    .O(_02699_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05603_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [28]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [28]),
    .I2(_01809_[2]),
    .O(_02698_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fee)
  ) _05604_ (
    .I0(_02603_[0]),
    .I1(_02603_[1]),
    .I2(_01420_[0]),
    .I3(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _05605_ (
    .I0(_01927_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_02603_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05606_ (
    .I0(_01926_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [2]),
    .O(_01927_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05607_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [29]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01925_[3]),
    .O(_01926_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05608_ (
    .I0(\VexRiscv.execute_RS2 [29]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01925_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05609_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [29]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [2]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .I3(_01854_[3]),
    .O(_02603_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05610_ (
    .I0(\VexRiscv._zz_decode_RS2 [29]),
    .I1(_02697_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05611_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [29]),
    .I1(_01929_[1]),
    .I2(_01813_[2]),
    .O(_02697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05612_ (
    .I0(_01928_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [29]),
    .I2(_01812_[2]),
    .O(_01929_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05613_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [29]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [29]),
    .I2(_01809_[2]),
    .O(_01928_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fee)
  ) _05614_ (
    .I0(_02009_[0]),
    .I1(_02009_[1]),
    .I2(_01391_[0]),
    .I3(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _05615_ (
    .I0(_02008_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_02009_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05616_ (
    .I0(_02007_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [1]),
    .O(_02008_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _05617_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [30]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01930_[3]),
    .O(_02007_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _05618_ (
    .I0(\VexRiscv.execute_RS2 [30]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01930_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05619_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [30]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [1]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .I3(_01854_[3]),
    .O(_02009_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05620_ (
    .I0(\VexRiscv._zz_decode_RS2 [30]),
    .I1(_02643_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05621_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [30]),
    .I1(_02642_[1]),
    .I2(_01813_[2]),
    .O(_02643_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05622_ (
    .I0(_02641_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [30]),
    .I2(_01812_[2]),
    .O(_02642_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05623_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [30]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [30]),
    .I2(_01809_[2]),
    .O(_02641_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05624_ (
    .I0(_01397_[0]),
    .I1(_02583_[1]),
    .I2(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcafc)
  ) _05625_ (
    .I0(_02582_[0]),
    .I1(_02221_[2]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I3(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_02583_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _05626_ (
    .I0(_02149_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [0]),
    .O(_02582_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05627_ (
    .I0(\VexRiscv._zz_decode_RS2 [31]),
    .I1(_02693_[1]),
    .I2(_01818_[2]),
    .O(\VexRiscv.decode_RS1 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05628_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [31]),
    .I1(_02640_[1]),
    .I2(_01813_[2]),
    .O(_02693_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05629_ (
    .I0(_01931_[0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [31]),
    .I2(_01812_[2]),
    .O(_02640_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05630_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port0 [31]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [31]),
    .I2(_01809_[2]),
    .O(_01931_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05631_ (
    .I0(_02696_[0]),
    .I1(\VexRiscv._zz_decode_RS2 [0]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05632_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [0]),
    .I1(_02692_[1]),
    .I2(_01938_[2]),
    .O(_02696_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05633_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [0]),
    .I1(_02689_[1]),
    .I2(_01936_[2]),
    .O(_02692_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05634_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [0]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [0]),
    .I2(_01934_[2]),
    .O(_02689_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _05635_ (
    .I0(_01933_[0]),
    .I1(_01933_[1]),
    .O(_01934_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _05636_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [20]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [0]),
    .I2(\VexRiscv.HazardSimplePlugin_writeBackBuffer_valid ),
    .I3(_01932_[3]),
    .O(_01933_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _05637_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [22]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [2]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [24]),
    .I3(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [4]),
    .O(_01932_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _05638_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [23]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [3]),
    .I2(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [21]),
    .O(_01933_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _05639_ (
    .I0(_01935_[0]),
    .I1(_01935_[1]),
    .I2(_01935_[2]),
    .O(_01936_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h90)
  ) _05640_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [20]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [0]),
    .I2(_01810_[2]),
    .O(_01935_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _05641_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [23]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [3]),
    .I2(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [21]),
    .O(_01935_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _05642_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [22]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [2]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [24]),
    .I3(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [4]),
    .O(_01935_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _05643_ (
    .I0(_01533_[2]),
    .I1(\VexRiscv.memory_arbitration_isValid ),
    .I2(\VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE ),
    .I3(\VexRiscv.execute_to_memory_REGFILE_WRITE_VALID ),
    .O(_01938_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _05644_ (
    .I0(_01710_[0]),
    .I1(\VexRiscv.execute_arbitration_isValid ),
    .I2(\VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE ),
    .I3(\VexRiscv.decode_to_execute_REGFILE_WRITE_VALID ),
    .O(_01940_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05645_ (
    .I0(\VexRiscv._zz_decode_RS2 [1]),
    .I1(_02602_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05646_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [1]),
    .I1(_02601_[1]),
    .I2(_01938_[2]),
    .O(_02602_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05647_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [1]),
    .I1(_01936_[1]),
    .I2(_01936_[2]),
    .O(_02601_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05648_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [1]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [1]),
    .I2(_01934_[2]),
    .O(_01936_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05649_ (
    .I0(\VexRiscv._zz_decode_RS2 [2]),
    .I1(_02660_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05650_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [2]),
    .I1(_02639_[1]),
    .I2(_01938_[2]),
    .O(_02660_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05651_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [2]),
    .I1(_02636_[1]),
    .I2(_01936_[2]),
    .O(_02639_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05652_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [2]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [2]),
    .I2(_01934_[2]),
    .O(_02636_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05653_ (
    .I0(\VexRiscv._zz_decode_RS2 [3]),
    .I1(_01940_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05654_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [3]),
    .I1(_01938_[1]),
    .I2(_01938_[2]),
    .O(_01940_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05655_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [3]),
    .I1(_01937_[1]),
    .I2(_01936_[2]),
    .O(_01938_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05656_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [3]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [3]),
    .I2(_01934_[2]),
    .O(_01937_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05657_ (
    .I0(\VexRiscv._zz_decode_RS2 [4]),
    .I1(_02687_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05658_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [4]),
    .I1(_02635_[1]),
    .I2(_01938_[2]),
    .O(_02687_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05659_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [4]),
    .I1(_01941_[1]),
    .I2(_01936_[2]),
    .O(_02635_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05660_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [4]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [4]),
    .I2(_01934_[2]),
    .O(_01941_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05661_ (
    .I0(\VexRiscv._zz_decode_RS2 [5]),
    .I1(_02688_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05662_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [5]),
    .I1(_02686_[1]),
    .I2(_01938_[2]),
    .O(_02688_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05663_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [5]),
    .I1(_02685_[1]),
    .I2(_01936_[2]),
    .O(_02686_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05664_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [5]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [5]),
    .I2(_01934_[2]),
    .O(_02685_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05665_ (
    .I0(\VexRiscv._zz_decode_RS2 [6]),
    .I1(_01949_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05666_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [6]),
    .I1(_01945_[1]),
    .I2(_01938_[2]),
    .O(_01949_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05667_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [6]),
    .I1(_01942_[1]),
    .I2(_01936_[2]),
    .O(_01945_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05668_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [6]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [6]),
    .I2(_01934_[2]),
    .O(_01942_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05669_ (
    .I0(\VexRiscv._zz_decode_RS2 [7]),
    .I1(_02632_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05670_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [7]),
    .I1(_02631_[1]),
    .I2(_01938_[2]),
    .O(_02632_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05671_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [7]),
    .I1(_01950_[1]),
    .I2(_01936_[2]),
    .O(_02631_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05672_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [7]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [7]),
    .I2(_01934_[2]),
    .O(_01950_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05673_ (
    .I0(\VexRiscv._zz_decode_RS2 [8]),
    .I1(_02620_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05674_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [8]),
    .I1(_02617_[1]),
    .I2(_01938_[2]),
    .O(_02620_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05675_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [8]),
    .I1(_02600_[1]),
    .I2(_01936_[2]),
    .O(_02617_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05676_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [8]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [8]),
    .I2(_01934_[2]),
    .O(_02600_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05677_ (
    .I0(\VexRiscv._zz_decode_RS2 [9]),
    .I1(_01953_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05678_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [9]),
    .I1(_01952_[1]),
    .I2(_01938_[2]),
    .O(_01953_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05679_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [9]),
    .I1(_01951_[1]),
    .I2(_01936_[2]),
    .O(_01952_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05680_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [9]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [9]),
    .I2(_01934_[2]),
    .O(_01951_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05681_ (
    .I0(\VexRiscv._zz_decode_RS2 [10]),
    .I1(_02684_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05682_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [10]),
    .I1(_02681_[1]),
    .I2(_01938_[2]),
    .O(_02684_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05683_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [10]),
    .I1(_01954_[1]),
    .I2(_01936_[2]),
    .O(_02681_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05684_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [10]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [10]),
    .I2(_01934_[2]),
    .O(_01954_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05685_ (
    .I0(\VexRiscv._zz_decode_RS2 [11]),
    .I1(_02608_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05686_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [11]),
    .I1(_02599_[1]),
    .I2(_01938_[2]),
    .O(_02608_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05687_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [11]),
    .I1(_02598_[1]),
    .I2(_01936_[2]),
    .O(_02599_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05688_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [11]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [11]),
    .I2(_01934_[2]),
    .O(_02598_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05689_ (
    .I0(\VexRiscv._zz_decode_RS2 [12]),
    .I1(_01962_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05690_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [12]),
    .I1(_01958_[1]),
    .I2(_01938_[2]),
    .O(_01962_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05691_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [12]),
    .I1(_01955_[1]),
    .I2(_01936_[2]),
    .O(_01958_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05692_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [12]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [12]),
    .I2(_01934_[2]),
    .O(_01955_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05693_ (
    .I0(\VexRiscv._zz_decode_RS2 [13]),
    .I1(_02676_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05694_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [13]),
    .I1(_02597_[1]),
    .I2(_01938_[2]),
    .O(_02676_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05695_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [13]),
    .I1(_01963_[1]),
    .I2(_01936_[2]),
    .O(_02597_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05696_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [13]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [13]),
    .I2(_01934_[2]),
    .O(_01963_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05697_ (
    .I0(\VexRiscv._zz_decode_RS2 [14]),
    .I1(_02678_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05698_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [14]),
    .I1(_02673_[1]),
    .I2(_01938_[2]),
    .O(_02678_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05699_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [14]),
    .I1(_02630_[1]),
    .I2(_01936_[2]),
    .O(_02673_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05700_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [14]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [14]),
    .I2(_01934_[2]),
    .O(_02630_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05701_ (
    .I0(\VexRiscv._zz_decode_RS2 [15]),
    .I1(_01969_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05702_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [15]),
    .I1(_01965_[1]),
    .I2(_01938_[2]),
    .O(_01969_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05703_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [15]),
    .I1(_01964_[1]),
    .I2(_01936_[2]),
    .O(_01965_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05704_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [15]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [15]),
    .I2(_01934_[2]),
    .O(_01964_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05705_ (
    .I0(\VexRiscv._zz_decode_RS2 [16]),
    .I1(_02596_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05706_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [16]),
    .I1(_02593_[1]),
    .I2(_01938_[2]),
    .O(_02596_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05707_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [16]),
    .I1(_01970_[1]),
    .I2(_01936_[2]),
    .O(_02593_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05708_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [16]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [16]),
    .I2(_01934_[2]),
    .O(_01970_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05709_ (
    .I0(\VexRiscv._zz_decode_RS2 [17]),
    .I1(_02657_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05710_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [17]),
    .I1(_02629_[1]),
    .I2(_01938_[2]),
    .O(_02657_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05711_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [17]),
    .I1(_02628_[1]),
    .I2(_01936_[2]),
    .O(_02629_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05712_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [17]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [17]),
    .I2(_01934_[2]),
    .O(_02628_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05713_ (
    .I0(\VexRiscv._zz_decode_RS2 [18]),
    .I1(_01978_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05714_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [18]),
    .I1(_01974_[1]),
    .I2(_01938_[2]),
    .O(_01978_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05715_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [18]),
    .I1(_01971_[1]),
    .I2(_01936_[2]),
    .O(_01974_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05716_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [18]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [18]),
    .I2(_01934_[2]),
    .O(_01971_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05717_ (
    .I0(\VexRiscv._zz_decode_RS2 [19]),
    .I1(_02671_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05718_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [19]),
    .I1(_02627_[1]),
    .I2(_01938_[2]),
    .O(_02671_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05719_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [19]),
    .I1(_01979_[1]),
    .I2(_01936_[2]),
    .O(_02627_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05720_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [19]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [19]),
    .I2(_01934_[2]),
    .O(_01979_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05721_ (
    .I0(\VexRiscv._zz_decode_RS2 [20]),
    .I1(_02672_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05722_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [20]),
    .I1(_02669_[1]),
    .I2(_01938_[2]),
    .O(_02672_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05723_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [20]),
    .I1(_02668_[1]),
    .I2(_01936_[2]),
    .O(_02669_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05724_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [20]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [20]),
    .I2(_01934_[2]),
    .O(_02668_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05725_ (
    .I0(\VexRiscv._zz_decode_RS2 [21]),
    .I1(_01985_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05726_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [21]),
    .I1(_01981_[1]),
    .I2(_01938_[2]),
    .O(_01985_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05727_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [21]),
    .I1(_01980_[1]),
    .I2(_01936_[2]),
    .O(_01981_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05728_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [21]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [21]),
    .I2(_01934_[2]),
    .O(_01980_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05729_ (
    .I0(\VexRiscv._zz_decode_RS2 [22]),
    .I1(_02626_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05730_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [22]),
    .I1(_02624_[1]),
    .I2(_01938_[2]),
    .O(_02626_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05731_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [22]),
    .I1(_01986_[1]),
    .I2(_01936_[2]),
    .O(_02624_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05732_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [22]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [22]),
    .I2(_01934_[2]),
    .O(_01986_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05733_ (
    .I0(\VexRiscv._zz_decode_RS2 [23]),
    .I1(_02614_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05734_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [23]),
    .I1(_02613_[1]),
    .I2(_01938_[2]),
    .O(_02614_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05735_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [23]),
    .I1(_02590_[1]),
    .I2(_01936_[2]),
    .O(_02613_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05736_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [23]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [23]),
    .I2(_01934_[2]),
    .O(_02590_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05737_ (
    .I0(\VexRiscv._zz_decode_RS2 [24]),
    .I1(_01994_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05738_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [24]),
    .I1(_01990_[1]),
    .I2(_01938_[2]),
    .O(_01994_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05739_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [24]),
    .I1(_01987_[1]),
    .I2(_01936_[2]),
    .O(_01990_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05740_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [24]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [24]),
    .I2(_01934_[2]),
    .O(_01987_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05741_ (
    .I0(\VexRiscv._zz_decode_RS2 [25]),
    .I1(_02667_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05742_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [25]),
    .I1(_02665_[1]),
    .I2(_01938_[2]),
    .O(_02667_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05743_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [25]),
    .I1(_01995_[1]),
    .I2(_01936_[2]),
    .O(_02665_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05744_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [25]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [25]),
    .I2(_01934_[2]),
    .O(_01995_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05745_ (
    .I0(\VexRiscv._zz_decode_RS2 [26]),
    .I1(_02607_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05746_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [26]),
    .I1(_02589_[1]),
    .I2(_01938_[2]),
    .O(_02607_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05747_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [26]),
    .I1(_02588_[1]),
    .I2(_01936_[2]),
    .O(_02589_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05748_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [26]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [26]),
    .I2(_01934_[2]),
    .O(_02588_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05749_ (
    .I0(\VexRiscv._zz_decode_RS2 [27]),
    .I1(_02001_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05750_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [27]),
    .I1(_01997_[1]),
    .I2(_01938_[2]),
    .O(_02001_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05751_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [27]),
    .I1(_01996_[1]),
    .I2(_01936_[2]),
    .O(_01997_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05752_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [27]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [27]),
    .I2(_01934_[2]),
    .O(_01996_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05753_ (
    .I0(\VexRiscv._zz_decode_RS2 [28]),
    .I1(_02663_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05754_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [28]),
    .I1(_02587_[1]),
    .I2(_01938_[2]),
    .O(_02663_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05755_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [28]),
    .I1(_02002_[1]),
    .I2(_01936_[2]),
    .O(_02587_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05756_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [28]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [28]),
    .I2(_01934_[2]),
    .O(_02002_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05757_ (
    .I0(\VexRiscv._zz_decode_RS2 [29]),
    .I1(_02664_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05758_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [29]),
    .I1(_02661_[1]),
    .I2(_01938_[2]),
    .O(_02664_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05759_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [29]),
    .I1(_02621_[1]),
    .I2(_01936_[2]),
    .O(_02661_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05760_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [29]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [29]),
    .I2(_01934_[2]),
    .O(_02621_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05761_ (
    .I0(\VexRiscv._zz_decode_RS2 [30]),
    .I1(_02010_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05762_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [30]),
    .I1(_02006_[1]),
    .I2(_01938_[2]),
    .O(_02010_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05763_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [30]),
    .I1(_02003_[1]),
    .I2(_01936_[2]),
    .O(_02006_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05764_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [30]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [30]),
    .I2(_01934_[2]),
    .O(_02003_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _05765_ (
    .I0(\VexRiscv._zz_decode_RS2 [31]),
    .I1(_02584_[1]),
    .I2(_01940_[2]),
    .O(\VexRiscv.decode_RS2 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05766_ (
    .I0(\VexRiscv._zz_decode_RS2_1 [31]),
    .I1(_02581_[1]),
    .I2(_01938_[2]),
    .O(_02584_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _05767_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [31]),
    .I1(_02011_[1]),
    .I2(_01936_[2]),
    .O(_02581_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05768_ (
    .I0(\VexRiscv._zz_RegFilePlugin_regFile_port1 [31]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [31]),
    .I2(_01934_[2]),
    .O(_02011_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05769_ (
    .I0(_01805_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05770_ (
    .I0(_01815_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05771_ (
    .I0(_01820_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05772_ (
    .I0(_01822_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05773_ (
    .I0(_01825_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05774_ (
    .I0(_01827_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05775_ (
    .I0(_01946_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05776_ (
    .I0(_01834_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05777_ (
    .I0(_02227_[2]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05778_ (
    .I0(_01841_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05779_ (
    .I0(_02012_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05780_ (
    .I0(_01848_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05781_ (
    .I0(_01959_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05782_ (
    .I0(_02225_[1]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05783_ (
    .I0(_01856_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05784_ (
    .I0(_01966_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05785_ (
    .I0(_02014_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05786_ (
    .I0(_01870_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05787_ (
    .I0(_01975_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05788_ (
    .I0(_02146_[1]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05789_ (
    .I0(_01877_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05790_ (
    .I0(_01982_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05791_ (
    .I0(_02016_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05792_ (
    .I0(_01912_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05793_ (
    .I0(_01991_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05794_ (
    .I0(_02232_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05795_ (
    .I0(_01918_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05796_ (
    .I0(_01998_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05797_ (
    .I0(_02018_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05798_ (
    .I0(_01926_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05799_ (
    .I0(_02007_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _05800_ (
    .I0(_02149_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _05801_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[11]),
    .O(_00212_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hee0f)
  ) _05802_ (
    .I0(_02538_[0]),
    .I1(_02538_[1]),
    .I2(_02538_[2]),
    .I3(_01825_[0]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _05803_ (
    .I0(_02027_[0]),
    .I1(_01822_[0]),
    .O(_02538_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05804_ (
    .I0(_02026_[0]),
    .I1(_02026_[1]),
    .I2(_01820_[0]),
    .O(_02027_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05805_ (
    .I0(_02025_[0]),
    .I1(_02025_[1]),
    .I2(_01815_[0]),
    .O(_02026_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05806_ (
    .I0(_02023_[0]),
    .I1(_02023_[1]),
    .I2(_01805_[0]),
    .O(_02025_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05807_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [8]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [23]),
    .I2(_02019_[2]),
    .O(_02023_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05808_ (
    .I0(\VexRiscv._zz_execute_SHIFT_CTRL [1]),
    .I1(\VexRiscv._zz_execute_SHIFT_CTRL [0]),
    .O(_02019_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05809_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [9]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [22]),
    .I2(_02019_[2]),
    .O(_02023_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05810_ (
    .I0(_02024_[0]),
    .I1(_02024_[1]),
    .I2(_01805_[0]),
    .O(_02025_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05811_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [10]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [21]),
    .I2(_02019_[2]),
    .O(_02024_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05812_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [11]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [20]),
    .I2(_02019_[2]),
    .O(_02024_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05813_ (
    .I0(_02022_[0]),
    .I1(_02022_[1]),
    .I2(_01815_[0]),
    .O(_02026_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05814_ (
    .I0(_02021_[0]),
    .I1(_02021_[1]),
    .I2(_01805_[0]),
    .O(_02022_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05815_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [19]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [12]),
    .I2(_02019_[2]),
    .O(_02021_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05816_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [13]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [18]),
    .I2(_02019_[2]),
    .O(_02021_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05817_ (
    .I0(_02020_[0]),
    .I1(_02020_[1]),
    .I2(_01805_[0]),
    .O(_02022_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05818_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [14]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [17]),
    .I2(_02019_[2]),
    .O(_02020_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05819_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [15]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [16]),
    .I2(_02019_[2]),
    .O(_02020_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05820_ (
    .I0(_02092_[1]),
    .I1(_02522_[1]),
    .I2(_01822_[0]),
    .O(_02538_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05821_ (
    .I0(_02034_[0]),
    .I1(_02034_[1]),
    .I2(_01820_[0]),
    .O(_02522_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05822_ (
    .I0(_02033_[0]),
    .I1(_02033_[1]),
    .I2(_01815_[0]),
    .O(_02034_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05823_ (
    .I0(_02032_[0]),
    .I1(_02032_[1]),
    .I2(_01805_[0]),
    .O(_02033_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05824_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [11]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [20]),
    .I2(_02019_[2]),
    .O(_02032_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05825_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [10]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [21]),
    .I2(_02019_[2]),
    .O(_02032_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05826_ (
    .I0(_02031_[0]),
    .I1(_02031_[1]),
    .I2(_01805_[0]),
    .O(_02033_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05827_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [9]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [22]),
    .I2(_02019_[2]),
    .O(_02031_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05828_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [8]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [23]),
    .I2(_02019_[2]),
    .O(_02031_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05829_ (
    .I0(_02030_[0]),
    .I1(_02030_[1]),
    .I2(_01815_[0]),
    .O(_02034_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05830_ (
    .I0(_02029_[0]),
    .I1(_02029_[1]),
    .I2(_01805_[0]),
    .O(_02030_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05831_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [15]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [16]),
    .I2(_02019_[2]),
    .O(_02029_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05832_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [14]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [17]),
    .I2(_02019_[2]),
    .O(_02029_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05833_ (
    .I0(_02028_[0]),
    .I1(_02028_[1]),
    .I2(_01805_[0]),
    .O(_02030_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05834_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [13]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [18]),
    .I2(_02019_[2]),
    .O(_02028_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05835_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [19]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [12]),
    .I2(_02019_[2]),
    .O(_02028_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05836_ (
    .I0(_02091_[0]),
    .I1(_02091_[1]),
    .I2(_01820_[0]),
    .O(_02092_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05837_ (
    .I0(_02069_[1]),
    .I1(_02070_[0]),
    .I2(_01815_[0]),
    .O(_02091_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05838_ (
    .I0(_02059_[1]),
    .I1(_02047_[0]),
    .I2(_01805_[0]),
    .O(_02070_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05839_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [7]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [24]),
    .I2(_02019_[2]),
    .O(_02047_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05840_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [6]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [25]),
    .I2(_02019_[2]),
    .O(_02059_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05841_ (
    .I0(_02049_[1]),
    .I1(_02059_[0]),
    .I2(_01805_[0]),
    .O(_02069_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05842_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [5]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [26]),
    .I2(_02019_[2]),
    .O(_02059_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05843_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [27]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [4]),
    .I2(_02019_[2]),
    .O(_02049_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05844_ (
    .I0(_02087_[1]),
    .I1(_02069_[0]),
    .I2(_01815_[0]),
    .O(_02091_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05845_ (
    .I0(_02035_[0]),
    .I1(_02035_[1]),
    .I2(_01805_[0]),
    .O(_02069_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05846_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [28]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [3]),
    .I2(_02019_[2]),
    .O(_02035_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05847_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [2]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [29]),
    .I2(_02019_[2]),
    .O(_02035_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05848_ (
    .I0(_02053_[0]),
    .I1(_02056_[0]),
    .I2(_01805_[0]),
    .O(_02087_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05849_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [1]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [30]),
    .I2(_02019_[2]),
    .O(_02056_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05850_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [0]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [31]),
    .I2(_02019_[2]),
    .O(_02053_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5300)
  ) _05851_ (
    .I0(_02042_[0]),
    .I1(_02042_[1]),
    .I2(_01820_[0]),
    .I3(_01822_[0]),
    .O(_02538_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05852_ (
    .I0(_02041_[0]),
    .I1(_02041_[1]),
    .I2(_01815_[0]),
    .O(_02042_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05853_ (
    .I0(_02039_[0]),
    .I1(_02039_[1]),
    .I2(_01805_[0]),
    .O(_02041_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05854_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [5]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [26]),
    .I2(_02019_[2]),
    .O(_02039_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05855_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [27]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [4]),
    .I2(_02019_[2]),
    .O(_02039_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05856_ (
    .I0(_02040_[0]),
    .I1(_02040_[1]),
    .I2(_01805_[0]),
    .O(_02041_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05857_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [6]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [25]),
    .I2(_02019_[2]),
    .O(_02040_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05858_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [7]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [24]),
    .I2(_02019_[2]),
    .O(_02040_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'heef0)
  ) _05859_ (
    .I0(_02038_[0]),
    .I1(_02038_[1]),
    .I2(_02038_[2]),
    .I3(_01815_[0]),
    .O(_02042_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5300)
  ) _05860_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [0]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [31]),
    .I2(_02019_[2]),
    .I3(_01805_[0]),
    .O(_02038_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05861_ (
    .I0(_01805_[0]),
    .I1(_02037_[1]),
    .O(_02038_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05862_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [1]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [30]),
    .I2(_02019_[2]),
    .O(_02037_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05863_ (
    .I0(_02036_[0]),
    .I1(_02036_[1]),
    .I2(_01805_[0]),
    .O(_02038_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05864_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [2]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [29]),
    .I2(_02019_[2]),
    .O(_02036_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05865_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [28]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [3]),
    .I2(_02019_[2]),
    .O(_02036_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05866_ (
    .I0(_02516_[0]),
    .I1(_02516_[1]),
    .I2(_01825_[0]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05867_ (
    .I0(_02075_[1]),
    .I1(_02515_[1]),
    .I2(_01822_[0]),
    .O(_02516_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05868_ (
    .I0(_02514_[0]),
    .I1(_02063_[1]),
    .I2(_01820_[0]),
    .O(_02515_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05869_ (
    .I0(_02043_[0]),
    .I1(_02043_[1]),
    .I2(_01815_[0]),
    .O(_02063_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05870_ (
    .I0(_02040_[1]),
    .I1(_02039_[1]),
    .I2(_01805_[0]),
    .O(_02043_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05871_ (
    .I0(_02023_[1]),
    .I1(_02040_[0]),
    .I2(_01805_[0]),
    .O(_02043_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05872_ (
    .I0(_02513_[0]),
    .I1(_02513_[1]),
    .I2(_01815_[0]),
    .O(_02514_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05873_ (
    .I0(_02036_[1]),
    .I1(_02037_[1]),
    .I2(_01805_[0]),
    .O(_02513_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05874_ (
    .I0(_02039_[0]),
    .I1(_02036_[0]),
    .I2(_01805_[0]),
    .O(_02513_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05875_ (
    .I0(_02046_[0]),
    .I1(_02046_[1]),
    .I2(_01820_[0]),
    .O(_02075_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05876_ (
    .I0(_02045_[0]),
    .I1(_02045_[1]),
    .I2(_01815_[0]),
    .O(_02046_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05877_ (
    .I0(_02024_[1]),
    .I1(_02023_[0]),
    .I2(_01805_[0]),
    .O(_02045_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05878_ (
    .I0(_02021_[1]),
    .I1(_02024_[0]),
    .I2(_01805_[0]),
    .O(_02045_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05879_ (
    .I0(_02044_[0]),
    .I1(_02044_[1]),
    .I2(_01815_[0]),
    .O(_02046_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05880_ (
    .I0(_02020_[1]),
    .I1(_02021_[0]),
    .I2(_01805_[0]),
    .O(_02044_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05881_ (
    .I0(_02029_[1]),
    .I1(_02020_[0]),
    .I2(_01805_[0]),
    .O(_02044_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05882_ (
    .I0(_02076_[1]),
    .I1(_02075_[0]),
    .I2(_01822_[0]),
    .O(_02516_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05883_ (
    .I0(_02061_[1]),
    .I1(_02065_[1]),
    .I2(_01820_[0]),
    .O(_02075_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05884_ (
    .I0(_02052_[0]),
    .I1(_02064_[1]),
    .I2(_01815_[0]),
    .O(_02065_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05885_ (
    .I0(_02028_[0]),
    .I1(_02032_[1]),
    .I2(_01805_[0]),
    .O(_02064_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05886_ (
    .I0(_02028_[1]),
    .I1(_02029_[0]),
    .I2(_01805_[0]),
    .O(_02052_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05887_ (
    .I0(_02048_[0]),
    .I1(_02048_[1]),
    .I2(_01815_[0]),
    .O(_02061_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05888_ (
    .I0(_02031_[1]),
    .I1(_02032_[0]),
    .I2(_01805_[0]),
    .O(_02048_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05889_ (
    .I0(_02047_[0]),
    .I1(_02031_[0]),
    .I2(_01805_[0]),
    .O(_02048_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _05890_ (
    .I0(_02058_[1]),
    .I1(_02061_[0]),
    .I2(_01820_[0]),
    .O(_02076_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05891_ (
    .I0(_02060_[0]),
    .I1(_02060_[1]),
    .I2(_01815_[0]),
    .O(_02061_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05892_ (
    .I0(_02059_[0]),
    .I1(_02059_[1]),
    .I2(_01805_[0]),
    .O(_02060_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05893_ (
    .I0(_02035_[1]),
    .I1(_02049_[1]),
    .I2(_01805_[0]),
    .O(_02060_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fee)
  ) _05894_ (
    .I0(_02054_[2]),
    .I1(_02054_[1]),
    .I2(_02057_[2]),
    .I3(_01815_[0]),
    .O(_02058_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05895_ (
    .I0(_02053_[0]),
    .I1(_01805_[0]),
    .O(_02054_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _05896_ (
    .I0(_02053_[0]),
    .I1(\VexRiscv._zz_execute_SHIFT_CTRL [0]),
    .I2(\VexRiscv._zz_execute_SHIFT_CTRL [1]),
    .O(_02054_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05897_ (
    .I0(_02056_[0]),
    .I1(_02035_[0]),
    .I2(_01805_[0]),
    .O(_02057_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hee0f)
  ) _05898_ (
    .I0(_02579_[0]),
    .I1(_02579_[1]),
    .I2(_02090_[1]),
    .I3(_01825_[0]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _05899_ (
    .I0(_02051_[0]),
    .I1(_01822_[0]),
    .O(_02579_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05900_ (
    .I0(_02050_[0]),
    .I1(_02050_[1]),
    .I2(_01820_[0]),
    .O(_02051_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05901_ (
    .I0(_02022_[1]),
    .I1(_02025_[0]),
    .I2(_01815_[0]),
    .O(_02050_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05902_ (
    .I0(_02030_[1]),
    .I1(_02022_[0]),
    .I2(_01815_[0]),
    .O(_02050_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05903_ (
    .I0(_02089_[0]),
    .I1(_02089_[1]),
    .I2(_01822_[0]),
    .O(_02090_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05904_ (
    .I0(_02071_[1]),
    .I1(_02086_[1]),
    .I2(_01820_[0]),
    .O(_02089_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05905_ (
    .I0(_02030_[0]),
    .I1(_02033_[1]),
    .I2(_01815_[0]),
    .O(_02086_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05906_ (
    .I0(_02070_[0]),
    .I1(_02033_[0]),
    .I2(_01815_[0]),
    .O(_02071_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _05907_ (
    .I0(_02088_[0]),
    .I1(_02071_[0]),
    .I2(_01820_[0]),
    .O(_02089_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05908_ (
    .I0(_02069_[0]),
    .I1(_02069_[1]),
    .I2(_01815_[0]),
    .O(_02071_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05909_ (
    .I0(_02054_[2]),
    .I1(_02087_[1]),
    .I2(_01815_[0]),
    .O(_02088_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _05910_ (
    .I0(_02529_[1]),
    .I1(_02553_[1]),
    .I2(_01820_[0]),
    .I3(_01822_[0]),
    .O(_02579_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05911_ (
    .I0(_02038_[2]),
    .I1(_02041_[1]),
    .I2(_01815_[0]),
    .O(_02553_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05912_ (
    .I0(_02025_[1]),
    .I1(_02041_[0]),
    .I2(_01815_[0]),
    .O(_02529_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hee0f)
  ) _05913_ (
    .I0(_02580_[0]),
    .I1(_02580_[1]),
    .I2(_02544_[1]),
    .I3(_01825_[0]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _05914_ (
    .I0(_02081_[1]),
    .I1(_01822_[0]),
    .O(_02580_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05915_ (
    .I0(_02079_[0]),
    .I1(_02079_[1]),
    .I2(_01820_[0]),
    .O(_02081_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05916_ (
    .I0(_02044_[1]),
    .I1(_02045_[0]),
    .I2(_01815_[0]),
    .O(_02079_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05917_ (
    .I0(_02052_[0]),
    .I1(_02044_[0]),
    .I2(_01815_[0]),
    .O(_02079_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _05918_ (
    .I0(_02078_[1]),
    .I1(_02081_[0]),
    .I2(_01822_[0]),
    .O(_02544_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05919_ (
    .I0(_02072_[1]),
    .I1(_02080_[1]),
    .I2(_01820_[0]),
    .O(_02081_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05920_ (
    .I0(_02048_[1]),
    .I1(_02064_[1]),
    .I2(_01815_[0]),
    .O(_02080_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05921_ (
    .I0(_02060_[1]),
    .I1(_02048_[0]),
    .I2(_01815_[0]),
    .O(_02072_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _05922_ (
    .I0(_02072_[0]),
    .I1(_02073_[0]),
    .I2(_01820_[0]),
    .O(_02078_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _05923_ (
    .I0(_01815_[0]),
    .I1(_02054_[1]),
    .I2(_02054_[2]),
    .O(_02073_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05924_ (
    .I0(_02057_[2]),
    .I1(_02060_[0]),
    .I2(_01815_[0]),
    .O(_02072_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _05925_ (
    .I0(_02511_[1]),
    .I1(_02546_[1]),
    .I2(_01820_[0]),
    .I3(_01822_[0]),
    .O(_02580_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05926_ (
    .I0(_02513_[0]),
    .I1(_02043_[1]),
    .I2(_01815_[0]),
    .O(_02546_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05927_ (
    .I0(_02045_[1]),
    .I1(_02043_[0]),
    .I2(_01815_[0]),
    .O(_02511_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05928_ (
    .I0(_02528_[1]),
    .I1(_02537_[1]),
    .I2(_01825_[0]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05929_ (
    .I0(_02055_[0]),
    .I1(_02055_[1]),
    .I2(_01822_[0]),
    .O(_02537_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05930_ (
    .I0(_02026_[1]),
    .I1(_02042_[1]),
    .I2(_01820_[0]),
    .O(_02055_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05931_ (
    .I0(_02034_[0]),
    .I1(_02026_[0]),
    .I2(_01820_[0]),
    .O(_02055_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05932_ (
    .I0(_02527_[0]),
    .I1(_02527_[1]),
    .I2(_01822_[0]),
    .O(_02528_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05933_ (
    .I0(_02091_[1]),
    .I1(_02034_[1]),
    .I2(_01820_[0]),
    .O(_02527_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _05934_ (
    .I0(_02054_[2]),
    .I1(_02091_[0]),
    .I2(_01820_[0]),
    .O(_02527_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05935_ (
    .I0(_02067_[0]),
    .I1(_02067_[1]),
    .I2(_01825_[0]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05936_ (
    .I0(_02066_[0]),
    .I1(_02066_[1]),
    .I2(_01822_[0]),
    .O(_02067_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05937_ (
    .I0(_02046_[1]),
    .I1(_02063_[1]),
    .I2(_01820_[0]),
    .O(_02066_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05938_ (
    .I0(_02046_[0]),
    .I1(_02065_[1]),
    .I2(_01820_[0]),
    .O(_02066_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05939_ (
    .I0(_02062_[0]),
    .I1(_02062_[1]),
    .I2(_01822_[0]),
    .O(_02067_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05940_ (
    .I0(_02061_[0]),
    .I1(_02061_[1]),
    .I2(_01820_[0]),
    .O(_02062_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05941_ (
    .I0(_02054_[2]),
    .I1(_02058_[1]),
    .I2(_01820_[0]),
    .O(_02062_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05942_ (
    .I0(_02545_[0]),
    .I1(_02545_[1]),
    .I2(_01825_[0]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05943_ (
    .I0(_02520_[1]),
    .I1(_02530_[1]),
    .I2(_01822_[0]),
    .O(_02545_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05944_ (
    .I0(_02050_[1]),
    .I1(_02529_[1]),
    .I2(_01820_[0]),
    .O(_02530_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05945_ (
    .I0(_02050_[0]),
    .I1(_02086_[1]),
    .I2(_01820_[0]),
    .O(_02520_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05946_ (
    .I0(_02094_[1]),
    .I1(_02520_[0]),
    .I2(_01822_[0]),
    .O(_02545_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05947_ (
    .I0(_02071_[0]),
    .I1(_02071_[1]),
    .I2(_01820_[0]),
    .O(_02520_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05948_ (
    .I0(_02054_[2]),
    .I1(_02088_[0]),
    .I2(_01820_[0]),
    .O(_02094_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _05949_ (
    .I0(_02519_[1]),
    .I1(_02578_[1]),
    .I2(_01825_[0]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05950_ (
    .I0(_02084_[1]),
    .I1(_02512_[1]),
    .I2(_01822_[0]),
    .O(_02578_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05951_ (
    .I0(_02079_[1]),
    .I1(_02511_[1]),
    .I2(_01820_[0]),
    .O(_02512_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05952_ (
    .I0(_02079_[0]),
    .I1(_02080_[1]),
    .I2(_01820_[0]),
    .O(_02084_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf0ee)
  ) _05953_ (
    .I0(_02073_[0]),
    .I1(_02073_[1]),
    .I2(_02073_[2]),
    .I3(_01822_[0]),
    .O(_02519_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05954_ (
    .I0(_02072_[0]),
    .I1(_02072_[1]),
    .I2(_01820_[0]),
    .O(_02073_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _05955_ (
    .I0(_02054_[2]),
    .I1(_01820_[0]),
    .O(_02073_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05956_ (
    .I0(_02093_[1]),
    .I1(_02577_[1]),
    .I2(_01825_[0]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05957_ (
    .I0(_02522_[1]),
    .I1(_02027_[0]),
    .I2(_01822_[0]),
    .O(_02577_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05958_ (
    .I0(_02054_[2]),
    .I1(_02092_[1]),
    .I2(_01822_[0]),
    .O(_02093_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05959_ (
    .I0(_02077_[0]),
    .I1(_02077_[1]),
    .I2(_01825_[0]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05960_ (
    .I0(_02075_[0]),
    .I1(_02075_[1]),
    .I2(_01822_[0]),
    .O(_02077_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05961_ (
    .I0(_02054_[2]),
    .I1(_02076_[1]),
    .I2(_01822_[0]),
    .O(_02077_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05962_ (
    .I0(_02521_[0]),
    .I1(_02521_[1]),
    .I2(_01825_[0]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05963_ (
    .I0(_02089_[1]),
    .I1(_02051_[0]),
    .I2(_01822_[0]),
    .O(_02521_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05964_ (
    .I0(_02054_[2]),
    .I1(_02089_[0]),
    .I2(_01822_[0]),
    .O(_02521_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05965_ (
    .I0(_02082_[0]),
    .I1(_02082_[1]),
    .I2(_01825_[0]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05966_ (
    .I0(_02081_[0]),
    .I1(_02081_[1]),
    .I2(_01822_[0]),
    .O(_02082_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05967_ (
    .I0(_02054_[2]),
    .I1(_02078_[1]),
    .I2(_01822_[0]),
    .O(_02082_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05968_ (
    .I0(_02552_[0]),
    .I1(_02552_[1]),
    .I2(_01825_[0]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _05969_ (
    .I0(_02055_[0]),
    .I1(_02527_[1]),
    .I2(_01822_[0]),
    .O(_02552_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05970_ (
    .I0(_02054_[2]),
    .I1(_02527_[0]),
    .I2(_01822_[0]),
    .O(_02552_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05971_ (
    .I0(_02083_[0]),
    .I1(_02083_[1]),
    .I2(_01825_[0]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05972_ (
    .I0(_02062_[1]),
    .I1(_02066_[0]),
    .I2(_01822_[0]),
    .O(_02083_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05973_ (
    .I0(_02054_[2]),
    .I1(_02062_[0]),
    .I2(_01822_[0]),
    .O(_02083_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05974_ (
    .I0(_02095_[1]),
    .I1(_02576_[1]),
    .I2(_01825_[0]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05975_ (
    .I0(_02520_[0]),
    .I1(_02520_[1]),
    .I2(_01822_[0]),
    .O(_02576_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05976_ (
    .I0(_02054_[2]),
    .I1(_02094_[1]),
    .I2(_01822_[0]),
    .O(_02095_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _05977_ (
    .I0(_02085_[0]),
    .I1(_02085_[1]),
    .I2(_01825_[0]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _05978_ (
    .I0(_02073_[2]),
    .I1(_02084_[1]),
    .I2(_01822_[0]),
    .O(_02085_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _05979_ (
    .I0(_01820_[0]),
    .I1(_01822_[0]),
    .I2(_02054_[2]),
    .I3(_02073_[0]),
    .O(_02085_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _05980_ (
    .I0(_01825_[0]),
    .I1(_02538_[2]),
    .I2(_02090_[2]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _05981_ (
    .I0(_02054_[2]),
    .I1(_01825_[0]),
    .O(_02090_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _05982_ (
    .I0(_01825_[0]),
    .I1(_02516_[0]),
    .I2(_02090_[2]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _05983_ (
    .I0(_01825_[0]),
    .I1(_02090_[1]),
    .I2(_02090_[2]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _05984_ (
    .I0(_01825_[0]),
    .I1(_02544_[1]),
    .I2(_02090_[2]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _05985_ (
    .I0(_01825_[0]),
    .I1(_02528_[1]),
    .I2(_02090_[2]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _05986_ (
    .I0(_01825_[0]),
    .I1(_02067_[0]),
    .I2(_02090_[2]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _05987_ (
    .I0(_01825_[0]),
    .I1(_02545_[0]),
    .I2(_02090_[2]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _05988_ (
    .I0(_01825_[0]),
    .I1(_02519_[1]),
    .I2(_02090_[2]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _05989_ (
    .I0(_01825_[0]),
    .I1(_02093_[1]),
    .I2(_02090_[2]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _05990_ (
    .I0(_01825_[0]),
    .I1(_02077_[0]),
    .I2(_02090_[2]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _05991_ (
    .I0(_01825_[0]),
    .I1(_02521_[0]),
    .I2(_02090_[2]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _05992_ (
    .I0(_01825_[0]),
    .I1(_02082_[0]),
    .I2(_02090_[2]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _05993_ (
    .I0(_01825_[0]),
    .I1(_02552_[0]),
    .I2(_02090_[2]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _05994_ (
    .I0(_01825_[0]),
    .I1(_02083_[0]),
    .I2(_02090_[2]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _05995_ (
    .I0(_01825_[0]),
    .I1(_02095_[1]),
    .I2(_02090_[2]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _05996_ (
    .I0(_02090_[2]),
    .I1(_02085_[0]),
    .O(\VexRiscv._zz_execute_SHIFT_RIGHT [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _05997_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [24]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [24]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00957_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _05998_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[10]),
    .O(_00211_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hebff)
  ) _05999_ (
    .I0(builder_interface0_adr[1]),
    .I1(builder_interface0_adr[0]),
    .I2(builder_interface0_adr[2]),
    .I3(_01318_[0]),
    .O(_01103_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06000_ (
    .I0(_02575_[0]),
    .I1(rx_rst),
    .O(_00751_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _06001_ (
    .I0(_01320_[0]),
    .I1(main_prbsrx_i[15]),
    .I2(main_prbsrx_i[9]),
    .I3(main_prbsrx_i[8]),
    .O(_02575_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06002_ (
    .I0(_02526_[0]),
    .I1(rx_rst),
    .O(_00750_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _06003_ (
    .I0(_01320_[0]),
    .I1(main_prbsrx_i[16]),
    .I2(main_prbsrx_i[10]),
    .I3(main_prbsrx_i[9]),
    .O(_02526_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06004_ (
    .I0(_02518_[0]),
    .I1(rx_rst),
    .O(_00749_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _06005_ (
    .I0(_01320_[0]),
    .I1(main_prbsrx_i[17]),
    .I2(main_prbsrx_i[11]),
    .I3(main_prbsrx_i[10]),
    .O(_02518_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06006_ (
    .I0(_02574_[0]),
    .I1(rx_rst),
    .O(_00748_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _06007_ (
    .I0(_01320_[0]),
    .I1(main_prbsrx_i[18]),
    .I2(main_prbsrx_i[12]),
    .I3(main_prbsrx_i[11]),
    .O(_02574_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06008_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[9]),
    .O(_00210_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06009_ (
    .I0(_02543_[0]),
    .I1(_01350_[1]),
    .O(_00180_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06010_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[11]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[11]),
    .O(_02543_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06011_ (
    .I0(_02096_[0]),
    .I1(builder_csr_bankarray_csrbank1_out0_w[3]),
    .O(_00980_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06012_ (
    .I0(_02096_[0]),
    .I1(builder_csr_bankarray_csrbank1_out0_w[4]),
    .O(_00981_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06013_ (
    .I0(_02096_[0]),
    .I1(builder_csr_bankarray_csrbank1_out0_w[5]),
    .O(_00982_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06014_ (
    .I0(builder_rs232phytx_state),
    .I1(_01134_[25]),
    .O(_00042_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06015_ (
    .I0(_02096_[0]),
    .I1(builder_csr_bankarray_csrbank1_out0_w[7]),
    .O(_00984_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _06016_ (
    .I0(rx_rst),
    .I1(main_prbsrx_prbs15_i_last[5]),
    .O(_00741_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h7)
  ) _06017_ (
    .I0(_01400_[0]),
    .I1(builder_interface0_adr[2]),
    .O(_01101_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06018_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[8]),
    .O(_00209_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06019_ (
    .I0(_01409_[0]),
    .I1(_01524_[2]),
    .I2(_01229_[4]),
    .O(_00645_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _06020_ (
    .I0(rx_rst),
    .I1(main_prbsrx_prbs15_i_last[3]),
    .O(_00739_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06021_ (
    .I0(_02096_[0]),
    .I1(builder_csr_bankarray_csrbank1_out0_w[2]),
    .O(_00979_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06022_ (
    .I0(_02096_[0]),
    .I1(builder_csr_bankarray_csrbank1_out0_w[1]),
    .O(_00978_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06023_ (
    .I0(_02096_[0]),
    .I1(builder_csr_bankarray_csrbank1_out0_w[0]),
    .O(_00977_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06024_ (
    .I0(builder_rs232phytx_state),
    .I1(_01134_[24]),
    .O(_00041_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06025_ (
    .I0(_01173_[8]),
    .I1(_01565_[0]),
    .O(_00569_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06026_ (
    .I0(_01565_[0]),
    .I1(_01173_[7]),
    .O(_00568_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06027_ (
    .I0(_01161_[6]),
    .I1(main_cdr_lock_counter[6]),
    .I2(_01116_[6]),
    .I3(_01546_[3]),
    .O(_00545_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _06028_ (
    .I0(sys_rst),
    .I1(main_basesoc_uart_rx0),
    .O(_00538_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06029_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [29]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [29]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00962_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06030_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [31]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [31]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00964_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06031_ (
    .I0(_02097_[0]),
    .I1(sys_rst),
    .O(_00536_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _06032_ (
    .I0(main_basesoc_tx_sink_valid),
    .I1(_01386_[2]),
    .I2(main_basesoc_uart_tx_fifo_level0[4]),
    .I3(_01386_[1]),
    .O(_02097_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06033_ (
    .I0(_02572_[0]),
    .I1(_01350_[1]),
    .O(_00181_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06034_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[12]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[12]),
    .O(_02572_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06035_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [30]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [30]),
    .I2(_01515_[2]),
    .I3(_01375_[3]),
    .O(_00963_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06036_ (
    .I0(main_basesoc_uart_tx_fifo_produce[2]),
    .I1(_01140_[2]),
    .I2(sys_rst),
    .I3(main_basesoc_uart_tx_fifo_wrport_we),
    .O(_00534_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06037_ (
    .I0(main_basesoc_uart_tx_fifo_consume[3]),
    .I1(_01143_[3]),
    .I2(sys_rst),
    .I3(main_basesoc_uart_tx_fifo_do_read),
    .O(_00526_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _06038_ (
    .I0(sys_rst),
    .I1(_01572_[3]),
    .O(_00522_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06039_ (
    .I0(_02573_[0]),
    .I1(rx_rst),
    .O(_00666_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _06040_ (
    .I0(_01409_[0]),
    .I1(main_prbsrx_i[6]),
    .I2(main_prbsrx_prbs15_i_last[7]),
    .I3(main_prbsrx_prbs15_i_last[8]),
    .O(_02573_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06041_ (
    .I0(_02536_[0]),
    .I1(rx_rst),
    .O(_00667_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _06042_ (
    .I0(_01409_[0]),
    .I1(main_prbsrx_i[5]),
    .I2(main_prbsrx_prbs15_i_last[8]),
    .I3(main_prbsrx_prbs15_i_last[9]),
    .O(_02536_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06043_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[7]),
    .O(_00208_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06044_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[6]),
    .O(_00207_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06045_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[5]),
    .O(_00206_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06046_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[4]),
    .O(_00205_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06047_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[3]),
    .O(_00204_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06048_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[2]),
    .O(_00203_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06049_ (
    .I0(_01568_[1]),
    .I1(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[1]),
    .I2(_02098_[2]),
    .I3(_01404_[0]),
    .O(_00202_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06050_ (
    .I0(_01334_[0]),
    .I1(builder_csr_bankarray_csrbank2_tx_prbs_config0_w[1]),
    .I2(_01405_[0]),
    .I3(builder_csr_bankarray_csrbank2_rx_prbs_config0_w[1]),
    .O(_02098_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _06051_ (
    .I0(_02542_[0]),
    .I1(_02542_[1]),
    .I2(_02542_[2]),
    .I3(_01404_[0]),
    .O(_00201_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _06052_ (
    .I0(builder_csr_bankarray_csrbank2_tx_prbs_config0_w[0]),
    .I1(_01334_[0]),
    .I2(_02541_[2]),
    .I3(_02541_[3]),
    .O(_02542_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _06053_ (
    .I0(builder_interface0_adr[3]),
    .I1(_01567_[1]),
    .I2(_01332_[0]),
    .I3(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[0]),
    .O(_02541_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _06054_ (
    .I0(builder_interface0_adr[3]),
    .I1(_01400_[2]),
    .I2(_01332_[0]),
    .I3(builder_csr_bankarray_csrbank2_rx_prbs_pause0_w),
    .O(_02541_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _06055_ (
    .I0(builder_csr_bankarray_csrbank2_rx_enable0_w),
    .I1(_01334_[2]),
    .I2(_02099_[2]),
    .I3(_02099_[3]),
    .O(_02542_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06056_ (
    .I0(_01330_[0]),
    .I1(_01335_[1]),
    .I2(builder_csr_bankarray_csrbank2_tx_enable0_w),
    .O(_02099_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _06057_ (
    .I0(_01333_[0]),
    .I1(_01333_[1]),
    .I2(_01403_[2]),
    .I3(builder_csr_bankarray_csrbank2_rx_prbs_config0_w[0]),
    .O(_02099_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _06058_ (
    .I0(_01343_[0]),
    .I1(main_tx_reset_done),
    .I2(_01550_[1]),
    .I3(builder_csr_bankarray_csrbank2_rx_ready_w),
    .O(_02542_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06059_ (
    .I0(_02517_[0]),
    .I1(_01350_[1]),
    .O(_00200_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06060_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[31]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[31]),
    .O(_02517_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06061_ (
    .I0(_02100_[0]),
    .I1(_01350_[1]),
    .O(_00199_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06062_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[30]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[30]),
    .O(_02100_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06063_ (
    .I0(_02549_[0]),
    .I1(_01350_[1]),
    .O(_00198_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06064_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[29]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[29]),
    .O(_02549_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06065_ (
    .I0(_02551_[0]),
    .I1(_01350_[1]),
    .O(_00197_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06066_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[28]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[28]),
    .O(_02551_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06067_ (
    .I0(_02101_[0]),
    .I1(_01350_[1]),
    .O(_00196_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06068_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[27]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[27]),
    .O(_02101_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06069_ (
    .I0(_02525_[0]),
    .I1(_01350_[1]),
    .O(_00195_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06070_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[26]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[26]),
    .O(_02525_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06071_ (
    .I0(_02569_[0]),
    .I1(_01350_[1]),
    .O(_00194_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06072_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[25]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[25]),
    .O(_02569_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06073_ (
    .I0(_02102_[0]),
    .I1(_01350_[1]),
    .O(_00193_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06074_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[24]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[24]),
    .O(_02102_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06075_ (
    .I0(_02570_[0]),
    .I1(_01350_[1]),
    .O(_00192_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06076_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[23]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[23]),
    .O(_02570_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06077_ (
    .I0(_02568_[0]),
    .I1(rx_rst),
    .O(_00668_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _06078_ (
    .I0(_01409_[0]),
    .I1(main_prbsrx_i[4]),
    .I2(main_prbsrx_prbs15_i_last[9]),
    .I3(main_prbsrx_prbs15_i_last[10]),
    .O(_02568_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06079_ (
    .I0(_02103_[0]),
    .I1(rx_rst),
    .O(_00669_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _06080_ (
    .I0(_01409_[0]),
    .I1(main_prbsrx_i[3]),
    .I2(main_prbsrx_prbs15_i_last[10]),
    .I3(main_prbsrx_prbs15_i_last[11]),
    .O(_02103_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06081_ (
    .I0(_02571_[0]),
    .I1(rx_rst),
    .O(_00670_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _06082_ (
    .I0(_01409_[0]),
    .I1(main_prbsrx_i[2]),
    .I2(main_prbsrx_prbs15_i_last[11]),
    .I3(main_prbsrx_prbs15_i_last[12]),
    .O(_02571_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06083_ (
    .I0(main_basesoc_uart_rx_fifo_consume[1]),
    .I1(_01152_[1]),
    .I2(sys_rst),
    .I3(main_basesoc_uart_rx_fifo_do_read),
    .O(_00508_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06084_ (
    .I0(_02566_[0]),
    .I1(rx_rst),
    .O(_00671_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _06085_ (
    .I0(_01409_[0]),
    .I1(main_prbsrx_i[1]),
    .I2(main_prbsrx_prbs15_i_last[12]),
    .I3(main_prbsrx_prbs15_i_last[13]),
    .O(_02566_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06086_ (
    .I0(_02524_[0]),
    .I1(rx_rst),
    .O(_00672_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _06087_ (
    .I0(_01409_[0]),
    .I1(main_prbsrx_i[0]),
    .I2(main_prbsrx_prbs15_i_last[13]),
    .I3(main_prbsrx_prbs15_i_last[14]),
    .O(_02524_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06088_ (
    .I0(builder_rs232phyrx_state),
    .I1(_01137_[28]),
    .O(_00075_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _06089_ (
    .I0(rx_rst),
    .I1(main_prbsrx_i[19]),
    .O(_00673_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06090_ (
    .I0(_01385_[0]),
    .I1(_01164_[3]),
    .O(_00500_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06091_ (
    .I0(_01525_[0]),
    .I1(_01524_[2]),
    .I2(_01232_[0]),
    .O(_00674_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06092_ (
    .I0(_01525_[0]),
    .I1(_01524_[2]),
    .I2(_01232_[1]),
    .O(_00675_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06093_ (
    .I0(_01525_[0]),
    .I1(_01524_[2]),
    .I2(_01232_[2]),
    .O(_00676_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06094_ (
    .I0(_01525_[0]),
    .I1(_01524_[2]),
    .I2(_01232_[3]),
    .O(_00677_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06095_ (
    .I0(_01525_[0]),
    .I1(_01524_[2]),
    .I2(_01232_[4]),
    .O(_00678_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _06096_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[8]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02535_[2]),
    .I3(sys_rst),
    .O(_00473_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _06097_ (
    .I0(_01170_[8]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[8]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02535_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _06098_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[7]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02567_[2]),
    .I3(sys_rst),
    .O(_00472_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _06099_ (
    .I0(_01170_[7]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[7]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02567_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _06100_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[6]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02564_[2]),
    .I3(sys_rst),
    .O(_00471_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _06101_ (
    .I0(_01170_[6]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[6]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02564_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _06102_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[5]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02510_[2]),
    .I3(sys_rst),
    .O(_00470_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _06103_ (
    .I0(_01170_[5]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[5]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02510_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _06104_ (
    .I0(builder_csr_bankarray_csrbank3_load0_w[4]),
    .I1(builder_csr_bankarray_csrbank3_en0_w),
    .I2(_02565_[2]),
    .I3(sys_rst),
    .O(_00469_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _06105_ (
    .I0(_01170_[4]),
    .I1(builder_csr_bankarray_csrbank3_reload0_w[4]),
    .I2(_01558_[2]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02565_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06106_ (
    .I0(_01525_[0]),
    .I1(_01524_[2]),
    .I2(_01232_[5]),
    .O(_00679_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06107_ (
    .I0(_01525_[0]),
    .I1(_01524_[2]),
    .I2(_01232_[6]),
    .O(_00680_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06108_ (
    .I0(_01525_[0]),
    .I1(_01524_[2]),
    .I2(_01232_[7]),
    .O(_00681_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06109_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[30]),
    .I1(main_basesoc_timer_value[30]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00462_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06110_ (
    .I0(_01525_[0]),
    .I1(_01524_[2]),
    .I2(_01232_[8]),
    .O(_00682_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06111_ (
    .I0(_01525_[0]),
    .I1(_01524_[2]),
    .I2(_01232_[9]),
    .O(_00683_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06112_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[28]),
    .I1(main_basesoc_timer_value[28]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00460_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06113_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[27]),
    .I1(main_basesoc_timer_value[27]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00459_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _06114_ (
    .I0(_01525_[0]),
    .I1(_01232_[10]),
    .I2(_01524_[2]),
    .O(_00684_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06115_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[26]),
    .I1(main_basesoc_timer_value[26]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00458_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06116_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[24]),
    .I1(main_basesoc_timer_value[24]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00456_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06117_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[23]),
    .I1(main_basesoc_timer_value[23]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00455_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06118_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[17]),
    .I1(main_basesoc_timer_value[17]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00449_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06119_ (
    .I0(_02563_[0]),
    .I1(rx_rst),
    .O(_00685_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _06120_ (
    .I0(_01525_[0]),
    .I1(main_prbsrx_i[19]),
    .I2(main_prbsrx_prbs15_i_last[8]),
    .I3(main_prbsrx_prbs15_i_last[11]),
    .O(_02563_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06121_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[16]),
    .I1(main_basesoc_timer_value[16]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00448_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06122_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[14]),
    .I1(main_basesoc_timer_value[14]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00446_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06123_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[13]),
    .I1(main_basesoc_timer_value[13]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00445_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06124_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[12]),
    .I1(main_basesoc_timer_value[12]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00444_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06125_ (
    .I0(_02534_[0]),
    .I1(rx_rst),
    .O(_00686_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _06126_ (
    .I0(_01525_[0]),
    .I1(main_prbsrx_i[18]),
    .I2(main_prbsrx_prbs15_i_last[9]),
    .I3(main_prbsrx_prbs15_i_last[12]),
    .O(_02534_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06127_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[8]),
    .I1(main_basesoc_timer_value[8]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00440_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06128_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[6]),
    .I1(main_basesoc_timer_value[6]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00438_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06129_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[4]),
    .I1(main_basesoc_timer_value[4]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00436_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06130_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[3]),
    .I1(main_basesoc_timer_value[3]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00435_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06131_ (
    .I0(_02509_[0]),
    .I1(rx_rst),
    .O(_00687_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _06132_ (
    .I0(_01525_[0]),
    .I1(main_prbsrx_i[17]),
    .I2(main_prbsrx_prbs15_i_last[10]),
    .I3(main_prbsrx_prbs15_i_last[13]),
    .O(_02509_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06133_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[2]),
    .I1(main_basesoc_timer_value[2]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00434_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06134_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[0]),
    .I1(main_basesoc_timer_value[0]),
    .I2(sys_rst),
    .I3(main_basesoc_timer_update_value_re),
    .O(_00432_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06135_ (
    .I0(builder_csr_bankarray_csrbank3_update_value0_w),
    .I1(builder_csr_bankarray_csrbank2_rx_enable0_r),
    .I2(sys_rst),
    .I3(_01551_[1]),
    .O(_00430_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _06136_ (
    .I0(sys_rst),
    .I1(_02249_[3]),
    .O(_00429_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06137_ (
    .I0(_02560_[0]),
    .I1(rx_rst),
    .O(_00688_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _06138_ (
    .I0(_01525_[0]),
    .I1(main_prbsrx_i[16]),
    .I2(main_prbsrx_prbs15_i_last[11]),
    .I3(main_prbsrx_prbs15_i_last[14]),
    .O(_02560_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06139_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[30]),
    .I1(_02121_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00427_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06140_ (
    .I0(_02562_[0]),
    .I1(rx_rst),
    .O(_00689_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _06141_ (
    .I0(_01525_[0]),
    .I1(main_prbsrx_i[15]),
    .I2(main_prbsrx_prbs15_i_last[12]),
    .I3(main_prbsrx_prbs15_i_last[15]),
    .O(_02562_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06142_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[29]),
    .I1(_01566_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00426_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06143_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[28]),
    .I1(_01571_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00425_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06144_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[27]),
    .I1(_02251_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00424_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06145_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[26]),
    .I1(_02254_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00423_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06146_ (
    .I0(_02561_[0]),
    .I1(rx_rst),
    .O(_00690_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1441)
  ) _06147_ (
    .I0(_01525_[0]),
    .I1(main_prbsrx_i[14]),
    .I2(main_prbsrx_prbs15_i_last[13]),
    .I3(main_prbsrx_prbs15_i_last[16]),
    .O(_02561_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06148_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[22]),
    .I1(_02253_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00419_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06149_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[11]),
    .I1(_01886_[1]),
    .I2(sys_rst),
    .I3(_01545_[3]),
    .O(_00408_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06150_ (
    .I0(builder_rs232phytx_state),
    .I1(_01134_[23]),
    .O(_00040_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _06151_ (
    .I0(sys_rst),
    .I1(builder_multiregimpl0_regs1),
    .O(_00328_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _06152_ (
    .I0(sys_rst),
    .I1(_01613_[3]),
    .O(_00327_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06153_ (
    .I0(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .I1(main_basesoc_rx_data[7]),
    .O(_00326_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06154_ (
    .I0(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .I1(main_basesoc_rx_data[6]),
    .O(_00325_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06155_ (
    .I0(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .I1(main_basesoc_rx_data[5]),
    .O(_00324_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06156_ (
    .I0(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .I1(main_basesoc_rx_data[4]),
    .O(_00323_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06157_ (
    .I0(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .I1(main_basesoc_rx_data[3]),
    .O(_00322_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06158_ (
    .I0(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .I1(main_basesoc_rx_data[2]),
    .O(_00321_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06159_ (
    .I0(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .I1(main_basesoc_rx_data[1]),
    .O(_00320_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06160_ (
    .I0(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .I1(_01167_[3]),
    .O(_00319_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06161_ (
    .I0(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .I1(_01167_[2]),
    .O(_00318_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06162_ (
    .I0(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .I1(_01167_[1]),
    .O(_00317_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06163_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[26]),
    .I1(_01131_[26]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00306_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06164_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[25]),
    .I1(_01131_[25]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00305_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06165_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[24]),
    .I1(_01131_[24]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00304_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06166_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[23]),
    .I1(_01131_[23]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00303_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06167_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[22]),
    .I1(_01131_[22]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00302_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06168_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[21]),
    .I1(_01131_[21]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00301_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06169_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[20]),
    .I1(_01131_[20]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00300_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06170_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[19]),
    .I1(_01131_[19]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00299_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06171_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[18]),
    .I1(_01131_[18]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00298_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06172_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[17]),
    .I1(_01131_[17]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00297_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06173_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[16]),
    .I1(_01131_[16]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00296_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06174_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[15]),
    .I1(_01131_[15]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00295_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06175_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[14]),
    .I1(_01131_[14]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00294_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06176_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[13]),
    .I1(_01131_[13]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00293_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06177_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[12]),
    .I1(_01131_[12]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00292_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06178_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[11]),
    .I1(_01131_[11]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00291_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06179_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[10]),
    .I1(_01131_[10]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00290_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06180_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[9]),
    .I1(_01131_[9]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00289_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06181_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[8]),
    .I1(_01131_[8]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00288_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06182_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[6]),
    .I1(_01131_[6]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00286_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06183_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[5]),
    .I1(_01131_[5]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00285_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06184_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[3]),
    .I1(_01131_[3]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00283_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06185_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[2]),
    .I1(_01131_[2]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00282_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _06186_ (
    .I0(builder_csr_bankarray_csrbank0_bus_errors_w[0]),
    .I1(_01131_[0]),
    .I2(sys_rst),
    .I3(_01617_[3]),
    .O(_00280_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06187_ (
    .I0(sys_rst),
    .I1(_01119_[8]),
    .O(_00279_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _06188_ (
    .I0(sys_rst),
    .I1(_01318_[0]),
    .O(_00278_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _06189_ (
    .I0(_01630_[0]),
    .I1(_02548_[1]),
    .O(_00275_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _06190_ (
    .I0(builder_multiregimpl0_regs1),
    .I1(main_basesoc_rx_rx_d),
    .I2(builder_rs232phyrx_state),
    .I3(sys_rst),
    .O(_02548_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00e8)
  ) _06191_ (
    .I0(_01374_[0]),
    .I1(builder_grant),
    .I2(\VexRiscv._zz_dBusWishbone_CYC ),
    .I3(sys_rst),
    .O(_00274_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06192_ (
    .I0(_02557_[0]),
    .I1(_02557_[1]),
    .I2(_01346_[2]),
    .I3(_01346_[3]),
    .O(_00272_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06193_ (
    .I0(_02381_[0]),
    .I1(_02381_[1]),
    .I2(_01346_[2]),
    .I3(_01346_[3]),
    .O(_00271_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06194_ (
    .I0(_02540_[0]),
    .I1(_02540_[1]),
    .I2(_01346_[2]),
    .I3(_01346_[3]),
    .O(_00269_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06195_ (
    .I0(_02523_[0]),
    .I1(_02523_[1]),
    .I2(_01346_[2]),
    .I3(_01346_[3]),
    .O(_00268_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hef00)
  ) _06196_ (
    .I0(_02533_[0]),
    .I1(_02533_[1]),
    .I2(_02533_[2]),
    .I3(_01345_[1]),
    .O(_00266_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06197_ (
    .I0(_02532_[0]),
    .I1(_02532_[1]),
    .I2(_01346_[2]),
    .I3(_01338_[0]),
    .O(_02533_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06198_ (
    .I0(_01550_[1]),
    .I1(main_basesoc_uart_rx0),
    .O(_02533_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06199_ (
    .I0(_01334_[0]),
    .I1(main_basesoc_uart_rx1),
    .I2(_01405_[0]),
    .I3(main_basesoc_uart_rx2),
    .O(_02533_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _06200_ (
    .I0(_02559_[0]),
    .I1(_02559_[1]),
    .I2(_02559_[2]),
    .I3(_01345_[1]),
    .O(_00265_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _06201_ (
    .I0(main_basesoc_uart_tx2),
    .I1(_01405_[0]),
    .I2(_02558_[2]),
    .I3(_02558_[3]),
    .O(_02559_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06202_ (
    .I0(_01332_[0]),
    .I1(_01332_[1]),
    .I2(main_basesoc_uart_tx1),
    .O(_02558_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _06203_ (
    .I0(builder_interface0_adr[3]),
    .I1(_01567_[1]),
    .I2(_01574_[0]),
    .I3(_01332_[0]),
    .O(_02558_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _06204_ (
    .I0(_01389_[1]),
    .I1(_01334_[2]),
    .I2(_02550_[2]),
    .I3(_02550_[3]),
    .O(_02559_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _06205_ (
    .I0(_01330_[0]),
    .I1(_02383_[1]),
    .I2(_01335_[1]),
    .O(_02550_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _06206_ (
    .I0(_02382_[0]),
    .I1(_02382_[1]),
    .I2(_01346_[2]),
    .O(_02383_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _06207_ (
    .I0(builder_interface0_adr[3]),
    .I1(main_basesoc_tx_sink_valid),
    .I2(_01332_[0]),
    .I3(_01400_[2]),
    .O(_02550_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _06208_ (
    .I0(_01389_[1]),
    .I1(_01550_[1]),
    .I2(main_basesoc_uart_rx0),
    .I3(_01343_[0]),
    .O(_02559_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06209_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[30]),
    .I2(_02531_[2]),
    .I3(_01338_[3]),
    .O(_00263_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06210_ (
    .I0(_01334_[0]),
    .I1(builder_csr_bankarray_csrbank3_value_w[30]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[30]),
    .O(_02531_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06211_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[29]),
    .I2(_02122_[2]),
    .I3(_01338_[3]),
    .O(_00262_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06212_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[29]),
    .I1(_01334_[0]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[29]),
    .O(_02122_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06213_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[27]),
    .I2(_02556_[2]),
    .I3(_01338_[3]),
    .O(_00260_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06214_ (
    .I0(_01334_[0]),
    .I1(builder_csr_bankarray_csrbank3_value_w[27]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[27]),
    .O(_02556_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06215_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[26]),
    .I2(_02508_[2]),
    .I3(_01338_[3]),
    .O(_00259_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06216_ (
    .I0(_01334_[0]),
    .I1(builder_csr_bankarray_csrbank3_value_w[26]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[26]),
    .O(_02508_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06217_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[24]),
    .I2(_02384_[2]),
    .I3(_01338_[3]),
    .O(_00257_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06218_ (
    .I0(_01334_[0]),
    .I1(builder_csr_bankarray_csrbank3_value_w[24]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[24]),
    .O(_02384_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06219_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[23]),
    .I2(_02539_[2]),
    .I3(_01338_[3]),
    .O(_00256_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06220_ (
    .I0(_01334_[0]),
    .I1(builder_csr_bankarray_csrbank3_value_w[23]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[23]),
    .O(_02539_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06221_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[22]),
    .I2(_02554_[2]),
    .I3(_01338_[3]),
    .O(_00255_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06222_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[22]),
    .I1(_01334_[0]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[22]),
    .O(_02554_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06223_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[21]),
    .I2(_02123_[2]),
    .I3(_01338_[3]),
    .O(_00254_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06224_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[21]),
    .I1(_01334_[0]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[21]),
    .O(_02123_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06225_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[20]),
    .I2(_02555_[2]),
    .I3(_01338_[3]),
    .O(_00253_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06226_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[20]),
    .I1(_01334_[0]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[20]),
    .O(_02555_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06227_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[19]),
    .I2(_02502_[2]),
    .I3(_01338_[3]),
    .O(_00252_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06228_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[19]),
    .I1(_01334_[0]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[19]),
    .O(_02502_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06229_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[18]),
    .I2(_02385_[2]),
    .I3(_01338_[3]),
    .O(_00251_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06230_ (
    .I0(_01334_[0]),
    .I1(builder_csr_bankarray_csrbank3_value_w[18]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[18]),
    .O(_02385_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06231_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[17]),
    .I2(_02547_[2]),
    .I3(_01338_[3]),
    .O(_00250_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06232_ (
    .I0(_01334_[0]),
    .I1(builder_csr_bankarray_csrbank3_value_w[17]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[17]),
    .O(_02547_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06233_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[16]),
    .I2(_02501_[2]),
    .I3(_01338_[3]),
    .O(_00249_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06234_ (
    .I0(_01334_[0]),
    .I1(builder_csr_bankarray_csrbank3_value_w[16]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[16]),
    .O(_02501_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06235_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[15]),
    .I2(_02124_[2]),
    .I3(_01338_[3]),
    .O(_00248_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06236_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[15]),
    .I1(_01334_[0]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[15]),
    .O(_02124_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06237_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[14]),
    .I2(_02507_[2]),
    .I3(_01338_[3]),
    .O(_00247_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06238_ (
    .I0(_01334_[0]),
    .I1(builder_csr_bankarray_csrbank3_value_w[14]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[14]),
    .O(_02507_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06239_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[13]),
    .I2(_02500_[2]),
    .I3(_01338_[3]),
    .O(_00246_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06240_ (
    .I0(_01334_[0]),
    .I1(builder_csr_bankarray_csrbank3_value_w[13]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[13]),
    .O(_02500_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06241_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[12]),
    .I2(_02386_[2]),
    .I3(_01338_[3]),
    .O(_00245_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06242_ (
    .I0(_01334_[0]),
    .I1(builder_csr_bankarray_csrbank3_value_w[12]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[12]),
    .O(_02386_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06243_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[11]),
    .I2(_02506_[2]),
    .I3(_01338_[3]),
    .O(_00244_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06244_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[11]),
    .I1(_01334_[0]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[11]),
    .O(_02506_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06245_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[10]),
    .I2(_02499_[2]),
    .I3(_01338_[3]),
    .O(_00243_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06246_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[10]),
    .I1(_01334_[0]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[10]),
    .O(_02499_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06247_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[9]),
    .I2(_02125_[2]),
    .I3(_01338_[3]),
    .O(_00242_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06248_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[9]),
    .I1(_01334_[0]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[9]),
    .O(_02125_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06249_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[8]),
    .I2(_02505_[2]),
    .I3(_01338_[3]),
    .O(_00241_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06250_ (
    .I0(_01334_[0]),
    .I1(builder_csr_bankarray_csrbank3_value_w[8]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[8]),
    .O(_02505_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06251_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[7]),
    .I2(_02498_[2]),
    .I3(_01338_[3]),
    .O(_00240_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06252_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[7]),
    .I1(_01334_[0]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[7]),
    .O(_02498_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06253_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[6]),
    .I2(_02387_[2]),
    .I3(_01338_[3]),
    .O(_00239_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06254_ (
    .I0(_01334_[0]),
    .I1(builder_csr_bankarray_csrbank3_value_w[6]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[6]),
    .O(_02387_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06255_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[5]),
    .I2(_02504_[2]),
    .I3(_01338_[3]),
    .O(_00238_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06256_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[5]),
    .I1(_01334_[0]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[5]),
    .O(_02504_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06257_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[4]),
    .I2(_02497_[2]),
    .I3(_01338_[3]),
    .O(_00237_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06258_ (
    .I0(_01334_[0]),
    .I1(builder_csr_bankarray_csrbank3_value_w[4]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[4]),
    .O(_02497_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06259_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[3]),
    .I2(_02126_[2]),
    .I3(_01338_[3]),
    .O(_00236_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06260_ (
    .I0(_01334_[0]),
    .I1(builder_csr_bankarray_csrbank3_value_w[3]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[3]),
    .O(_02126_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06261_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[2]),
    .I2(_02503_[2]),
    .I3(_01338_[3]),
    .O(_00235_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06262_ (
    .I0(_01334_[0]),
    .I1(builder_csr_bankarray_csrbank3_value_w[2]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[2]),
    .O(_02503_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06263_ (
    .I0(_01338_[0]),
    .I1(builder_csr_bankarray_csrbank3_load0_w[1]),
    .I2(_02496_[2]),
    .I3(_01338_[3]),
    .O(_00234_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06264_ (
    .I0(builder_csr_bankarray_csrbank3_value_w[1]),
    .I1(_01334_[0]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank3_reload0_w[1]),
    .O(_02496_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _06265_ (
    .I0(_02390_[0]),
    .I1(_02390_[1]),
    .I2(_02390_[2]),
    .I3(_01338_[3]),
    .O(_00233_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _06266_ (
    .I0(_01558_[2]),
    .I1(_01405_[0]),
    .I2(_02389_[2]),
    .I3(_02389_[3]),
    .O(_02390_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06267_ (
    .I0(_01332_[0]),
    .I1(_01332_[1]),
    .I2(builder_csr_bankarray_csrbank3_value_w[0]),
    .O(_02389_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _06268_ (
    .I0(builder_interface0_adr[3]),
    .I1(_01567_[1]),
    .I2(_01332_[0]),
    .I3(builder_csr_bankarray_csrbank3_ev_enable0_w),
    .O(_02389_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _06269_ (
    .I0(builder_csr_bankarray_csrbank3_reload0_w[0]),
    .I1(_01334_[2]),
    .I2(_02388_[2]),
    .I3(_02388_[3]),
    .O(_02390_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06270_ (
    .I0(_01330_[0]),
    .I1(_01335_[1]),
    .I2(builder_csr_bankarray_csrbank3_load0_w[0]),
    .O(_02388_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _06271_ (
    .I0(builder_interface0_adr[3]),
    .I1(_01400_[2]),
    .I2(_01332_[0]),
    .I3(builder_csr_bankarray_csrbank3_ev_pending_w),
    .O(_02388_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06272_ (
    .I0(_01550_[1]),
    .I1(builder_csr_bankarray_csrbank3_update_value0_w),
    .I2(_01343_[0]),
    .I3(builder_csr_bankarray_csrbank3_en0_w),
    .O(_02390_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06273_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[31]),
    .O(_00232_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06274_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[30]),
    .O(_00231_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06275_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[29]),
    .O(_00230_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06276_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[28]),
    .O(_00229_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06277_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[27]),
    .O(_00228_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06278_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[26]),
    .O(_00227_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06279_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[25]),
    .O(_00226_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06280_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[24]),
    .O(_00225_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06281_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[23]),
    .O(_00224_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06282_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[22]),
    .O(_00223_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06283_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[21]),
    .O(_00222_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06284_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[19]),
    .O(_00220_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06285_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[18]),
    .O(_00219_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06286_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[16]),
    .O(_00217_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06287_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[15]),
    .O(_00216_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06288_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[13]),
    .O(_00214_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06289_ (
    .I0(_01568_[1]),
    .I1(_01404_[0]),
    .I2(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[12]),
    .O(_00213_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06290_ (
    .I0(builder_rs232phytx_state),
    .I1(_01134_[22]),
    .O(_00039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06291_ (
    .I0(_01134_[12]),
    .I1(builder_rs232phytx_state),
    .O(_00029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06292_ (
    .I0(_01134_[13]),
    .I1(builder_rs232phytx_state),
    .O(_00030_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06293_ (
    .I0(builder_rs232phytx_state),
    .I1(_01134_[14]),
    .O(_00031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06294_ (
    .I0(_01134_[15]),
    .I1(builder_rs232phytx_state),
    .O(_00032_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06295_ (
    .I0(_01134_[16]),
    .I1(builder_rs232phytx_state),
    .O(_00033_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06296_ (
    .I0(builder_rs232phytx_state),
    .I1(_01134_[17]),
    .O(_00034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06297_ (
    .I0(_01134_[18]),
    .I1(builder_rs232phytx_state),
    .O(_00035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06298_ (
    .I0(builder_rs232phytx_state),
    .I1(_01134_[19]),
    .O(_00036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06299_ (
    .I0(builder_rs232phytx_state),
    .I1(_01134_[20]),
    .O(_00037_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06300_ (
    .I0(_01134_[21]),
    .I1(builder_rs232phytx_state),
    .O(_00038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06301_ (
    .I0(_01134_[10]),
    .I1(builder_rs232phytx_state),
    .O(_00027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06302_ (
    .I0(_01134_[11]),
    .I1(builder_rs232phytx_state),
    .O(_00028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06303_ (
    .I0(_01134_[5]),
    .I1(builder_rs232phytx_state),
    .O(_00022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06304_ (
    .I0(builder_rs232phytx_state),
    .I1(_01134_[6]),
    .O(_00023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06305_ (
    .I0(_01134_[7]),
    .I1(builder_rs232phytx_state),
    .O(_00024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06306_ (
    .I0(_01134_[8]),
    .I1(builder_rs232phytx_state),
    .O(_00025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06307_ (
    .I0(_01134_[9]),
    .I1(builder_rs232phytx_state),
    .O(_00026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06308_ (
    .I0(_01134_[3]),
    .I1(builder_rs232phytx_state),
    .O(_00020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06309_ (
    .I0(_01134_[2]),
    .I1(builder_rs232phytx_state),
    .O(_00019_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06310_ (
    .I0(builder_rs232phytx_state),
    .I1(_01134_[1]),
    .O(_00018_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06311_ (
    .I0(_01134_[0]),
    .I1(builder_rs232phytx_state),
    .O(_00017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06312_ (
    .I0(builder_rs232phytx_state),
    .I1(_01134_[4]),
    .O(_00021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06313_ (
    .I0(_02391_[0]),
    .I1(_01350_[1]),
    .O(_00191_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06314_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[22]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[22]),
    .O(_02391_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06315_ (
    .I0(_02494_[0]),
    .I1(_01350_[1]),
    .O(_00190_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06316_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[21]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[21]),
    .O(_02494_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06317_ (
    .I0(_02492_[0]),
    .I1(_01350_[1]),
    .O(_00189_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06318_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[20]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[20]),
    .O(_02492_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06319_ (
    .I0(_02127_[0]),
    .I1(_01350_[1]),
    .O(_00188_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06320_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[19]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[19]),
    .O(_02127_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06321_ (
    .I0(_02493_[0]),
    .I1(_01350_[1]),
    .O(_00187_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06322_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[18]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[18]),
    .O(_02493_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06323_ (
    .I0(_02491_[0]),
    .I1(_01350_[1]),
    .O(_00186_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06324_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[17]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[17]),
    .O(_02491_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06325_ (
    .I0(_02392_[0]),
    .I1(_01350_[1]),
    .O(_00185_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06326_ (
    .I0(_01343_[0]),
    .I1(builder_csr_bankarray_csrbank0_bus_errors_w[16]),
    .I2(_01334_[2]),
    .I3(builder_csr_bankarray_csrbank0_scratch0_w[16]),
    .O(_02392_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06327_ (
    .I0(_01395_[0]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_773 ),
    .O(_00007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfeff)
  ) _06328_ (
    .I0(_01707_[1]),
    .I1(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .I2(_01639_[2]),
    .I3(_01638_[1]),
    .O(_00005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _06329_ (
    .I0(\VexRiscv.memory_DivPlugin_div_counter_value [0]),
    .I1(_01755_[1]),
    .O(_00006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0ce0)
  ) _06330_ (
    .I0(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [1]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [0]),
    .I2(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .I3(\VexRiscv.dataCache_1.stageA_request_size [0]),
    .O(_01096_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _06331_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [1]),
    .I1(\VexRiscv.externalInterruptArray_regNext [1]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [0]),
    .I3(\VexRiscv.externalInterruptArray_regNext [0]),
    .O(\VexRiscv.externalInterrupt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06332_ (
    .I0(_01357_[3]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .O(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_13 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h88f0)
  ) _06333_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .I2(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .O(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_125 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h88f0)
  ) _06334_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .I2(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .O(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_109 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _06335_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .I1(_02488_[1]),
    .I2(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ),
    .O(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_113 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h07ff)
  ) _06336_ (
    .I0(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [30]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [13]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .O(_02488_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff10)
  ) _06337_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .I2(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ),
    .I3(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ),
    .O(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_21 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h10ff)
  ) _06338_ (
    .I0(_02490_[0]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [25]),
    .I2(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ),
    .I3(_02490_[3]),
    .O(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_55 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h004f)
  ) _06339_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [13]),
    .I1(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 ),
    .I2(_02487_[0]),
    .I3(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ),
    .O(_02490_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _06340_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .I1(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 ),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [13]),
    .O(_02490_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06341_ (
    .I0(_02487_[0]),
    .I1(_02487_[1]),
    .O(\VexRiscv.decode_BYPASSABLE_MEMORY_STAGE )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4f00)
  ) _06342_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [25]),
    .I2(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ),
    .I3(_01528_[1]),
    .O(_02487_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4f44)
  ) _06343_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [13]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .I3(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 ),
    .O(\VexRiscv.decode_SRC_LESS_UNSIGNED )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06344_ (
    .I0(_01539_[2]),
    .I1(_02489_[1]),
    .O(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_18 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f1)
  ) _06345_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [25]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [30]),
    .I3(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ),
    .O(_02489_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06346_ (
    .I0(_01527_[1]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .O(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_6 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06347_ (
    .I0(_02485_[0]),
    .I1(_02485_[1]),
    .O(_01294_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06348_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [29]),
    .I1(\VexRiscv.CsrPlugin_mepc [31]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02485_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06349_ (
    .I0(\VexRiscv._zz__zz_IBusCachedPlugin_jump_pcLoad_payload_1 [1]),
    .I1(\VexRiscv.CsrPlugin_jumpInterface_valid ),
    .I2(_02128_[2]),
    .O(_02129_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06350_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [31]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [31]),
    .O(_02485_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06351_ (
    .I0(\VexRiscv._zz__zz_IBusCachedPlugin_jump_pcLoad_payload_1 [2]),
    .I1(\VexRiscv.BranchPlugin_jumpInterface_valid ),
    .I2(_02130_[2]),
    .O(_02131_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hb0)
  ) _06352_ (
    .I0(\VexRiscv._zz__zz_IBusCachedPlugin_jump_pcLoad_payload_1 [2]),
    .I1(\VexRiscv.BranchPlugin_jumpInterface_valid ),
    .I2(_02130_[2]),
    .O(_02131_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfff8)
  ) _06353_ (
    .I0(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [30]),
    .I1(_02131_[2]),
    .I2(_02479_[2]),
    .I3(_02479_[3]),
    .O(_01294_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06354_ (
    .I0(_02131_[1]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [30]),
    .O(_02479_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06355_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [28]),
    .I1(\VexRiscv.CsrPlugin_mepc [30]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02479_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06356_ (
    .I0(_02486_[0]),
    .I1(_02486_[1]),
    .O(_01294_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06357_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [27]),
    .I1(\VexRiscv.CsrPlugin_mepc [29]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02486_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06358_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [29]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [29]),
    .O(_02486_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06359_ (
    .I0(_02477_[0]),
    .I1(_02477_[1]),
    .O(_01294_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06360_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [26]),
    .I1(\VexRiscv.CsrPlugin_mepc [28]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02477_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06361_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [28]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [28]),
    .O(_02477_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06362_ (
    .I0(_02480_[0]),
    .I1(_02480_[1]),
    .O(_01294_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06363_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [25]),
    .I1(\VexRiscv.CsrPlugin_mepc [27]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02480_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06364_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [27]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [27]),
    .O(_02480_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06365_ (
    .I0(_02473_[0]),
    .I1(_02473_[1]),
    .O(_01294_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06366_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [24]),
    .I1(\VexRiscv.CsrPlugin_mepc [26]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02473_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06367_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [26]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [26]),
    .O(_02473_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06368_ (
    .I0(_02478_[0]),
    .I1(_02478_[1]),
    .O(_01294_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06369_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [23]),
    .I1(\VexRiscv.CsrPlugin_mepc [25]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02478_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06370_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [25]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [25]),
    .O(_02478_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06371_ (
    .I0(_02472_[0]),
    .I1(_02472_[1]),
    .O(_01294_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06372_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [22]),
    .I1(\VexRiscv.CsrPlugin_mepc [24]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02472_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06373_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [24]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [24]),
    .O(_02472_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfff8)
  ) _06374_ (
    .I0(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [23]),
    .I1(_02131_[2]),
    .I2(_02476_[2]),
    .I3(_02476_[3]),
    .O(_01294_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06375_ (
    .I0(_02131_[1]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [23]),
    .O(_02476_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06376_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [21]),
    .I1(\VexRiscv.CsrPlugin_mepc [23]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02476_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06377_ (
    .I0(_02466_[0]),
    .I1(_02466_[1]),
    .O(_01294_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06378_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [20]),
    .I1(\VexRiscv.CsrPlugin_mepc [22]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02466_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06379_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [22]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [22]),
    .O(_02466_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06380_ (
    .I0(_02474_[0]),
    .I1(_02474_[1]),
    .O(_01294_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06381_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [19]),
    .I1(\VexRiscv.CsrPlugin_mepc [21]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02474_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06382_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [21]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [21]),
    .O(_02474_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06383_ (
    .I0(_02463_[0]),
    .I1(_02463_[1]),
    .O(_01294_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06384_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [18]),
    .I1(\VexRiscv.CsrPlugin_mepc [20]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02463_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06385_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [20]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [20]),
    .O(_02463_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06386_ (
    .I0(_02471_[0]),
    .I1(_02471_[1]),
    .O(_01294_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06387_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [17]),
    .I1(\VexRiscv.CsrPlugin_mepc [19]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02471_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06388_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [19]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [19]),
    .O(_02471_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06389_ (
    .I0(_02458_[0]),
    .I1(_02458_[1]),
    .O(_01294_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06390_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [16]),
    .I1(\VexRiscv.CsrPlugin_mepc [18]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02458_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06391_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [18]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [18]),
    .O(_02458_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfff8)
  ) _06392_ (
    .I0(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [17]),
    .I1(_02131_[2]),
    .I2(_02465_[2]),
    .I3(_02465_[3]),
    .O(_01294_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06393_ (
    .I0(_02131_[1]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [17]),
    .O(_02465_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06394_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [15]),
    .I1(\VexRiscv.CsrPlugin_mepc [17]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02465_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfff8)
  ) _06395_ (
    .I0(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [16]),
    .I1(_02131_[2]),
    .I2(_02456_[2]),
    .I3(_02456_[3]),
    .O(_01294_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06396_ (
    .I0(_02131_[1]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [16]),
    .O(_02456_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06397_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [14]),
    .I1(\VexRiscv.CsrPlugin_mepc [16]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02456_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06398_ (
    .I0(_02460_[0]),
    .I1(_02460_[1]),
    .O(_01294_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06399_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [13]),
    .I1(\VexRiscv.CsrPlugin_mepc [15]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02460_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06400_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [15]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [15]),
    .O(_02460_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06401_ (
    .I0(_02445_[0]),
    .I1(_02445_[1]),
    .O(_01294_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06402_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [12]),
    .I1(\VexRiscv.CsrPlugin_mepc [14]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02445_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06403_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [14]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [14]),
    .O(_02445_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06404_ (
    .I0(_02457_[0]),
    .I1(_02457_[1]),
    .O(_01294_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06405_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [11]),
    .I1(\VexRiscv.CsrPlugin_mepc [13]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02457_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06406_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [13]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [13]),
    .O(_02457_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06407_ (
    .I0(_02405_[0]),
    .I1(_02405_[1]),
    .O(_01294_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06408_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [10]),
    .I1(\VexRiscv.CsrPlugin_mepc [12]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02405_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06409_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [12]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [12]),
    .O(_02405_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06410_ (
    .I0(_02495_[0]),
    .I1(_02495_[1]),
    .O(_01294_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06411_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [9]),
    .I1(\VexRiscv.CsrPlugin_mepc [11]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02495_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06412_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [11]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [11]),
    .O(_02495_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06413_ (
    .I0(_02407_[0]),
    .I1(_02407_[1]),
    .O(_01294_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06414_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [8]),
    .I1(\VexRiscv.CsrPlugin_mepc [10]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02407_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06415_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [10]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [10]),
    .O(_02407_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfff8)
  ) _06416_ (
    .I0(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [9]),
    .I1(_02131_[2]),
    .I2(_02444_[2]),
    .I3(_02444_[3]),
    .O(_01294_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06417_ (
    .I0(_02131_[1]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [9]),
    .O(_02444_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06418_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [7]),
    .I1(\VexRiscv.CsrPlugin_mepc [9]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02444_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06419_ (
    .I0(_02403_[0]),
    .I1(_02403_[1]),
    .O(_01294_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06420_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [6]),
    .I1(\VexRiscv.CsrPlugin_mepc [8]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02403_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06421_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [8]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [8]),
    .O(_02403_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06422_ (
    .I0(_02408_[0]),
    .I1(_02408_[1]),
    .O(_01294_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06423_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [5]),
    .I1(\VexRiscv.CsrPlugin_mepc [7]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02408_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06424_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [7]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [7]),
    .O(_02408_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06425_ (
    .I0(_02401_[0]),
    .I1(_02401_[1]),
    .O(_01294_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06426_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [4]),
    .I1(\VexRiscv.CsrPlugin_mepc [6]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02401_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06427_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [6]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [6]),
    .O(_02401_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06428_ (
    .I0(_02404_[0]),
    .I1(_02404_[1]),
    .O(_01294_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06429_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [3]),
    .I1(\VexRiscv.CsrPlugin_mepc [5]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02404_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06430_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [5]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [5]),
    .O(_02404_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06431_ (
    .I0(_02398_[0]),
    .I1(_02398_[1]),
    .O(_01294_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06432_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [2]),
    .I1(\VexRiscv.CsrPlugin_mepc [4]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02398_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06433_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [4]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [4]),
    .O(_02398_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06434_ (
    .I0(_02406_[0]),
    .I1(_02406_[1]),
    .O(_01294_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06435_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [1]),
    .I1(\VexRiscv.CsrPlugin_mepc [3]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02406_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _06436_ (
    .I0(\VexRiscv.DBusCachedPlugin_redoBranch_payload [3]),
    .I1(_02131_[1]),
    .I2(_02131_[2]),
    .I3(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [3]),
    .O(_02406_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfff8)
  ) _06437_ (
    .I0(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [2]),
    .I1(_02131_[2]),
    .I2(_02380_[2]),
    .I3(_02380_[3]),
    .O(_01294_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06438_ (
    .I0(_02131_[1]),
    .I1(\VexRiscv.DBusCachedPlugin_redoBranch_payload [2]),
    .O(_02380_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06439_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [0]),
    .I1(\VexRiscv.CsrPlugin_mepc [2]),
    .I2(_01751_[3]),
    .I3(_02129_[3]),
    .O(_02380_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h7)
  ) _06440_ (
    .I0(_02400_[0]),
    .I1(_02400_[1]),
    .O(_01204_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _06441_ (
    .I0(_02399_[0]),
    .I1(_02399_[1]),
    .I2(_02399_[2]),
    .I3(_02399_[3]),
    .O(_02400_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06442_ (
    .I0(main_prbsrx_prbs7_errors[4]),
    .I1(main_prbsrx_prbs7_errors[5]),
    .I2(main_prbsrx_prbs7_errors[6]),
    .I3(main_prbsrx_prbs7_errors[7]),
    .O(_02399_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06443_ (
    .I0(main_prbsrx_prbs7_errors[0]),
    .I1(main_prbsrx_prbs7_errors[1]),
    .I2(main_prbsrx_prbs7_errors[2]),
    .I3(main_prbsrx_prbs7_errors[3]),
    .O(_02399_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06444_ (
    .I0(main_prbsrx_prbs7_errors[16]),
    .I1(main_prbsrx_prbs7_errors[17]),
    .I2(main_prbsrx_prbs7_errors[18]),
    .I3(main_prbsrx_prbs7_errors[19]),
    .O(_02399_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06445_ (
    .I0(main_prbsrx_prbs7_errors[8]),
    .I1(main_prbsrx_prbs7_errors[11]),
    .I2(main_prbsrx_prbs7_errors[13]),
    .I3(main_prbsrx_prbs7_errors[14]),
    .O(_02399_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06446_ (
    .I0(main_prbsrx_prbs7_errors[9]),
    .I1(main_prbsrx_prbs7_errors[10]),
    .I2(main_prbsrx_prbs7_errors[12]),
    .I3(main_prbsrx_prbs7_errors[15]),
    .O(_02400_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h7)
  ) _06447_ (
    .I0(_02453_[0]),
    .I1(_02453_[1]),
    .O(_01121_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _06448_ (
    .I0(_02368_[0]),
    .I1(_02368_[1]),
    .I2(_02368_[2]),
    .I3(_02368_[3]),
    .O(_02453_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06449_ (
    .I0(main_prbsrx_prbs15_errors[4]),
    .I1(main_prbsrx_prbs15_errors[5]),
    .I2(main_prbsrx_prbs15_errors[6]),
    .I3(main_prbsrx_prbs15_errors[7]),
    .O(_02368_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06450_ (
    .I0(main_prbsrx_prbs15_errors[0]),
    .I1(main_prbsrx_prbs15_errors[1]),
    .I2(main_prbsrx_prbs15_errors[2]),
    .I3(main_prbsrx_prbs15_errors[3]),
    .O(_02368_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06451_ (
    .I0(main_prbsrx_prbs15_errors[16]),
    .I1(main_prbsrx_prbs15_errors[17]),
    .I2(main_prbsrx_prbs15_errors[18]),
    .I3(main_prbsrx_prbs15_errors[19]),
    .O(_02368_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06452_ (
    .I0(main_prbsrx_prbs15_errors[8]),
    .I1(main_prbsrx_prbs15_errors[11]),
    .I2(main_prbsrx_prbs15_errors[13]),
    .I3(main_prbsrx_prbs15_errors[14]),
    .O(_02368_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06453_ (
    .I0(main_prbsrx_prbs15_errors[9]),
    .I1(main_prbsrx_prbs15_errors[10]),
    .I2(main_prbsrx_prbs15_errors[12]),
    .I3(main_prbsrx_prbs15_errors[15]),
    .O(_02453_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h7)
  ) _06454_ (
    .I0(_02358_[0]),
    .I1(_02358_[1]),
    .O(_01125_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _06455_ (
    .I0(_02351_[0]),
    .I1(_02351_[1]),
    .I2(_02351_[2]),
    .I3(_02351_[3]),
    .O(_02358_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06456_ (
    .I0(main_prbsrx_prbs31_errors[4]),
    .I1(main_prbsrx_prbs31_errors[5]),
    .I2(main_prbsrx_prbs31_errors[6]),
    .I3(main_prbsrx_prbs31_errors[7]),
    .O(_02351_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06457_ (
    .I0(main_prbsrx_prbs31_errors[0]),
    .I1(main_prbsrx_prbs31_errors[1]),
    .I2(main_prbsrx_prbs31_errors[2]),
    .I3(main_prbsrx_prbs31_errors[3]),
    .O(_02351_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06458_ (
    .I0(main_prbsrx_prbs31_errors[16]),
    .I1(main_prbsrx_prbs31_errors[17]),
    .I2(main_prbsrx_prbs31_errors[18]),
    .I3(main_prbsrx_prbs31_errors[19]),
    .O(_02351_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06459_ (
    .I0(main_prbsrx_prbs31_errors[8]),
    .I1(main_prbsrx_prbs31_errors[11]),
    .I2(main_prbsrx_prbs31_errors[13]),
    .I3(main_prbsrx_prbs31_errors[14]),
    .O(_02351_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06460_ (
    .I0(main_prbsrx_prbs31_errors[9]),
    .I1(main_prbsrx_prbs31_errors[10]),
    .I2(main_prbsrx_prbs31_errors[12]),
    .I3(main_prbsrx_prbs31_errors[15]),
    .O(_02358_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06461_ (
    .I0(_02134_[0]),
    .I1(\VexRiscv.dBus_cmd_payload_mask [2]),
    .O(main_basesoc_ram_we[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _06462_ (
    .I0(_02133_[0]),
    .I1(\VexRiscv._zz_dBus_cmd_ready_1 ),
    .I2(builder_grant),
    .I3(\VexRiscv._zz_dBusWishbone_CYC ),
    .O(_02134_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06463_ (
    .I0(_02134_[0]),
    .I1(\VexRiscv.dBus_cmd_payload_mask [3]),
    .O(main_basesoc_ram_we[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'he)
  ) _06464_ (
    .I0(main_basesoc_ram_we[2]),
    .I1(main_basesoc_ram_we[3]),
    .O(_00013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06465_ (
    .I0(_02134_[0]),
    .I1(\VexRiscv.dBus_cmd_payload_mask [0]),
    .O(main_basesoc_ram_we[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06466_ (
    .I0(_02134_[0]),
    .I1(\VexRiscv.dBus_cmd_payload_mask [1]),
    .O(main_basesoc_ram_we[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _06467_ (
    .I0(\VexRiscv.dBus_cmd_payload_mask [2]),
    .I1(\VexRiscv.dBus_cmd_payload_mask [0]),
    .I2(\VexRiscv.dBus_cmd_payload_mask [1]),
    .I3(_02134_[0]),
    .O(_00012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06468_ (
    .I0(_02327_[2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [28]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [29]),
    .O(_01093_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06469_ (
    .I0(_02136_[0]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [30]),
    .O(_02327_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _06470_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [25]),
    .I1(_02135_[1]),
    .I2(_01693_[2]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [26]),
    .O(_02136_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06471_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [24]),
    .I1(\VexRiscv._zz_2 ),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [27]),
    .O(_02135_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06472_ (
    .I0(_02136_[0]),
    .I1(_02137_[3]),
    .O(_01092_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06473_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [30]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [29]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [28]),
    .O(_02137_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _06474_ (
    .I0(_02334_[3]),
    .I1(_01692_[2]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [20]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [21]),
    .O(_01091_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06475_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [25]),
    .I1(_02138_[1]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [26]),
    .O(_02334_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _06476_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [24]),
    .I1(\VexRiscv._zz_2 ),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [27]),
    .I3(_02137_[3]),
    .O(_02138_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06477_ (
    .I0(_02334_[3]),
    .I1(_01540_[2]),
    .O(_01090_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _06478_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [21]),
    .I1(_01692_[2]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [20]),
    .I3(_02334_[3]),
    .O(_01089_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06479_ (
    .I0(_02139_[0]),
    .I1(_01540_[1]),
    .O(_01088_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06480_ (
    .I0(_02138_[1]),
    .I1(_01700_[2]),
    .O(_02139_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06481_ (
    .I0(_02139_[0]),
    .I1(_02139_[1]),
    .O(_01087_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _06482_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [23]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [20]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [21]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [22]),
    .O(_02139_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06483_ (
    .I0(_02334_[3]),
    .I1(_02139_[1]),
    .O(_01086_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06484_ (
    .I0(_02139_[0]),
    .I1(_01693_[2]),
    .O(_01085_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _06485_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [28]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [29]),
    .I2(_02327_[2]),
    .O(_01084_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _06486_ (
    .I0(_01528_[1]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .I2(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [25]),
    .O(\VexRiscv.decode_IS_DIV )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hbf)
  ) _06487_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [15]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [13]),
    .I2(_01541_[1]),
    .O(\VexRiscv.decode_CSR_WRITE_OPCODE )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _06488_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .I1(_01357_[3]),
    .O(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_110 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _06489_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .I1(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [13]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .O(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_96 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06490_ (
    .I0(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .O(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_91 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06491_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [3]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .O(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_31 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _06492_ (
    .I0(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [13]),
    .O(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_25 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06493_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [25]),
    .I1(_02140_[1]),
    .I2(_01528_[1]),
    .O(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_15 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _06494_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [13]),
    .I1(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 ),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .O(_02140_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06495_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [22]),
    .I1(_02318_[1]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [28]),
    .O(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_4 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06496_ (
    .I0(_01527_[1]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .O(_02318_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _06497_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [28]),
    .I1(_02318_[1]),
    .O(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _06498_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .I1(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ),
    .I2(_01538_[1]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [25]),
    .O(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _06499_ (
    .I0(\VexRiscv.dataCache_1.io_mem_cmd_payload_mask [0]),
    .I1(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .I2(_02141_[2]),
    .O(_00008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h007f)
  ) _06500_ (
    .I0(\VexRiscv.dataCache_1.stageB_waysHit ),
    .I1(_01543_[2]),
    .I2(_01340_[0]),
    .I3(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .O(_02141_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _06501_ (
    .I0(\VexRiscv.dataCache_1.io_mem_cmd_payload_mask [1]),
    .I1(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .I2(_02141_[2]),
    .O(_00009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _06502_ (
    .I0(\VexRiscv.dataCache_1.io_mem_cmd_payload_mask [2]),
    .I1(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .I2(_02141_[2]),
    .O(_00010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _06503_ (
    .I0(\VexRiscv.dataCache_1.io_mem_cmd_payload_mask [3]),
    .I1(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .I2(_02141_[2]),
    .O(_00011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06504_ (
    .I0(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .I1(\VexRiscv.execute_arbitration_isValid ),
    .I2(\VexRiscv.decode_to_execute_MEMORY_ENABLE ),
    .O(\VexRiscv.dataCache_1._zz_ways_0_dataReadRspMem )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _06505_ (
    .I0(\VexRiscv.dataCache_1.dataReadCmd_payload [2]),
    .I1(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [2]),
    .I2(_02143_[2]),
    .I3(_02143_[3]),
    .O(_02172_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1001)
  ) _06506_ (
    .I0(_02142_[0]),
    .I1(_02142_[1]),
    .I2(\VexRiscv.dataCache_1.dataReadCmd_payload [0]),
    .I3(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [0]),
    .O(_02143_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06507_ (
    .I0(\VexRiscv.dataCache_1.dataReadCmd_payload [8]),
    .I1(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [8]),
    .O(_02142_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06508_ (
    .I0(\VexRiscv.dataCache_1.dataReadCmd_payload [5]),
    .I1(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [5]),
    .O(_02142_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _06509_ (
    .I0(\VexRiscv.dataCache_1.dataReadCmd_payload [4]),
    .I1(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [4]),
    .I2(\VexRiscv.dataCache_1.dataReadCmd_payload [7]),
    .I3(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [7]),
    .O(_02143_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06510_ (
    .I0(\VexRiscv.dataCache_1.dataReadCmd_payload [1]),
    .I1(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [1]),
    .O(_02171_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _06511_ (
    .I0(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [21]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_rsp_isIoAccess ),
    .I2(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [2]),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [12]),
    .O(_02178_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _06512_ (
    .I0(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [18]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [8]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [17]),
    .I3(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [7]),
    .O(_02178_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _06513_ (
    .I0(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [29]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [19]),
    .I2(_02183_[2]),
    .I3(_02183_[3]),
    .O(_02184_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1001)
  ) _06514_ (
    .I0(_02182_[0]),
    .I1(_02182_[1]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [14]),
    .I3(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [4]),
    .O(_02183_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _06515_ (
    .I0(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [30]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [20]),
    .O(_02182_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _06516_ (
    .I0(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [14]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [24]),
    .O(_02182_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _06517_ (
    .I0(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [15]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [25]),
    .I2(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [8]),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [18]),
    .O(_02183_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _06518_ (
    .I0(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [26]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [16]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [25]),
    .I3(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [15]),
    .O(_02180_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _06519_ (
    .I0(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [24]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [14]),
    .I2(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [6]),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [16]),
    .O(_02180_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hd0)
  ) _06520_ (
    .I0(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [17]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [27]),
    .I2(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [0]),
    .O(_02180_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _06521_ (
    .I0(\VexRiscv.DBusCachedPlugin_mmuBus_rsp_isIoAccess ),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [21]),
    .I2(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [7]),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [17]),
    .O(_02180_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _06522_ (
    .I0(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [17]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [27]),
    .I2(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [16]),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [26]),
    .O(_02179_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _06523_ (
    .I0(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [21]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [11]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [12]),
    .I3(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [2]),
    .O(_02179_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _06524_ (
    .I0(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .I1(_01626_[0]),
    .O(\VexRiscv.dataCache_1.when_DataCache_l829 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06525_ (
    .I0(_01628_[0]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ),
    .O(\VexRiscv.IBusCachedPlugin_cache._zz_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _06526_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [24]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [14]),
    .O(_02177_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _06527_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [20]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [10]),
    .I2(_02212_[2]),
    .I3(_02212_[3]),
    .O(_02213_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h90)
  ) _06528_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [15]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [5]),
    .I2(_02210_[2]),
    .O(_02212_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hb0)
  ) _06529_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [8]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [18]),
    .I2(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [0]),
    .O(_02210_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _06530_ (
    .I0(_02211_[0]),
    .I1(_02211_[1]),
    .I2(_02211_[2]),
    .I3(_02211_[3]),
    .O(_02212_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _06531_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [28]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [18]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [26]),
    .I3(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [16]),
    .O(_02211_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _06532_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [15]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [25]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [14]),
    .I3(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [4]),
    .O(_02211_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _06533_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [22]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [12]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [21]),
    .I3(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [11]),
    .O(_02211_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _06534_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [30]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [20]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [13]),
    .I3(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [3]),
    .O(_02211_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _06535_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [18]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [28]),
    .I2(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [16]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [26]),
    .O(_02209_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _06536_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [14]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [24]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [17]),
    .I3(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [7]),
    .O(_02208_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _06537_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [4]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [14]),
    .I2(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [3]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [13]),
    .O(_02208_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h007f)
  ) _06538_ (
    .I0(_02287_[0]),
    .I1(_02287_[1]),
    .I2(_02287_[2]),
    .I3(_02287_[3]),
    .O(_01094_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _06539_ (
    .I0(\VexRiscv.execute_RS2 [2]),
    .I1(\VexRiscv.switch_Misc_l232_2 ),
    .I2(_02286_[2]),
    .I3(_02286_[3]),
    .O(_02287_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _06540_ (
    .I0(_02285_[0]),
    .I1(_02285_[1]),
    .I2(_02285_[2]),
    .I3(_02285_[3]),
    .O(_02286_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06541_ (
    .I0(\VexRiscv.execute_RS2 [9]),
    .I1(\VexRiscv.execute_RS2 [10]),
    .I2(\VexRiscv.execute_RS2 [11]),
    .I3(\VexRiscv.execute_RS2 [12]),
    .O(_02285_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06542_ (
    .I0(\VexRiscv.execute_RS2 [5]),
    .I1(\VexRiscv.execute_RS2 [6]),
    .I2(\VexRiscv.execute_RS2 [7]),
    .I3(\VexRiscv.execute_RS2 [8]),
    .O(_02285_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06543_ (
    .I0(\VexRiscv.execute_RS2 [17]),
    .I1(\VexRiscv.execute_RS2 [18]),
    .I2(\VexRiscv.execute_RS2 [19]),
    .I3(\VexRiscv.execute_RS2 [20]),
    .O(_02285_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06544_ (
    .I0(\VexRiscv.execute_RS2 [13]),
    .I1(\VexRiscv.execute_RS2 [14]),
    .I2(\VexRiscv.execute_RS2 [15]),
    .I3(\VexRiscv.execute_RS2 [16]),
    .O(_02285_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06545_ (
    .I0(\VexRiscv.execute_RS2 [0]),
    .I1(\VexRiscv.execute_RS2 [1]),
    .I2(\VexRiscv.execute_RS2 [3]),
    .I3(\VexRiscv.execute_RS2 [4]),
    .O(_02286_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4bff)
  ) _06546_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv.execute_RS2 [31]),
    .I2(_01584_[0]),
    .I3(\VexRiscv.decode_to_execute_IS_RS1_SIGNED ),
    .O(_02287_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06547_ (
    .I0(_02144_[0]),
    .I1(_02144_[1]),
    .O(_02287_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06548_ (
    .I0(\VexRiscv.execute_RS2 [25]),
    .I1(\VexRiscv.execute_RS2 [26]),
    .I2(\VexRiscv.execute_RS2 [27]),
    .I3(\VexRiscv.execute_RS2 [28]),
    .O(_02144_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06549_ (
    .I0(\VexRiscv.execute_RS2 [21]),
    .I1(\VexRiscv.execute_RS2 [22]),
    .I2(\VexRiscv.execute_RS2 [23]),
    .I3(\VexRiscv.execute_RS2 [24]),
    .O(_02144_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _06550_ (
    .I0(\VexRiscv.execute_RS2 [29]),
    .I1(\VexRiscv.execute_RS2 [30]),
    .I2(\VexRiscv.execute_RS2 [31]),
    .I3(\VexRiscv.decode_to_execute_IS_RS1_SIGNED ),
    .O(_02287_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _06551_ (
    .I0(_02268_[1]),
    .I1(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .O(\VexRiscv.when_Pipeline_l124_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06552_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.execute_RS2 [31]),
    .O(\VexRiscv.execute_MulPlugin_bHigh [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h60)
  ) _06553_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I1(\VexRiscv.switch_Misc_l232_2 ),
    .I2(\VexRiscv.execute_RS1 [31]),
    .O(\VexRiscv.execute_MulPlugin_aHigh [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _06554_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .I1(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ),
    .I2(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ),
    .O(\VexRiscv.decode_SRC2_FORCE_ZERO )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _06555_ (
    .I0(_02234_[0]),
    .I1(_02234_[1]),
    .I2(_02234_[2]),
    .I3(_02234_[3]),
    .O(_02235_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1400)
  ) _06556_ (
    .I0(_02233_[0]),
    .I1(_01998_[0]),
    .I2(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [4]),
    .I3(_02233_[3]),
    .O(_02234_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _06557_ (
    .I0(_01918_[0]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [5]),
    .O(_02233_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1428)
  ) _06558_ (
    .I0(_01926_[0]),
    .I1(_02007_[0]),
    .I2(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [1]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [2]),
    .O(_02233_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06559_ (
    .I0(_02147_[0]),
    .I1(_02147_[1]),
    .O(_02234_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1428)
  ) _06560_ (
    .I0(_01975_[0]),
    .I1(_02146_[1]),
    .I2(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [12]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [13]),
    .O(_02147_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1428)
  ) _06561_ (
    .I0(_01912_[0]),
    .I1(_01991_[0]),
    .I2(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [7]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [8]),
    .O(_02147_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h60)
  ) _06562_ (
    .I0(_02232_[0]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [6]),
    .I2(_02232_[2]),
    .O(_02234_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1428)
  ) _06563_ (
    .I0(_01820_[0]),
    .I1(_02016_[0]),
    .I2(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [9]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [29]),
    .O(_02232_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06564_ (
    .I0(_02230_[0]),
    .I1(_02230_[1]),
    .O(_02234_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1428)
  ) _06565_ (
    .I0(_01877_[0]),
    .I1(_01982_[0]),
    .I2(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [10]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [11]),
    .O(_02230_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1428)
  ) _06566_ (
    .I0(_01966_[0]),
    .I1(_02018_[0]),
    .I2(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [3]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [16]),
    .O(_02230_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06567_ (
    .I0(_02229_[0]),
    .I1(_02229_[1]),
    .O(_02235_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1400)
  ) _06568_ (
    .I0(_02228_[0]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [26]),
    .I2(_01827_[0]),
    .I3(_02228_[3]),
    .O(_02229_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _06569_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [25]),
    .I1(_01946_[0]),
    .O(_02228_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1428)
  ) _06570_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [24]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [23]),
    .I2(_02227_[2]),
    .I3(_01834_[0]),
    .O(_02228_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h6000)
  ) _06571_ (
    .I0(_02149_[0]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [0]),
    .I2(_02149_[2]),
    .I3(_02149_[3]),
    .O(_02229_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1428)
  ) _06572_ (
    .I0(_01805_[0]),
    .I1(_01815_[0]),
    .I2(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [30]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [31]),
    .O(_02149_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1428)
  ) _06573_ (
    .I0(_01822_[0]),
    .I1(_01825_[0]),
    .I2(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [27]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [28]),
    .O(_02149_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _06574_ (
    .I0(_02226_[0]),
    .I1(_02226_[1]),
    .I2(_02226_[2]),
    .I3(_02226_[3]),
    .O(_02235_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1400)
  ) _06575_ (
    .I0(_02225_[0]),
    .I1(_02225_[1]),
    .I2(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [18]),
    .I3(_02225_[3]),
    .O(_02226_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _06576_ (
    .I0(_01856_[0]),
    .I1(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [17]),
    .O(_02225_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1428)
  ) _06577_ (
    .I0(_02014_[0]),
    .I1(_01870_[0]),
    .I2(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [14]),
    .I3(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [15]),
    .O(_02225_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _06578_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [22]),
    .I1(_01841_[0]),
    .O(_02226_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _06579_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [21]),
    .I1(_02012_[0]),
    .O(_02226_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1428)
  ) _06580_ (
    .I0(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [20]),
    .I1(_01959_[0]),
    .I2(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [19]),
    .I3(_01848_[0]),
    .O(_02226_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hc30a)
  ) _06581_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(_02222_[2]),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [14]),
    .O(_02223_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h7f)
  ) _06582_ (
    .I0(main_crg_rst_n),
    .I1(_02274_[1]),
    .I2(builder_gatematepll_locked_s1),
    .O(_01112_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _06583_ (
    .I0(_02141_[2]),
    .I1(_02157_[1]),
    .I2(\VexRiscv.dataCache_1.stage0_dataColisions_regNextWhen ),
    .O(\VexRiscv.dataCache_1.stageA_dataColisions )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _06584_ (
    .I0(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [2]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [4]),
    .I2(_02156_[2]),
    .I3(_02156_[3]),
    .O(_02157_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1001)
  ) _06585_ (
    .I0(_02155_[0]),
    .I1(_02155_[1]),
    .I2(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [0]),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [2]),
    .O(_02156_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1f00)
  ) _06586_ (
    .I0(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .I1(\VexRiscv.dataCache_1.io_mem_cmd_payload_mask [2]),
    .I2(\VexRiscv.dataCache_1.stageA_mask [2]),
    .I3(_02154_[3]),
    .O(_02155_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1f00)
  ) _06587_ (
    .I0(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .I1(\VexRiscv.dataCache_1.io_mem_cmd_payload_mask [0]),
    .I2(\VexRiscv.dataCache_1.stageA_mask [0]),
    .I3(_02153_[3]),
    .O(_02154_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h001f)
  ) _06588_ (
    .I0(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .I1(\VexRiscv.dataCache_1.io_mem_cmd_payload_mask [3]),
    .I2(\VexRiscv.dataCache_1.stageA_mask [3]),
    .I3(_02152_[3]),
    .O(_02153_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he0)
  ) _06589_ (
    .I0(\VexRiscv.dataCache_1.io_mem_cmd_payload_mask [1]),
    .I1(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .I2(\VexRiscv.dataCache_1.stageA_mask [1]),
    .O(_02152_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06590_ (
    .I0(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [1]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [3]),
    .O(_02155_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06591_ (
    .I0(_02151_[0]),
    .I1(_02151_[1]),
    .I2(_02151_[2]),
    .O(_02156_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h90)
  ) _06592_ (
    .I0(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [8]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [10]),
    .I2(_02150_[2]),
    .O(_02151_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _06593_ (
    .I0(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [3]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [5]),
    .I2(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [4]),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [6]),
    .O(_02150_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _06594_ (
    .I0(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [7]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [9]),
    .I2(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [9]),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [11]),
    .O(_02151_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _06595_ (
    .I0(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [5]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [7]),
    .I2(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [6]),
    .I3(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [8]),
    .O(_02151_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06596_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [32]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [32]),
    .O(_01260_[32])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06597_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [33]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [33]),
    .O(_01260_[33])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06598_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [34]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [34]),
    .O(_01260_[34])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06599_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [35]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [35]),
    .O(_01260_[35])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06600_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [36]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [36]),
    .O(_01260_[36])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06601_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [37]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [37]),
    .O(_01260_[37])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06602_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [38]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [38]),
    .O(_01260_[38])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06603_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [39]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [39]),
    .O(_01260_[39])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06604_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [40]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [40]),
    .O(_01260_[40])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06605_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [41]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [41]),
    .O(_01260_[41])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06606_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [42]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [42]),
    .O(_01260_[42])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06607_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [43]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [43]),
    .O(_01260_[43])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06608_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [44]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [44]),
    .O(_01260_[44])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06609_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [45]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [45]),
    .O(_01260_[45])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06610_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [46]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [46]),
    .O(_01260_[46])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06611_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [47]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [47]),
    .O(_01260_[47])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06612_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [48]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [48]),
    .O(_01260_[48])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _06613_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [51]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [51]),
    .O(_01260_[51])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06614_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [32]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [32]),
    .O(_01259_[32])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06615_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [33]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [33]),
    .O(_01259_[33])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06616_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [34]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [34]),
    .O(_01259_[34])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06617_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [35]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [35]),
    .O(_01259_[35])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06618_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [36]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [36]),
    .O(_01259_[36])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06619_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [37]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [37]),
    .O(_01259_[37])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06620_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [38]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [38]),
    .O(_01259_[38])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06621_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [39]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [39]),
    .O(_01259_[39])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06622_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [40]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [40]),
    .O(_01259_[40])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06623_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [41]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [41]),
    .O(_01259_[41])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06624_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [42]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [42]),
    .O(_01259_[42])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06625_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [43]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [43]),
    .O(_01259_[43])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06626_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [44]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [44]),
    .O(_01259_[44])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06627_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [45]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [45]),
    .O(_01259_[45])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06628_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [46]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [46]),
    .O(_01259_[46])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06629_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [47]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [47]),
    .O(_01259_[47])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06630_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [48]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [48]),
    .O(_01259_[48])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06631_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [51]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [51]),
    .O(_01259_[51])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _06632_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [16]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [16]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [16]),
    .O(_01260_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _06633_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [17]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [17]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [17]),
    .O(_01260_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _06634_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [18]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [18]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [18]),
    .O(_01260_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _06635_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [19]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [19]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [19]),
    .O(_01260_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _06636_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [20]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [20]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [20]),
    .O(_01260_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _06637_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [21]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [21]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [21]),
    .O(_01260_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _06638_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [22]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [22]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [22]),
    .O(_01260_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _06639_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [23]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [23]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [23]),
    .O(_01260_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _06640_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [24]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [24]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [24]),
    .O(_01260_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _06641_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [25]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [25]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [25]),
    .O(_01260_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _06642_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [26]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [26]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [26]),
    .O(_01260_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _06643_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [27]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [27]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [27]),
    .O(_01260_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _06644_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [28]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [28]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [28]),
    .O(_01260_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _06645_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [29]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [29]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [29]),
    .O(_01260_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _06646_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [30]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [30]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [30]),
    .O(_01260_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _06647_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [31]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [31]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [31]),
    .O(_01260_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he8)
  ) _06648_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [16]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [16]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [16]),
    .O(_01259_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he8)
  ) _06649_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [17]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [17]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [17]),
    .O(_01259_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he8)
  ) _06650_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [18]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [18]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [18]),
    .O(_01259_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he8)
  ) _06651_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [19]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [19]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [19]),
    .O(_01259_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he8)
  ) _06652_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [20]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [20]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [20]),
    .O(_01259_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he8)
  ) _06653_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [21]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [21]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [21]),
    .O(_01259_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he8)
  ) _06654_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [22]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [22]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [22]),
    .O(_01259_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he8)
  ) _06655_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [23]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [23]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [23]),
    .O(_01259_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he8)
  ) _06656_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [24]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [24]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [24]),
    .O(_01259_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he8)
  ) _06657_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [25]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [25]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [25]),
    .O(_01259_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he8)
  ) _06658_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [26]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [26]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [26]),
    .O(_01259_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he8)
  ) _06659_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [27]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [27]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [27]),
    .O(_01259_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he8)
  ) _06660_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [28]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [28]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [28]),
    .O(_01259_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he8)
  ) _06661_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [29]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [29]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [29]),
    .O(_01259_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he8)
  ) _06662_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [30]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [30]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [30]),
    .O(_01259_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he8)
  ) _06663_ (
    .I0(\VexRiscv._zz_memory_MUL_LOW_6 [31]),
    .I1(\VexRiscv._zz_memory_MUL_LOW_4 [31]),
    .I2(\VexRiscv._zz_memory_MUL_LOW_1 [31]),
    .O(_01259_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _06664_ (
    .I0(main_basesoc_uart_rx2),
    .I1(main_basesoc_uart_rx1),
    .I2(main_basesoc_uart_tx1),
    .I3(main_basesoc_uart_tx2),
    .O(main_basesoc_uart_irq)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06665_ (
    .I0(builder_csr_bankarray_csrbank3_ev_pending_w),
    .I1(builder_csr_bankarray_csrbank3_ev_enable0_w),
    .O(main_basesoc_timer_irq)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _06666_ (
    .I0(main_adpll_reset),
    .I1(builder_csr_bankarray_csrbank2_tx_enable0_w),
    .O(main_tx_reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06667_ (
    .I0(tx_rst),
    .O(_00000_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06668_ (
    .I0(_01375_[3]),
    .O(\VexRiscv.IBusCachedPlugin_cache.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06669_ (
    .I0(_02258_),
    .O(_01111_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06670_ (
    .I0(_01400_[0]),
    .O(_00985_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06671_ (
    .I0(builder_csr_bankarray_adr[1]),
    .O(_00016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06672_ (
    .I0(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 ),
    .O(\VexRiscv._zz_decode_IS_RS2_SIGNED_5 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06673_ (
    .I0(\VexRiscv.CsrPlugin_hadException ),
    .O(_01095_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06674_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [0]),
    .O(_01210_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06675_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [1]),
    .O(_01210_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06676_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [2]),
    .O(_01210_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06677_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [3]),
    .O(_01210_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06678_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [4]),
    .O(_01210_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06679_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [5]),
    .O(_01210_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06680_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [6]),
    .O(_01210_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06681_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [7]),
    .O(_01210_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06682_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [8]),
    .O(_01210_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06683_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [9]),
    .O(_01210_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06684_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [10]),
    .O(_01210_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06685_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [11]),
    .O(_01210_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06686_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [12]),
    .O(_01210_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06687_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [13]),
    .O(_01210_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06688_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [14]),
    .O(_01210_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06689_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [15]),
    .O(_01210_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06690_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [16]),
    .O(_01210_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06691_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [17]),
    .O(_01210_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06692_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [18]),
    .O(_01210_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06693_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [19]),
    .O(_01210_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06694_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [20]),
    .O(_01210_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06695_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [21]),
    .O(_01210_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06696_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [22]),
    .O(_01210_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06697_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [23]),
    .O(_01210_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06698_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [24]),
    .O(_01210_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06699_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [25]),
    .O(_01210_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06700_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [26]),
    .O(_01210_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06701_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [27]),
    .O(_01210_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06702_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [28]),
    .O(_01210_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06703_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [29]),
    .O(_01210_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06704_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [30]),
    .O(_01210_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06705_ (
    .I0(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [31]),
    .O(_01210_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06706_ (
    .I0(builder_csr_bankarray_csrbank2_rx_enable0_w),
    .O(main_rx_reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06707_ (
    .I0(builder_csr_bankarray_csrbank2_rx_ready_w),
    .O(_01113_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _06708_ (
    .I0(main_tx_reset_done),
    .O(_01114_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _06709_ (
    .I0(main_prbsrx_i[19]),
    .I1(main_prbsrx_prbs15_i_last[0]),
    .I2(main_prbsrx_prbs15_i_last[8]),
    .I3(main_prbsrx_i[11]),
    .O(_01523_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _06710_ (
    .I0(main_prbsrx_i[8]),
    .I1(main_prbsrx_prbs15_i_last[11]),
    .I2(main_prbsrx_i[6]),
    .I3(main_prbsrx_prbs15_i_last[13]),
    .O(_01520_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06711_ (
    .I0(_01523_[0]),
    .I1(_01523_[1]),
    .I2(_01523_[2]),
    .O(_01524_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _06712_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [16]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [8]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [17]),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [9]),
    .O(_01526_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _06713_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [18]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [10]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [19]),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [11]),
    .O(_01526_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _06714_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [15]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2_8 ),
    .I2(_01526_[2]),
    .I3(_01526_[3]),
    .O(_01531_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _06715_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [23]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [10]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [24]),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [11]),
    .O(_01709_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _06716_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [20]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2_8 ),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [8]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [21]),
    .O(_01709_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _06717_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [22]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [9]),
    .I2(_01709_[2]),
    .I3(_01709_[3]),
    .O(_01710_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hed03)
  ) _06718_ (
    .I0(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [13]),
    .I2(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .O(_01698_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06719_ (
    .I0(_01702_[0]),
    .I1(_01702_[1]),
    .I2(_01702_[2]),
    .O(_01704_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _06720_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [13]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .I2(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .O(_01694_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h440f)
  ) _06721_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [13]),
    .I1(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ),
    .I2(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .O(_01694_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf8cf)
  ) _06722_ (
    .I0(_01527_[1]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [3]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .O(_02257_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0e03)
  ) _06723_ (
    .I0(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_86 ),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [3]),
    .I2(_01702_[0]),
    .I3(_02257_[3]),
    .O(_00841_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h07ff)
  ) _06724_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_4032 ),
    .I1(\VexRiscv.externalInterruptArray_regNext [1]),
    .I2(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I3(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [1]),
    .O(_01769_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _06725_ (
    .I0(\VexRiscv.CsrPlugin_mtval [1]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(_01769_[2]),
    .I3(_01769_[3]),
    .O(_01770_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hbf)
  ) _06726_ (
    .I0(_01707_[1]),
    .I1(_01712_[3]),
    .I2(_01359_[1]),
    .O(_02158_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _06727_ (
    .I0(\VexRiscv.execute_arbitration_isValid ),
    .I1(\VexRiscv.execute_arbitration_isStuck ),
    .I2(_02158_[2]),
    .I3(_01537_[1]),
    .O(_02256_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _06728_ (
    .I0(_02256_[0]),
    .I1(_01375_[3]),
    .O(_00913_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _06729_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [20]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2_8 ),
    .I2(\VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2 ),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(_02255_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _06730_ (
    .I0(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I1(_02255_[1]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src2 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcfa0)
  ) _06731_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [0]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [16]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .O(_02159_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfc0a)
  ) _06732_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [0]),
    .I1(\VexRiscv.dataCache_1.stageB_dataMux [16]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(_02159_[3]),
    .O(_02160_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfafc)
  ) _06733_ (
    .I0(_02160_[0]),
    .I1(_02160_[1]),
    .I2(_02160_[2]),
    .I3(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0]),
    .O(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcfa0)
  ) _06734_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [1]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [17]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .O(_02247_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfc0a)
  ) _06735_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [1]),
    .I1(\VexRiscv.dataCache_1.stageB_dataMux [17]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(_02247_[3]),
    .O(_02248_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfafc)
  ) _06736_ (
    .I0(_02248_[0]),
    .I1(_02248_[1]),
    .I2(_02248_[2]),
    .I3(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0]),
    .O(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcfa0)
  ) _06737_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [2]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [18]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .O(_02161_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfc0a)
  ) _06738_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [2]),
    .I1(\VexRiscv.dataCache_1.stageB_dataMux [18]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(_02161_[3]),
    .O(_02162_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfafc)
  ) _06739_ (
    .I0(_02162_[0]),
    .I1(_02162_[1]),
    .I2(_02162_[2]),
    .I3(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0]),
    .O(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcfa0)
  ) _06740_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [3]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [19]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .O(_02245_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfc0a)
  ) _06741_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [3]),
    .I1(\VexRiscv.dataCache_1.stageB_dataMux [19]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(_02245_[3]),
    .O(_02246_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfafc)
  ) _06742_ (
    .I0(_02246_[0]),
    .I1(_02246_[1]),
    .I2(_02246_[2]),
    .I3(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0]),
    .O(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcfa0)
  ) _06743_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [4]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [20]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .O(_02163_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfc0a)
  ) _06744_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [4]),
    .I1(\VexRiscv.dataCache_1.stageB_dataMux [20]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(_02163_[3]),
    .O(_02164_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfafc)
  ) _06745_ (
    .I0(_02164_[0]),
    .I1(_02164_[1]),
    .I2(_02164_[2]),
    .I3(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0]),
    .O(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcfa0)
  ) _06746_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [5]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [21]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .O(_02243_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfc0a)
  ) _06747_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [5]),
    .I1(\VexRiscv.dataCache_1.stageB_dataMux [21]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(_02243_[3]),
    .O(_02244_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfafc)
  ) _06748_ (
    .I0(_02244_[0]),
    .I1(_02244_[1]),
    .I2(_02244_[2]),
    .I3(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0]),
    .O(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcfa0)
  ) _06749_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [6]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [22]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .O(_02165_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfc0a)
  ) _06750_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [6]),
    .I1(\VexRiscv.dataCache_1.stageB_dataMux [22]),
    .I2(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .I3(_02165_[3]),
    .O(_02166_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfafc)
  ) _06751_ (
    .I0(_02166_[0]),
    .I1(_02166_[1]),
    .I2(_02166_[2]),
    .I3(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0]),
    .O(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcfa0)
  ) _06752_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [23]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [23]),
    .I2(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .I3(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .O(_02240_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _06753_ (
    .I0(_02239_[0]),
    .I1(_02239_[1]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0]),
    .I3(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .O(_02240_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfc0a)
  ) _06754_ (
    .I0(\VexRiscv.dataCache_1.stageB_dataMux [7]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [7]),
    .I2(_02240_[2]),
    .I3(_02240_[3]),
    .O(_02241_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _06755_ (
    .I0(_02240_[2]),
    .I1(_02241_[1]),
    .I2(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0]),
    .O(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _06756_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [16]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [1]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [17]),
    .I3(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [2]),
    .O(_01811_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _06757_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [18]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [3]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [19]),
    .I3(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [4]),
    .O(_01811_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06758_ (
    .I0(_01811_[0]),
    .I1(_01811_[1]),
    .I2(_01811_[2]),
    .O(_01812_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _06759_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [9]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [2]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01819_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf305)
  ) _06760_ (
    .I0(\VexRiscv.execute_RS2 [2]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [22]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01819_[3]),
    .O(_01820_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _06761_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [10]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [3]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01821_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf305)
  ) _06762_ (
    .I0(\VexRiscv.execute_RS2 [3]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [23]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01821_[3]),
    .O(_01822_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hc50c)
  ) _06763_ (
    .I0(_02167_[0]),
    .I1(\VexRiscv.dataCache_1.dataReadCmd_payload [2]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I3(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_02242_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _06764_ (
    .I0(_01791_[0]),
    .I1(_02242_[1]),
    .I2(_01394_[1]),
    .O(\VexRiscv._zz_decode_RS2 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _06765_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [11]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [4]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_01824_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf305)
  ) _06766_ (
    .I0(\VexRiscv.execute_RS2 [4]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [24]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_01824_[3]),
    .O(_01825_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _06767_ (
    .I0(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [3]),
    .I1(\VexRiscv.dataCache_1.dataReadCmd_payload [3]),
    .I2(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [6]),
    .I3(\VexRiscv.dataCache_1.dataReadCmd_payload [6]),
    .O(_02172_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1001)
  ) _06768_ (
    .I0(_02141_[2]),
    .I1(_02171_[1]),
    .I2(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [9]),
    .I3(\VexRiscv.dataCache_1.dataReadCmd_payload [9]),
    .O(_02172_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _06769_ (
    .I0(_02172_[0]),
    .I1(_02172_[1]),
    .I2(_02172_[2]),
    .I3(_02172_[3]),
    .O(\VexRiscv.dataCache_1.stage0_dataColisions )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h1f)
  ) _06770_ (
    .I0(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .I1(\VexRiscv.dataCache_1.io_mem_cmd_payload_mask [3]),
    .I2(\VexRiscv.dataCache_1.stage0_mask [3]),
    .O(_02168_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1f00)
  ) _06771_ (
    .I0(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .I1(\VexRiscv.dataCache_1.io_mem_cmd_payload_mask [2]),
    .I2(\VexRiscv.dataCache_1.stage0_mask [2]),
    .I3(_02168_[3]),
    .O(_02169_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1f00)
  ) _06772_ (
    .I0(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .I1(\VexRiscv.dataCache_1.io_mem_cmd_payload_mask [1]),
    .I2(\VexRiscv.dataCache_1.stage0_mask [1]),
    .I3(_02169_[3]),
    .O(_02170_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1f00)
  ) _06773_ (
    .I0(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .I1(\VexRiscv.dataCache_1.io_mem_cmd_payload_mask [0]),
    .I2(\VexRiscv.dataCache_1.stage0_mask [0]),
    .I3(_02170_[3]),
    .O(_02172_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb00b)
  ) _06774_ (
    .I0(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [11]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [21]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [20]),
    .I3(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [10]),
    .O(_02178_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb00b)
  ) _06775_ (
    .I0(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [15]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [5]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [13]),
    .I3(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [3]),
    .O(_02178_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _06776_ (
    .I0(_02180_[0]),
    .I1(_02180_[1]),
    .I2(_02180_[2]),
    .I3(_02180_[3]),
    .O(_02181_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb00b)
  ) _06777_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [18]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [8]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_isIoAccess ),
    .I3(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [21]),
    .O(_02177_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb00b)
  ) _06778_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [12]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [22]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [23]),
    .I3(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [13]),
    .O(_02208_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _06779_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [20]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [30]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [25]),
    .I3(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [15]),
    .O(_02208_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h78)
  ) _06780_ (
    .I0(\VexRiscv.execute_RS1 [1]),
    .I1(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [21]),
    .O(_02173_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _06781_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [8]),
    .I1(_02173_[1]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(_02238_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5bfc)
  ) _06782_ (
    .I0(_02238_[0]),
    .I1(_02238_[1]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2 ),
    .O(\VexRiscv.execute_BRANCH_DO )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f80)
  ) _06783_ (
    .I0(_02235_[0]),
    .I1(_02235_[1]),
    .I2(_02235_[2]),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .O(_02236_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf100)
  ) _06784_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [14]),
    .I1(\VexRiscv.switch_Misc_l232_2 ),
    .I2(_02223_[2]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(_02236_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf088)
  ) _06785_ (
    .I0(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .I1(_02223_[2]),
    .I2(_02236_[2]),
    .I3(_02236_[3]),
    .O(_02238_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _06786_ (
    .I0(main_basesoc_uart_tx_fifo_consume[0]),
    .I1(_02220_[1]),
    .I2(main_basesoc_uart_tx_fifo_consume[1]),
    .I3(_02220_[3]),
    .O(_02237_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _06787_ (
    .I0(main_basesoc_uart_tx_fifo_consume[2]),
    .I1(_02174_[1]),
    .I2(main_basesoc_uart_tx_fifo_consume[3]),
    .I3(_02174_[3]),
    .O(_02237_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06788_ (
    .I0(_02237_[0]),
    .I1(_02237_[1]),
    .I2(_02237_[2]),
    .O(_00014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _06789_ (
    .I0(main_basesoc_uart_rx_fifo_consume[0]),
    .I1(_02216_[1]),
    .I2(main_basesoc_uart_rx_fifo_consume[2]),
    .I3(_02216_[3]),
    .O(_02217_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _06790_ (
    .I0(main_basesoc_uart_rx_fifo_consume[3]),
    .I1(_02215_[1]),
    .I2(_02215_[2]),
    .I3(main_basesoc_uart_rx_fifo_consume[1]),
    .O(_02217_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _06791_ (
    .I0(_02217_[0]),
    .I1(_02217_[1]),
    .I2(_02217_[2]),
    .O(_00015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff40)
  ) _06792_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .I1(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .I3(_01698_[3]),
    .O(_01699_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h007d)
  ) _06793_ (
    .I0(_01699_[0]),
    .I1(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .I3(_01699_[3]),
    .O(_01704_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _06794_ (
    .I0(_01704_[0]),
    .I1(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ),
    .I2(_01704_[2]),
    .I3(_01704_[3]),
    .O(_01706_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4f00)
  ) _06795_ (
    .I0(_01706_[0]),
    .I1(_01706_[1]),
    .I2(_01706_[2]),
    .I3(_01706_[3]),
    .O(_01707_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb00b)
  ) _06796_ (
    .I0(main_prbsrx_prbs15_i_last[14]),
    .I1(main_prbsrx_i[5]),
    .I2(main_prbsrx_i[3]),
    .I3(main_prbsrx_prbs15_i_last[16]),
    .O(_01520_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb00b)
  ) _06797_ (
    .I0(main_prbsrx_prbs15_i_last[17]),
    .I1(main_prbsrx_i[2]),
    .I2(main_prbsrx_i[1]),
    .I3(main_prbsrx_prbs15_i_last[18]),
    .O(_01520_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _06798_ (
    .I0(_01520_[0]),
    .I1(_01520_[1]),
    .I2(_01520_[2]),
    .I3(_01520_[3]),
    .O(_01523_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h40ff)
  ) _06799_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [24]),
    .I1(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 ),
    .I2(_01693_[2]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .O(_01697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hc500)
  ) _06800_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .I1(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [3]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [1]),
    .O(_01694_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _06801_ (
    .I0(_01694_[0]),
    .I1(_01694_[1]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [3]),
    .I3(_01694_[3]),
    .O(_01695_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb000)
  ) _06802_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [3]),
    .I1(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 ),
    .I2(_01695_[2]),
    .I3(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [0]),
    .O(_01697_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0700)
  ) _06803_ (
    .I0(_01697_[0]),
    .I1(_01697_[1]),
    .I2(_01697_[2]),
    .I3(_01359_[1]),
    .O(_01706_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb00b)
  ) _06804_ (
    .I0(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [5]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [15]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [19]),
    .I3(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [9]),
    .O(_02179_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb00b)
  ) _06805_ (
    .I0(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [20]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [30]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [22]),
    .I3(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [12]),
    .O(_02179_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _06806_ (
    .I0(_02179_[0]),
    .I1(_02179_[1]),
    .I2(_02179_[2]),
    .I3(_02179_[3]),
    .O(_02181_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _06807_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [12]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [2]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [16]),
    .I3(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [6]),
    .O(_02209_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb00b)
  ) _06808_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [11]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [21]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [19]),
    .I3(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [9]),
    .O(_02209_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _06809_ (
    .I0(_02208_[0]),
    .I1(_02208_[1]),
    .I2(_02208_[2]),
    .I3(_02208_[3]),
    .O(_02209_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _06810_ (
    .I0(_02209_[0]),
    .I1(_02209_[1]),
    .I2(_02209_[2]),
    .I3(_02209_[3]),
    .O(_02213_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0b00)
  ) _06811_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [7]),
    .I1(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [17]),
    .I2(_02177_[2]),
    .I3(_02177_[3]),
    .O(_02213_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _06812_ (
    .I0(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [27]),
    .I1(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [17]),
    .I2(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [29]),
    .I3(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [19]),
    .O(_02213_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _06813_ (
    .I0(_02213_[0]),
    .I1(_02213_[1]),
    .I2(_02213_[2]),
    .I3(_02213_[3]),
    .O(\VexRiscv.IBusCachedPlugin_cache.fetchStage_hit_hits_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _06814_ (
    .I0(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [23]),
    .I1(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [13]),
    .I2(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [28]),
    .I3(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [18]),
    .O(_02181_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _06815_ (
    .I0(_02178_[0]),
    .I1(_02178_[1]),
    .I2(_02178_[2]),
    .I3(_02178_[3]),
    .O(_02181_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _06816_ (
    .I0(_02181_[0]),
    .I1(_02181_[1]),
    .I2(_02181_[2]),
    .I3(_02181_[3]),
    .O(_02184_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hd000)
  ) _06817_ (
    .I0(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [6]),
    .I1(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [16]),
    .I2(_02184_[2]),
    .I3(_02184_[3]),
    .O(\VexRiscv.dataCache_1.stageA_wayHits )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2841.14-2841.46|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06818_ (
    .A(main_cdr_lock_counter[4]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_01115_[1]),
    .S(_01117_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2841.14-2841.46|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06819_ (
    .A(main_cdr_lock_counter[5]),
    .B(1'h1),
    .CI(_01115_[1]),
    .CO(_01115_[2]),
    .S(_01117_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2841.14-2841.46|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06820_ (
    .A(main_cdr_lock_counter[6]),
    .B(1'h0),
    .CI(_01115_[2]),
    .CO(_01115_[3]),
    .S(_01117_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2841.14-2841.46|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06821_ (
    .A(main_cdr_lock_counter[7]),
    .B(1'h0),
    .CI(_01115_[3]),
    .CO(_01115_[4]),
    .S(_01117_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2841.14-2841.46|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06822_ (
    .A(main_cdr_lock_counter[8]),
    .B(1'h0),
    .CI(_01115_[4]),
    .CO(_01115_[5]),
    .S(_01117_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2841.14-2841.46|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06823_ (
    .A(main_cdr_lock_counter[9]),
    .B(1'h0),
    .CI(_01115_[5]),
    .CO(_01115_[6]),
    .S(_01117_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2841.14-2841.46|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06824_ (
    .A(main_cdr_lock_counter[10]),
    .B(1'h0),
    .CI(_01115_[6]),
    .CO(_01116_[6]),
    .S(_01117_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2831.10-2831.39|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06825_ (
    .A(main_reset_counter[2]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_01118_[1]),
    .S(_01120_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2831.10-2831.39|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06826_ (
    .A(main_reset_counter[3]),
    .B(1'h0),
    .CI(_01118_[1]),
    .CO(_01118_[2]),
    .S(_01120_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2831.10-2831.39|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06827_ (
    .A(main_reset_counter[4]),
    .B(1'h0),
    .CI(_01118_[2]),
    .CO(_01118_[3]),
    .S(_01120_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2831.10-2831.39|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06828_ (
    .A(main_reset_counter[5]),
    .B(1'h1),
    .CI(_01118_[3]),
    .CO(_01118_[4]),
    .S(_01120_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2831.10-2831.39|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06829_ (
    .A(main_reset_counter[6]),
    .B(1'h0),
    .CI(_01118_[4]),
    .CO(_01118_[5]),
    .S(_01120_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2831.10-2831.39|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06830_ (
    .A(main_reset_counter[7]),
    .B(1'h0),
    .CI(_01118_[5]),
    .CO(_01118_[6]),
    .S(_01120_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2831.10-2831.39|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06831_ (
    .A(main_reset_counter[8]),
    .B(1'h0),
    .CI(_01118_[6]),
    .CO(_01118_[7]),
    .S(_01120_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2831.10-2831.39|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06832_ (
    .A(main_reset_counter[9]),
    .B(1'h1),
    .CI(_01118_[7]),
    .CO(_01118_[8]),
    .S(_01120_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2831.10-2831.39|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06833_ (
    .A(main_reset_counter[10]),
    .B(1'h0),
    .CI(_01118_[8]),
    .CO(_01119_[8]),
    .S(_01120_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06834_ (
    .A(_01121_),
    .B(main_prbsrx_errors[0]),
    .CI(1'h0),
    .CO(_01122_[1]),
    .S(_01124_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06835_ (
    .A(1'h0),
    .B(main_prbsrx_errors[10]),
    .CI(_01122_[10]),
    .CO(_01122_[11]),
    .S(_01124_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06836_ (
    .A(1'h0),
    .B(main_prbsrx_errors[11]),
    .CI(_01122_[11]),
    .CO(_01122_[12]),
    .S(_01124_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06837_ (
    .A(1'h0),
    .B(main_prbsrx_errors[12]),
    .CI(_01122_[12]),
    .CO(_01122_[13]),
    .S(_01124_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06838_ (
    .A(1'h0),
    .B(main_prbsrx_errors[13]),
    .CI(_01122_[13]),
    .CO(_01122_[14]),
    .S(_01124_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06839_ (
    .A(1'h0),
    .B(main_prbsrx_errors[14]),
    .CI(_01122_[14]),
    .CO(_01122_[15]),
    .S(_01124_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06840_ (
    .A(1'h0),
    .B(main_prbsrx_errors[15]),
    .CI(_01122_[15]),
    .CO(_01122_[16]),
    .S(_01124_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06841_ (
    .A(1'h0),
    .B(main_prbsrx_errors[16]),
    .CI(_01122_[16]),
    .CO(_01122_[17]),
    .S(_01124_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06842_ (
    .A(1'h0),
    .B(main_prbsrx_errors[17]),
    .CI(_01122_[17]),
    .CO(_01122_[18]),
    .S(_01124_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06843_ (
    .A(1'h0),
    .B(main_prbsrx_errors[18]),
    .CI(_01122_[18]),
    .CO(_01122_[19]),
    .S(_01124_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06844_ (
    .A(1'h0),
    .B(main_prbsrx_errors[19]),
    .CI(_01122_[19]),
    .CO(_01122_[20]),
    .S(_01124_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06845_ (
    .A(1'h0),
    .B(main_prbsrx_errors[1]),
    .CI(_01122_[1]),
    .CO(_01122_[2]),
    .S(_01124_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06846_ (
    .A(1'h0),
    .B(main_prbsrx_errors[20]),
    .CI(_01122_[20]),
    .CO(_01122_[21]),
    .S(_01124_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06847_ (
    .A(1'h0),
    .B(main_prbsrx_errors[21]),
    .CI(_01122_[21]),
    .CO(_01122_[22]),
    .S(_01124_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06848_ (
    .A(1'h0),
    .B(main_prbsrx_errors[22]),
    .CI(_01122_[22]),
    .CO(_01122_[23]),
    .S(_01124_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06849_ (
    .A(1'h0),
    .B(main_prbsrx_errors[23]),
    .CI(_01122_[23]),
    .CO(_01122_[24]),
    .S(_01124_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06850_ (
    .A(1'h0),
    .B(main_prbsrx_errors[24]),
    .CI(_01122_[24]),
    .CO(_01122_[25]),
    .S(_01124_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06851_ (
    .A(1'h0),
    .B(main_prbsrx_errors[25]),
    .CI(_01122_[25]),
    .CO(_01122_[26]),
    .S(_01124_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06852_ (
    .A(1'h0),
    .B(main_prbsrx_errors[26]),
    .CI(_01122_[26]),
    .CO(_01122_[27]),
    .S(_01124_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06853_ (
    .A(1'h0),
    .B(main_prbsrx_errors[27]),
    .CI(_01122_[27]),
    .CO(_01122_[28]),
    .S(_01124_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06854_ (
    .A(1'h0),
    .B(main_prbsrx_errors[28]),
    .CI(_01122_[28]),
    .CO(_01122_[29]),
    .S(_01124_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06855_ (
    .A(1'h0),
    .B(main_prbsrx_errors[29]),
    .CI(_01122_[29]),
    .CO(_01122_[30]),
    .S(_01124_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06856_ (
    .A(1'h0),
    .B(main_prbsrx_errors[2]),
    .CI(_01122_[2]),
    .CO(_01122_[3]),
    .S(_01124_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06857_ (
    .A(1'h0),
    .B(main_prbsrx_errors[30]),
    .CI(_01122_[30]),
    .CO(_01122_[31]),
    .S(_01124_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06858_ (
    .A(1'h0),
    .B(main_prbsrx_errors[31]),
    .CI(_01122_[31]),
    .CO(_01123_[31]),
    .S(_01124_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06859_ (
    .A(1'h0),
    .B(main_prbsrx_errors[3]),
    .CI(_01122_[3]),
    .CO(_01122_[4]),
    .S(_01124_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06860_ (
    .A(1'h0),
    .B(main_prbsrx_errors[4]),
    .CI(_01122_[4]),
    .CO(_01122_[5]),
    .S(_01124_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06861_ (
    .A(1'h0),
    .B(main_prbsrx_errors[5]),
    .CI(_01122_[5]),
    .CO(_01122_[6]),
    .S(_01124_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06862_ (
    .A(1'h0),
    .B(main_prbsrx_errors[6]),
    .CI(_01122_[6]),
    .CO(_01122_[7]),
    .S(_01124_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06863_ (
    .A(1'h0),
    .B(main_prbsrx_errors[7]),
    .CI(_01122_[7]),
    .CO(_01122_[8]),
    .S(_01124_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06864_ (
    .A(1'h0),
    .B(main_prbsrx_errors[8]),
    .CI(_01122_[8]),
    .CO(_01122_[9]),
    .S(_01124_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2549.40-2549.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06865_ (
    .A(1'h0),
    .B(main_prbsrx_errors[9]),
    .CI(_01122_[9]),
    .CO(_01122_[10]),
    .S(_01124_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06866_ (
    .A(_01125_),
    .B(main_prbsrx_errors[0]),
    .CI(1'h0),
    .CO(_01126_[1]),
    .S(_01128_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06867_ (
    .A(1'h0),
    .B(main_prbsrx_errors[10]),
    .CI(_01126_[10]),
    .CO(_01126_[11]),
    .S(_01128_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06868_ (
    .A(1'h0),
    .B(main_prbsrx_errors[11]),
    .CI(_01126_[11]),
    .CO(_01126_[12]),
    .S(_01128_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06869_ (
    .A(1'h0),
    .B(main_prbsrx_errors[12]),
    .CI(_01126_[12]),
    .CO(_01126_[13]),
    .S(_01128_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06870_ (
    .A(1'h0),
    .B(main_prbsrx_errors[13]),
    .CI(_01126_[13]),
    .CO(_01126_[14]),
    .S(_01128_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06871_ (
    .A(1'h0),
    .B(main_prbsrx_errors[14]),
    .CI(_01126_[14]),
    .CO(_01126_[15]),
    .S(_01128_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06872_ (
    .A(1'h0),
    .B(main_prbsrx_errors[15]),
    .CI(_01126_[15]),
    .CO(_01126_[16]),
    .S(_01128_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06873_ (
    .A(1'h0),
    .B(main_prbsrx_errors[16]),
    .CI(_01126_[16]),
    .CO(_01126_[17]),
    .S(_01128_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06874_ (
    .A(1'h0),
    .B(main_prbsrx_errors[17]),
    .CI(_01126_[17]),
    .CO(_01126_[18]),
    .S(_01128_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06875_ (
    .A(1'h0),
    .B(main_prbsrx_errors[18]),
    .CI(_01126_[18]),
    .CO(_01126_[19]),
    .S(_01128_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06876_ (
    .A(1'h0),
    .B(main_prbsrx_errors[19]),
    .CI(_01126_[19]),
    .CO(_01126_[20]),
    .S(_01128_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06877_ (
    .A(1'h0),
    .B(main_prbsrx_errors[1]),
    .CI(_01126_[1]),
    .CO(_01126_[2]),
    .S(_01128_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06878_ (
    .A(1'h0),
    .B(main_prbsrx_errors[20]),
    .CI(_01126_[20]),
    .CO(_01126_[21]),
    .S(_01128_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06879_ (
    .A(1'h0),
    .B(main_prbsrx_errors[21]),
    .CI(_01126_[21]),
    .CO(_01126_[22]),
    .S(_01128_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06880_ (
    .A(1'h0),
    .B(main_prbsrx_errors[22]),
    .CI(_01126_[22]),
    .CO(_01126_[23]),
    .S(_01128_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06881_ (
    .A(1'h0),
    .B(main_prbsrx_errors[23]),
    .CI(_01126_[23]),
    .CO(_01126_[24]),
    .S(_01128_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06882_ (
    .A(1'h0),
    .B(main_prbsrx_errors[24]),
    .CI(_01126_[24]),
    .CO(_01126_[25]),
    .S(_01128_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06883_ (
    .A(1'h0),
    .B(main_prbsrx_errors[25]),
    .CI(_01126_[25]),
    .CO(_01126_[26]),
    .S(_01128_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06884_ (
    .A(1'h0),
    .B(main_prbsrx_errors[26]),
    .CI(_01126_[26]),
    .CO(_01126_[27]),
    .S(_01128_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06885_ (
    .A(1'h0),
    .B(main_prbsrx_errors[27]),
    .CI(_01126_[27]),
    .CO(_01126_[28]),
    .S(_01128_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06886_ (
    .A(1'h0),
    .B(main_prbsrx_errors[28]),
    .CI(_01126_[28]),
    .CO(_01126_[29]),
    .S(_01128_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06887_ (
    .A(1'h0),
    .B(main_prbsrx_errors[29]),
    .CI(_01126_[29]),
    .CO(_01126_[30]),
    .S(_01128_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06888_ (
    .A(1'h0),
    .B(main_prbsrx_errors[2]),
    .CI(_01126_[2]),
    .CO(_01126_[3]),
    .S(_01128_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06889_ (
    .A(1'h0),
    .B(main_prbsrx_errors[30]),
    .CI(_01126_[30]),
    .CO(_01126_[31]),
    .S(_01128_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06890_ (
    .A(1'h0),
    .B(main_prbsrx_errors[31]),
    .CI(_01126_[31]),
    .CO(_01127_[31]),
    .S(_01128_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06891_ (
    .A(1'h0),
    .B(main_prbsrx_errors[3]),
    .CI(_01126_[3]),
    .CO(_01126_[4]),
    .S(_01128_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06892_ (
    .A(1'h0),
    .B(main_prbsrx_errors[4]),
    .CI(_01126_[4]),
    .CO(_01126_[5]),
    .S(_01128_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06893_ (
    .A(1'h0),
    .B(main_prbsrx_errors[5]),
    .CI(_01126_[5]),
    .CO(_01126_[6]),
    .S(_01128_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06894_ (
    .A(1'h0),
    .B(main_prbsrx_errors[6]),
    .CI(_01126_[6]),
    .CO(_01126_[7]),
    .S(_01128_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06895_ (
    .A(1'h0),
    .B(main_prbsrx_errors[7]),
    .CI(_01126_[7]),
    .CO(_01126_[8]),
    .S(_01128_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06896_ (
    .A(1'h0),
    .B(main_prbsrx_errors[8]),
    .CI(_01126_[8]),
    .CO(_01126_[9]),
    .S(_01128_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2552.40-2552.96|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06897_ (
    .A(1'h0),
    .B(main_prbsrx_errors[9]),
    .CI(_01126_[9]),
    .CO(_01126_[10]),
    .S(_01128_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06898_ (
    .A(1'h1),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[0]),
    .CI(1'h0),
    .CO(_01129_[1]),
    .S(_01131_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06899_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[10]),
    .CI(_01129_[10]),
    .CO(_01129_[11]),
    .S(_01131_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06900_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[11]),
    .CI(_01129_[11]),
    .CO(_01129_[12]),
    .S(_01131_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06901_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[12]),
    .CI(_01129_[12]),
    .CO(_01129_[13]),
    .S(_01131_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06902_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[13]),
    .CI(_01129_[13]),
    .CO(_01129_[14]),
    .S(_01131_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06903_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[14]),
    .CI(_01129_[14]),
    .CO(_01129_[15]),
    .S(_01131_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06904_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[15]),
    .CI(_01129_[15]),
    .CO(_01129_[16]),
    .S(_01131_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06905_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[16]),
    .CI(_01129_[16]),
    .CO(_01129_[17]),
    .S(_01131_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06906_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[17]),
    .CI(_01129_[17]),
    .CO(_01129_[18]),
    .S(_01131_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06907_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[18]),
    .CI(_01129_[18]),
    .CO(_01129_[19]),
    .S(_01131_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06908_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[19]),
    .CI(_01129_[19]),
    .CO(_01129_[20]),
    .S(_01131_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06909_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[1]),
    .CI(_01129_[1]),
    .CO(_01129_[2]),
    .S(_01131_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06910_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[20]),
    .CI(_01129_[20]),
    .CO(_01129_[21]),
    .S(_01131_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06911_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[21]),
    .CI(_01129_[21]),
    .CO(_01129_[22]),
    .S(_01131_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06912_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[22]),
    .CI(_01129_[22]),
    .CO(_01129_[23]),
    .S(_01131_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06913_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[23]),
    .CI(_01129_[23]),
    .CO(_01129_[24]),
    .S(_01131_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06914_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[24]),
    .CI(_01129_[24]),
    .CO(_01129_[25]),
    .S(_01131_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06915_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[25]),
    .CI(_01129_[25]),
    .CO(_01129_[26]),
    .S(_01131_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06916_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[26]),
    .CI(_01129_[26]),
    .CO(_01129_[27]),
    .S(_01131_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06917_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[27]),
    .CI(_01129_[27]),
    .CO(_01129_[28]),
    .S(_01131_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06918_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[28]),
    .CI(_01129_[28]),
    .CO(_01129_[29]),
    .S(_01131_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06919_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[29]),
    .CI(_01129_[29]),
    .CO(_01129_[30]),
    .S(_01131_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06920_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[2]),
    .CI(_01129_[2]),
    .CO(_01129_[3]),
    .S(_01131_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06921_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[30]),
    .CI(_01129_[30]),
    .CO(_01129_[31]),
    .S(_01131_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06922_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[31]),
    .CI(_01129_[31]),
    .CO(_01130_[31]),
    .S(_01131_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06923_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[3]),
    .CI(_01129_[3]),
    .CO(_01129_[4]),
    .S(_01131_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06924_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[4]),
    .CI(_01129_[4]),
    .CO(_01129_[5]),
    .S(_01131_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06925_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[5]),
    .CI(_01129_[5]),
    .CO(_01129_[6]),
    .S(_01131_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06926_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[6]),
    .CI(_01129_[6]),
    .CO(_01129_[7]),
    .S(_01131_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06927_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[7]),
    .CI(_01129_[7]),
    .CO(_01129_[8]),
    .S(_01131_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06928_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[8]),
    .CI(_01129_[8]),
    .CO(_01129_[9]),
    .S(_01131_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2704.41-2704.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06929_ (
    .A(1'h0),
    .B(builder_csr_bankarray_csrbank0_bus_errors_w[9]),
    .CI(_01129_[9]),
    .CO(_01129_[10]),
    .S(_01131_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06930_ (
    .A(1'h1),
    .B(main_basesoc_tx_phase[2]),
    .CI(1'h0),
    .CO(_01132_[1]),
    .S(_01134_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06931_ (
    .A(1'h1),
    .B(main_basesoc_tx_phase[12]),
    .CI(_01132_[10]),
    .CO(_01132_[11]),
    .S(_01134_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06932_ (
    .A(1'h1),
    .B(main_basesoc_tx_phase[13]),
    .CI(_01132_[11]),
    .CO(_01132_[12]),
    .S(_01134_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06933_ (
    .A(1'h1),
    .B(main_basesoc_tx_phase[14]),
    .CI(_01132_[12]),
    .CO(_01132_[13]),
    .S(_01134_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06934_ (
    .A(1'h1),
    .B(main_basesoc_tx_phase[15]),
    .CI(_01132_[13]),
    .CO(_01132_[14]),
    .S(_01134_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06935_ (
    .A(1'h0),
    .B(main_basesoc_tx_phase[16]),
    .CI(_01132_[14]),
    .CO(_01132_[15]),
    .S(_01134_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06936_ (
    .A(1'h1),
    .B(main_basesoc_tx_phase[17]),
    .CI(_01132_[15]),
    .CO(_01132_[16]),
    .S(_01134_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06937_ (
    .A(1'h1),
    .B(main_basesoc_tx_phase[18]),
    .CI(_01132_[16]),
    .CO(_01132_[17]),
    .S(_01134_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06938_ (
    .A(1'h0),
    .B(main_basesoc_tx_phase[19]),
    .CI(_01132_[17]),
    .CO(_01132_[18]),
    .S(_01134_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06939_ (
    .A(1'h1),
    .B(main_basesoc_tx_phase[20]),
    .CI(_01132_[18]),
    .CO(_01132_[19]),
    .S(_01134_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06940_ (
    .A(1'h0),
    .B(main_basesoc_tx_phase[21]),
    .CI(_01132_[19]),
    .CO(_01132_[20]),
    .S(_01134_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06941_ (
    .A(1'h0),
    .B(main_basesoc_tx_phase[3]),
    .CI(_01132_[1]),
    .CO(_01132_[2]),
    .S(_01134_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06942_ (
    .A(1'h0),
    .B(main_basesoc_tx_phase[22]),
    .CI(_01132_[20]),
    .CO(_01132_[21]),
    .S(_01134_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06943_ (
    .A(1'h1),
    .B(main_basesoc_tx_phase[23]),
    .CI(_01132_[21]),
    .CO(_01132_[22]),
    .S(_01134_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06944_ (
    .A(1'h0),
    .B(main_basesoc_tx_phase[24]),
    .CI(_01132_[22]),
    .CO(_01132_[23]),
    .S(_01134_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06945_ (
    .A(1'h0),
    .B(main_basesoc_tx_phase[25]),
    .CI(_01132_[23]),
    .CO(_01132_[24]),
    .S(_01134_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06946_ (
    .A(1'h0),
    .B(main_basesoc_tx_phase[26]),
    .CI(_01132_[24]),
    .CO(_01132_[25]),
    .S(_01134_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06947_ (
    .A(1'h0),
    .B(main_basesoc_tx_phase[27]),
    .CI(_01132_[25]),
    .CO(_01132_[26]),
    .S(_01134_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06948_ (
    .A(1'h0),
    .B(main_basesoc_tx_phase[28]),
    .CI(_01132_[26]),
    .CO(_01132_[27]),
    .S(_01134_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06949_ (
    .A(1'h0),
    .B(main_basesoc_tx_phase[29]),
    .CI(_01132_[27]),
    .CO(_01132_[28]),
    .S(_01134_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06950_ (
    .A(1'h0),
    .B(main_basesoc_tx_phase[30]),
    .CI(_01132_[28]),
    .CO(_01132_[29]),
    .S(_01134_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06951_ (
    .A(1'h0),
    .B(main_basesoc_tx_phase[31]),
    .CI(_01132_[29]),
    .CO(_01132_[30]),
    .S(_01134_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06952_ (
    .A(1'h1),
    .B(main_basesoc_tx_phase[4]),
    .CI(_01132_[2]),
    .CO(_01132_[3]),
    .S(_01134_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06953_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_01132_[30]),
    .CO(_01133_[30]),
    .S(_01134_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06954_ (
    .A(1'h1),
    .B(main_basesoc_tx_phase[5]),
    .CI(_01132_[3]),
    .CO(_01132_[4]),
    .S(_01134_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06955_ (
    .A(1'h0),
    .B(main_basesoc_tx_phase[6]),
    .CI(_01132_[4]),
    .CO(_01132_[5]),
    .S(_01134_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06956_ (
    .A(1'h1),
    .B(main_basesoc_tx_phase[7]),
    .CI(_01132_[5]),
    .CO(_01132_[6]),
    .S(_01134_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06957_ (
    .A(1'h0),
    .B(main_basesoc_tx_phase[8]),
    .CI(_01132_[6]),
    .CO(_01132_[7]),
    .S(_01134_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06958_ (
    .A(1'h1),
    .B(main_basesoc_tx_phase[9]),
    .CI(_01132_[7]),
    .CO(_01132_[8]),
    .S(_01134_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06959_ (
    .A(1'h1),
    .B(main_basesoc_tx_phase[10]),
    .CI(_01132_[8]),
    .CO(_01132_[9]),
    .S(_01134_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2717.59-2717.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06960_ (
    .A(1'h1),
    .B(main_basesoc_tx_phase[11]),
    .CI(_01132_[9]),
    .CO(_01132_[10]),
    .S(_01134_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06961_ (
    .A(1'h1),
    .B(main_basesoc_rx_phase[2]),
    .CI(1'h0),
    .CO(_01135_[1]),
    .S(_01137_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06962_ (
    .A(1'h1),
    .B(main_basesoc_rx_phase[12]),
    .CI(_01135_[10]),
    .CO(_01135_[11]),
    .S(_01137_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06963_ (
    .A(1'h1),
    .B(main_basesoc_rx_phase[13]),
    .CI(_01135_[11]),
    .CO(_01135_[12]),
    .S(_01137_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06964_ (
    .A(1'h1),
    .B(main_basesoc_rx_phase[14]),
    .CI(_01135_[12]),
    .CO(_01135_[13]),
    .S(_01137_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06965_ (
    .A(1'h1),
    .B(main_basesoc_rx_phase[15]),
    .CI(_01135_[13]),
    .CO(_01135_[14]),
    .S(_01137_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06966_ (
    .A(1'h0),
    .B(main_basesoc_rx_phase[16]),
    .CI(_01135_[14]),
    .CO(_01135_[15]),
    .S(_01137_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06967_ (
    .A(1'h1),
    .B(main_basesoc_rx_phase[17]),
    .CI(_01135_[15]),
    .CO(_01135_[16]),
    .S(_01137_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06968_ (
    .A(1'h1),
    .B(main_basesoc_rx_phase[18]),
    .CI(_01135_[16]),
    .CO(_01135_[17]),
    .S(_01137_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06969_ (
    .A(1'h0),
    .B(main_basesoc_rx_phase[19]),
    .CI(_01135_[17]),
    .CO(_01135_[18]),
    .S(_01137_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06970_ (
    .A(1'h1),
    .B(main_basesoc_rx_phase[20]),
    .CI(_01135_[18]),
    .CO(_01135_[19]),
    .S(_01137_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06971_ (
    .A(1'h0),
    .B(main_basesoc_rx_phase[21]),
    .CI(_01135_[19]),
    .CO(_01135_[20]),
    .S(_01137_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06972_ (
    .A(1'h0),
    .B(main_basesoc_rx_phase[3]),
    .CI(_01135_[1]),
    .CO(_01135_[2]),
    .S(_01137_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06973_ (
    .A(1'h0),
    .B(main_basesoc_rx_phase[22]),
    .CI(_01135_[20]),
    .CO(_01135_[21]),
    .S(_01137_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06974_ (
    .A(1'h1),
    .B(main_basesoc_rx_phase[23]),
    .CI(_01135_[21]),
    .CO(_01135_[22]),
    .S(_01137_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06975_ (
    .A(1'h0),
    .B(main_basesoc_rx_phase[24]),
    .CI(_01135_[22]),
    .CO(_01135_[23]),
    .S(_01137_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06976_ (
    .A(1'h0),
    .B(main_basesoc_rx_phase[25]),
    .CI(_01135_[23]),
    .CO(_01135_[24]),
    .S(_01137_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06977_ (
    .A(1'h0),
    .B(main_basesoc_rx_phase[26]),
    .CI(_01135_[24]),
    .CO(_01135_[25]),
    .S(_01137_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06978_ (
    .A(1'h0),
    .B(main_basesoc_rx_phase[27]),
    .CI(_01135_[25]),
    .CO(_01135_[26]),
    .S(_01137_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06979_ (
    .A(1'h0),
    .B(main_basesoc_rx_phase[28]),
    .CI(_01135_[26]),
    .CO(_01135_[27]),
    .S(_01137_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06980_ (
    .A(1'h0),
    .B(main_basesoc_rx_phase[29]),
    .CI(_01135_[27]),
    .CO(_01135_[28]),
    .S(_01137_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06981_ (
    .A(1'h0),
    .B(main_basesoc_rx_phase[30]),
    .CI(_01135_[28]),
    .CO(_01135_[29]),
    .S(_01137_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06982_ (
    .A(1'h0),
    .B(main_basesoc_rx_phase[31]),
    .CI(_01135_[29]),
    .CO(_01135_[30]),
    .S(_01137_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06983_ (
    .A(1'h1),
    .B(main_basesoc_rx_phase[4]),
    .CI(_01135_[2]),
    .CO(_01135_[3]),
    .S(_01137_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06984_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_01135_[30]),
    .CO(_01136_[30]),
    .S(_01137_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06985_ (
    .A(1'h1),
    .B(main_basesoc_rx_phase[5]),
    .CI(_01135_[3]),
    .CO(_01135_[4]),
    .S(_01137_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06986_ (
    .A(1'h0),
    .B(main_basesoc_rx_phase[6]),
    .CI(_01135_[4]),
    .CO(_01135_[5]),
    .S(_01137_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06987_ (
    .A(1'h1),
    .B(main_basesoc_rx_phase[7]),
    .CI(_01135_[5]),
    .CO(_01135_[6]),
    .S(_01137_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06988_ (
    .A(1'h0),
    .B(main_basesoc_rx_phase[8]),
    .CI(_01135_[6]),
    .CO(_01135_[7]),
    .S(_01137_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06989_ (
    .A(1'h1),
    .B(main_basesoc_rx_phase[9]),
    .CI(_01135_[7]),
    .CO(_01135_[8]),
    .S(_01137_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06990_ (
    .A(1'h1),
    .B(main_basesoc_rx_phase[10]),
    .CI(_01135_[8]),
    .CO(_01135_[9]),
    .S(_01137_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2732.59-2732.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06991_ (
    .A(1'h1),
    .B(main_basesoc_rx_phase[11]),
    .CI(_01135_[9]),
    .CO(_01135_[10]),
    .S(_01137_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2763.47-2763.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06992_ (
    .A(1'h1),
    .B(main_basesoc_uart_tx_fifo_produce[0]),
    .CI(1'h0),
    .CO(_01138_[1]),
    .S(_01140_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2763.47-2763.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06993_ (
    .A(1'h0),
    .B(main_basesoc_uart_tx_fifo_produce[1]),
    .CI(_01138_[1]),
    .CO(_01138_[2]),
    .S(_01140_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2763.47-2763.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06994_ (
    .A(1'h0),
    .B(main_basesoc_uart_tx_fifo_produce[2]),
    .CI(_01138_[2]),
    .CO(_01138_[3]),
    .S(_01140_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2763.47-2763.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06995_ (
    .A(1'h0),
    .B(main_basesoc_uart_tx_fifo_produce[3]),
    .CI(_01138_[3]),
    .CO(_01139_[3]),
    .S(_01140_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2766.47-2766.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06996_ (
    .A(1'h1),
    .B(main_basesoc_uart_tx_fifo_consume[0]),
    .CI(1'h0),
    .CO(_01141_[1]),
    .S(_01143_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2766.47-2766.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06997_ (
    .A(1'h0),
    .B(main_basesoc_uart_tx_fifo_consume[1]),
    .CI(_01141_[1]),
    .CO(_01141_[2]),
    .S(_01143_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2766.47-2766.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06998_ (
    .A(1'h0),
    .B(main_basesoc_uart_tx_fifo_consume[2]),
    .CI(_01141_[2]),
    .CO(_01141_[3]),
    .S(_01143_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2766.47-2766.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _06999_ (
    .A(1'h0),
    .B(main_basesoc_uart_tx_fifo_consume[3]),
    .CI(_01141_[3]),
    .CO(_01142_[3]),
    .S(_01143_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2770.50-2770.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07000_ (
    .A(1'h1),
    .B(main_basesoc_uart_tx_fifo_level0[0]),
    .CI(1'h0),
    .CO(_01144_[1]),
    .S(_01146_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2770.50-2770.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07001_ (
    .A(1'h0),
    .B(main_basesoc_uart_tx_fifo_level0[1]),
    .CI(_01144_[1]),
    .CO(_01144_[2]),
    .S(_01146_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2770.50-2770.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07002_ (
    .A(1'h0),
    .B(main_basesoc_uart_tx_fifo_level0[2]),
    .CI(_01144_[2]),
    .CO(_01144_[3]),
    .S(_01146_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2770.50-2770.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07003_ (
    .A(1'h0),
    .B(main_basesoc_uart_tx_fifo_level0[3]),
    .CI(_01144_[3]),
    .CO(_01144_[4]),
    .S(_01146_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2770.50-2770.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07004_ (
    .A(1'h0),
    .B(main_basesoc_uart_tx_fifo_level0[4]),
    .CI(_01144_[4]),
    .CO(_01145_[4]),
    .S(_01146_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2785.47-2785.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07005_ (
    .A(1'h1),
    .B(main_basesoc_uart_rx_fifo_produce[0]),
    .CI(1'h0),
    .CO(_01147_[1]),
    .S(_01149_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2785.47-2785.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07006_ (
    .A(1'h0),
    .B(main_basesoc_uart_rx_fifo_produce[1]),
    .CI(_01147_[1]),
    .CO(_01147_[2]),
    .S(_01149_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2785.47-2785.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07007_ (
    .A(1'h0),
    .B(main_basesoc_uart_rx_fifo_produce[2]),
    .CI(_01147_[2]),
    .CO(_01147_[3]),
    .S(_01149_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2785.47-2785.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07008_ (
    .A(1'h0),
    .B(main_basesoc_uart_rx_fifo_produce[3]),
    .CI(_01147_[3]),
    .CO(_01148_[3]),
    .S(_01149_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2788.47-2788.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07009_ (
    .A(1'h1),
    .B(main_basesoc_uart_rx_fifo_consume[0]),
    .CI(1'h0),
    .CO(_01150_[1]),
    .S(_01152_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2788.47-2788.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07010_ (
    .A(1'h0),
    .B(main_basesoc_uart_rx_fifo_consume[1]),
    .CI(_01150_[1]),
    .CO(_01150_[2]),
    .S(_01152_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2788.47-2788.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07011_ (
    .A(1'h0),
    .B(main_basesoc_uart_rx_fifo_consume[2]),
    .CI(_01150_[2]),
    .CO(_01150_[3]),
    .S(_01152_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2788.47-2788.87|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07012_ (
    .A(1'h0),
    .B(main_basesoc_uart_rx_fifo_consume[3]),
    .CI(_01150_[3]),
    .CO(_01151_[3]),
    .S(_01152_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2792.50-2792.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07013_ (
    .A(1'h1),
    .B(main_basesoc_uart_rx_fifo_level0[0]),
    .CI(1'h0),
    .CO(_01153_[1]),
    .S(_01155_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2792.50-2792.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07014_ (
    .A(1'h0),
    .B(main_basesoc_uart_rx_fifo_level0[1]),
    .CI(_01153_[1]),
    .CO(_01153_[2]),
    .S(_01155_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2792.50-2792.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07015_ (
    .A(1'h0),
    .B(main_basesoc_uart_rx_fifo_level0[2]),
    .CI(_01153_[2]),
    .CO(_01153_[3]),
    .S(_01155_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2792.50-2792.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07016_ (
    .A(1'h0),
    .B(main_basesoc_uart_rx_fifo_level0[3]),
    .CI(_01153_[3]),
    .CO(_01153_[4]),
    .S(_01155_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2792.50-2792.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07017_ (
    .A(1'h0),
    .B(main_basesoc_uart_rx_fifo_level0[4]),
    .CI(_01153_[4]),
    .CO(_01154_[4]),
    .S(_01155_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2832.32-2832.57|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07018_ (
    .A(1'h1),
    .B(main_reset_counter[0]),
    .CI(1'h0),
    .CO(_01156_[1]),
    .S(_01158_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2832.32-2832.57|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07019_ (
    .A(1'h0),
    .B(main_reset_counter[10]),
    .CI(_01156_[10]),
    .CO(_01157_[10]),
    .S(_01158_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2832.32-2832.57|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07020_ (
    .A(1'h0),
    .B(main_reset_counter[1]),
    .CI(_01156_[1]),
    .CO(_01156_[2]),
    .S(_01158_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2832.32-2832.57|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07021_ (
    .A(1'h0),
    .B(main_reset_counter[2]),
    .CI(_01156_[2]),
    .CO(_01156_[3]),
    .S(_01158_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2832.32-2832.57|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07022_ (
    .A(1'h0),
    .B(main_reset_counter[3]),
    .CI(_01156_[3]),
    .CO(_01156_[4]),
    .S(_01158_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2832.32-2832.57|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07023_ (
    .A(1'h0),
    .B(main_reset_counter[4]),
    .CI(_01156_[4]),
    .CO(_01156_[5]),
    .S(_01158_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2832.32-2832.57|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07024_ (
    .A(1'h0),
    .B(main_reset_counter[5]),
    .CI(_01156_[5]),
    .CO(_01156_[6]),
    .S(_01158_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2832.32-2832.57|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07025_ (
    .A(1'h0),
    .B(main_reset_counter[6]),
    .CI(_01156_[6]),
    .CO(_01156_[7]),
    .S(_01158_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2832.32-2832.57|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07026_ (
    .A(1'h0),
    .B(main_reset_counter[7]),
    .CI(_01156_[7]),
    .CO(_01156_[8]),
    .S(_01158_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2832.32-2832.57|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07027_ (
    .A(1'h0),
    .B(main_reset_counter[8]),
    .CI(_01156_[8]),
    .CO(_01156_[9]),
    .S(_01158_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2832.32-2832.57|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07028_ (
    .A(1'h0),
    .B(main_reset_counter[9]),
    .CI(_01156_[9]),
    .CO(_01156_[10]),
    .S(_01158_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2842.39-2842.67|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07029_ (
    .A(1'h1),
    .B(main_cdr_lock_counter[0]),
    .CI(1'h0),
    .CO(_01159_[1]),
    .S(_01161_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2842.39-2842.67|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07030_ (
    .A(1'h0),
    .B(main_cdr_lock_counter[10]),
    .CI(_01159_[10]),
    .CO(_01160_[10]),
    .S(_01161_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2842.39-2842.67|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07031_ (
    .A(1'h0),
    .B(main_cdr_lock_counter[1]),
    .CI(_01159_[1]),
    .CO(_01159_[2]),
    .S(_01161_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2842.39-2842.67|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07032_ (
    .A(1'h0),
    .B(main_cdr_lock_counter[2]),
    .CI(_01159_[2]),
    .CO(_01159_[3]),
    .S(_01161_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2842.39-2842.67|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07033_ (
    .A(1'h0),
    .B(main_cdr_lock_counter[3]),
    .CI(_01159_[3]),
    .CO(_01159_[4]),
    .S(_01161_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2842.39-2842.67|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07034_ (
    .A(1'h0),
    .B(main_cdr_lock_counter[4]),
    .CI(_01159_[4]),
    .CO(_01159_[5]),
    .S(_01161_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2842.39-2842.67|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07035_ (
    .A(1'h0),
    .B(main_cdr_lock_counter[5]),
    .CI(_01159_[5]),
    .CO(_01159_[6]),
    .S(_01161_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2842.39-2842.67|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07036_ (
    .A(1'h0),
    .B(main_cdr_lock_counter[6]),
    .CI(_01159_[6]),
    .CO(_01159_[7]),
    .S(_01161_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2842.39-2842.67|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07037_ (
    .A(1'h0),
    .B(main_cdr_lock_counter[7]),
    .CI(_01159_[7]),
    .CO(_01159_[8]),
    .S(_01161_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2842.39-2842.67|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07038_ (
    .A(1'h0),
    .B(main_cdr_lock_counter[8]),
    .CI(_01159_[8]),
    .CO(_01159_[9]),
    .S(_01161_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2842.39-2842.67|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07039_ (
    .A(1'h0),
    .B(main_cdr_lock_counter[9]),
    .CI(_01159_[9]),
    .CO(_01159_[10]),
    .S(_01161_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:908.66-908.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07040_ (
    .A(1'h1),
    .B(main_basesoc_tx_count[0]),
    .CI(1'h0),
    .CO(_01162_[1]),
    .S(_01164_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:908.66-908.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07041_ (
    .A(1'h0),
    .B(main_basesoc_tx_count[1]),
    .CI(_01162_[1]),
    .CO(_01162_[2]),
    .S(_01164_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:908.66-908.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07042_ (
    .A(1'h0),
    .B(main_basesoc_tx_count[2]),
    .CI(_01162_[2]),
    .CO(_01162_[3]),
    .S(_01164_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:908.66-908.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07043_ (
    .A(1'h0),
    .B(main_basesoc_tx_count[3]),
    .CI(_01162_[3]),
    .CO(_01163_[3]),
    .S(_01164_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:947.66-947.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07044_ (
    .A(1'h1),
    .B(main_basesoc_rx_count[0]),
    .CI(1'h0),
    .CO(_01165_[1]),
    .S(_01167_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:947.66-947.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07045_ (
    .A(1'h0),
    .B(main_basesoc_rx_count[1]),
    .CI(_01165_[1]),
    .CO(_01165_[2]),
    .S(_01167_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:947.66-947.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07046_ (
    .A(1'h0),
    .B(main_basesoc_rx_count[2]),
    .CI(_01165_[2]),
    .CO(_01165_[3]),
    .S(_01167_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:947.66-947.94|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07047_ (
    .A(1'h0),
    .B(main_basesoc_rx_count[3]),
    .CI(_01165_[3]),
    .CO(_01166_[3]),
    .S(_01167_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07048_ (
    .A(main_basesoc_timer_value[0]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_01168_[1]),
    .S(_01170_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07049_ (
    .A(main_basesoc_timer_value[10]),
    .B(1'h1),
    .CI(_01168_[10]),
    .CO(_01168_[11]),
    .S(_01170_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07050_ (
    .A(main_basesoc_timer_value[11]),
    .B(1'h1),
    .CI(_01168_[11]),
    .CO(_01168_[12]),
    .S(_01170_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07051_ (
    .A(main_basesoc_timer_value[12]),
    .B(1'h1),
    .CI(_01168_[12]),
    .CO(_01168_[13]),
    .S(_01170_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07052_ (
    .A(main_basesoc_timer_value[13]),
    .B(1'h1),
    .CI(_01168_[13]),
    .CO(_01168_[14]),
    .S(_01170_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07053_ (
    .A(main_basesoc_timer_value[14]),
    .B(1'h1),
    .CI(_01168_[14]),
    .CO(_01168_[15]),
    .S(_01170_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07054_ (
    .A(main_basesoc_timer_value[15]),
    .B(1'h1),
    .CI(_01168_[15]),
    .CO(_01168_[16]),
    .S(_01170_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07055_ (
    .A(main_basesoc_timer_value[16]),
    .B(1'h1),
    .CI(_01168_[16]),
    .CO(_01168_[17]),
    .S(_01170_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07056_ (
    .A(main_basesoc_timer_value[17]),
    .B(1'h1),
    .CI(_01168_[17]),
    .CO(_01168_[18]),
    .S(_01170_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07057_ (
    .A(main_basesoc_timer_value[18]),
    .B(1'h1),
    .CI(_01168_[18]),
    .CO(_01168_[19]),
    .S(_01170_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07058_ (
    .A(main_basesoc_timer_value[19]),
    .B(1'h1),
    .CI(_01168_[19]),
    .CO(_01168_[20]),
    .S(_01170_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07059_ (
    .A(main_basesoc_timer_value[1]),
    .B(1'h1),
    .CI(_01168_[1]),
    .CO(_01168_[2]),
    .S(_01170_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07060_ (
    .A(main_basesoc_timer_value[20]),
    .B(1'h1),
    .CI(_01168_[20]),
    .CO(_01168_[21]),
    .S(_01170_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07061_ (
    .A(main_basesoc_timer_value[21]),
    .B(1'h1),
    .CI(_01168_[21]),
    .CO(_01168_[22]),
    .S(_01170_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07062_ (
    .A(main_basesoc_timer_value[22]),
    .B(1'h1),
    .CI(_01168_[22]),
    .CO(_01168_[23]),
    .S(_01170_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07063_ (
    .A(main_basesoc_timer_value[23]),
    .B(1'h1),
    .CI(_01168_[23]),
    .CO(_01168_[24]),
    .S(_01170_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07064_ (
    .A(main_basesoc_timer_value[24]),
    .B(1'h1),
    .CI(_01168_[24]),
    .CO(_01168_[25]),
    .S(_01170_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07065_ (
    .A(main_basesoc_timer_value[25]),
    .B(1'h1),
    .CI(_01168_[25]),
    .CO(_01168_[26]),
    .S(_01170_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07066_ (
    .A(main_basesoc_timer_value[26]),
    .B(1'h1),
    .CI(_01168_[26]),
    .CO(_01168_[27]),
    .S(_01170_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07067_ (
    .A(main_basesoc_timer_value[27]),
    .B(1'h1),
    .CI(_01168_[27]),
    .CO(_01168_[28]),
    .S(_01170_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07068_ (
    .A(main_basesoc_timer_value[28]),
    .B(1'h1),
    .CI(_01168_[28]),
    .CO(_01168_[29]),
    .S(_01170_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07069_ (
    .A(main_basesoc_timer_value[29]),
    .B(1'h1),
    .CI(_01168_[29]),
    .CO(_01168_[30]),
    .S(_01170_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07070_ (
    .A(main_basesoc_timer_value[2]),
    .B(1'h1),
    .CI(_01168_[2]),
    .CO(_01168_[3]),
    .S(_01170_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07071_ (
    .A(main_basesoc_timer_value[30]),
    .B(1'h1),
    .CI(_01168_[30]),
    .CO(_01168_[31]),
    .S(_01170_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07072_ (
    .A(main_basesoc_timer_value[31]),
    .B(1'h1),
    .CI(_01168_[31]),
    .CO(_01169_[31]),
    .S(_01170_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07073_ (
    .A(main_basesoc_timer_value[3]),
    .B(1'h1),
    .CI(_01168_[3]),
    .CO(_01168_[4]),
    .S(_01170_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07074_ (
    .A(main_basesoc_timer_value[4]),
    .B(1'h1),
    .CI(_01168_[4]),
    .CO(_01168_[5]),
    .S(_01170_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07075_ (
    .A(main_basesoc_timer_value[5]),
    .B(1'h1),
    .CI(_01168_[5]),
    .CO(_01168_[6]),
    .S(_01170_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07076_ (
    .A(main_basesoc_timer_value[6]),
    .B(1'h1),
    .CI(_01168_[6]),
    .CO(_01168_[7]),
    .S(_01170_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07077_ (
    .A(main_basesoc_timer_value[7]),
    .B(1'h1),
    .CI(_01168_[7]),
    .CO(_01168_[8]),
    .S(_01170_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07078_ (
    .A(main_basesoc_timer_value[8]),
    .B(1'h1),
    .CI(_01168_[8]),
    .CO(_01168_[9]),
    .S(_01170_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2803.42-2803.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07079_ (
    .A(main_basesoc_timer_value[9]),
    .B(1'h1),
    .CI(_01168_[9]),
    .CO(_01168_[10]),
    .S(_01170_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07080_ (
    .A(main_count[0]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_01171_[1]),
    .S(_01173_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07081_ (
    .A(main_count[10]),
    .B(1'h1),
    .CI(_01171_[10]),
    .CO(_01171_[11]),
    .S(_01173_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07082_ (
    .A(main_count[11]),
    .B(1'h1),
    .CI(_01171_[11]),
    .CO(_01171_[12]),
    .S(_01173_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07083_ (
    .A(main_count[12]),
    .B(1'h1),
    .CI(_01171_[12]),
    .CO(_01171_[13]),
    .S(_01173_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07084_ (
    .A(main_count[13]),
    .B(1'h1),
    .CI(_01171_[13]),
    .CO(_01171_[14]),
    .S(_01173_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07085_ (
    .A(main_count[14]),
    .B(1'h1),
    .CI(_01171_[14]),
    .CO(_01171_[15]),
    .S(_01173_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07086_ (
    .A(main_count[15]),
    .B(1'h1),
    .CI(_01171_[15]),
    .CO(_01171_[16]),
    .S(_01173_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07087_ (
    .A(main_count[16]),
    .B(1'h1),
    .CI(_01171_[16]),
    .CO(_01171_[17]),
    .S(_01173_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07088_ (
    .A(main_count[17]),
    .B(1'h1),
    .CI(_01171_[17]),
    .CO(_01171_[18]),
    .S(_01173_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07089_ (
    .A(main_count[18]),
    .B(1'h1),
    .CI(_01171_[18]),
    .CO(_01171_[19]),
    .S(_01173_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07090_ (
    .A(main_count[19]),
    .B(1'h1),
    .CI(_01171_[19]),
    .CO(_01171_[20]),
    .S(_01173_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07091_ (
    .A(main_count[1]),
    .B(1'h1),
    .CI(_01171_[1]),
    .CO(_01171_[2]),
    .S(_01173_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07092_ (
    .A(main_count[20]),
    .B(1'h1),
    .CI(_01171_[20]),
    .CO(_01171_[21]),
    .S(_01173_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07093_ (
    .A(main_count[21]),
    .B(1'h1),
    .CI(_01171_[21]),
    .CO(_01172_[21]),
    .S(_01173_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07094_ (
    .A(main_count[2]),
    .B(1'h1),
    .CI(_01171_[2]),
    .CO(_01171_[3]),
    .S(_01173_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07095_ (
    .A(main_count[3]),
    .B(1'h1),
    .CI(_01171_[3]),
    .CO(_01171_[4]),
    .S(_01173_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07096_ (
    .A(main_count[4]),
    .B(1'h1),
    .CI(_01171_[4]),
    .CO(_01171_[5]),
    .S(_01173_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07097_ (
    .A(main_count[5]),
    .B(1'h1),
    .CI(_01171_[5]),
    .CO(_01171_[6]),
    .S(_01173_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07098_ (
    .A(main_count[6]),
    .B(1'h1),
    .CI(_01171_[6]),
    .CO(_01171_[7]),
    .S(_01173_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07099_ (
    .A(main_count[7]),
    .B(1'h1),
    .CI(_01171_[7]),
    .CO(_01171_[8]),
    .S(_01173_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07100_ (
    .A(main_count[8]),
    .B(1'h1),
    .CI(_01171_[8]),
    .CO(_01171_[9]),
    .S(_01173_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2826.28-2826.45|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07101_ (
    .A(main_count[9]),
    .B(1'h1),
    .CI(_01171_[9]),
    .CO(_01171_[10]),
    .S(_01173_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07102_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .B(_01174_[0]),
    .CI(1'h0),
    .CO(_01175_[1]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07103_ (
    .A(1'h0),
    .B(_01174_[10]),
    .CI(_01175_[10]),
    .CO(_01175_[11]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07104_ (
    .A(1'h0),
    .B(_01174_[11]),
    .CI(_01175_[11]),
    .CO(_01175_[12]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07105_ (
    .A(1'h0),
    .B(_01174_[12]),
    .CI(_01175_[12]),
    .CO(_01175_[13]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07106_ (
    .A(1'h0),
    .B(_01174_[13]),
    .CI(_01175_[13]),
    .CO(_01175_[14]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07107_ (
    .A(1'h0),
    .B(_01174_[14]),
    .CI(_01175_[14]),
    .CO(_01175_[15]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07108_ (
    .A(1'h0),
    .B(_01174_[15]),
    .CI(_01175_[15]),
    .CO(_01175_[16]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07109_ (
    .A(1'h0),
    .B(_01174_[16]),
    .CI(_01175_[16]),
    .CO(_01175_[17]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07110_ (
    .A(1'h0),
    .B(_01174_[17]),
    .CI(_01175_[17]),
    .CO(_01175_[18]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07111_ (
    .A(1'h0),
    .B(_01174_[18]),
    .CI(_01175_[18]),
    .CO(_01175_[19]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07112_ (
    .A(1'h0),
    .B(_01174_[19]),
    .CI(_01175_[19]),
    .CO(_01175_[20]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07113_ (
    .A(1'h0),
    .B(_01174_[1]),
    .CI(_01175_[1]),
    .CO(_01175_[2]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07114_ (
    .A(1'h0),
    .B(_01174_[20]),
    .CI(_01175_[20]),
    .CO(_01175_[21]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07115_ (
    .A(1'h0),
    .B(_01174_[21]),
    .CI(_01175_[21]),
    .CO(_01175_[22]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07116_ (
    .A(1'h0),
    .B(_01174_[22]),
    .CI(_01175_[22]),
    .CO(_01175_[23]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07117_ (
    .A(1'h0),
    .B(_01174_[23]),
    .CI(_01175_[23]),
    .CO(_01175_[24]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07118_ (
    .A(1'h0),
    .B(_01174_[24]),
    .CI(_01175_[24]),
    .CO(_01175_[25]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07119_ (
    .A(1'h0),
    .B(_01174_[25]),
    .CI(_01175_[25]),
    .CO(_01175_[26]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07120_ (
    .A(1'h0),
    .B(_01174_[26]),
    .CI(_01175_[26]),
    .CO(_01175_[27]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07121_ (
    .A(1'h0),
    .B(_01174_[27]),
    .CI(_01175_[27]),
    .CO(_01175_[28]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07122_ (
    .A(1'h0),
    .B(_01174_[28]),
    .CI(_01175_[28]),
    .CO(_01175_[29]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07123_ (
    .A(1'h0),
    .B(_01174_[29]),
    .CI(_01175_[29]),
    .CO(_01175_[30]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07124_ (
    .A(1'h0),
    .B(_01174_[2]),
    .CI(_01175_[2]),
    .CO(_01175_[3]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07125_ (
    .A(1'h0),
    .B(_01174_[30]),
    .CI(_01175_[30]),
    .CO(_01175_[31]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07126_ (
    .A(1'h0),
    .B(_01174_[31]),
    .CI(_01175_[31]),
    .CO(_01176_[31]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07127_ (
    .A(1'h0),
    .B(_01174_[3]),
    .CI(_01175_[3]),
    .CO(_01175_[4]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07128_ (
    .A(1'h0),
    .B(_01174_[4]),
    .CI(_01175_[4]),
    .CO(_01175_[5]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07129_ (
    .A(1'h0),
    .B(_01174_[5]),
    .CI(_01175_[5]),
    .CO(_01175_[6]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07130_ (
    .A(1'h0),
    .B(_01174_[6]),
    .CI(_01175_[6]),
    .CO(_01175_[7]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07131_ (
    .A(1'h0),
    .B(_01174_[7]),
    .CI(_01175_[7]),
    .CO(_01175_[8]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07132_ (
    .A(1'h0),
    .B(_01174_[8]),
    .CI(_01175_[8]),
    .CO(_01175_[9]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383.47-1383.222|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07133_ (
    .A(1'h0),
    .B(_01174_[9]),
    .CI(_01175_[9]),
    .CO(_01175_[10]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_result_1 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07134_ (
    .A(\VexRiscv.IBusCachedPlugin_fetchPc_inc ),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [2]),
    .CI(1'h0),
    .CO(_01177_[1]),
    .S(_01179_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07135_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [12]),
    .CI(_01177_[10]),
    .CO(_01177_[11]),
    .S(_01179_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07136_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [13]),
    .CI(_01177_[11]),
    .CO(_01177_[12]),
    .S(_01179_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07137_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [14]),
    .CI(_01177_[12]),
    .CO(_01177_[13]),
    .S(_01179_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07138_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [15]),
    .CI(_01177_[13]),
    .CO(_01177_[14]),
    .S(_01179_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07139_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [16]),
    .CI(_01177_[14]),
    .CO(_01177_[15]),
    .S(_01179_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07140_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [17]),
    .CI(_01177_[15]),
    .CO(_01177_[16]),
    .S(_01179_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07141_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [18]),
    .CI(_01177_[16]),
    .CO(_01177_[17]),
    .S(_01179_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07142_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [19]),
    .CI(_01177_[17]),
    .CO(_01177_[18]),
    .S(_01179_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07143_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [20]),
    .CI(_01177_[18]),
    .CO(_01177_[19]),
    .S(_01179_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07144_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [21]),
    .CI(_01177_[19]),
    .CO(_01177_[20]),
    .S(_01179_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07145_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [3]),
    .CI(_01177_[1]),
    .CO(_01177_[2]),
    .S(_01179_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07146_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [22]),
    .CI(_01177_[20]),
    .CO(_01177_[21]),
    .S(_01179_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07147_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [23]),
    .CI(_01177_[21]),
    .CO(_01177_[22]),
    .S(_01179_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07148_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [24]),
    .CI(_01177_[22]),
    .CO(_01177_[23]),
    .S(_01179_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07149_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [25]),
    .CI(_01177_[23]),
    .CO(_01177_[24]),
    .S(_01179_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07150_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [26]),
    .CI(_01177_[24]),
    .CO(_01177_[25]),
    .S(_01179_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07151_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [27]),
    .CI(_01177_[25]),
    .CO(_01177_[26]),
    .S(_01179_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07152_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [28]),
    .CI(_01177_[26]),
    .CO(_01177_[27]),
    .S(_01179_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07153_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [29]),
    .CI(_01177_[27]),
    .CO(_01177_[28]),
    .S(_01179_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07154_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [30]),
    .CI(_01177_[28]),
    .CO(_01177_[29]),
    .S(_01179_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07155_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_isIoAccess ),
    .CI(_01177_[29]),
    .CO(_01178_[29]),
    .S(_01179_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07156_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [4]),
    .CI(_01177_[2]),
    .CO(_01177_[3]),
    .S(_01179_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07157_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [5]),
    .CI(_01177_[3]),
    .CO(_01177_[4]),
    .S(_01179_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07158_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [6]),
    .CI(_01177_[4]),
    .CO(_01177_[5]),
    .S(_01179_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07159_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [7]),
    .CI(_01177_[5]),
    .CO(_01177_[6]),
    .S(_01179_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07160_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [8]),
    .CI(_01177_[6]),
    .CO(_01177_[7]),
    .S(_01179_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07161_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [9]),
    .CI(_01177_[7]),
    .CO(_01177_[8]),
    .S(_01179_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07162_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [10]),
    .CI(_01177_[8]),
    .CO(_01177_[9]),
    .S(_01179_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903.36-2903.100|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07163_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [11]),
    .CI(_01177_[9]),
    .CO(_01177_[10]),
    .S(_01179_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07164_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [2]),
    .B(_01180_[0]),
    .CI(1'h0),
    .CO(_01181_[1]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07165_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [12]),
    .B(_01180_[10]),
    .CI(_01181_[10]),
    .CO(_01181_[11]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07166_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [13]),
    .B(_01180_[11]),
    .CI(_01181_[11]),
    .CO(_01181_[12]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07167_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [14]),
    .B(_01180_[12]),
    .CI(_01181_[12]),
    .CO(_01181_[13]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07168_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [15]),
    .B(_01180_[13]),
    .CI(_01181_[13]),
    .CO(_01181_[14]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07169_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [16]),
    .B(_01180_[14]),
    .CI(_01181_[14]),
    .CO(_01181_[15]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07170_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [17]),
    .B(_01180_[15]),
    .CI(_01181_[15]),
    .CO(_01181_[16]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07171_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [18]),
    .B(_01180_[16]),
    .CI(_01181_[16]),
    .CO(_01181_[17]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07172_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [19]),
    .B(_01180_[17]),
    .CI(_01181_[17]),
    .CO(_01181_[18]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07173_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [20]),
    .B(\VexRiscv._zz_2 ),
    .CI(_01181_[18]),
    .CO(_01181_[19]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07174_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [21]),
    .B(\VexRiscv._zz_2 ),
    .CI(_01181_[19]),
    .CO(_01181_[20]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07175_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [3]),
    .B(_01180_[1]),
    .CI(_01181_[1]),
    .CO(_01181_[2]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07176_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [22]),
    .B(\VexRiscv._zz_2 ),
    .CI(_01181_[20]),
    .CO(_01181_[21]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07177_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [23]),
    .B(\VexRiscv._zz_2 ),
    .CI(_01181_[21]),
    .CO(_01181_[22]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07178_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [24]),
    .B(\VexRiscv._zz_2 ),
    .CI(_01181_[22]),
    .CO(_01181_[23]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07179_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [25]),
    .B(\VexRiscv._zz_2 ),
    .CI(_01181_[23]),
    .CO(_01181_[24]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07180_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [26]),
    .B(\VexRiscv._zz_2 ),
    .CI(_01181_[24]),
    .CO(_01181_[25]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07181_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [27]),
    .B(\VexRiscv._zz_2 ),
    .CI(_01181_[25]),
    .CO(_01181_[26]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07182_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [28]),
    .B(\VexRiscv._zz_2 ),
    .CI(_01181_[26]),
    .CO(_01181_[27]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07183_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [29]),
    .B(\VexRiscv._zz_2 ),
    .CI(_01181_[27]),
    .CO(_01181_[28]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07184_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [30]),
    .B(\VexRiscv._zz_2 ),
    .CI(_01181_[28]),
    .CO(_01181_[29]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07185_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31]),
    .B(\VexRiscv._zz_2 ),
    .CI(_01181_[29]),
    .CO(_01182_[29]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07186_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [4]),
    .B(_01180_[2]),
    .CI(_01181_[2]),
    .CO(_01181_[3]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07187_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [5]),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [25]),
    .CI(_01181_[3]),
    .CO(_01181_[4]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07188_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [6]),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [26]),
    .CI(_01181_[4]),
    .CO(_01181_[5]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07189_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [7]),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [27]),
    .CI(_01181_[5]),
    .CO(_01181_[6]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07190_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [8]),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [28]),
    .CI(_01181_[6]),
    .CO(_01181_[7]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07191_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [9]),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [29]),
    .CI(_01181_[7]),
    .CO(_01181_[8]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07192_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [10]),
    .B(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [30]),
    .CI(_01181_[8]),
    .CO(_01181_[9]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128.62-3128.561|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07193_ (
    .A(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [11]),
    .B(_01180_[9]),
    .CI(_01181_[9]),
    .CO(_01181_[10]),
    .S(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07194_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [0]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [0]),
    .CI(1'h0),
    .CO(_01183_[1]),
    .S(\VexRiscv.execute_BranchPlugin_branchAdder [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07195_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [10]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [10]),
    .CI(_01183_[10]),
    .CO(_01183_[11]),
    .S(\VexRiscv.execute_BRANCH_CALC [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07196_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [11]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [11]),
    .CI(_01183_[11]),
    .CO(_01183_[12]),
    .S(\VexRiscv.execute_BRANCH_CALC [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07197_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [12]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [12]),
    .CI(_01183_[12]),
    .CO(_01183_[13]),
    .S(\VexRiscv.execute_BRANCH_CALC [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07198_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [13]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [13]),
    .CI(_01183_[13]),
    .CO(_01183_[14]),
    .S(\VexRiscv.execute_BRANCH_CALC [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07199_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [14]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [14]),
    .CI(_01183_[14]),
    .CO(_01183_[15]),
    .S(\VexRiscv.execute_BRANCH_CALC [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07200_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [15]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [15]),
    .CI(_01183_[15]),
    .CO(_01183_[16]),
    .S(\VexRiscv.execute_BRANCH_CALC [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07201_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [16]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [16]),
    .CI(_01183_[16]),
    .CO(_01183_[17]),
    .S(\VexRiscv.execute_BRANCH_CALC [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07202_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [17]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [17]),
    .CI(_01183_[17]),
    .CO(_01183_[18]),
    .S(\VexRiscv.execute_BRANCH_CALC [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07203_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [18]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [18]),
    .CI(_01183_[18]),
    .CO(_01183_[19]),
    .S(\VexRiscv.execute_BRANCH_CALC [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07204_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [19]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [19]),
    .CI(_01183_[19]),
    .CO(_01183_[20]),
    .S(\VexRiscv.execute_BRANCH_CALC [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07205_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [1]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [1]),
    .CI(_01183_[1]),
    .CO(_01183_[2]),
    .S(\VexRiscv.execute_BRANCH_CALC [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07206_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [20]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [31]),
    .CI(_01183_[20]),
    .CO(_01183_[21]),
    .S(\VexRiscv.execute_BRANCH_CALC [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07207_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [21]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [31]),
    .CI(_01183_[21]),
    .CO(_01183_[22]),
    .S(\VexRiscv.execute_BRANCH_CALC [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07208_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [22]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [31]),
    .CI(_01183_[22]),
    .CO(_01183_[23]),
    .S(\VexRiscv.execute_BRANCH_CALC [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07209_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [23]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [31]),
    .CI(_01183_[23]),
    .CO(_01183_[24]),
    .S(\VexRiscv.execute_BRANCH_CALC [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07210_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [24]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [31]),
    .CI(_01183_[24]),
    .CO(_01183_[25]),
    .S(\VexRiscv.execute_BRANCH_CALC [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07211_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [25]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [31]),
    .CI(_01183_[25]),
    .CO(_01183_[26]),
    .S(\VexRiscv.execute_BRANCH_CALC [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07212_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [26]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [31]),
    .CI(_01183_[26]),
    .CO(_01183_[27]),
    .S(\VexRiscv.execute_BRANCH_CALC [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07213_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [27]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [31]),
    .CI(_01183_[27]),
    .CO(_01183_[28]),
    .S(\VexRiscv.execute_BRANCH_CALC [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07214_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [28]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [31]),
    .CI(_01183_[28]),
    .CO(_01183_[29]),
    .S(\VexRiscv.execute_BRANCH_CALC [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07215_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [29]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [31]),
    .CI(_01183_[29]),
    .CO(_01183_[30]),
    .S(\VexRiscv.execute_BRANCH_CALC [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07216_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [2]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [2]),
    .CI(_01183_[2]),
    .CO(_01183_[3]),
    .S(\VexRiscv.execute_BRANCH_CALC [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07217_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [30]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [31]),
    .CI(_01183_[30]),
    .CO(_01183_[31]),
    .S(\VexRiscv.execute_BRANCH_CALC [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07218_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [31]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [31]),
    .CI(_01183_[31]),
    .CO(_01184_[31]),
    .S(\VexRiscv.execute_BRANCH_CALC [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07219_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [3]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [3]),
    .CI(_01183_[3]),
    .CO(_01183_[4]),
    .S(\VexRiscv.execute_BRANCH_CALC [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07220_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [4]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [4]),
    .CI(_01183_[4]),
    .CO(_01183_[5]),
    .S(\VexRiscv.execute_BRANCH_CALC [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07221_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [5]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [5]),
    .CI(_01183_[5]),
    .CO(_01183_[6]),
    .S(\VexRiscv.execute_BRANCH_CALC [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07222_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [6]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [6]),
    .CI(_01183_[6]),
    .CO(_01183_[7]),
    .S(\VexRiscv.execute_BRANCH_CALC [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07223_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [7]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [7]),
    .CI(_01183_[7]),
    .CO(_01183_[8]),
    .S(\VexRiscv.execute_BRANCH_CALC [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07224_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [8]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [8]),
    .CI(_01183_[8]),
    .CO(_01183_[9]),
    .S(\VexRiscv.execute_BRANCH_CALC [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945.46-3945.113|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07225_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [9]),
    .B(\VexRiscv.execute_BranchPlugin_branch_src2 [9]),
    .CI(_01183_[9]),
    .CO(_01183_[10]),
    .S(\VexRiscv.execute_BRANCH_CALC [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07226_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [32]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [32]),
    .CI(1'h0),
    .CO(_01185_[1]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07227_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [42]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [42]),
    .CI(_01185_[10]),
    .CO(_01185_[11]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07228_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [43]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [43]),
    .CI(_01185_[11]),
    .CO(_01185_[12]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07229_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [44]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [44]),
    .CI(_01185_[12]),
    .CO(_01185_[13]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07230_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [45]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [45]),
    .CI(_01185_[13]),
    .CO(_01185_[14]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07231_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [46]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [46]),
    .CI(_01185_[14]),
    .CO(_01185_[15]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07232_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [47]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [47]),
    .CI(_01185_[15]),
    .CO(_01185_[16]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07233_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [48]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [48]),
    .CI(_01185_[16]),
    .CO(_01185_[17]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07234_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [49]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [49]),
    .CI(_01185_[17]),
    .CO(_01185_[18]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07235_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [50]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [50]),
    .CI(_01185_[18]),
    .CO(_01185_[19]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07236_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [65]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [51]),
    .CI(_01185_[19]),
    .CO(_01185_[20]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07237_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [33]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [33]),
    .CI(_01185_[1]),
    .CO(_01185_[2]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07238_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [65]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [52]),
    .CI(_01185_[20]),
    .CO(_01185_[21]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07239_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [65]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [53]),
    .CI(_01185_[21]),
    .CO(_01185_[22]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07240_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [65]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [54]),
    .CI(_01185_[22]),
    .CO(_01185_[23]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07241_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [65]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [55]),
    .CI(_01185_[23]),
    .CO(_01185_[24]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07242_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [65]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [56]),
    .CI(_01185_[24]),
    .CO(_01185_[25]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07243_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [65]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [57]),
    .CI(_01185_[25]),
    .CO(_01185_[26]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07244_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [65]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [58]),
    .CI(_01185_[26]),
    .CO(_01185_[27]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07245_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [65]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [59]),
    .CI(_01185_[27]),
    .CO(_01185_[28]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07246_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [65]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [60]),
    .CI(_01185_[28]),
    .CO(_01185_[29]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07247_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [65]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [61]),
    .CI(_01185_[29]),
    .CO(_01185_[30]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07248_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [34]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [34]),
    .CI(_01185_[2]),
    .CO(_01185_[3]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07249_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [65]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [62]),
    .CI(_01185_[30]),
    .CO(_01185_[31]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07250_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [65]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [63]),
    .CI(_01185_[31]),
    .CO(_01186_[31]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07251_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [35]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [35]),
    .CI(_01185_[3]),
    .CO(_01185_[4]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07252_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [36]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [36]),
    .CI(_01185_[4]),
    .CO(_01185_[5]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07253_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [37]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [37]),
    .CI(_01185_[5]),
    .CO(_01185_[6]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07254_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [38]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [38]),
    .CI(_01185_[6]),
    .CO(_01185_[7]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07255_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [39]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [39]),
    .CI(_01185_[7]),
    .CO(_01185_[8]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07256_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [40]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [40]),
    .CI(_01185_[8]),
    .CO(_01185_[9]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243.40-4243.123|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07257_ (
    .A(\VexRiscv._zz_writeBack_MulPlugin_result [41]),
    .B(\VexRiscv._zz_writeBack_MulPlugin_result_1 [41]),
    .CI(_01185_[9]),
    .CO(_01185_[10]),
    .S(\VexRiscv._zz__zz_decode_RS2_2_1 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269.49-4269.128|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07258_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ),
    .B(\VexRiscv.memory_DivPlugin_div_counter_value [0]),
    .CI(1'h0),
    .CO(_01187_[1]),
    .S(_01189_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269.49-4269.128|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07259_ (
    .A(1'h0),
    .B(\VexRiscv.memory_DivPlugin_div_counter_value [1]),
    .CI(_01187_[1]),
    .CO(_01187_[2]),
    .S(_01189_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269.49-4269.128|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07260_ (
    .A(1'h0),
    .B(\VexRiscv.memory_DivPlugin_div_counter_value [2]),
    .CI(_01187_[2]),
    .CO(_01187_[3]),
    .S(_01189_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269.49-4269.128|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07261_ (
    .A(1'h0),
    .B(\VexRiscv.memory_DivPlugin_div_counter_value [3]),
    .CI(_01187_[3]),
    .CO(_01187_[4]),
    .S(_01189_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269.49-4269.128|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07262_ (
    .A(1'h0),
    .B(\VexRiscv.memory_DivPlugin_div_counter_value [4]),
    .CI(_01187_[4]),
    .CO(_01187_[5]),
    .S(_01189_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269.49-4269.128|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07263_ (
    .A(1'h0),
    .B(\VexRiscv.memory_DivPlugin_div_counter_value [5]),
    .CI(_01187_[5]),
    .CO(_01188_[5]),
    .S(_01189_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814.36-4814.65|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07264_ (
    .A(1'h1),
    .B(\VexRiscv._zz_iBusWishbone_ADR [0]),
    .CI(1'h0),
    .CO(_01190_[1]),
    .S(_01192_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814.36-4814.65|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07265_ (
    .A(1'h0),
    .B(\VexRiscv._zz_iBusWishbone_ADR [1]),
    .CI(_01190_[1]),
    .CO(_01190_[2]),
    .S(_01192_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814.36-4814.65|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07266_ (
    .A(1'h0),
    .B(\VexRiscv._zz_iBusWishbone_ADR [2]),
    .CI(_01190_[2]),
    .CO(_01191_[2]),
    .S(_01192_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819.34-4819.63|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07267_ (
    .A(1'h1),
    .B(\VexRiscv._zz_dBusWishbone_ADR [0]),
    .CI(1'h0),
    .CO(_01193_[1]),
    .S(_01195_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819.34-4819.63|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07268_ (
    .A(1'h0),
    .B(\VexRiscv._zz_dBusWishbone_ADR [1]),
    .CI(_01193_[1]),
    .CO(_01193_[2]),
    .S(_01195_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819.34-4819.63|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07269_ (
    .A(1'h0),
    .B(\VexRiscv._zz_dBusWishbone_ADR [2]),
    .CI(_01193_[2]),
    .CO(_01194_[2]),
    .S(_01195_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07270_ (
    .A(\VexRiscv._zz_memory_DivPlugin_rs1 ),
    .B(_01196_[0]),
    .CI(1'h0),
    .CO(_01197_[1]),
    .S(_01199_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07271_ (
    .A(1'h0),
    .B(_01196_[10]),
    .CI(_01197_[10]),
    .CO(_01197_[11]),
    .S(_01199_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07272_ (
    .A(1'h0),
    .B(_01196_[11]),
    .CI(_01197_[11]),
    .CO(_01197_[12]),
    .S(_01199_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07273_ (
    .A(1'h0),
    .B(_01196_[12]),
    .CI(_01197_[12]),
    .CO(_01197_[13]),
    .S(_01199_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07274_ (
    .A(1'h0),
    .B(_01196_[13]),
    .CI(_01197_[13]),
    .CO(_01197_[14]),
    .S(_01199_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07275_ (
    .A(1'h0),
    .B(_01196_[14]),
    .CI(_01197_[14]),
    .CO(_01197_[15]),
    .S(_01199_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07276_ (
    .A(1'h0),
    .B(_01196_[15]),
    .CI(_01197_[15]),
    .CO(_01197_[16]),
    .S(_01199_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07277_ (
    .A(1'h0),
    .B(_01196_[16]),
    .CI(_01197_[16]),
    .CO(_01197_[17]),
    .S(_01199_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07278_ (
    .A(1'h0),
    .B(_01196_[17]),
    .CI(_01197_[17]),
    .CO(_01197_[18]),
    .S(_01199_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07279_ (
    .A(1'h0),
    .B(_01196_[18]),
    .CI(_01197_[18]),
    .CO(_01197_[19]),
    .S(_01199_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07280_ (
    .A(1'h0),
    .B(_01196_[19]),
    .CI(_01197_[19]),
    .CO(_01197_[20]),
    .S(_01199_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07281_ (
    .A(1'h0),
    .B(_01196_[1]),
    .CI(_01197_[1]),
    .CO(_01197_[2]),
    .S(_01199_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07282_ (
    .A(1'h0),
    .B(_01196_[20]),
    .CI(_01197_[20]),
    .CO(_01197_[21]),
    .S(_01199_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07283_ (
    .A(1'h0),
    .B(_01196_[21]),
    .CI(_01197_[21]),
    .CO(_01197_[22]),
    .S(_01199_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07284_ (
    .A(1'h0),
    .B(_01196_[22]),
    .CI(_01197_[22]),
    .CO(_01197_[23]),
    .S(_01199_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07285_ (
    .A(1'h0),
    .B(_01196_[23]),
    .CI(_01197_[23]),
    .CO(_01197_[24]),
    .S(_01199_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07286_ (
    .A(1'h0),
    .B(_01196_[24]),
    .CI(_01197_[24]),
    .CO(_01197_[25]),
    .S(_01199_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07287_ (
    .A(1'h0),
    .B(_01196_[25]),
    .CI(_01197_[25]),
    .CO(_01197_[26]),
    .S(_01199_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07288_ (
    .A(1'h0),
    .B(_01196_[26]),
    .CI(_01197_[26]),
    .CO(_01197_[27]),
    .S(_01199_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07289_ (
    .A(1'h0),
    .B(_01196_[27]),
    .CI(_01197_[27]),
    .CO(_01197_[28]),
    .S(_01199_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07290_ (
    .A(1'h0),
    .B(_01196_[28]),
    .CI(_01197_[28]),
    .CO(_01197_[29]),
    .S(_01199_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07291_ (
    .A(1'h0),
    .B(_01196_[29]),
    .CI(_01197_[29]),
    .CO(_01197_[30]),
    .S(_01199_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07292_ (
    .A(1'h0),
    .B(_01196_[2]),
    .CI(_01197_[2]),
    .CO(_01197_[3]),
    .S(_01199_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07293_ (
    .A(1'h0),
    .B(_01196_[30]),
    .CI(_01197_[30]),
    .CO(_01197_[31]),
    .S(_01199_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07294_ (
    .A(1'h0),
    .B(_01196_[31]),
    .CI(_01197_[31]),
    .CO(_01198_[31]),
    .S(_01199_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07295_ (
    .A(1'h0),
    .B(_01196_[3]),
    .CI(_01197_[3]),
    .CO(_01197_[4]),
    .S(_01199_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07296_ (
    .A(1'h0),
    .B(_01196_[4]),
    .CI(_01197_[4]),
    .CO(_01197_[5]),
    .S(_01199_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07297_ (
    .A(1'h0),
    .B(_01196_[5]),
    .CI(_01197_[5]),
    .CO(_01197_[6]),
    .S(_01199_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07298_ (
    .A(1'h0),
    .B(_01196_[6]),
    .CI(_01197_[6]),
    .CO(_01197_[7]),
    .S(_01199_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07299_ (
    .A(1'h0),
    .B(_01196_[7]),
    .CI(_01197_[7]),
    .CO(_01197_[8]),
    .S(_01199_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07300_ (
    .A(1'h0),
    .B(_01196_[8]),
    .CI(_01197_[8]),
    .CO(_01197_[9]),
    .S(_01199_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924.32-4924.149|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07301_ (
    .A(1'h0),
    .B(_01196_[9]),
    .CI(_01197_[9]),
    .CO(_01197_[10]),
    .S(_01199_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07302_ (
    .A(\VexRiscv._zz_memory_DivPlugin_rs2 ),
    .B(_01200_[0]),
    .CI(1'h0),
    .CO(_01201_[1]),
    .S(_01203_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07303_ (
    .A(1'h0),
    .B(_01200_[10]),
    .CI(_01201_[10]),
    .CO(_01201_[11]),
    .S(_01203_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07304_ (
    .A(1'h0),
    .B(_01200_[11]),
    .CI(_01201_[11]),
    .CO(_01201_[12]),
    .S(_01203_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07305_ (
    .A(1'h0),
    .B(_01200_[12]),
    .CI(_01201_[12]),
    .CO(_01201_[13]),
    .S(_01203_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07306_ (
    .A(1'h0),
    .B(_01200_[13]),
    .CI(_01201_[13]),
    .CO(_01201_[14]),
    .S(_01203_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07307_ (
    .A(1'h0),
    .B(_01200_[14]),
    .CI(_01201_[14]),
    .CO(_01201_[15]),
    .S(_01203_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07308_ (
    .A(1'h0),
    .B(_01200_[15]),
    .CI(_01201_[15]),
    .CO(_01201_[16]),
    .S(_01203_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07309_ (
    .A(1'h0),
    .B(_01200_[16]),
    .CI(_01201_[16]),
    .CO(_01201_[17]),
    .S(_01203_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07310_ (
    .A(1'h0),
    .B(_01200_[17]),
    .CI(_01201_[17]),
    .CO(_01201_[18]),
    .S(_01203_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07311_ (
    .A(1'h0),
    .B(_01200_[18]),
    .CI(_01201_[18]),
    .CO(_01201_[19]),
    .S(_01203_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07312_ (
    .A(1'h0),
    .B(_01200_[19]),
    .CI(_01201_[19]),
    .CO(_01201_[20]),
    .S(_01203_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07313_ (
    .A(1'h0),
    .B(_01200_[1]),
    .CI(_01201_[1]),
    .CO(_01201_[2]),
    .S(_01203_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07314_ (
    .A(1'h0),
    .B(_01200_[20]),
    .CI(_01201_[20]),
    .CO(_01201_[21]),
    .S(_01203_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07315_ (
    .A(1'h0),
    .B(_01200_[21]),
    .CI(_01201_[21]),
    .CO(_01201_[22]),
    .S(_01203_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07316_ (
    .A(1'h0),
    .B(_01200_[22]),
    .CI(_01201_[22]),
    .CO(_01201_[23]),
    .S(_01203_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07317_ (
    .A(1'h0),
    .B(_01200_[23]),
    .CI(_01201_[23]),
    .CO(_01201_[24]),
    .S(_01203_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07318_ (
    .A(1'h0),
    .B(_01200_[24]),
    .CI(_01201_[24]),
    .CO(_01201_[25]),
    .S(_01203_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07319_ (
    .A(1'h0),
    .B(_01200_[25]),
    .CI(_01201_[25]),
    .CO(_01201_[26]),
    .S(_01203_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07320_ (
    .A(1'h0),
    .B(_01200_[26]),
    .CI(_01201_[26]),
    .CO(_01201_[27]),
    .S(_01203_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07321_ (
    .A(1'h0),
    .B(_01200_[27]),
    .CI(_01201_[27]),
    .CO(_01201_[28]),
    .S(_01203_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07322_ (
    .A(1'h0),
    .B(_01200_[28]),
    .CI(_01201_[28]),
    .CO(_01201_[29]),
    .S(_01203_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07323_ (
    .A(1'h0),
    .B(_01200_[29]),
    .CI(_01201_[29]),
    .CO(_01201_[30]),
    .S(_01203_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07324_ (
    .A(1'h0),
    .B(_01200_[2]),
    .CI(_01201_[2]),
    .CO(_01201_[3]),
    .S(_01203_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07325_ (
    .A(1'h0),
    .B(_01200_[30]),
    .CI(_01201_[30]),
    .CO(_01201_[31]),
    .S(_01203_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07326_ (
    .A(1'h0),
    .B(_01200_[31]),
    .CI(_01201_[31]),
    .CO(_01202_[31]),
    .S(_01203_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07327_ (
    .A(1'h0),
    .B(_01200_[3]),
    .CI(_01201_[3]),
    .CO(_01201_[4]),
    .S(_01203_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07328_ (
    .A(1'h0),
    .B(_01200_[4]),
    .CI(_01201_[4]),
    .CO(_01201_[5]),
    .S(_01203_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07329_ (
    .A(1'h0),
    .B(_01200_[5]),
    .CI(_01201_[5]),
    .CO(_01201_[6]),
    .S(_01203_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07330_ (
    .A(1'h0),
    .B(_01200_[6]),
    .CI(_01201_[6]),
    .CO(_01201_[7]),
    .S(_01203_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07331_ (
    .A(1'h0),
    .B(_01200_[7]),
    .CI(_01201_[7]),
    .CO(_01201_[8]),
    .S(_01203_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07332_ (
    .A(1'h0),
    .B(_01200_[8]),
    .CI(_01201_[8]),
    .CO(_01201_[9]),
    .S(_01203_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925.32-4925.119|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07333_ (
    .A(1'h0),
    .B(_01200_[9]),
    .CI(_01201_[9]),
    .CO(_01201_[10]),
    .S(_01203_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07334_ (
    .A(_01204_),
    .B(main_prbsrx_errors[0]),
    .CI(1'h0),
    .CO(_01205_[1]),
    .S(_01207_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07335_ (
    .A(1'h0),
    .B(main_prbsrx_errors[10]),
    .CI(_01205_[10]),
    .CO(_01205_[11]),
    .S(_01207_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07336_ (
    .A(1'h0),
    .B(main_prbsrx_errors[11]),
    .CI(_01205_[11]),
    .CO(_01205_[12]),
    .S(_01207_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07337_ (
    .A(1'h0),
    .B(main_prbsrx_errors[12]),
    .CI(_01205_[12]),
    .CO(_01205_[13]),
    .S(_01207_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07338_ (
    .A(1'h0),
    .B(main_prbsrx_errors[13]),
    .CI(_01205_[13]),
    .CO(_01205_[14]),
    .S(_01207_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07339_ (
    .A(1'h0),
    .B(main_prbsrx_errors[14]),
    .CI(_01205_[14]),
    .CO(_01205_[15]),
    .S(_01207_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07340_ (
    .A(1'h0),
    .B(main_prbsrx_errors[15]),
    .CI(_01205_[15]),
    .CO(_01205_[16]),
    .S(_01207_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07341_ (
    .A(1'h0),
    .B(main_prbsrx_errors[16]),
    .CI(_01205_[16]),
    .CO(_01205_[17]),
    .S(_01207_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07342_ (
    .A(1'h0),
    .B(main_prbsrx_errors[17]),
    .CI(_01205_[17]),
    .CO(_01205_[18]),
    .S(_01207_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07343_ (
    .A(1'h0),
    .B(main_prbsrx_errors[18]),
    .CI(_01205_[18]),
    .CO(_01205_[19]),
    .S(_01207_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07344_ (
    .A(1'h0),
    .B(main_prbsrx_errors[19]),
    .CI(_01205_[19]),
    .CO(_01205_[20]),
    .S(_01207_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07345_ (
    .A(1'h0),
    .B(main_prbsrx_errors[1]),
    .CI(_01205_[1]),
    .CO(_01205_[2]),
    .S(_01207_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07346_ (
    .A(1'h0),
    .B(main_prbsrx_errors[20]),
    .CI(_01205_[20]),
    .CO(_01205_[21]),
    .S(_01207_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07347_ (
    .A(1'h0),
    .B(main_prbsrx_errors[21]),
    .CI(_01205_[21]),
    .CO(_01205_[22]),
    .S(_01207_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07348_ (
    .A(1'h0),
    .B(main_prbsrx_errors[22]),
    .CI(_01205_[22]),
    .CO(_01205_[23]),
    .S(_01207_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07349_ (
    .A(1'h0),
    .B(main_prbsrx_errors[23]),
    .CI(_01205_[23]),
    .CO(_01205_[24]),
    .S(_01207_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07350_ (
    .A(1'h0),
    .B(main_prbsrx_errors[24]),
    .CI(_01205_[24]),
    .CO(_01205_[25]),
    .S(_01207_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07351_ (
    .A(1'h0),
    .B(main_prbsrx_errors[25]),
    .CI(_01205_[25]),
    .CO(_01205_[26]),
    .S(_01207_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07352_ (
    .A(1'h0),
    .B(main_prbsrx_errors[26]),
    .CI(_01205_[26]),
    .CO(_01205_[27]),
    .S(_01207_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07353_ (
    .A(1'h0),
    .B(main_prbsrx_errors[27]),
    .CI(_01205_[27]),
    .CO(_01205_[28]),
    .S(_01207_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07354_ (
    .A(1'h0),
    .B(main_prbsrx_errors[28]),
    .CI(_01205_[28]),
    .CO(_01205_[29]),
    .S(_01207_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07355_ (
    .A(1'h0),
    .B(main_prbsrx_errors[29]),
    .CI(_01205_[29]),
    .CO(_01205_[30]),
    .S(_01207_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07356_ (
    .A(1'h0),
    .B(main_prbsrx_errors[2]),
    .CI(_01205_[2]),
    .CO(_01205_[3]),
    .S(_01207_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07357_ (
    .A(1'h0),
    .B(main_prbsrx_errors[30]),
    .CI(_01205_[30]),
    .CO(_01205_[31]),
    .S(_01207_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07358_ (
    .A(1'h0),
    .B(main_prbsrx_errors[31]),
    .CI(_01205_[31]),
    .CO(_01206_[31]),
    .S(_01207_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07359_ (
    .A(1'h0),
    .B(main_prbsrx_errors[3]),
    .CI(_01205_[3]),
    .CO(_01205_[4]),
    .S(_01207_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07360_ (
    .A(1'h0),
    .B(main_prbsrx_errors[4]),
    .CI(_01205_[4]),
    .CO(_01205_[5]),
    .S(_01207_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07361_ (
    .A(1'h0),
    .B(main_prbsrx_errors[5]),
    .CI(_01205_[5]),
    .CO(_01205_[6]),
    .S(_01207_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07362_ (
    .A(1'h0),
    .B(main_prbsrx_errors[6]),
    .CI(_01205_[6]),
    .CO(_01205_[7]),
    .S(_01207_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07363_ (
    .A(1'h0),
    .B(main_prbsrx_errors[7]),
    .CI(_01205_[7]),
    .CO(_01205_[8]),
    .S(_01207_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07364_ (
    .A(1'h0),
    .B(main_prbsrx_errors[8]),
    .CI(_01205_[8]),
    .CO(_01205_[9]),
    .S(_01207_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2546.40-2546.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07365_ (
    .A(1'h0),
    .B(main_prbsrx_errors[9]),
    .CI(_01205_[9]),
    .CO(_01205_[10]),
    .S(_01207_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337.60-1337.110|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07366_ (
    .A(\VexRiscv.DBusCachedPlugin_redoBranch_valid ),
    .B(1'h0),
    .CI(1'h1),
    .CO(_01208_[1]),
    .S(\VexRiscv._zz__zz_IBusCachedPlugin_jump_pcLoad_payload_1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337.60-1337.110|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07367_ (
    .A(\VexRiscv.CsrPlugin_jumpInterface_valid ),
    .B(1'h1),
    .CI(_01208_[1]),
    .CO(_01208_[2]),
    .S(\VexRiscv._zz__zz_IBusCachedPlugin_jump_pcLoad_payload_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337.60-1337.110|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07368_ (
    .A(\VexRiscv.BranchPlugin_jumpInterface_valid ),
    .B(1'h1),
    .CI(_01208_[2]),
    .CO(_01208_[3]),
    .S(\VexRiscv._zz__zz_IBusCachedPlugin_jump_pcLoad_payload_1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337.60-1337.110|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07369_ (
    .A(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid ),
    .B(1'h1),
    .CI(_01208_[3]),
    .CO(_01209_[3]),
    .S(\VexRiscv._zz__zz_IBusCachedPlugin_jump_pcLoad_payload_1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07370_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [32]),
    .B(_01210_[0]),
    .CI(1'h1),
    .CO(_01211_[1]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07371_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [10]),
    .B(_01210_[10]),
    .CI(_01211_[10]),
    .CO(_01211_[11]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07372_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [11]),
    .B(_01210_[11]),
    .CI(_01211_[11]),
    .CO(_01211_[12]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07373_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [12]),
    .B(_01210_[12]),
    .CI(_01211_[12]),
    .CO(_01211_[13]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07374_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [13]),
    .B(_01210_[13]),
    .CI(_01211_[13]),
    .CO(_01211_[14]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07375_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [14]),
    .B(_01210_[14]),
    .CI(_01211_[14]),
    .CO(_01211_[15]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07376_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [15]),
    .B(_01210_[15]),
    .CI(_01211_[15]),
    .CO(_01211_[16]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07377_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [16]),
    .B(_01210_[16]),
    .CI(_01211_[16]),
    .CO(_01211_[17]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07378_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [17]),
    .B(_01210_[17]),
    .CI(_01211_[17]),
    .CO(_01211_[18]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07379_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [18]),
    .B(_01210_[18]),
    .CI(_01211_[18]),
    .CO(_01211_[19]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07380_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [19]),
    .B(_01210_[19]),
    .CI(_01211_[19]),
    .CO(_01211_[20]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07381_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [1]),
    .B(_01210_[1]),
    .CI(_01211_[1]),
    .CO(_01211_[2]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07382_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [20]),
    .B(_01210_[20]),
    .CI(_01211_[20]),
    .CO(_01211_[21]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07383_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [21]),
    .B(_01210_[21]),
    .CI(_01211_[21]),
    .CO(_01211_[22]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07384_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [22]),
    .B(_01210_[22]),
    .CI(_01211_[22]),
    .CO(_01211_[23]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07385_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [23]),
    .B(_01210_[23]),
    .CI(_01211_[23]),
    .CO(_01211_[24]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07386_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [24]),
    .B(_01210_[24]),
    .CI(_01211_[24]),
    .CO(_01211_[25]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07387_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [25]),
    .B(_01210_[25]),
    .CI(_01211_[25]),
    .CO(_01211_[26]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07388_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [26]),
    .B(_01210_[26]),
    .CI(_01211_[26]),
    .CO(_01211_[27]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07389_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [27]),
    .B(_01210_[27]),
    .CI(_01211_[27]),
    .CO(_01211_[28]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07390_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [28]),
    .B(_01210_[28]),
    .CI(_01211_[28]),
    .CO(_01211_[29]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07391_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [29]),
    .B(_01210_[29]),
    .CI(_01211_[29]),
    .CO(_01211_[30]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07392_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [2]),
    .B(_01210_[2]),
    .CI(_01211_[2]),
    .CO(_01211_[3]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07393_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [30]),
    .B(_01210_[30]),
    .CI(_01211_[30]),
    .CO(_01211_[31]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07394_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [31]),
    .B(_01210_[31]),
    .CI(_01211_[31]),
    .CO(_01211_[32]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07395_ (
    .A(\VexRiscv.memory_DivPlugin_accumulator [31]),
    .B(1'h1),
    .CI(_01211_[32]),
    .CO(_01212_[32]),
    .S(\VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [32])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07396_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [3]),
    .B(_01210_[3]),
    .CI(_01211_[3]),
    .CO(_01211_[4]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07397_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [4]),
    .B(_01210_[4]),
    .CI(_01211_[4]),
    .CO(_01211_[5]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07398_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [5]),
    .B(_01210_[5]),
    .CI(_01211_[5]),
    .CO(_01211_[6]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07399_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [6]),
    .B(_01210_[6]),
    .CI(_01211_[6]),
    .CO(_01211_[7]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07400_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [7]),
    .B(_01210_[7]),
    .CI(_01211_[7]),
    .CO(_01211_[8]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07401_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [8]),
    .B(_01210_[8]),
    .CI(_01211_[8]),
    .CO(_01211_[9]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283.68-4283.174|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07402_ (
    .A(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [9]),
    .B(_01210_[9]),
    .CI(_01211_[9]),
    .CO(_01211_[10]),
    .S(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275.34-6275.63|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07403_ (
    .A(1'h1),
    .B(\VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex [0]),
    .CI(1'h0),
    .CO(_01213_[1]),
    .S(_01215_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275.34-6275.63|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07404_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex [1]),
    .CI(_01213_[1]),
    .CO(_01213_[2]),
    .S(_01215_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275.34-6275.63|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07405_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex [2]),
    .CI(_01213_[2]),
    .CO(_01214_[2]),
    .S(_01215_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288.35-6288.66|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07406_ (
    .A(1'h1),
    .B(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [0]),
    .CI(1'h0),
    .CO(_01216_[1]),
    .S(_01218_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288.35-6288.66|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07407_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [1]),
    .CI(_01216_[1]),
    .CO(_01216_[2]),
    .S(_01218_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288.35-6288.66|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07408_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [2]),
    .CI(_01216_[2]),
    .CO(_01216_[3]),
    .S(_01218_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288.35-6288.66|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07409_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [3]),
    .CI(_01216_[3]),
    .CO(_01216_[4]),
    .S(_01218_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288.35-6288.66|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07410_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [4]),
    .CI(_01216_[4]),
    .CO(_01216_[5]),
    .S(_01218_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288.35-6288.66|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07411_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [5]),
    .CI(_01216_[5]),
    .CO(_01216_[6]),
    .S(_01218_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288.35-6288.66|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07412_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6]),
    .CI(_01216_[6]),
    .CO(_01216_[7]),
    .S(_01218_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288.35-6288.66|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07413_ (
    .A(1'h0),
    .B(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ),
    .CI(_01216_[7]),
    .CO(_01217_[7]),
    .S(_01218_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875.33-5875.84|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07414_ (
    .A(\VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 ),
    .B(\VexRiscv.dataCache_1.loader_counter_value [0]),
    .CI(1'h0),
    .CO(_01219_[1]),
    .S(\VexRiscv.dataCache_1.loader_counter_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875.33-5875.84|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07415_ (
    .A(1'h0),
    .B(\VexRiscv.dataCache_1.loader_counter_value [1]),
    .CI(_01219_[1]),
    .CO(_01219_[2]),
    .S(\VexRiscv.dataCache_1.loader_counter_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875.33-5875.84|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07416_ (
    .A(1'h0),
    .B(\VexRiscv.dataCache_1.loader_counter_value [2]),
    .CI(_01219_[2]),
    .CO(_01220_[2]),
    .S(\VexRiscv.dataCache_1.loader_counter_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974.38-5974.68|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07417_ (
    .A(1'h1),
    .B(\VexRiscv.dataCache_1.stageB_flusher_counter [0]),
    .CI(1'h0),
    .CO(_01221_[1]),
    .S(_01223_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974.38-5974.68|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07418_ (
    .A(1'h0),
    .B(\VexRiscv.dataCache_1.stageB_flusher_counter [1]),
    .CI(_01221_[1]),
    .CO(_01221_[2]),
    .S(_01223_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974.38-5974.68|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07419_ (
    .A(1'h0),
    .B(\VexRiscv.dataCache_1.stageB_flusher_counter [2]),
    .CI(_01221_[2]),
    .CO(_01221_[3]),
    .S(_01223_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974.38-5974.68|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07420_ (
    .A(1'h0),
    .B(\VexRiscv.dataCache_1.stageB_flusher_counter [3]),
    .CI(_01221_[3]),
    .CO(_01221_[4]),
    .S(_01223_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974.38-5974.68|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07421_ (
    .A(1'h0),
    .B(\VexRiscv.dataCache_1.stageB_flusher_counter [4]),
    .CI(_01221_[4]),
    .CO(_01221_[5]),
    .S(_01223_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974.38-5974.68|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07422_ (
    .A(1'h0),
    .B(\VexRiscv.dataCache_1.stageB_flusher_counter [5]),
    .CI(_01221_[5]),
    .CO(_01221_[6]),
    .S(_01223_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974.38-5974.68|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07423_ (
    .A(1'h0),
    .B(\VexRiscv.dataCache_1.stageB_flusher_counter [6]),
    .CI(_01221_[6]),
    .CO(_01221_[7]),
    .S(_01223_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974.38-5974.68|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07424_ (
    .A(1'h0),
    .B(\VexRiscv.dataCache_1.stageB_flusher_counter [7]),
    .CI(_01221_[7]),
    .CO(_01222_[7]),
    .S(_01223_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2583.41-2583.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07425_ (
    .A(main_prbsrx_prbs7_count[0]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_01224_[1]),
    .S(_01226_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2583.41-2583.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07426_ (
    .A(main_prbsrx_prbs7_count[10]),
    .B(1'h1),
    .CI(_01224_[10]),
    .CO(_01225_[10]),
    .S(_01226_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2583.41-2583.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07427_ (
    .A(main_prbsrx_prbs7_count[1]),
    .B(1'h1),
    .CI(_01224_[1]),
    .CO(_01224_[2]),
    .S(_01226_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2583.41-2583.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07428_ (
    .A(main_prbsrx_prbs7_count[2]),
    .B(1'h1),
    .CI(_01224_[2]),
    .CO(_01224_[3]),
    .S(_01226_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2583.41-2583.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07429_ (
    .A(main_prbsrx_prbs7_count[3]),
    .B(1'h1),
    .CI(_01224_[3]),
    .CO(_01224_[4]),
    .S(_01226_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2583.41-2583.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07430_ (
    .A(main_prbsrx_prbs7_count[4]),
    .B(1'h1),
    .CI(_01224_[4]),
    .CO(_01224_[5]),
    .S(_01226_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2583.41-2583.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07431_ (
    .A(main_prbsrx_prbs7_count[5]),
    .B(1'h1),
    .CI(_01224_[5]),
    .CO(_01224_[6]),
    .S(_01226_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2583.41-2583.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07432_ (
    .A(main_prbsrx_prbs7_count[6]),
    .B(1'h1),
    .CI(_01224_[6]),
    .CO(_01224_[7]),
    .S(_01226_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2583.41-2583.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07433_ (
    .A(main_prbsrx_prbs7_count[7]),
    .B(1'h1),
    .CI(_01224_[7]),
    .CO(_01224_[8]),
    .S(_01226_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2583.41-2583.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07434_ (
    .A(main_prbsrx_prbs7_count[8]),
    .B(1'h1),
    .CI(_01224_[8]),
    .CO(_01224_[9]),
    .S(_01226_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2583.41-2583.71|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07435_ (
    .A(main_prbsrx_prbs7_count[9]),
    .B(1'h1),
    .CI(_01224_[9]),
    .CO(_01224_[10]),
    .S(_01226_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2615.42-2615.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07436_ (
    .A(main_prbsrx_prbs15_count[0]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_01227_[1]),
    .S(_01229_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2615.42-2615.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07437_ (
    .A(main_prbsrx_prbs15_count[10]),
    .B(1'h1),
    .CI(_01227_[10]),
    .CO(_01228_[10]),
    .S(_01229_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2615.42-2615.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07438_ (
    .A(main_prbsrx_prbs15_count[1]),
    .B(1'h1),
    .CI(_01227_[1]),
    .CO(_01227_[2]),
    .S(_01229_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2615.42-2615.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07439_ (
    .A(main_prbsrx_prbs15_count[2]),
    .B(1'h1),
    .CI(_01227_[2]),
    .CO(_01227_[3]),
    .S(_01229_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2615.42-2615.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07440_ (
    .A(main_prbsrx_prbs15_count[3]),
    .B(1'h1),
    .CI(_01227_[3]),
    .CO(_01227_[4]),
    .S(_01229_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2615.42-2615.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07441_ (
    .A(main_prbsrx_prbs15_count[4]),
    .B(1'h1),
    .CI(_01227_[4]),
    .CO(_01227_[5]),
    .S(_01229_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2615.42-2615.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07442_ (
    .A(main_prbsrx_prbs15_count[5]),
    .B(1'h1),
    .CI(_01227_[5]),
    .CO(_01227_[6]),
    .S(_01229_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2615.42-2615.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07443_ (
    .A(main_prbsrx_prbs15_count[6]),
    .B(1'h1),
    .CI(_01227_[6]),
    .CO(_01227_[7]),
    .S(_01229_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2615.42-2615.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07444_ (
    .A(main_prbsrx_prbs15_count[7]),
    .B(1'h1),
    .CI(_01227_[7]),
    .CO(_01227_[8]),
    .S(_01229_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2615.42-2615.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07445_ (
    .A(main_prbsrx_prbs15_count[8]),
    .B(1'h1),
    .CI(_01227_[8]),
    .CO(_01227_[9]),
    .S(_01229_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2615.42-2615.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07446_ (
    .A(main_prbsrx_prbs15_count[9]),
    .B(1'h1),
    .CI(_01227_[9]),
    .CO(_01227_[10]),
    .S(_01229_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2647.42-2647.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07447_ (
    .A(main_prbsrx_prbs31_count[0]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_01230_[1]),
    .S(_01232_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2647.42-2647.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07448_ (
    .A(main_prbsrx_prbs31_count[10]),
    .B(1'h1),
    .CI(_01230_[10]),
    .CO(_01231_[10]),
    .S(_01232_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2647.42-2647.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07449_ (
    .A(main_prbsrx_prbs31_count[1]),
    .B(1'h1),
    .CI(_01230_[1]),
    .CO(_01230_[2]),
    .S(_01232_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2647.42-2647.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07450_ (
    .A(main_prbsrx_prbs31_count[2]),
    .B(1'h1),
    .CI(_01230_[2]),
    .CO(_01230_[3]),
    .S(_01232_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2647.42-2647.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07451_ (
    .A(main_prbsrx_prbs31_count[3]),
    .B(1'h1),
    .CI(_01230_[3]),
    .CO(_01230_[4]),
    .S(_01232_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2647.42-2647.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07452_ (
    .A(main_prbsrx_prbs31_count[4]),
    .B(1'h1),
    .CI(_01230_[4]),
    .CO(_01230_[5]),
    .S(_01232_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2647.42-2647.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07453_ (
    .A(main_prbsrx_prbs31_count[5]),
    .B(1'h1),
    .CI(_01230_[5]),
    .CO(_01230_[6]),
    .S(_01232_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2647.42-2647.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07454_ (
    .A(main_prbsrx_prbs31_count[6]),
    .B(1'h1),
    .CI(_01230_[6]),
    .CO(_01230_[7]),
    .S(_01232_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2647.42-2647.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07455_ (
    .A(main_prbsrx_prbs31_count[7]),
    .B(1'h1),
    .CI(_01230_[7]),
    .CO(_01230_[8]),
    .S(_01232_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2647.42-2647.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07456_ (
    .A(main_prbsrx_prbs31_count[8]),
    .B(1'h1),
    .CI(_01230_[8]),
    .CO(_01230_[9]),
    .S(_01232_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2647.42-2647.73|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07457_ (
    .A(main_prbsrx_prbs31_count[9]),
    .B(1'h1),
    .CI(_01230_[9]),
    .CO(_01230_[10]),
    .S(_01232_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07458_ (
    .A(builder_count[0]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_01233_[1]),
    .S(_01235_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07459_ (
    .A(builder_count[10]),
    .B(1'h1),
    .CI(_01233_[10]),
    .CO(_01233_[11]),
    .S(_01235_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07460_ (
    .A(builder_count[11]),
    .B(1'h1),
    .CI(_01233_[11]),
    .CO(_01233_[12]),
    .S(_01235_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07461_ (
    .A(builder_count[12]),
    .B(1'h1),
    .CI(_01233_[12]),
    .CO(_01233_[13]),
    .S(_01235_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07462_ (
    .A(builder_count[13]),
    .B(1'h1),
    .CI(_01233_[13]),
    .CO(_01233_[14]),
    .S(_01235_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07463_ (
    .A(builder_count[14]),
    .B(1'h1),
    .CI(_01233_[14]),
    .CO(_01233_[15]),
    .S(_01235_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07464_ (
    .A(builder_count[15]),
    .B(1'h1),
    .CI(_01233_[15]),
    .CO(_01233_[16]),
    .S(_01235_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07465_ (
    .A(builder_count[16]),
    .B(1'h1),
    .CI(_01233_[16]),
    .CO(_01233_[17]),
    .S(_01235_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07466_ (
    .A(builder_count[17]),
    .B(1'h1),
    .CI(_01233_[17]),
    .CO(_01233_[18]),
    .S(_01235_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07467_ (
    .A(builder_count[18]),
    .B(1'h1),
    .CI(_01233_[18]),
    .CO(_01233_[19]),
    .S(_01235_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07468_ (
    .A(builder_count[19]),
    .B(1'h1),
    .CI(_01233_[19]),
    .CO(_01234_[19]),
    .S(_01235_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07469_ (
    .A(builder_count[1]),
    .B(1'h1),
    .CI(_01233_[1]),
    .CO(_01233_[2]),
    .S(_01235_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07470_ (
    .A(builder_count[2]),
    .B(1'h1),
    .CI(_01233_[2]),
    .CO(_01233_[3]),
    .S(_01235_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07471_ (
    .A(builder_count[3]),
    .B(1'h1),
    .CI(_01233_[3]),
    .CO(_01233_[4]),
    .S(_01235_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07472_ (
    .A(builder_count[4]),
    .B(1'h1),
    .CI(_01233_[4]),
    .CO(_01233_[5]),
    .S(_01235_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07473_ (
    .A(builder_count[5]),
    .B(1'h1),
    .CI(_01233_[5]),
    .CO(_01233_[6]),
    .S(_01235_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07474_ (
    .A(builder_count[6]),
    .B(1'h1),
    .CI(_01233_[6]),
    .CO(_01233_[7]),
    .S(_01235_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07475_ (
    .A(builder_count[7]),
    .B(1'h1),
    .CI(_01233_[7]),
    .CO(_01233_[8]),
    .S(_01235_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07476_ (
    .A(builder_count[8]),
    .B(1'h1),
    .CI(_01233_[8]),
    .CO(_01233_[9]),
    .S(_01235_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2697.31-2697.51|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07477_ (
    .A(builder_count[9]),
    .B(1'h1),
    .CI(_01233_[9]),
    .CO(_01233_[10]),
    .S(_01235_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2774.50-2774.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07478_ (
    .A(main_basesoc_uart_tx_fifo_level0[0]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_01236_[1]),
    .S(_01238_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2774.50-2774.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07479_ (
    .A(main_basesoc_uart_tx_fifo_level0[1]),
    .B(1'h1),
    .CI(_01236_[1]),
    .CO(_01236_[2]),
    .S(_01238_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2774.50-2774.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07480_ (
    .A(main_basesoc_uart_tx_fifo_level0[2]),
    .B(1'h1),
    .CI(_01236_[2]),
    .CO(_01236_[3]),
    .S(_01238_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2774.50-2774.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07481_ (
    .A(main_basesoc_uart_tx_fifo_level0[3]),
    .B(1'h1),
    .CI(_01236_[3]),
    .CO(_01236_[4]),
    .S(_01238_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2774.50-2774.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07482_ (
    .A(main_basesoc_uart_tx_fifo_level0[4]),
    .B(1'h1),
    .CI(_01236_[4]),
    .CO(_01237_[4]),
    .S(_01238_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2796.50-2796.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07483_ (
    .A(main_basesoc_uart_rx_fifo_level0[0]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_01239_[1]),
    .S(_01241_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2796.50-2796.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07484_ (
    .A(main_basesoc_uart_rx_fifo_level0[1]),
    .B(1'h1),
    .CI(_01239_[1]),
    .CO(_01239_[2]),
    .S(_01241_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2796.50-2796.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07485_ (
    .A(main_basesoc_uart_rx_fifo_level0[2]),
    .B(1'h1),
    .CI(_01239_[2]),
    .CO(_01239_[3]),
    .S(_01241_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2796.50-2796.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07486_ (
    .A(main_basesoc_uart_rx_fifo_level0[3]),
    .B(1'h1),
    .CI(_01239_[3]),
    .CO(_01239_[4]),
    .S(_01241_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2796.50-2796.89|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _07487_ (
    .A(main_basesoc_uart_rx_fifo_level0[4]),
    .B(1'h1),
    .CI(_01239_[4]),
    .CO(_01240_[4]),
    .S(_01241_[4])
  );
  CC_BUFG _07488_ (
    .I(_01242_),
    .O(\VexRiscv.IBusCachedPlugin_cache.clk )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07489_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00017_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07490_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00018_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07491_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00019_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07492_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00020_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07493_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00021_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07494_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00022_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07495_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00023_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07496_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00024_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07497_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00025_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07498_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00026_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07499_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00027_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07500_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00028_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07501_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00029_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07502_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00030_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07503_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00031_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07504_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00032_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07505_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00033_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07506_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00034_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07507_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00035_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07508_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00036_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07509_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00037_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07510_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00038_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07511_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00039_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07512_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00040_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07513_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00041_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07514_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00042_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07515_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00043_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07516_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00044_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07517_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00045_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07518_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00046_),
    .EN(1'h1),
    .Q(main_basesoc_tx_phase[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07519_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_trapCause [3]),
    .EN(\VexRiscv.when_CsrPlugin_l1390 ),
    .Q(\VexRiscv.CsrPlugin_mcause_exceptionCode [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07520_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00047_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07521_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00048_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07522_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00049_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07523_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00050_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07524_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00051_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07525_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00052_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07526_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00053_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07527_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00054_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07528_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00055_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07529_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00056_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07530_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00057_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07531_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00058_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07532_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00059_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07533_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00060_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07534_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00061_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07535_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00062_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07536_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00063_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07537_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00064_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07538_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00065_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07539_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00066_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07540_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00067_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07541_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00068_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07542_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00069_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07543_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00070_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07544_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00071_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07545_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00072_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07546_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00073_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07547_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00074_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07548_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00075_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07549_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00076_),
    .EN(1'h1),
    .Q(main_basesoc_rx_phase[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07550_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01050_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07551_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01051_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07552_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_exceptionBus_valid ),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07553_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00001_[0]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07554_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00001_[1]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_dat_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07555_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00001_[2]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_dat_r[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07556_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00001_[3]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_dat_r[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07557_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00001_[4]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_dat_r[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07558_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00001_[5]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_dat_r[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07559_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00001_[6]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_dat_r[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07560_ (
    .CLK(tx_clk),
    .D(builder_multiregimpl3_regs1[0]),
    .EN(1'h1),
    .Q(builder_multiregimpl1_regs0[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07561_ (
    .CLK(tx_clk),
    .D(builder_multiregimpl3_regs1[1]),
    .EN(1'h1),
    .Q(builder_multiregimpl1_regs0[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07562_ (
    .CLK(tx_clk),
    .D(builder_multiregimpl1_regs0[0]),
    .EN(1'h1),
    .Q(builder_multiregimpl1_regs1[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07563_ (
    .CLK(tx_clk),
    .D(builder_multiregimpl1_regs0[1]),
    .EN(1'h1),
    .Q(builder_multiregimpl1_regs1[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07564_ (
    .CLK(tx_clk),
    .D(builder_csr_bankarray_csrbank2_tx_prbs_config0_w[0]),
    .EN(1'h1),
    .Q(builder_multiregimpl3_regs0[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07565_ (
    .CLK(tx_clk),
    .D(builder_csr_bankarray_csrbank2_tx_prbs_config0_w[1]),
    .EN(1'h1),
    .Q(builder_multiregimpl3_regs0[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07566_ (
    .CLK(tx_clk),
    .D(builder_multiregimpl3_regs0[0]),
    .EN(1'h1),
    .Q(builder_multiregimpl3_regs1[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07567_ (
    .CLK(tx_clk),
    .D(builder_multiregimpl3_regs0[1]),
    .EN(1'h1),
    .Q(builder_multiregimpl3_regs1[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07568_ (
    .CLK(tx_clk),
    .D(main_singleencoder0_output[9]),
    .EN(1'h1),
    .Q(main_output0[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07569_ (
    .CLK(tx_clk),
    .D(main_singleencoder0_output[9]),
    .EN(1'h1),
    .Q(main_output1[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07570_ (
    .CLK(tx_clk),
    .D(_00077_),
    .EN(1'h1),
    .Q(main_prbstx_prbs15_n_out[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07571_ (
    .CLK(tx_clk),
    .D(_00078_),
    .EN(1'h1),
    .Q(main_prbstx_prbs15_n_out[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07572_ (
    .CLK(tx_clk),
    .D(_00079_),
    .EN(1'h1),
    .Q(main_prbstx_prbs15_n_out[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07573_ (
    .CLK(tx_clk),
    .D(_00080_),
    .EN(1'h1),
    .Q(main_prbstx_prbs15_n_out[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07574_ (
    .CLK(tx_clk),
    .D(_00081_),
    .EN(1'h1),
    .Q(main_prbstx_prbs15_n_out[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07575_ (
    .CLK(tx_clk),
    .D(_00082_),
    .EN(1'h1),
    .Q(main_prbstx_prbs15_n_out[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07576_ (
    .CLK(tx_clk),
    .D(_00083_),
    .EN(1'h1),
    .Q(main_prbstx_prbs15_n_out[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07577_ (
    .CLK(tx_clk),
    .D(_00084_),
    .EN(1'h1),
    .Q(main_prbstx_prbs15_n_out[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07578_ (
    .CLK(tx_clk),
    .D(_00085_),
    .EN(1'h1),
    .Q(main_prbstx_prbs15_n_out[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07579_ (
    .CLK(tx_clk),
    .D(_00086_),
    .EN(1'h1),
    .Q(main_prbstx_prbs15_n_out[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07580_ (
    .CLK(tx_clk),
    .D(_00087_),
    .EN(1'h1),
    .Q(main_prbstx_prbs15_n_out[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07581_ (
    .CLK(tx_clk),
    .D(_00088_),
    .EN(1'h1),
    .Q(main_prbstx_prbs15_n_out[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07582_ (
    .CLK(tx_clk),
    .D(_00089_),
    .EN(1'h1),
    .Q(main_prbstx_prbs15_n_out[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07583_ (
    .CLK(tx_clk),
    .D(_00090_),
    .EN(1'h1),
    .Q(main_prbstx_prbs15_n_out[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07584_ (
    .CLK(tx_clk),
    .D(_00091_),
    .EN(1'h1),
    .Q(main_prbstx_prbs15_n_out[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07585_ (
    .CLK(tx_clk),
    .D(_00092_),
    .EN(1'h1),
    .Q(main_prbstx_prbs15_o[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07586_ (
    .CLK(tx_clk),
    .D(_00093_),
    .EN(1'h1),
    .Q(main_prbstx_prbs15_o[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07587_ (
    .CLK(tx_clk),
    .D(_00094_),
    .EN(1'h1),
    .Q(main_prbstx_prbs15_o[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07588_ (
    .CLK(tx_clk),
    .D(_00095_),
    .EN(1'h1),
    .Q(main_prbstx_prbs15_o[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07589_ (
    .CLK(tx_clk),
    .D(_00096_),
    .EN(1'h1),
    .Q(main_prbstx_prbs15_o[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07590_ (
    .CLK(tx_clk),
    .D(_00097_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07591_ (
    .CLK(tx_clk),
    .D(_00098_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07592_ (
    .CLK(tx_clk),
    .D(_00099_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07593_ (
    .CLK(tx_clk),
    .D(_00100_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07594_ (
    .CLK(tx_clk),
    .D(_00101_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07595_ (
    .CLK(tx_clk),
    .D(_00102_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07596_ (
    .CLK(tx_clk),
    .D(_00103_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07597_ (
    .CLK(tx_clk),
    .D(_00104_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07598_ (
    .CLK(tx_clk),
    .D(_00105_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07599_ (
    .CLK(tx_clk),
    .D(_00106_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07600_ (
    .CLK(tx_clk),
    .D(_00107_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07601_ (
    .CLK(tx_clk),
    .D(_00108_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07602_ (
    .CLK(tx_clk),
    .D(_00109_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07603_ (
    .CLK(tx_clk),
    .D(_00110_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07604_ (
    .CLK(tx_clk),
    .D(_00111_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07605_ (
    .CLK(tx_clk),
    .D(_00112_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07606_ (
    .CLK(tx_clk),
    .D(_00113_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07607_ (
    .CLK(tx_clk),
    .D(_00114_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07608_ (
    .CLK(tx_clk),
    .D(_00115_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07609_ (
    .CLK(tx_clk),
    .D(_00116_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07610_ (
    .CLK(tx_clk),
    .D(_00117_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07611_ (
    .CLK(tx_clk),
    .D(_00118_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07612_ (
    .CLK(tx_clk),
    .D(_00119_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07613_ (
    .CLK(tx_clk),
    .D(_00120_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07614_ (
    .CLK(tx_clk),
    .D(_00121_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07615_ (
    .CLK(tx_clk),
    .D(_00122_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07616_ (
    .CLK(tx_clk),
    .D(_00123_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07617_ (
    .CLK(tx_clk),
    .D(_00124_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07618_ (
    .CLK(tx_clk),
    .D(_00125_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07619_ (
    .CLK(tx_clk),
    .D(_00126_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07620_ (
    .CLK(tx_clk),
    .D(_00127_),
    .EN(1'h1),
    .Q(main_prbstx_prbs31_n_out[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07621_ (
    .CLK(tx_clk),
    .D(_00128_),
    .EN(1'h1),
    .Q(main_prbstx_prbs7_n_out[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07622_ (
    .CLK(tx_clk),
    .D(_00000_),
    .EN(1'h1),
    .Q(main_singleencoder0_code4b_flip),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07623_ (
    .CLK(tx_clk),
    .D(_00129_),
    .EN(1'h1),
    .Q(main_prbstx_prbs7_n_out[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07624_ (
    .CLK(tx_clk),
    .D(_00130_),
    .EN(1'h1),
    .Q(main_prbstx_prbs7_n_out[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07625_ (
    .CLK(tx_clk),
    .D(_00131_),
    .EN(1'h1),
    .Q(main_prbstx_prbs7_n_out[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07626_ (
    .CLK(tx_clk),
    .D(_00132_),
    .EN(1'h1),
    .Q(main_prbstx_prbs7_n_out[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07627_ (
    .CLK(tx_clk),
    .D(_00133_),
    .EN(1'h1),
    .Q(main_prbstx_prbs7_n_out[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07628_ (
    .CLK(tx_clk),
    .D(_00134_),
    .EN(1'h1),
    .Q(main_prbstx_prbs7_n_out[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07629_ (
    .CLK(tx_clk),
    .D(_00135_),
    .EN(1'h1),
    .Q(main_prbstx_prbs7_o[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07630_ (
    .CLK(tx_clk),
    .D(_00136_),
    .EN(1'h1),
    .Q(main_prbstx_prbs7_o[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07631_ (
    .CLK(tx_clk),
    .D(_00137_),
    .EN(1'h1),
    .Q(main_prbstx_prbs7_o[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07632_ (
    .CLK(tx_clk),
    .D(_00138_),
    .EN(1'h1),
    .Q(main_prbstx_prbs7_o[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07633_ (
    .CLK(tx_clk),
    .D(_00139_),
    .EN(1'h1),
    .Q(main_prbstx_prbs7_o[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07634_ (
    .CLK(tx_clk),
    .D(_00140_),
    .EN(1'h1),
    .Q(main_prbstx_prbs7_o[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07635_ (
    .CLK(tx_clk),
    .D(_00141_),
    .EN(1'h1),
    .Q(main_prbstx_prbs7_o[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07636_ (
    .CLK(tx_clk),
    .D(_00142_),
    .EN(1'h1),
    .Q(main_prbstx_prbs7_o[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07637_ (
    .CLK(tx_clk),
    .D(_00143_),
    .EN(1'h1),
    .Q(main_prbstx_prbs7_o[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07638_ (
    .CLK(tx_clk),
    .D(_00144_),
    .EN(1'h1),
    .Q(main_prbstx_prbs7_o[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07639_ (
    .CLK(tx_clk),
    .D(_00145_),
    .EN(1'h1),
    .Q(main_prbstx_prbs7_o[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07640_ (
    .CLK(tx_clk),
    .D(_00146_),
    .EN(1'h1),
    .Q(main_singleencoder0_disp_in),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07641_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00147_),
    .EN(1'h1),
    .Q(_02328_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07642_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00148_),
    .EN(1'h1),
    .Q(builder_count[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07643_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00149_),
    .EN(1'h1),
    .Q(builder_count[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07644_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00150_),
    .EN(1'h1),
    .Q(builder_count[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07645_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00151_),
    .EN(1'h1),
    .Q(builder_count[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07646_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00152_),
    .EN(1'h1),
    .Q(builder_count[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07647_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00153_),
    .EN(1'h1),
    .Q(builder_count[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07648_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00154_),
    .EN(1'h1),
    .Q(builder_count[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07649_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00155_),
    .EN(1'h1),
    .Q(builder_count[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07650_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00156_),
    .EN(1'h1),
    .Q(builder_count[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07651_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00157_),
    .EN(1'h1),
    .Q(builder_count[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07652_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00158_),
    .EN(1'h1),
    .Q(builder_count[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07653_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00159_),
    .EN(1'h1),
    .Q(builder_count[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07654_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00160_),
    .EN(1'h1),
    .Q(builder_count[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07655_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00161_),
    .EN(1'h1),
    .Q(builder_count[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07656_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00162_),
    .EN(1'h1),
    .Q(builder_count[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07657_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00163_),
    .EN(1'h1),
    .Q(builder_count[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07658_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00164_),
    .EN(1'h1),
    .Q(builder_count[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07659_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00165_),
    .EN(1'h1),
    .Q(builder_count[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07660_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00166_),
    .EN(1'h1),
    .Q(builder_count[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07661_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00167_),
    .EN(1'h1),
    .Q(builder_count[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07662_ (
    .CLK(tx_clk),
    .D(_00168_),
    .EN(1'h1),
    .Q(main_tx_half_clk),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07663_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00169_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07664_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00170_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07665_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00171_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07666_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00172_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07667_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00173_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07668_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00174_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07669_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00175_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07670_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00176_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07671_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00177_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07672_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00178_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07673_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00179_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07674_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00180_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07675_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00181_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07676_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00182_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07677_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00183_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07678_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00184_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07679_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00185_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07680_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00186_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07681_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00187_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07682_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00188_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07683_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00189_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07684_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00190_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07685_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00191_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07686_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00192_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07687_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00193_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07688_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00194_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07689_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00195_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07690_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00196_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07691_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00197_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07692_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00198_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07693_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00199_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07694_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00200_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07695_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00201_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07696_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00202_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07697_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00203_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07698_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00204_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07699_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00205_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07700_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00206_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07701_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00207_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07702_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00208_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07703_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00209_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07704_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00210_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07705_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00211_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07706_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00212_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07707_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00213_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07708_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00214_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07709_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00215_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07710_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00216_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07711_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00217_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07712_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00218_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07713_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00219_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07714_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00220_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07715_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00221_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07716_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00222_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07717_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00223_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07718_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00224_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07719_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00225_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07720_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00226_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07721_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00227_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07722_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00228_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07723_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00229_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07724_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00230_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07725_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00231_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07726_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00232_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07727_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00233_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07728_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00234_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07729_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00235_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07730_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00236_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07731_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00237_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07732_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00238_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07733_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00239_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07734_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00240_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07735_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00241_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07736_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00242_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07737_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00243_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07738_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00244_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07739_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00245_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07740_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00246_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07741_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00247_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07742_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00248_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07743_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00249_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07744_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00250_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07745_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00251_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07746_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00252_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07747_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00253_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07748_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00254_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07749_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00255_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07750_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00256_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07751_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00257_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07752_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00258_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07753_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00259_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07754_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00260_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07755_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00261_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07756_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00262_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07757_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00263_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07758_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00264_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07759_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00265_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07760_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00266_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07761_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00267_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07762_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00268_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07763_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00269_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07764_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00270_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07765_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00271_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07766_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00272_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07767_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00273_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_sel_r),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07768_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01295_),
    .EN(1'h1),
    .Q(builder_multiregimpl0_regs0),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07769_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl0_regs0),
    .EN(1'h1),
    .Q(builder_multiregimpl0_regs1),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07770_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[0]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07771_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[1]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07772_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[2]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07773_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[3]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07774_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[4]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07775_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[5]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07776_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[6]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07777_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[7]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07778_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[8]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07779_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[9]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07780_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[10]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07781_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[11]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07782_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[12]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07783_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[13]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07784_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[14]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07785_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[15]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07786_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[16]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07787_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[17]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07788_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[18]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07789_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[19]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07790_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[20]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07791_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[21]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07792_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[22]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07793_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[23]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07794_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[24]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07795_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[25]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07796_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[26]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07797_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[27]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07798_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[28]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07799_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[29]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07800_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[30]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07801_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_prbsrx_errors[31]),
    .EN(1'h1),
    .Q(builder_multiregimpl6_regs0[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07802_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[0]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07803_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[1]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07804_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[2]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07805_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[3]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07806_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[4]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07807_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[5]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07808_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[6]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07809_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[7]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07810_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[8]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07811_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[9]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07812_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[10]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07813_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[11]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07814_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[12]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07815_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[13]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07816_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[14]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07817_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[15]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07818_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[16]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07819_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[17]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07820_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[18]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07821_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[19]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07822_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[20]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07823_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[21]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07824_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[22]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07825_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[23]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07826_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[24]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07827_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[25]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07828_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[26]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07829_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[27]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07830_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[28]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07831_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[29]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07832_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[30]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07833_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_multiregimpl6_regs0[31]),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_errors_w[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07834_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00274_),
    .EN(1'h1),
    .Q(builder_grant),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07835_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00275_),
    .EN(1'h1),
    .Q(builder_rs232phyrx_state),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07836_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00276_),
    .EN(1'h1),
    .Q(builder_rs232phytx_state),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07837_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_02450_[2]),
    .EN(1'h1),
    .Q(builder_slaves[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07838_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_02451_[2]),
    .EN(1'h1),
    .Q(builder_slaves[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07839_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00277_),
    .EN(1'h1),
    .Q(builder_slaves[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07840_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00278_),
    .EN(1'h1),
    .Q(builder_interface0_ack),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07841_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00279_),
    .EN(1'h1),
    .Q(main_adpll_reset),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07842_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00280_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07843_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00281_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07844_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00282_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07845_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00283_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07846_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00284_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07847_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00285_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07848_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00286_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07849_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00287_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07850_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00288_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07851_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00289_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07852_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00290_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07853_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00291_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07854_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00292_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07855_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00293_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07856_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00294_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07857_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00295_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07858_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00296_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07859_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00297_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07860_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00298_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07861_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00299_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07862_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00300_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07863_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00301_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07864_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00302_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07865_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00303_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07866_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00304_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07867_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00305_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07868_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00306_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07869_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00307_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07870_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00308_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07871_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00309_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07872_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00310_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07873_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00311_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_bus_errors_w[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07874_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00312_),
    .EN(1'h1),
    .Q(main_basesoc_basesoc_ram_bus_ack),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07875_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00313_),
    .EN(1'h1),
    .Q(main_basesoc_ram_bus_ram_bus_ack),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07876_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00314_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_reset0_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07877_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00315_),
    .EN(1'h1),
    .Q(main_basesoc_cpu_rst),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07878_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00316_),
    .EN(main_basesoc_rx_count_rs232phyrx_next_value_ce0),
    .Q(main_basesoc_rx_count[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07879_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00317_),
    .EN(main_basesoc_rx_count_rs232phyrx_next_value_ce0),
    .Q(main_basesoc_rx_count[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07880_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00318_),
    .EN(main_basesoc_rx_count_rs232phyrx_next_value_ce0),
    .Q(main_basesoc_rx_count[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07881_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00319_),
    .EN(main_basesoc_rx_count_rs232phyrx_next_value_ce0),
    .Q(main_basesoc_rx_count[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07882_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00320_),
    .EN(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .Q(main_basesoc_rx_data[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07883_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00321_),
    .EN(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .Q(main_basesoc_rx_data[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07884_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00322_),
    .EN(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .Q(main_basesoc_rx_data[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07885_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00323_),
    .EN(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .Q(main_basesoc_rx_data[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07886_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00324_),
    .EN(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .Q(main_basesoc_rx_data[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07887_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00325_),
    .EN(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .Q(main_basesoc_rx_data[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07888_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00326_),
    .EN(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .Q(main_basesoc_rx_data[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07889_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01574_[1]),
    .EN(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .Q(main_basesoc_rx_data[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07890_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00327_),
    .EN(1'h1),
    .Q(main_basesoc_reset_re),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07891_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00328_),
    .EN(1'h1),
    .Q(main_basesoc_rx_rx_d),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07892_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00329_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07893_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00330_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07894_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00331_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07895_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00332_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07896_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00333_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07897_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00334_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07898_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00335_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07899_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00336_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07900_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00337_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07901_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00338_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07902_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00339_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07903_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00340_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07904_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00341_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07905_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00342_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07906_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00343_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07907_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00344_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07908_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00345_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07909_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00346_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07910_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00347_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07911_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00348_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07912_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00349_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07913_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00350_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07914_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00351_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07915_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00352_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07916_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00353_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07917_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00354_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07918_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00355_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07919_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00356_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07920_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00357_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07921_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00358_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07922_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00359_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07923_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00360_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank0_scratch0_w[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07924_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00361_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_en0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07925_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00362_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_ev_enable0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07926_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00363_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07927_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00364_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07928_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00365_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07929_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00366_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07930_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00367_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07931_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00368_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07932_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00369_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07933_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00370_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07934_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00371_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07935_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00372_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07936_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00373_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07937_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00374_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07938_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00375_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07939_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00376_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07940_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00377_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07941_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00378_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07942_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00379_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07943_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00380_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07944_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00381_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07945_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00382_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07946_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00383_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07947_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00384_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07948_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00385_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07949_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00386_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07950_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00387_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07951_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00388_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07952_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00389_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07953_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00390_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07954_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00391_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07955_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00392_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07956_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00393_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07957_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00394_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_load0_w[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07958_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00395_),
    .EN(1'h1),
    .Q(main_basesoc_timer_pending_r),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07959_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00396_),
    .EN(1'h1),
    .Q(main_basesoc_rx_tick),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07960_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00397_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07961_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00398_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07962_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00399_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07963_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00400_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07964_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00401_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07965_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00402_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07966_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00403_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07967_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00404_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07968_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00405_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07969_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00406_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07970_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00407_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07971_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00408_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07972_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00409_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07973_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00410_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07974_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00411_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07975_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00412_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07976_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00413_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07977_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00414_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07978_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00415_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07979_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00416_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07980_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00417_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07981_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00418_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07982_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00419_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07983_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00420_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07984_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00421_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07985_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00422_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07986_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00423_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07987_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00424_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07988_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00425_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07989_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00426_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07990_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00427_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07991_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00428_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_reload0_w[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07992_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00429_),
    .EN(1'h1),
    .Q(main_basesoc_timer_pending_re),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07993_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00430_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_update_value0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07994_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00431_),
    .EN(1'h1),
    .Q(main_basesoc_timer_update_value_re),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07995_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00432_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07996_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00433_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07997_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00434_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07998_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00435_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _07999_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00436_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08000_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00437_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08001_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00438_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08002_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00439_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08003_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00440_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08004_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00441_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08005_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00442_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08006_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00443_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08007_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00444_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08008_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00445_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08009_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00446_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08010_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00447_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08011_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00448_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08012_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00449_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08013_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00450_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08014_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00451_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08015_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00452_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08016_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00453_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08017_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00454_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08018_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00455_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08019_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00456_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08020_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00457_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08021_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00458_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08022_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00459_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08023_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00460_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08024_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00461_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08025_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00462_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08026_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00463_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_value_w[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08027_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00464_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank3_ev_pending_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08028_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00465_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08029_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00466_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08030_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00467_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08031_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00468_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08032_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00469_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08033_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00470_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08034_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00471_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08035_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00472_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08036_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00473_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08037_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00474_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08038_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00475_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08039_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00476_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08040_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00477_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08041_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00478_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08042_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00479_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08043_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00480_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08044_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00481_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08045_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00482_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08046_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00483_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08047_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00484_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08048_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00485_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08049_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00486_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08050_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00487_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08051_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00488_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08052_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00489_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08053_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00490_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08054_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00491_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08055_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00492_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08056_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00493_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08057_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00494_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08058_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00495_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08059_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00496_),
    .EN(1'h1),
    .Q(main_basesoc_timer_value[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08060_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00497_),
    .EN(main_basesoc_tx_count_rs232phytx_next_value_ce0),
    .Q(main_basesoc_tx_count[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08061_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00498_),
    .EN(main_basesoc_tx_count_rs232phytx_next_value_ce0),
    .Q(main_basesoc_tx_count[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08062_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00499_),
    .EN(main_basesoc_tx_count_rs232phytx_next_value_ce0),
    .Q(main_basesoc_tx_count[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08063_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00500_),
    .EN(main_basesoc_tx_count_rs232phytx_next_value_ce0),
    .Q(main_basesoc_tx_count[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08064_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00501_),
    .EN(1'h1),
    .Q(main_basesoc_timer_zero_trigger_d),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08065_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[0]),
    .EN(main_basesoc_tx_data_rs232phytx_next_value_ce2),
    .Q(main_basesoc_tx_data[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08066_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[1]),
    .EN(main_basesoc_tx_data_rs232phytx_next_value_ce2),
    .Q(main_basesoc_tx_data[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08067_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[2]),
    .EN(main_basesoc_tx_data_rs232phytx_next_value_ce2),
    .Q(main_basesoc_tx_data[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08068_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[3]),
    .EN(main_basesoc_tx_data_rs232phytx_next_value_ce2),
    .Q(main_basesoc_tx_data[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08069_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[4]),
    .EN(main_basesoc_tx_data_rs232phytx_next_value_ce2),
    .Q(main_basesoc_tx_data[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08070_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[5]),
    .EN(main_basesoc_tx_data_rs232phytx_next_value_ce2),
    .Q(main_basesoc_tx_data[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08071_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[6]),
    .EN(main_basesoc_tx_data_rs232phytx_next_value_ce2),
    .Q(main_basesoc_tx_data[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08072_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[7]),
    .EN(main_basesoc_tx_data_rs232phytx_next_value_ce2),
    .Q(main_basesoc_tx_data[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08073_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00502_),
    .EN(1'h1),
    .Q(main_basesoc_uart_tx2),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08074_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00503_),
    .EN(1'h1),
    .Q(main_basesoc_uart_rx2),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08075_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00504_),
    .EN(1'h1),
    .Q(main_basesoc_uart_pending_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08076_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00505_),
    .EN(1'h1),
    .Q(main_basesoc_uart_pending_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08077_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00506_),
    .EN(1'h1),
    .Q(main_basesoc_tx_tick),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08078_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00507_),
    .EN(1'h1),
    .Q(main_basesoc_uart_rx_fifo_consume[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08079_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00508_),
    .EN(1'h1),
    .Q(main_basesoc_uart_rx_fifo_consume[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08080_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00509_),
    .EN(1'h1),
    .Q(main_basesoc_uart_rx_fifo_consume[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08081_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00510_),
    .EN(1'h1),
    .Q(main_basesoc_uart_rx_fifo_consume[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08082_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00511_),
    .EN(1'h1),
    .Q(main_basesoc_uart_rx_fifo_level0[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08083_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00512_),
    .EN(1'h1),
    .Q(main_basesoc_uart_rx_fifo_level0[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08084_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00513_),
    .EN(1'h1),
    .Q(main_basesoc_uart_rx_fifo_level0[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08085_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00514_),
    .EN(1'h1),
    .Q(main_basesoc_uart_rx_fifo_level0[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08086_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00515_),
    .EN(1'h1),
    .Q(main_basesoc_uart_rx_fifo_level0[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08087_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00516_),
    .EN(1'h1),
    .Q(main_basesoc_uart_rx_fifo_produce[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08088_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00517_),
    .EN(1'h1),
    .Q(main_basesoc_uart_rx_fifo_produce[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08089_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00518_),
    .EN(1'h1),
    .Q(main_basesoc_uart_rx_fifo_produce[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08090_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00519_),
    .EN(1'h1),
    .Q(main_basesoc_uart_rx_fifo_produce[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08091_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00520_),
    .EN(1'h1),
    .Q(main_basesoc_uart_rx0),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08092_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00521_),
    .EN(1'h1),
    .Q(main_basesoc_uart_rx1),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08093_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00522_),
    .EN(1'h1),
    .Q(main_basesoc_uart_pending_re),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08094_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00523_),
    .EN(1'h1),
    .Q(main_basesoc_uart_tx_fifo_consume[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08095_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00524_),
    .EN(1'h1),
    .Q(main_basesoc_uart_tx_fifo_consume[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08096_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00525_),
    .EN(1'h1),
    .Q(main_basesoc_uart_tx_fifo_consume[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08097_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00526_),
    .EN(1'h1),
    .Q(main_basesoc_uart_tx_fifo_consume[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08098_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00527_),
    .EN(1'h1),
    .Q(main_basesoc_uart_tx_fifo_level0[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08099_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00528_),
    .EN(1'h1),
    .Q(main_basesoc_uart_tx_fifo_level0[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08100_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00529_),
    .EN(1'h1),
    .Q(main_basesoc_uart_tx_fifo_level0[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08101_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00530_),
    .EN(1'h1),
    .Q(main_basesoc_uart_tx_fifo_level0[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08102_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00531_),
    .EN(1'h1),
    .Q(main_basesoc_uart_tx_fifo_level0[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08103_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00532_),
    .EN(1'h1),
    .Q(main_basesoc_uart_tx_fifo_produce[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08104_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00533_),
    .EN(1'h1),
    .Q(main_basesoc_uart_tx_fifo_produce[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08105_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00534_),
    .EN(1'h1),
    .Q(main_basesoc_uart_tx_fifo_produce[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08106_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00535_),
    .EN(1'h1),
    .Q(main_basesoc_uart_tx_fifo_produce[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08107_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00536_),
    .EN(1'h1),
    .Q(main_basesoc_tx_sink_valid),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08108_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00537_),
    .EN(1'h1),
    .Q(main_basesoc_uart_tx1),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08109_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00538_),
    .EN(1'h1),
    .Q(main_basesoc_uart_rx_trigger_d),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08110_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00539_),
    .EN(1'h1),
    .Q(main_cdr_lock_counter[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08111_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00540_),
    .EN(1'h1),
    .Q(main_cdr_lock_counter[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08112_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00541_),
    .EN(1'h1),
    .Q(main_cdr_lock_counter[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08113_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00542_),
    .EN(1'h1),
    .Q(main_cdr_lock_counter[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08114_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00543_),
    .EN(1'h1),
    .Q(main_cdr_lock_counter[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08115_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00544_),
    .EN(1'h1),
    .Q(main_cdr_lock_counter[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08116_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00545_),
    .EN(1'h1),
    .Q(main_cdr_lock_counter[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08117_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00546_),
    .EN(1'h1),
    .Q(main_cdr_lock_counter[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08118_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00547_),
    .EN(1'h1),
    .Q(main_cdr_lock_counter[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08119_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00548_),
    .EN(1'h1),
    .Q(main_cdr_lock_counter[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08120_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00549_),
    .EN(1'h1),
    .Q(main_cdr_lock_counter[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08121_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00550_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_ready_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08122_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00551_),
    .EN(1'h1),
    .Q(main_chaser[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08123_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00552_),
    .EN(1'h1),
    .Q(main_chaser[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08124_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00553_),
    .EN(1'h1),
    .Q(main_chaser[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08125_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00554_),
    .EN(1'h1),
    .Q(main_chaser[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08126_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00555_),
    .EN(1'h1),
    .Q(main_chaser[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08127_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00556_),
    .EN(1'h1),
    .Q(main_chaser[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08128_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00557_),
    .EN(1'h1),
    .Q(main_chaser[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08129_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00558_),
    .EN(1'h1),
    .Q(main_chaser[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08130_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00559_),
    .EN(1'h1),
    .Q(main_basesoc_uart_tx_trigger_d),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08131_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00560_),
    .EN(1'h1),
    .Q(main_mode),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08132_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00561_),
    .EN(1'h1),
    .Q(main_count[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08133_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00562_),
    .EN(1'h1),
    .Q(main_count[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08134_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00563_),
    .EN(1'h1),
    .Q(main_count[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08135_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00564_),
    .EN(1'h1),
    .Q(main_count[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08136_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00565_),
    .EN(1'h1),
    .Q(main_count[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08137_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00566_),
    .EN(1'h1),
    .Q(main_count[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08138_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00567_),
    .EN(1'h1),
    .Q(main_count[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08139_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00568_),
    .EN(1'h1),
    .Q(main_count[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08140_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00569_),
    .EN(1'h1),
    .Q(main_count[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08141_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00570_),
    .EN(1'h1),
    .Q(main_count[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08142_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00571_),
    .EN(1'h1),
    .Q(main_count[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08143_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00572_),
    .EN(1'h1),
    .Q(main_count[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08144_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00573_),
    .EN(1'h1),
    .Q(main_count[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08145_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00574_),
    .EN(1'h1),
    .Q(main_count[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08146_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00575_),
    .EN(1'h1),
    .Q(main_count[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08147_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00576_),
    .EN(1'h1),
    .Q(main_count[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08148_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00577_),
    .EN(1'h1),
    .Q(main_count[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08149_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00578_),
    .EN(1'h1),
    .Q(main_count[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08150_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00579_),
    .EN(1'h1),
    .Q(main_count[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08151_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00580_),
    .EN(1'h1),
    .Q(main_count[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08152_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00581_),
    .EN(1'h1),
    .Q(main_count[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08153_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00582_),
    .EN(1'h1),
    .Q(main_count[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08154_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00583_),
    .EN(1'h1),
    .Q(main_reset_counter[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08155_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00584_),
    .EN(1'h1),
    .Q(main_reset_counter[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08156_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00585_),
    .EN(1'h1),
    .Q(main_reset_counter[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08157_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00586_),
    .EN(1'h1),
    .Q(main_reset_counter[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08158_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00587_),
    .EN(1'h1),
    .Q(main_reset_counter[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08159_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00588_),
    .EN(1'h1),
    .Q(main_reset_counter[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08160_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00589_),
    .EN(1'h1),
    .Q(main_reset_counter[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08161_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00590_),
    .EN(1'h1),
    .Q(main_reset_counter[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08162_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00591_),
    .EN(1'h1),
    .Q(main_reset_counter[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08163_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00592_),
    .EN(1'h1),
    .Q(main_reset_counter[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08164_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00593_),
    .EN(1'h1),
    .Q(main_reset_counter[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08165_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00594_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_enable0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08166_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00595_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_config0_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08167_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00596_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_config0_w[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08168_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00597_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_rx_prbs_pause0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08169_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00598_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank1_out0_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08170_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00599_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank1_out0_w[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08171_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00600_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank1_out0_w[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08172_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00601_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank1_out0_w[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08173_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00602_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank1_out0_w[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08174_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00603_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank1_out0_w[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08175_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00604_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank1_out0_w[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08176_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00605_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank1_out0_w[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08177_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00606_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_tx_enable0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08178_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00607_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_tx_prbs_config0_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08179_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00608_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_csrbank2_tx_prbs_config0_w[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08180_ (
    .CLK(rx_clk),
    .D(builder_multiregimpl4_regs1[0]),
    .EN(1'h1),
    .Q(builder_multiregimpl2_regs0[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08181_ (
    .CLK(rx_clk),
    .D(builder_multiregimpl4_regs1[1]),
    .EN(1'h1),
    .Q(builder_multiregimpl2_regs0[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08182_ (
    .CLK(rx_clk),
    .D(builder_multiregimpl2_regs0[0]),
    .EN(1'h1),
    .Q(builder_multiregimpl2_regs1[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08183_ (
    .CLK(rx_clk),
    .D(builder_multiregimpl2_regs0[1]),
    .EN(1'h1),
    .Q(builder_multiregimpl2_regs1[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08184_ (
    .CLK(rx_clk),
    .D(builder_csr_bankarray_csrbank2_rx_prbs_config0_w[0]),
    .EN(1'h1),
    .Q(builder_multiregimpl4_regs0[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08185_ (
    .CLK(rx_clk),
    .D(builder_csr_bankarray_csrbank2_rx_prbs_config0_w[1]),
    .EN(1'h1),
    .Q(builder_multiregimpl4_regs0[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08186_ (
    .CLK(rx_clk),
    .D(builder_multiregimpl4_regs0[0]),
    .EN(1'h1),
    .Q(builder_multiregimpl4_regs1[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08187_ (
    .CLK(rx_clk),
    .D(builder_multiregimpl4_regs0[1]),
    .EN(1'h1),
    .Q(builder_multiregimpl4_regs1[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08188_ (
    .CLK(rx_clk),
    .D(builder_csr_bankarray_csrbank2_rx_prbs_pause0_w),
    .EN(1'h1),
    .Q(builder_multiregimpl5_regs0),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08189_ (
    .CLK(rx_clk),
    .D(builder_multiregimpl5_regs0),
    .EN(1'h1),
    .Q(builder_multiregimpl5_regs1),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08190_ (
    .CLK(rx_clk),
    .D(_00609_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08191_ (
    .CLK(rx_clk),
    .D(_00610_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08192_ (
    .CLK(rx_clk),
    .D(_00611_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08193_ (
    .CLK(rx_clk),
    .D(_00612_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08194_ (
    .CLK(rx_clk),
    .D(_00613_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08195_ (
    .CLK(rx_clk),
    .D(_00614_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08196_ (
    .CLK(rx_clk),
    .D(_00615_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08197_ (
    .CLK(rx_clk),
    .D(_00616_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08198_ (
    .CLK(rx_clk),
    .D(_00617_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08199_ (
    .CLK(rx_clk),
    .D(_00618_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08200_ (
    .CLK(rx_clk),
    .D(_00619_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08201_ (
    .CLK(rx_clk),
    .D(_00620_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08202_ (
    .CLK(rx_clk),
    .D(_00621_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08203_ (
    .CLK(rx_clk),
    .D(_00622_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08204_ (
    .CLK(rx_clk),
    .D(_00623_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08205_ (
    .CLK(rx_clk),
    .D(_00624_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08206_ (
    .CLK(rx_clk),
    .D(_00625_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08207_ (
    .CLK(rx_clk),
    .D(_00626_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08208_ (
    .CLK(rx_clk),
    .D(_00627_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08209_ (
    .CLK(rx_clk),
    .D(_00628_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08210_ (
    .CLK(rx_clk),
    .D(_00629_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08211_ (
    .CLK(rx_clk),
    .D(_00630_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08212_ (
    .CLK(rx_clk),
    .D(_00631_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08213_ (
    .CLK(rx_clk),
    .D(_00632_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08214_ (
    .CLK(rx_clk),
    .D(_00633_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08215_ (
    .CLK(rx_clk),
    .D(_00634_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08216_ (
    .CLK(rx_clk),
    .D(_00635_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08217_ (
    .CLK(rx_clk),
    .D(_00636_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08218_ (
    .CLK(rx_clk),
    .D(_00637_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08219_ (
    .CLK(rx_clk),
    .D(_00638_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08220_ (
    .CLK(rx_clk),
    .D(_00639_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08221_ (
    .CLK(rx_clk),
    .D(_00640_),
    .EN(1'h1),
    .Q(main_prbsrx_errors[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08222_ (
    .CLK(rx_clk),
    .D(_00641_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_count[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08223_ (
    .CLK(rx_clk),
    .D(_00642_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_count[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08224_ (
    .CLK(rx_clk),
    .D(_00643_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_count[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08225_ (
    .CLK(rx_clk),
    .D(_00644_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_count[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08226_ (
    .CLK(rx_clk),
    .D(_00645_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_count[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08227_ (
    .CLK(rx_clk),
    .D(_00646_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_count[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08228_ (
    .CLK(rx_clk),
    .D(_00647_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_count[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08229_ (
    .CLK(rx_clk),
    .D(_00648_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_count[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08230_ (
    .CLK(rx_clk),
    .D(_00649_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_count[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08231_ (
    .CLK(rx_clk),
    .D(_00650_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_count[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08232_ (
    .CLK(rx_clk),
    .D(_00651_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_count[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08233_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00652_),
    .EN(1'h1),
    .Q(main_re),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08234_ (
    .CLK(rx_clk),
    .D(_00653_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_errors[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08235_ (
    .CLK(rx_clk),
    .D(_00654_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_errors[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08236_ (
    .CLK(rx_clk),
    .D(_00655_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_errors[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08237_ (
    .CLK(rx_clk),
    .D(_00656_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_errors[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08238_ (
    .CLK(rx_clk),
    .D(_00657_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_errors[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08239_ (
    .CLK(rx_clk),
    .D(_00658_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_errors[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08240_ (
    .CLK(rx_clk),
    .D(_00659_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_errors[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08241_ (
    .CLK(rx_clk),
    .D(_00660_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_errors[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08242_ (
    .CLK(rx_clk),
    .D(_00661_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_errors[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08243_ (
    .CLK(rx_clk),
    .D(_00662_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_errors[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08244_ (
    .CLK(rx_clk),
    .D(_00663_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_errors[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08245_ (
    .CLK(rx_clk),
    .D(_00664_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_errors[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08246_ (
    .CLK(rx_clk),
    .D(_00665_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_errors[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08247_ (
    .CLK(rx_clk),
    .D(_00666_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_errors[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08248_ (
    .CLK(rx_clk),
    .D(_00667_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_errors[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08249_ (
    .CLK(rx_clk),
    .D(_00668_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_errors[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08250_ (
    .CLK(rx_clk),
    .D(_00669_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_errors[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08251_ (
    .CLK(rx_clk),
    .D(_00670_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_errors[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08252_ (
    .CLK(rx_clk),
    .D(_00671_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_errors[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08253_ (
    .CLK(rx_clk),
    .D(_00672_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_errors[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08254_ (
    .CLK(rx_clk),
    .D(_00673_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_i_last[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08255_ (
    .CLK(rx_clk),
    .D(_00674_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_count[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08256_ (
    .CLK(rx_clk),
    .D(_00675_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_count[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08257_ (
    .CLK(rx_clk),
    .D(_00676_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_count[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08258_ (
    .CLK(rx_clk),
    .D(_00677_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_count[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08259_ (
    .CLK(rx_clk),
    .D(_00678_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_count[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08260_ (
    .CLK(rx_clk),
    .D(_00679_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_count[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08261_ (
    .CLK(rx_clk),
    .D(_00680_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_count[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08262_ (
    .CLK(rx_clk),
    .D(_00681_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_count[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08263_ (
    .CLK(rx_clk),
    .D(_00682_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_count[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08264_ (
    .CLK(rx_clk),
    .D(_00683_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_count[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08265_ (
    .CLK(rx_clk),
    .D(_00684_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_count[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08266_ (
    .CLK(rx_clk),
    .D(_00685_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_errors[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08267_ (
    .CLK(rx_clk),
    .D(_00686_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_errors[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08268_ (
    .CLK(rx_clk),
    .D(_00687_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_errors[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08269_ (
    .CLK(rx_clk),
    .D(_00688_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_errors[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08270_ (
    .CLK(rx_clk),
    .D(_00689_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_errors[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08271_ (
    .CLK(rx_clk),
    .D(_00690_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_errors[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08272_ (
    .CLK(rx_clk),
    .D(_00691_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_errors[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08273_ (
    .CLK(rx_clk),
    .D(_00692_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_errors[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08274_ (
    .CLK(rx_clk),
    .D(_00693_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_errors[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08275_ (
    .CLK(rx_clk),
    .D(_00694_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_errors[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08276_ (
    .CLK(rx_clk),
    .D(_00695_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_errors[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08277_ (
    .CLK(rx_clk),
    .D(_00696_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_errors[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08278_ (
    .CLK(rx_clk),
    .D(_00697_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_errors[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08279_ (
    .CLK(rx_clk),
    .D(_00698_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_errors[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08280_ (
    .CLK(rx_clk),
    .D(_00699_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_errors[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08281_ (
    .CLK(rx_clk),
    .D(_00700_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_errors[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08282_ (
    .CLK(rx_clk),
    .D(_00701_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_errors[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08283_ (
    .CLK(rx_clk),
    .D(_00702_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_errors[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08284_ (
    .CLK(rx_clk),
    .D(_00703_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_errors[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08285_ (
    .CLK(rx_clk),
    .D(_00704_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_errors[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08286_ (
    .CLK(rx_clk),
    .D(_00705_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_count[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08287_ (
    .CLK(rx_clk),
    .D(_00706_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_count[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08288_ (
    .CLK(rx_clk),
    .D(_00707_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_count[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08289_ (
    .CLK(rx_clk),
    .D(_00708_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_count[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08290_ (
    .CLK(rx_clk),
    .D(_00709_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_count[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08291_ (
    .CLK(rx_clk),
    .D(_00710_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_count[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08292_ (
    .CLK(rx_clk),
    .D(_00711_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_count[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08293_ (
    .CLK(rx_clk),
    .D(_00712_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_count[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08294_ (
    .CLK(rx_clk),
    .D(_00713_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_count[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08295_ (
    .CLK(rx_clk),
    .D(_00714_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_count[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08296_ (
    .CLK(rx_clk),
    .D(_00715_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_count[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08297_ (
    .CLK(rx_clk),
    .D(_00716_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_n_in[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08298_ (
    .CLK(rx_clk),
    .D(_00717_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_i_last[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08299_ (
    .CLK(rx_clk),
    .D(_00718_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_i_last[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08300_ (
    .CLK(rx_clk),
    .D(_00719_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_i_last[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08301_ (
    .CLK(rx_clk),
    .D(_00720_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_i_last[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08302_ (
    .CLK(rx_clk),
    .D(_00721_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_i_last[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08303_ (
    .CLK(rx_clk),
    .D(_00722_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_i_last[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08304_ (
    .CLK(rx_clk),
    .D(_00723_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_i_last[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08305_ (
    .CLK(rx_clk),
    .D(_00724_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_i_last[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08306_ (
    .CLK(rx_clk),
    .D(_00725_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_i_last[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08307_ (
    .CLK(rx_clk),
    .D(_00726_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_i_last[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08308_ (
    .CLK(rx_clk),
    .D(_00727_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_i_last[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08309_ (
    .CLK(rx_clk),
    .D(_00728_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_i_last[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08310_ (
    .CLK(rx_clk),
    .D(_00729_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_i_last[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08311_ (
    .CLK(rx_clk),
    .D(_00730_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_i_last[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08312_ (
    .CLK(rx_clk),
    .D(_00731_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_i_last[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08313_ (
    .CLK(rx_clk),
    .D(_00732_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_i_last[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08314_ (
    .CLK(rx_clk),
    .D(_00733_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_i_last[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08315_ (
    .CLK(rx_clk),
    .D(_00734_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_i_last[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08316_ (
    .CLK(rx_clk),
    .D(_00735_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs15_i_last[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08317_ (
    .CLK(rx_clk),
    .D(_00736_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_n_in[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08318_ (
    .CLK(rx_clk),
    .D(_00737_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_n_in[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08319_ (
    .CLK(rx_clk),
    .D(_00738_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_n_in[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08320_ (
    .CLK(rx_clk),
    .D(_00739_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_n_in[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08321_ (
    .CLK(rx_clk),
    .D(_00740_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_n_in[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08322_ (
    .CLK(rx_clk),
    .D(_00741_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_n_in[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08323_ (
    .CLK(rx_clk),
    .D(_00742_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_n_in[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08324_ (
    .CLK(rx_clk),
    .D(_00743_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_n_in[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08325_ (
    .CLK(rx_clk),
    .D(_00744_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_n_in[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08326_ (
    .CLK(rx_clk),
    .D(_00745_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_n_in[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08327_ (
    .CLK(rx_clk),
    .D(_00746_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs31_n_in[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08328_ (
    .CLK(rx_clk),
    .D(_00747_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_errors[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08329_ (
    .CLK(rx_clk),
    .D(_00748_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_errors[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08330_ (
    .CLK(rx_clk),
    .D(_00749_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_errors[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08331_ (
    .CLK(rx_clk),
    .D(_00750_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_errors[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08332_ (
    .CLK(rx_clk),
    .D(_00751_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_errors[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08333_ (
    .CLK(rx_clk),
    .D(_00752_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_errors[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08334_ (
    .CLK(rx_clk),
    .D(_00753_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_errors[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08335_ (
    .CLK(rx_clk),
    .D(_00754_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_errors[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08336_ (
    .CLK(rx_clk),
    .D(_00755_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_errors[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08337_ (
    .CLK(rx_clk),
    .D(_00756_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_errors[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08338_ (
    .CLK(rx_clk),
    .D(_00757_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_errors[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08339_ (
    .CLK(rx_clk),
    .D(_00758_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_errors[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08340_ (
    .CLK(rx_clk),
    .D(_00759_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_errors[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08341_ (
    .CLK(rx_clk),
    .D(_00760_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_errors[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08342_ (
    .CLK(rx_clk),
    .D(_00761_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_errors[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08343_ (
    .CLK(rx_clk),
    .D(_00762_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_errors[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08344_ (
    .CLK(rx_clk),
    .D(_00763_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_errors[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08345_ (
    .CLK(rx_clk),
    .D(_00764_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_errors[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08346_ (
    .CLK(rx_clk),
    .D(_00765_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_errors[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2538.1-2675.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08347_ (
    .CLK(rx_clk),
    .D(_00766_),
    .EN(1'h1),
    .Q(main_prbsrx_prbs7_errors[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08348_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00986_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08349_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00997_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08350_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01008_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08351_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01011_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08352_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01012_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08353_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01013_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08354_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01014_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08355_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01015_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08356_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01016_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08357_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01017_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08358_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00987_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08359_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00988_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08360_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00989_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08361_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00990_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08362_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00991_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08363_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00992_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08364_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00993_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08365_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00994_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08366_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00995_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08367_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00996_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08368_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00998_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08369_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00999_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08370_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01000_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08371_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01001_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08372_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01002_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08373_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01003_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08374_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01004_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08375_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01005_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08376_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01006_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08377_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01007_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08378_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01009_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08379_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01010_),
    .EN(_01419_[0]),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [32]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08380_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00767_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08381_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00768_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08382_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00769_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08383_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00770_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08384_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00771_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08385_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00772_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08386_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00773_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08387_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00774_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08388_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00775_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08389_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00776_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08390_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00777_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08391_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00778_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08392_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00779_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08393_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00780_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08394_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00781_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08395_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00782_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08396_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00783_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08397_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00784_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08398_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00785_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08399_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00786_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08400_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00787_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08401_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00788_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08402_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00789_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08403_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00790_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08404_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00791_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08405_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00792_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08406_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00793_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08407_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00794_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08408_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00795_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08409_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00796_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08410_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00797_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08411_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00798_),
    .EN(1'h1),
    .Q(\VexRiscv.memory_DivPlugin_accumulator [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08412_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [1]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08413_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [2]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08414_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [3]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08415_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [4]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08416_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [5]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08417_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [6]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08418_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [7]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08419_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [8]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08420_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [9]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08421_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [10]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08422_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [11]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08423_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [12]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08424_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [13]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08425_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [14]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08426_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [15]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08427_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [16]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08428_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [17]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08429_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [18]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08430_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [19]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08431_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [20]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08432_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [21]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08433_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [22]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08434_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [23]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08435_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [24]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08436_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [25]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08437_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [26]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08438_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [27]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08439_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [28]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08440_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [29]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08441_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [30]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08442_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_CALC [31]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08443_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_interface0_adr[11]),
    .EN(1'h1),
    .Q(_01300_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08444_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_interface0_adr[12]),
    .EN(1'h1),
    .Q(_01301_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08445_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [2]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08446_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [3]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08447_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [4]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08448_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [5]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08449_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [6]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08450_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [7]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08451_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [8]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08452_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [9]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08453_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [10]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08454_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [11]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08455_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [12]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08456_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [13]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08457_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [14]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08458_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [15]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08459_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [16]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08460_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [17]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08461_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [18]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08462_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [19]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08463_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [20]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08464_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [21]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08465_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [22]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08466_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [23]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08467_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [24]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08468_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [25]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08469_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [26]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08470_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [27]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08471_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [28]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08472_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [29]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08473_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [30]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08474_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_to_memory_PC [31]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_PC [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08475_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00799_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08476_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1.stageA_dataColisions ),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataColisions ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08477_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [2]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08478_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [3]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08479_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [4]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08480_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [5]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08481_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [6]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08482_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [7]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08483_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [8]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08484_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [9]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08485_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [10]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08486_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [11]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08487_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [12]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08488_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [13]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08489_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [14]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08490_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [15]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08491_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [16]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08492_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [17]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08493_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [18]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08494_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [19]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08495_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [20]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08496_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [21]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08497_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [22]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08498_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [23]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08499_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [24]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08500_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [25]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08501_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [26]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08502_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [27]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08503_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [28]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08504_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [29]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08505_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [30]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08506_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_isIoAccess ),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08507_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [0]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08508_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [1]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08509_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [2]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08510_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [3]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08511_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [4]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08512_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [5]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08513_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [6]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08514_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [7]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08515_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [8]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08516_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [9]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08517_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [10]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08518_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [11]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08519_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [12]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08520_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [13]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08521_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [14]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08522_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [15]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08523_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [16]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08524_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [17]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08525_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [18]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08526_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [19]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08527_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [20]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08528_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [21]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08529_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [22]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08530_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [23]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08531_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [24]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08532_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [25]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08533_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [26]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08534_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [27]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08535_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [28]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08536_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [29]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08537_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [30]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08538_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_data_port0 [31]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_dataMux [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08539_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1.stageA_mask [0]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_mem_cmd_payload_mask [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08540_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1.stageA_mask [1]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_mem_cmd_payload_mask [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08541_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1.stageA_mask [2]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_mem_cmd_payload_mask [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08542_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1.stageA_mask [3]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_mem_cmd_payload_mask [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08543_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [1]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_tagsReadRsp_0_error ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08544_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1.stage0_dataColisions ),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.dataCache_1.stage0_dataColisions_regNextWhen ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08545_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1.stage0_mask [0]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageA_mask [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08546_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1.stage0_mask [1]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageA_mask [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08547_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1.stage0_mask [2]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageA_mask [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08548_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1.stage0_mask [3]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageA_mask [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08549_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_rsp_isIoAccess ),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1.io_mem_cmd_payload_uncached ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08550_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [2]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08551_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [3]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08552_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [4]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08553_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [5]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08554_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [6]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08555_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [7]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08556_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [8]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08557_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [9]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08558_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [10]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08559_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [11]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1.dataWriteCmd_payload_address [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08560_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [12]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1._zz_ways_0_tags_port [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08561_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [13]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1._zz_ways_0_tags_port [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08562_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [14]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1._zz_ways_0_tags_port [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08563_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [15]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1._zz_ways_0_tags_port [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08564_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [16]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1._zz_ways_0_tags_port [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08565_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [17]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1._zz_ways_0_tags_port [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08566_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [18]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1._zz_ways_0_tags_port [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08567_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [19]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1._zz_ways_0_tags_port [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08568_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [20]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1._zz_ways_0_tags_port [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08569_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [21]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1._zz_ways_0_tags_port [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08570_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [22]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1._zz_ways_0_tags_port [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08571_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [23]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1._zz_ways_0_tags_port [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08572_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [24]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1._zz_ways_0_tags_port [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08573_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [25]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1._zz_ways_0_tags_port [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08574_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [26]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1._zz_ways_0_tags_port [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08575_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [27]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1._zz_ways_0_tags_port [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08576_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [28]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1._zz_ways_0_tags_port [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08577_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [29]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1._zz_ways_0_tags_port [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08578_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [30]),
    .EN(\VexRiscv.dataCache_1.when_DataCache_l829 ),
    .Q(\VexRiscv.dataCache_1._zz_ways_0_tags_port [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08579_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1.io_cpu_execute_refilling ),
    .EN(1'h1),
    .Q(\VexRiscv.dataCache_1.loader_valid_regNext ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08580_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1.stageA_wayHits ),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_waysHit ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888.3-5949.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08581_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01096_),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageB_unaligned ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08582_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_csr_bankarray_csrbank2_rx_enable0_r),
    .EN(1'h1),
    .Q(_01267_[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08583_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_csr_bankarray_csrbank0_bus_errors_r[1]),
    .EN(1'h1),
    .Q(_01267_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08584_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_csr_bankarray_csrbank0_bus_errors_r[2]),
    .EN(1'h1),
    .Q(_01267_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08585_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_csr_bankarray_csrbank0_bus_errors_r[3]),
    .EN(1'h1),
    .Q(_01267_[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08586_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_csr_bankarray_csrbank0_bus_errors_r[4]),
    .EN(1'h1),
    .Q(_01267_[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08587_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_csr_bankarray_csrbank0_bus_errors_r[5]),
    .EN(1'h1),
    .Q(_01267_[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08588_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_csr_bankarray_csrbank0_bus_errors_r[6]),
    .EN(1'h1),
    .Q(_01267_[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08589_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_csr_bankarray_csrbank0_bus_errors_r[7]),
    .EN(1'h1),
    .Q(_01267_[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951.3-6016.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08590_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00800_),
    .EN(1'h1),
    .Q(\VexRiscv.dataCache_1.memCmdSent ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951.3-6016.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08591_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00801_),
    .EN(1'h1),
    .Q(\VexRiscv.dataCache_1.stageB_flusher_waitDone ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951.3-6016.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08592_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00802_),
    .EN(1'h1),
    .Q(\VexRiscv.dataCache_1.stageB_flusher_counter [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951.3-6016.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08593_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00803_),
    .EN(1'h1),
    .Q(\VexRiscv.dataCache_1.stageB_flusher_counter [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951.3-6016.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08594_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00804_),
    .EN(1'h1),
    .Q(\VexRiscv.dataCache_1.stageB_flusher_counter [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951.3-6016.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08595_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00805_),
    .EN(1'h1),
    .Q(\VexRiscv.dataCache_1.stageB_flusher_counter [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951.3-6016.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08596_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00806_),
    .EN(1'h1),
    .Q(\VexRiscv.dataCache_1.stageB_flusher_counter [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951.3-6016.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08597_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00807_),
    .EN(1'h1),
    .Q(\VexRiscv.dataCache_1.stageB_flusher_counter [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951.3-6016.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08598_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00808_),
    .EN(1'h1),
    .Q(\VexRiscv.dataCache_1.stageB_flusher_counter [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951.3-6016.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08599_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00809_),
    .EN(1'h1),
    .Q(\VexRiscv.dataCache_1.stageB_flusher_counter [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951.3-6016.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08600_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00810_),
    .EN(1'h1),
    .Q(\VexRiscv.dataCache_1.io_cpu_execute_refilling ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951.3-6016.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08601_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00811_),
    .EN(1'h1),
    .Q(\VexRiscv.dataCache_1.stageB_flusher_start ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951.3-6016.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08602_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00812_),
    .EN(1'h1),
    .Q(\VexRiscv.dataCache_1.loader_counter_value [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951.3-6016.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08603_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00813_),
    .EN(1'h1),
    .Q(\VexRiscv.dataCache_1.loader_counter_value [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951.3-6016.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08604_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00814_),
    .EN(1'h1),
    .Q(\VexRiscv.dataCache_1.loader_counter_value [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08605_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00815_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_dBus_rsp_valid ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08606_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00816_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08607_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00817_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08608_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00818_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08609_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00819_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08610_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00820_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08611_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00821_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08612_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00822_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08613_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache._zz_when_InstructionCache_l342 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08614_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [2]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08615_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [3]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08616_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [4]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08617_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [5]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08618_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [6]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08619_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [7]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08620_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [8]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08621_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [9]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08622_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [10]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08623_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [11]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08624_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [12]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08625_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [13]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08626_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [14]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08627_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [15]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08628_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [16]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08629_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [17]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08630_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [18]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08631_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [19]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08632_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [20]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08633_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [21]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08634_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [22]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08635_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [23]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08636_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [24]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08637_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [25]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08638_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [26]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08639_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [27]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08640_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [28]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08641_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [29]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08642_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [30]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08643_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08644_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [0]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08645_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [1]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08646_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [2]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08647_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [3]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08648_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [4]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08649_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [5]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08650_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [6]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08651_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [7]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv._zz_IBusCachedPlugin_predictionJumpInterface_payload_6 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08652_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [8]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08653_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [9]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08654_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [10]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08655_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [11]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08656_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [12]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08657_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [13]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08658_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [14]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08659_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [15]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08660_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [16]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08661_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [17]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08662_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [18]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08663_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [19]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08664_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [20]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08665_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [21]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08666_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [22]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08667_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [23]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08668_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [24]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08669_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [25]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08670_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [26]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08671_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [27]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08672_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [28]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08673_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [29]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08674_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [30]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08675_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [31]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv._zz_2 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08676_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.fetchStage_hit_hits_0 ),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245.3-6281.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08677_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00823_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_valid ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245.3-6281.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08678_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00824_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245.3-6281.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08679_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00825_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245.3-6281.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08680_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00826_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245.3-6281.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08681_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00827_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245.3-6281.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08682_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00828_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08683_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [1]),
    .EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_error ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08684_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [2]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08685_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [3]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08686_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [4]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08687_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [5]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08688_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [6]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08689_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [7]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08690_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [8]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08691_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [9]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08692_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [10]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08693_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [11]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08694_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [12]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08695_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [13]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08696_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [14]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08697_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [15]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08698_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [16]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08699_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [17]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08700_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [18]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08701_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [19]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08702_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [20]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08703_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [21]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08704_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [22]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08705_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [23]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08706_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [24]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08707_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [25]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08708_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [26]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08709_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [27]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08710_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [28]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08711_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [29]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08712_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [30]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08713_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_PC [31]),
    .EN(\VexRiscv.when_Pipeline_l124_2 ),
    .Q(\VexRiscv.DBusCachedPlugin_redoBranch_payload [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08714_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00829_),
    .EN(1'h1),
    .Q(\VexRiscv.memory_DivPlugin_div_done ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08715_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1.io_cpu_execute_args_wr ),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_memory_isWrite ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08716_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_BranchPlugin_branch_src2_8 ),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_INSTRUCTION [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08717_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_selfException_payload_badAddr [8]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_INSTRUCTION [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08718_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_selfException_payload_badAddr [9]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_INSTRUCTION [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08719_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_selfException_payload_badAddr [10]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_INSTRUCTION [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08720_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_selfException_payload_badAddr [11]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_INSTRUCTION [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08721_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageA_request_size [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08722_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.switch_Misc_l232_2 ),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08723_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_selfException_payload_badAddr [14]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_INSTRUCTION [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08724_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_selfException_payload_badAddr [28]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_INSTRUCTION [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08725_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_selfException_payload_badAddr [29]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_INSTRUCTION [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08726_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1.io_cpu_memory_isWrite ),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_isWrite ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08727_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_INSTRUCTION [7]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08728_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_INSTRUCTION [8]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08729_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_INSTRUCTION [9]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08730_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_INSTRUCTION [10]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08731_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_INSTRUCTION [11]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08732_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1.stageA_request_size [0]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_lastStageRegFileWrite_payload_address [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08733_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.dataCache_1.stageA_request_size [1]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08734_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_INSTRUCTION [14]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_lastStageRegFileWrite_payload_address [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08735_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_INSTRUCTION [28]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_lastStageRegFileWrite_payload_address [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08736_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_INSTRUCTION [29]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_lastStageRegFileWrite_payload_address [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08737_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00830_),
    .EN(1'h1),
    .Q(_01268_[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08738_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00831_),
    .EN(1'h1),
    .Q(_01268_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08739_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00832_),
    .EN(1'h1),
    .Q(_01268_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08740_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00833_),
    .EN(1'h1),
    .Q(_01268_[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08741_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00834_),
    .EN(1'h1),
    .Q(_01268_[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08742_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00835_),
    .EN(1'h1),
    .Q(_01268_[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08743_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00836_),
    .EN(1'h1),
    .Q(_01268_[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08744_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00837_),
    .EN(1'h1),
    .Q(_01268_[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08745_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00838_),
    .EN(\VexRiscv.when_CsrPlugin_l1390 ),
    .Q(\VexRiscv.CsrPlugin_mcause_exceptionCode [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08746_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00839_),
    .EN(\VexRiscv.when_CsrPlugin_l1390 ),
    .Q(\VexRiscv.CsrPlugin_mcause_exceptionCode [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08747_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00840_),
    .EN(\VexRiscv.when_CsrPlugin_l1390 ),
    .Q(\VexRiscv.CsrPlugin_mcause_exceptionCode [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08748_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_BYPASSABLE_MEMORY_STAGE ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08749_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE ),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08750_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_to_execute_REGFILE_WRITE_VALID ),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_REGFILE_WRITE_VALID ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08751_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_96 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08752_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_91 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08753_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [0]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08754_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [1]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08755_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [2]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08756_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [3]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08757_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [4]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08758_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [5]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08759_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [6]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08760_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [7]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08761_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [8]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08762_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [9]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08763_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [10]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08764_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [11]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08765_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [12]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08766_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [13]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08767_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [14]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08768_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [15]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08769_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [16]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08770_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [17]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08771_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [18]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08772_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [19]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08773_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [20]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08774_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [21]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08775_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [22]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08776_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [23]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08777_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [24]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08778_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [25]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08779_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [26]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08780_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [27]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08781_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [28]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08782_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [29]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08783_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [30]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08784_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_DivPlugin_div_result_1 [31]),
    .EN(_00006_),
    .Q(\VexRiscv.memory_DivPlugin_div_result [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08785_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01094_),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_result_5 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08786_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr ),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_wr ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08787_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_REGFILE_WRITE_VALID ),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_lastStageRegFileWrite_valid ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08788_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_55 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08789_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_86 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08790_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_21 [9]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08791_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00841_),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_REGFILE_WRITE_VALID ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08792_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [2]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08793_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [3]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08794_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [4]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08795_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [5]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08796_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [6]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08797_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [7]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08798_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [8]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08799_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [9]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08800_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [10]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08801_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [11]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08802_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [12]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08803_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [13]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08804_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [14]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08805_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [15]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08806_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [16]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08807_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [17]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08808_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [18]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08809_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [19]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08810_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [20]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08811_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [21]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08812_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [22]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08813_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [23]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08814_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [24]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08815_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [25]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08816_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [26]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08817_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [27]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08818_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [28]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08819_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [29]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08820_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [30]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08821_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [31]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08822_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.reset ),
    .EN(1'h1),
    .Q(\VexRiscv._zz_10 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08823_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_ENABLE ),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_ENABLE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08824_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [0]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08825_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [1]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08826_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [2]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08827_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [3]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08828_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [4]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08829_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [5]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08830_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [6]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08831_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [7]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08832_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [8]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08833_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [9]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08834_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [10]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08835_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [11]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08836_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [12]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08837_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [13]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08838_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [14]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08839_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [15]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08840_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [16]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08841_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [17]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08842_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [18]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08843_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [19]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08844_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [20]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08845_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [21]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08846_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [22]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08847_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [23]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08848_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [24]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08849_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [25]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08850_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [26]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08851_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [27]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08852_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [28]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08853_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [29]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08854_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [30]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08855_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [31]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_data [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08856_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask [0]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_mask [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08857_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask [1]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_mask [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08858_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask [2]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_mask [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08859_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask [3]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_mask [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08860_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size [0]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_size [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08861_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size [1]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_size [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08862_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size [2]),
    .EN(1'h1),
    .Q(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_size [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08863_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr ),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv._zz_dBus_cmd_ready_1 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08864_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [2]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBus_cmd_payload_address [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08865_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [3]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBus_cmd_payload_address [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08866_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [4]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBus_cmd_payload_address [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08867_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [5]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08868_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [6]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08869_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [7]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08870_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [8]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08871_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [9]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08872_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [10]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08873_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [11]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08874_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [12]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08875_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [13]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08876_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [14]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08877_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [15]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08878_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [16]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08879_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [17]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08880_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [18]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08881_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [19]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08882_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [20]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08883_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [21]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08884_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [22]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08885_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [23]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08886_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [24]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08887_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [25]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08888_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [26]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08889_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [27]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08890_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [28]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08891_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [29]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08892_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [30]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08893_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [31]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_ADR [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08894_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [0]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08895_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [1]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08896_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [2]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08897_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [3]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08898_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [4]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08899_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [5]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08900_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [6]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08901_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [7]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08902_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [8]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08903_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [9]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08904_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [10]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08905_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [11]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08906_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [12]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08907_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [13]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08908_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [14]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08909_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [15]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08910_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [16]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08911_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [17]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08912_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [18]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08913_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [19]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08914_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [20]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08915_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [21]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08916_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [22]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08917_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [23]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08918_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [24]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08919_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [25]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08920_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [26]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08921_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [27]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08922_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [28]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08923_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [29]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08924_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [30]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08925_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data [31]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08926_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask [0]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBus_cmd_payload_mask [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08927_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask [1]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBus_cmd_payload_mask [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08928_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask [2]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBus_cmd_payload_mask [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08929_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask [3]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBus_cmd_payload_mask [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08930_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00842_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08931_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00843_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08932_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00844_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08933_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00845_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08934_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00846_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08935_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00847_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08936_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00848_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08937_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00849_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08938_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00850_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08939_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00851_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08940_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00852_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08941_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00853_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08942_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00854_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08943_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00855_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08944_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00856_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08945_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00857_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08946_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00858_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08947_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00859_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08948_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00860_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08949_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00861_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08950_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00862_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08951_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00863_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08952_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00864_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08953_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00865_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08954_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00866_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08955_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00867_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08956_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00868_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08957_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00869_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08958_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00870_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08959_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00871_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08960_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00872_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08961_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00873_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08962_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_to_execute_MEMORY_ENABLE ),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_ENABLE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08963_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_110 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_MEMORY_ENABLE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08964_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_125 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08965_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_109 [2]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08966_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_113 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08967_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [0]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08968_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [1]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08969_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [2]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08970_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [3]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08971_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [4]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08972_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [0]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08973_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [1]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08974_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [2]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08975_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [3]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08976_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [4]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08977_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [5]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08978_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [6]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08979_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [7]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08980_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [8]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08981_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [9]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08982_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [10]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08983_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [11]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08984_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [12]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08985_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [13]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08986_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [14]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08987_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [15]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08988_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [16]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08989_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [17]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08990_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [18]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08991_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [19]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08992_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [20]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08993_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [21]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08994_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [22]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08995_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [23]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08996_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [24]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08997_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [25]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08998_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [26]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _08999_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [27]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09000_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [28]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09001_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [29]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09002_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [30]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09003_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [31]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09004_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size [0]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBus_cmd_payload_size [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09005_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size [1]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBus_cmd_payload_size [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09006_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size [2]),
    .EN(\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready ),
    .Q(\VexRiscv.dBus_cmd_payload_size [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09007_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01052_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09008_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01063_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09009_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01074_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09010_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01077_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09011_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01078_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09012_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01079_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09013_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01080_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09014_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01081_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09015_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01082_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09016_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01083_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09017_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01053_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09018_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01054_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09019_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01055_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09020_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01056_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09021_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01057_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09022_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01058_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09023_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01059_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09024_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01060_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09025_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01061_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09026_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01062_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09027_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01064_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09028_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01065_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09029_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01066_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09030_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01067_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09031_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01068_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09032_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01069_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09033_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01070_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09034_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01071_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09035_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01072_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09036_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01073_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09037_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01075_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09038_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01076_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09039_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.externalInterrupt ),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mip_MEIP ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09040_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_basesoc_uart_irq),
    .EN(1'h1),
    .Q(\VexRiscv.externalInterruptArray_regNext [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09041_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_basesoc_timer_irq),
    .EN(1'h1),
    .Q(\VexRiscv.externalInterruptArray_regNext [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09042_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00874_),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_valid ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09043_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [0]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09044_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [1]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09045_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [2]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09046_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [3]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09047_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [4]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09048_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [5]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09049_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [6]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09050_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [7]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09051_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [8]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09052_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [9]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09053_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [10]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09054_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [11]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09055_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [12]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09056_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [13]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09057_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [14]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09058_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [15]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09059_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [16]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [32]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09060_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [17]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [33]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09061_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [18]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [34]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09062_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [19]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [35]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09063_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [20]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [36]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09064_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [21]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [37]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09065_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [22]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [38]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09066_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [23]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [39]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09067_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [24]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [40]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09068_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [25]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [41]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09069_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [26]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [42]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09070_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [27]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [43]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09071_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [28]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [44]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09072_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [29]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [45]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09073_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [30]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [46]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09074_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [31]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [47]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09075_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [32]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [48]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09076_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LH [33]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_4 [51]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09077_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01084_),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_CsrPlugin_csr_3264 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09078_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_18 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_SHIFT_CTRL [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09079_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_15 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_SHIFT_CTRL [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09080_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [2]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09081_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09082_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [4]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09083_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [5]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09084_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [6]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09085_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09086_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [8]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09087_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [9]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09088_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [10]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09089_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09090_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09091_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [13]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09092_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [14]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09093_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [15]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09094_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [16]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09095_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [17]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09096_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [18]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09097_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [19]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09098_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [20]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09099_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [21]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09100_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [22]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09101_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [23]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09102_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [24]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09103_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [25]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09104_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [26]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09105_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [27]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09106_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [28]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09107_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [29]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09108_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [30]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09109_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [31]),
    .EN(_00007_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09110_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [0]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09111_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [1]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09112_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09113_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [3]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09114_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09115_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_execute_args_wr ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09116_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09117_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_IBusCachedPlugin_predictionJumpInterface_payload_6 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_BranchPlugin_branch_src2_8 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09118_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [8]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09119_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [9]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09120_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [10]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09121_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [11]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09122_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09123_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [13]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.switch_Misc_l232_2 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09124_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09125_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [15]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09126_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [16]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09127_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [17]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09128_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [18]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09129_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [19]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09130_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [20]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09131_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [21]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09132_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [22]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09133_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [23]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09134_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [24]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09135_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [25]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09136_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [26]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09137_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [27]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09138_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [28]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09139_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [29]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09140_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [30]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09141_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_2 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09142_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00875_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mstatus_MPP [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09143_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00876_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mstatus_MPP [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09144_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00877_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_exceptionPendings_0 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09145_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [2]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09146_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [3]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09147_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [4]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09148_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [5]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09149_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [6]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09150_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [7]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09151_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [8]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09152_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [9]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09153_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [10]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09154_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [11]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09155_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [12]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09156_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [13]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09157_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [14]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09158_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [15]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09159_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [16]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09160_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [17]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09161_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [18]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09162_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [19]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09163_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [20]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09164_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [21]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09165_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [22]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09166_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [23]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09167_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [24]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09168_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [25]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09169_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [26]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09170_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [27]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09171_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [28]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09172_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [29]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09173_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [30]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283.3-6314.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09174_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31]),
    .EN(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fill_valid ),
    .Q(\VexRiscv.IBusCachedPlugin_cache.lineLoader_address [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09175_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00878_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mip_MSIP ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09176_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01095_),
    .EN(\VexRiscv.when_CsrPlugin_l1390 ),
    .Q(\VexRiscv.CsrPlugin_mcause_interrupt ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09177_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [0]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09178_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [1]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09179_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [2]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09180_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [3]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09181_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [4]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09182_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [5]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09183_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [6]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09184_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [7]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09185_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [8]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09186_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [9]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09187_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [10]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09188_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [11]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09189_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [12]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09190_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [13]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09191_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [14]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09192_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [15]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09193_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [16]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09194_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [17]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09195_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [18]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09196_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [19]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09197_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [20]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09198_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [21]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09199_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [22]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09200_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [23]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09201_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [24]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09202_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [25]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09203_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [26]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09204_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [27]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09205_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [28]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09206_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [29]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09207_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [30]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09208_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [31]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09209_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_when_CsrPlugin_l1302_2 ),
    .EN(_02482_[1]),
    .Q(\VexRiscv.CsrPlugin_interrupt_code [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09210_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01018_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09211_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01029_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09212_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01040_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09213_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01043_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09214_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01044_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09215_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01045_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09216_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01046_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09217_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01047_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09218_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01048_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09219_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01049_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09220_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01019_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09221_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01020_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09222_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01021_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09223_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01022_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09224_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01023_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09225_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01024_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09226_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01025_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09227_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01026_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09228_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01027_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09229_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01028_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09230_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01030_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09231_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01031_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09232_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01032_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09233_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01033_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09234_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01034_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09235_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01035_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09236_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01036_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09237_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01037_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09238_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01038_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09239_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01039_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09240_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01041_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09241_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01042_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09242_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[0]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09243_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[1]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09244_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[2]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09245_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[3]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09246_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[4]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09247_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[5]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09248_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[6]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09249_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[7]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09250_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[8]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09251_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[9]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09252_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[10]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09253_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[11]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09254_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[12]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09255_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[13]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09256_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[14]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09257_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[15]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09258_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[16]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09259_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[17]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09260_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[18]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09261_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[19]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09262_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[20]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09263_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[21]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09264_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[22]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09265_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[23]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09266_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[24]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09267_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[25]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09268_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[26]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09269_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[27]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09270_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[28]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09271_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[29]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09272_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[30]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09273_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01203_[31]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09274_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00879_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_exceptionPendings_1 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09275_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00880_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_exceptionPendings_2 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09276_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00881_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_exceptionPendings_3 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09277_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00882_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09278_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_SRC_LESS_UNSIGNED ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09279_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_25 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09280_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_CTRL [0]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_SHIFT_CTRL [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09281_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_CTRL [1]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_SHIFT_CTRL [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09282_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_6 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_IS_CSR ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09283_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_13 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09284_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_9 [24]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09285_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_to_execute_IS_MUL ),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_IS_MUL ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09286_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_2 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_IS_MUL ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09287_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_31 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_MEMORY_MANAGMENT ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09288_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_4 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_ENV_CTRL [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09289_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_3 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_ENV_CTRL [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09290_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_ENV_CTRL [0]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_ENV_CTRL [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09291_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_memory_ENV_CTRL [1]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_ENV_CTRL [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09292_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_IS_MUL ),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.memory_to_writeBack_IS_MUL ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09293_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_IS_DIV ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_IS_DIV ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09294_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_ENV_CTRL [0]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_ENV_CTRL [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09295_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_ENV_CTRL [1]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_ENV_CTRL [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09296_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [0]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09297_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [1]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09298_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [2]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09299_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [3]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09300_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [4]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09301_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [5]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09302_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [6]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09303_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [7]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09304_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [8]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09305_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [9]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09306_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [10]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09307_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [11]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09308_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [12]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09309_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [13]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09310_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [14]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09311_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [15]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09312_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [16]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09313_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [17]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09314_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [18]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09315_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [19]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09316_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [20]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09317_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [21]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09318_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [22]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09319_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [23]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09320_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [24]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09321_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [25]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09322_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [26]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09323_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [27]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09324_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [28]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09325_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [29]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09326_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [30]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09327_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS1 [31]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS1 [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09328_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [0]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09329_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [1]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09330_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [2]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09331_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [3]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09332_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [4]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09333_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [5]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09334_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [6]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09335_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [7]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09336_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [8]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09337_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [9]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09338_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [10]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09339_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [11]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09340_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [12]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09341_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [13]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09342_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [14]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09343_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [15]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09344_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [16]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09345_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [17]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09346_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [18]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09347_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [19]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09348_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [20]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09349_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [21]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09350_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [22]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09351_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [23]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09352_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [24]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09353_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [25]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09354_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [26]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09355_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [27]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09356_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [28]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09357_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [29]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09358_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [30]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09359_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_RS2 [31]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_RS2 [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09360_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09361_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_CSR_WRITE_OPCODE ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_CSR_WRITE_OPCODE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09362_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_RS2 [0]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09363_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_RS2 [1]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09364_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_RS2 [2]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09365_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_RS2 [3]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09366_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_RS2 [4]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09367_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_RS2 [5]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09368_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_RS2 [6]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09369_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_RS2 [7]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09370_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [8]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09371_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [9]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09372_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [10]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09373_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [11]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09374_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [12]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09375_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [13]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09376_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [14]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09377_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [15]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09378_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [16]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09379_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [17]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09380_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [18]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09381_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [19]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09382_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [20]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09383_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [21]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09384_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [22]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09385_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [23]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09386_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [24]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09387_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [25]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09388_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [26]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09389_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [27]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09390_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [28]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09391_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [29]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09392_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [30]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09393_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [31]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09394_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [0]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09395_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [1]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09396_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [2]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09397_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [3]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09398_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [4]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09399_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [5]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09400_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [6]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09401_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [7]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09402_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [8]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09403_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [9]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09404_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [10]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09405_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [11]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09406_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [12]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09407_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [13]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09408_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [14]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09409_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [15]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09410_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [16]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09411_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [17]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09412_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [18]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09413_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [19]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09414_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [20]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09415_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [21]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09416_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [22]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09417_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [23]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09418_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [24]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09419_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [25]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09420_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [26]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09421_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [27]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09422_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [28]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09423_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [29]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09424_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [30]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09425_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2 [31]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_mmuBus_rsp_isIoAccess ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09426_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [0]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09427_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [1]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09428_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [2]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09429_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [3]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09430_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [4]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09431_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [5]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09432_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [6]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09433_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [7]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09434_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [8]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09435_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [9]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09436_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [10]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09437_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [11]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09438_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [12]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09439_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [13]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09440_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [14]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09441_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [15]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09442_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [16]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09443_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [17]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09444_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [18]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09445_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [19]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09446_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [20]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09447_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [21]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09448_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [22]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09449_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [23]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09450_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [24]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09451_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [25]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09452_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [26]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09453_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [27]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09454_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [28]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09455_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [29]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09456_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [30]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09457_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_RS2_1 [31]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09458_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_to_execute_IS_DIV ),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_IS_DIV ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09459_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.decode_SRC2_FORCE_ZERO ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09460_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [0]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09461_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [1]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09462_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [2]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09463_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [3]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09464_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [4]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09465_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [5]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09466_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [6]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09467_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [7]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09468_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [8]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09469_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [9]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09470_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [10]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09471_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [11]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09472_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [12]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09473_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [13]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09474_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [14]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09475_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [15]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09476_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [16]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09477_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [17]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09478_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [18]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09479_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [19]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09480_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [20]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09481_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [21]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09482_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [22]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09483_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [23]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09484_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [24]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09485_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [25]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09486_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [26]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09487_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [27]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09488_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [28]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09489_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [29]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09490_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [30]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09491_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF [31]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv.dataCache_1.io_cpu_writeBack_storeData [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09492_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [0]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09493_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [1]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09494_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [2]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09495_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [3]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09496_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [4]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09497_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [5]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09498_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [6]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09499_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [7]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09500_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [8]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09501_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [9]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09502_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [10]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09503_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [11]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09504_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [12]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09505_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [13]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09506_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [14]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09507_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [15]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09508_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [16]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09509_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [17]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09510_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [18]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09511_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [19]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09512_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [20]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09513_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [21]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09514_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [22]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09515_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [23]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09516_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [24]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09517_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [25]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09518_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [26]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09519_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [27]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09520_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [28]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09521_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [29]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09522_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [30]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09523_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_execute_SHIFT_RIGHT [31]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_decode_RS2_3 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09524_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_BRANCH_DO ),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_BRANCH_DO ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09525_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [0]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09526_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [1]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09527_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [2]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09528_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [3]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09529_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [4]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09530_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [5]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09531_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [6]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09532_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [7]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09533_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [8]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09534_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [9]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09535_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [10]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09536_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [11]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09537_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [12]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09538_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [13]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09539_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [14]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09540_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [15]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09541_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [16]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [32]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09542_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [17]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [33]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09543_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [18]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [34]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09544_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [19]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [35]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09545_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [20]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [36]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09546_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [21]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [37]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09547_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [22]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [38]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09548_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [23]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [39]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09549_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [24]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [40]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09550_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [25]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [41]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09551_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [26]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [42]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09552_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [27]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [43]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09553_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [28]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [44]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09554_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [29]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [45]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09555_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [30]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [46]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09556_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [31]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [47]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09557_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [32]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [48]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09558_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HL [33]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_6 [51]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09559_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [0]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09560_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [1]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09561_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [2]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09562_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [3]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09563_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [4]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09564_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [5]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09565_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [6]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09566_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [7]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09567_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [8]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09568_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [9]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09569_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [10]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09570_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [11]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09571_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [12]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09572_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [13]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09573_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [14]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09574_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [15]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09575_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [16]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09576_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [17]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09577_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [18]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09578_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [19]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09579_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [20]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09580_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [21]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09581_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [22]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09582_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [23]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09583_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [24]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09584_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [25]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09585_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [26]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09586_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [27]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09587_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [28]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09588_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [29]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09589_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [30]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09590_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_HH [31]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv.execute_to_memory_MUL_HH [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09591_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [0]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [32]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09592_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [1]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [33]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09593_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [2]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [34]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09594_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [3]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [35]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09595_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [4]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [36]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09596_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [5]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [37]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09597_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [6]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [38]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09598_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [7]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [39]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09599_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [8]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [40]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09600_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [9]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [41]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09601_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [10]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [42]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09602_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [11]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [43]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09603_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [12]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [44]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09604_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [13]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [45]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09605_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [14]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [46]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09606_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [15]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [47]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09607_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [16]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [48]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09608_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [17]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [49]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09609_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [18]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [50]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09610_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [19]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [51]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09611_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [20]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [52]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09612_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [21]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [53]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09613_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [22]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [54]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09614_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [23]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [55]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09615_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [24]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [56]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09616_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [25]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [57]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09617_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [26]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [58]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09618_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [27]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [59]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09619_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [28]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [60]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09620_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [29]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [61]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09621_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [30]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [62]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09622_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_to_memory_MUL_HH [31]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result_1 [63]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09623_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv._zz_decode_IS_RS2_SIGNED_5 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_IS_RS1_SIGNED ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09624_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [0]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09625_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [1]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09626_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [2]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09627_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [3]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09628_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [4]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09629_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [5]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09630_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [6]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09631_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [7]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09632_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [8]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09633_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [9]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09634_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [10]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09635_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [11]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09636_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [12]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09637_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [13]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09638_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [14]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09639_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [15]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09640_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [16]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09641_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [17]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09642_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [18]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09643_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [19]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09644_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [20]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09645_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [21]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09646_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [22]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09647_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [23]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09648_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [24]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09649_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [25]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09650_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [26]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09651_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [27]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09652_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [28]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09653_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [29]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09654_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [30]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09655_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [31]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_RS2_2 [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09656_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [32]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result [32]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09657_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [33]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result [33]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09658_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [34]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result [34]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09659_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [35]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result [35]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09660_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [36]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result [36]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09661_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [37]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result [37]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09662_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [38]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result [38]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09663_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [39]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result [39]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09664_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [40]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result [40]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09665_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [41]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result [41]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09666_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [42]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result [42]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09667_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [43]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result [43]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09668_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [44]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result [44]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09669_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [45]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result [45]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09670_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [46]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result [46]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09671_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [47]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result [47]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09672_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [48]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result [48]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09673_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [49]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result [49]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09674_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [50]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result [50]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09675_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.memory_MUL_LOW [51]),
    .EN(\VexRiscv.dataCache_1.io_cpu_writeBack_isStuck ),
    .Q(\VexRiscv._zz_writeBack_MulPlugin_result [65]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09676_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [0]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09677_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [1]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09678_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [2]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09679_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [3]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09680_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [4]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09681_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [5]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09682_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [6]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09683_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [7]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09684_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [8]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09685_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [9]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09686_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [10]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09687_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [11]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09688_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [12]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09689_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [13]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09690_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [14]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09691_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [15]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09692_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [16]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09693_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [17]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09694_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [18]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09695_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [19]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09696_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [20]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09697_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [21]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09698_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [22]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09699_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [23]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09700_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [24]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09701_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [25]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09702_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [26]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09703_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [27]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09704_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [28]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09705_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [29]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09706_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [30]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09707_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(\VexRiscv.execute_MUL_LL [31]),
    .EN(\VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ),
    .Q(\VexRiscv._zz_memory_MUL_LOW_1 [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09708_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01085_),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_CsrPlugin_csr_768 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09709_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01086_),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_CsrPlugin_csr_836 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09710_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01088_),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_CsrPlugin_csr_773 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09711_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01087_),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_CsrPlugin_csr_772 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09712_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00883_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09713_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00884_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09714_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00885_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09715_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00886_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09716_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00887_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09717_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00888_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09718_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00889_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09719_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00890_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09720_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00891_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09721_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00892_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09722_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00893_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09723_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00894_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09724_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00895_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09725_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00896_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09726_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00897_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09727_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00898_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09728_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00899_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09729_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00900_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09730_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00901_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09731_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00902_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09732_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00903_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09733_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00904_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09734_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00905_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09735_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00906_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09736_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00907_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09737_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00908_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09738_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00909_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09739_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00910_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09740_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00911_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09741_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00912_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_isIoAccess ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09742_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01092_),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09743_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01089_),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09744_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01090_),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_CsrPlugin_csr_834 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09745_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01091_),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09746_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01093_),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_CsrPlugin_csr_4032 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09747_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00913_),
    .EN(1'h1),
    .Q(\VexRiscv.execute_arbitration_isValid ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09748_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00914_),
    .EN(1'h1),
    .Q(\VexRiscv.memory_arbitration_isValid ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09749_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01375_[3]),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_fetchPc_booted ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09750_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00915_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_isValid ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09751_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00916_),
    .EN(1'h1),
    .Q(\VexRiscv.lastStageIsValid ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09752_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00917_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_fetchPc_inc ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09753_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00918_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mie_MEIE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09754_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00919_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mstatus_MIE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09755_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00920_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_isValid ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09756_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00921_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09757_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00922_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mstatus_MPIE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09758_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00923_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_iBusRsp_readyForError ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09759_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00924_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09760_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00925_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_interrupt_valid ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09761_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00926_),
    .EN(1'h1),
    .Q(\VexRiscv.memory_DivPlugin_div_counter_value [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09762_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00927_),
    .EN(1'h1),
    .Q(\VexRiscv.memory_DivPlugin_div_counter_value [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09763_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00928_),
    .EN(1'h1),
    .Q(\VexRiscv.memory_DivPlugin_div_counter_value [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09764_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00929_),
    .EN(1'h1),
    .Q(\VexRiscv.memory_DivPlugin_div_counter_value [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09765_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00930_),
    .EN(1'h1),
    .Q(\VexRiscv.memory_DivPlugin_div_counter_value [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09766_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00931_),
    .EN(1'h1),
    .Q(\VexRiscv.memory_DivPlugin_div_counter_value [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09767_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00932_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_hadException ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09768_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00933_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09769_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00934_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09770_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00935_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09771_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00936_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09772_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00937_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09773_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00938_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09774_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00939_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09775_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00940_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09776_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00941_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09777_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00942_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09778_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00943_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09779_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00944_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09780_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00945_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09781_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00946_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09782_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00947_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09783_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00948_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09784_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00949_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09785_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00950_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09786_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00951_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09787_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00952_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09788_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00953_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09789_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00954_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09790_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00955_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09791_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00956_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09792_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00957_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09793_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00958_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09794_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00959_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09795_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00960_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09796_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00961_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09797_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00962_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09798_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00963_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09799_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00964_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09800_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00965_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_iBusWishbone_ADR [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09801_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00966_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_iBusWishbone_ADR [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09802_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00967_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_iBusWishbone_ADR [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09803_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00968_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_dBusWishbone_ADR [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09804_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00969_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_dBusWishbone_ADR [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09805_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00970_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_dBusWishbone_ADR [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09806_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01413_[0]),
    .EN(1'h1),
    .Q(\VexRiscv.IBusCachedPlugin_cache._zz_1 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09807_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00971_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09808_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00972_),
    .EN(1'h1),
    .Q(\VexRiscv.dataCache_1.io_mem_cmd_ready ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09809_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00973_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_dBusWishbone_CYC ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09810_ (
    .CLK(tx_clk),
    .D(1'h1),
    .EN(1'h1),
    .Q(main_singleencoder0_code4b_unbalanced),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09811_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00974_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mie_MTIE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550.3-4826.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09812_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00975_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mie_MSIE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828.3-5162.6|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09813_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00976_),
    .EN(_00005_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09814_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01267_[0]),
    .EN(main_basesoc_uart_tx_fifo_do_read),
    .Q(_02835_[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09815_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01267_[1]),
    .EN(main_basesoc_uart_tx_fifo_do_read),
    .Q(_02834_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09816_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01267_[2]),
    .EN(main_basesoc_uart_tx_fifo_do_read),
    .Q(_02833_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09817_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01267_[3]),
    .EN(main_basesoc_uart_tx_fifo_do_read),
    .Q(_01418_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09818_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01267_[4]),
    .EN(main_basesoc_uart_tx_fifo_do_read),
    .Q(_02837_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09819_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01267_[5]),
    .EN(main_basesoc_uart_tx_fifo_do_read),
    .Q(_02836_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09820_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01267_[6]),
    .EN(main_basesoc_uart_tx_fifo_do_read),
    .Q(_02832_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09821_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01267_[7]),
    .EN(main_basesoc_uart_tx_fifo_do_read),
    .Q(_02830_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09822_ (
    .CLK(tx_clk),
    .D(main_singleencoder0_output[2]),
    .EN(1'h1),
    .Q(main_output1[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09823_ (
    .CLK(tx_clk),
    .D(main_singleencoder0_output[5]),
    .EN(1'h1),
    .Q(main_output1[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09824_ (
    .CLK(tx_clk),
    .D(main_singleencoder0_output[7]),
    .EN(1'h1),
    .Q(main_output1[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09825_ (
    .CLK(tx_clk),
    .D(main_singleencoder0_output[2]),
    .EN(1'h1),
    .Q(main_output0[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09826_ (
    .CLK(tx_clk),
    .D(main_singleencoder0_output[5]),
    .EN(1'h1),
    .Q(main_output0[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3121.1-3224.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09827_ (
    .CLK(tx_clk),
    .D(main_singleencoder0_output[7]),
    .EN(1'h1),
    .Q(main_output0[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09828_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00014_),
    .EN(main_basesoc_uart_tx_fifo_do_read),
    .Q(_01418_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09829_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01268_[0]),
    .EN(main_basesoc_uart_rx_fifo_do_read),
    .Q(_02382_[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09830_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01268_[1]),
    .EN(main_basesoc_uart_rx_fifo_do_read),
    .Q(_02532_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09831_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01268_[2]),
    .EN(main_basesoc_uart_rx_fifo_do_read),
    .Q(_02397_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09832_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01268_[3]),
    .EN(main_basesoc_uart_rx_fifo_do_read),
    .Q(_02523_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09833_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01268_[4]),
    .EN(main_basesoc_uart_rx_fifo_do_read),
    .Q(_02540_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09834_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01268_[5]),
    .EN(main_basesoc_uart_rx_fifo_do_read),
    .Q(_01346_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09835_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01268_[6]),
    .EN(main_basesoc_uart_rx_fifo_do_read),
    .Q(_02381_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09836_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_01268_[7]),
    .EN(main_basesoc_uart_rx_fifo_do_read),
    .Q(_02557_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09837_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_basesoc_uart_tx_fifo_wrport_we),
    .EN(1'h1),
    .Q(_02237_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09838_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00015_),
    .EN(main_basesoc_uart_rx_fifo_do_read),
    .Q(_01346_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09839_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_basesoc_uart_rx_fifo_wrport_we),
    .EN(1'h1),
    .Q(_02217_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09840_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_basesoc_uart_rx_fifo_produce[0]),
    .EN(1'h1),
    .Q(_02216_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09841_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_basesoc_uart_rx_fifo_produce[1]),
    .EN(1'h1),
    .Q(_02215_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09842_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_basesoc_uart_rx_fifo_produce[2]),
    .EN(1'h1),
    .Q(_02216_[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09843_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_basesoc_uart_rx_fifo_produce[3]),
    .EN(1'h1),
    .Q(_02215_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09844_ (
    .CLK(tx_clk),
    .D(_00000_),
    .EN(1'h1),
    .Q(main_singleencoder0_code6b_flip),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09845_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00977_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09846_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00978_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09847_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00979_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09848_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00980_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09849_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00981_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09850_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00982_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09851_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00983_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2677.1-3119.4|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09852_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(_00984_),
    .EN(1'h1),
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09853_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_basesoc_uart_tx_fifo_produce[0]),
    .EN(1'h1),
    .Q(_02220_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09854_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_basesoc_uart_tx_fifo_produce[1]),
    .EN(1'h1),
    .Q(_02220_[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09855_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_basesoc_uart_tx_fifo_produce[2]),
    .EN(1'h1),
    .Q(_02174_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _09856_ (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(main_basesoc_uart_tx_fifo_produce[3]),
    .EN(1'h1),
    .Q(_02174_[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09857_ (
    .A(\VexRiscv._zz_memory_MUL_LOW_1 [0]),
    .B(1'h0),
    .CI(1'h0),
    .CO(_01261_[1]),
    .S(\VexRiscv.memory_MUL_LOW [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09858_ (
    .A(\VexRiscv._zz_memory_MUL_LOW_1 [10]),
    .B(1'h0),
    .CI(_01261_[10]),
    .CO(_01261_[11]),
    .S(\VexRiscv.memory_MUL_LOW [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09859_ (
    .A(\VexRiscv._zz_memory_MUL_LOW_1 [11]),
    .B(1'h0),
    .CI(_01261_[11]),
    .CO(_01261_[12]),
    .S(\VexRiscv.memory_MUL_LOW [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09860_ (
    .A(\VexRiscv._zz_memory_MUL_LOW_1 [12]),
    .B(1'h0),
    .CI(_01261_[12]),
    .CO(_01261_[13]),
    .S(\VexRiscv.memory_MUL_LOW [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09861_ (
    .A(\VexRiscv._zz_memory_MUL_LOW_1 [13]),
    .B(1'h0),
    .CI(_01261_[13]),
    .CO(_01261_[14]),
    .S(\VexRiscv.memory_MUL_LOW [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09862_ (
    .A(\VexRiscv._zz_memory_MUL_LOW_1 [14]),
    .B(1'h0),
    .CI(_01261_[14]),
    .CO(_01261_[15]),
    .S(\VexRiscv.memory_MUL_LOW [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09863_ (
    .A(\VexRiscv._zz_memory_MUL_LOW_1 [15]),
    .B(1'h0),
    .CI(_01261_[15]),
    .CO(_01261_[16]),
    .S(\VexRiscv.memory_MUL_LOW [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09864_ (
    .A(_01260_[16]),
    .B(1'h0),
    .CI(_01261_[16]),
    .CO(_01261_[17]),
    .S(\VexRiscv.memory_MUL_LOW [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09865_ (
    .A(_01260_[17]),
    .B(_01259_[16]),
    .CI(_01261_[17]),
    .CO(_01261_[18]),
    .S(\VexRiscv.memory_MUL_LOW [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09866_ (
    .A(_01260_[18]),
    .B(_01259_[17]),
    .CI(_01261_[18]),
    .CO(_01261_[19]),
    .S(\VexRiscv.memory_MUL_LOW [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09867_ (
    .A(_01260_[19]),
    .B(_01259_[18]),
    .CI(_01261_[19]),
    .CO(_01261_[20]),
    .S(\VexRiscv.memory_MUL_LOW [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09868_ (
    .A(\VexRiscv._zz_memory_MUL_LOW_1 [1]),
    .B(1'h0),
    .CI(_01261_[1]),
    .CO(_01261_[2]),
    .S(\VexRiscv.memory_MUL_LOW [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09869_ (
    .A(_01260_[20]),
    .B(_01259_[19]),
    .CI(_01261_[20]),
    .CO(_01261_[21]),
    .S(\VexRiscv.memory_MUL_LOW [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09870_ (
    .A(_01260_[21]),
    .B(_01259_[20]),
    .CI(_01261_[21]),
    .CO(_01261_[22]),
    .S(\VexRiscv.memory_MUL_LOW [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09871_ (
    .A(_01260_[22]),
    .B(_01259_[21]),
    .CI(_01261_[22]),
    .CO(_01261_[23]),
    .S(\VexRiscv.memory_MUL_LOW [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09872_ (
    .A(_01260_[23]),
    .B(_01259_[22]),
    .CI(_01261_[23]),
    .CO(_01261_[24]),
    .S(\VexRiscv.memory_MUL_LOW [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09873_ (
    .A(_01260_[24]),
    .B(_01259_[23]),
    .CI(_01261_[24]),
    .CO(_01261_[25]),
    .S(\VexRiscv.memory_MUL_LOW [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09874_ (
    .A(_01260_[25]),
    .B(_01259_[24]),
    .CI(_01261_[25]),
    .CO(_01261_[26]),
    .S(\VexRiscv.memory_MUL_LOW [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09875_ (
    .A(_01260_[26]),
    .B(_01259_[25]),
    .CI(_01261_[26]),
    .CO(_01261_[27]),
    .S(\VexRiscv.memory_MUL_LOW [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09876_ (
    .A(_01260_[27]),
    .B(_01259_[26]),
    .CI(_01261_[27]),
    .CO(_01261_[28]),
    .S(\VexRiscv.memory_MUL_LOW [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09877_ (
    .A(_01260_[28]),
    .B(_01259_[27]),
    .CI(_01261_[28]),
    .CO(_01261_[29]),
    .S(\VexRiscv.memory_MUL_LOW [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09878_ (
    .A(_01260_[29]),
    .B(_01259_[28]),
    .CI(_01261_[29]),
    .CO(_01261_[30]),
    .S(\VexRiscv.memory_MUL_LOW [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09879_ (
    .A(\VexRiscv._zz_memory_MUL_LOW_1 [2]),
    .B(1'h0),
    .CI(_01261_[2]),
    .CO(_01261_[3]),
    .S(\VexRiscv.memory_MUL_LOW [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09880_ (
    .A(_01260_[30]),
    .B(_01259_[29]),
    .CI(_01261_[30]),
    .CO(_01261_[31]),
    .S(\VexRiscv.memory_MUL_LOW [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09881_ (
    .A(_01260_[31]),
    .B(_01259_[30]),
    .CI(_01261_[31]),
    .CO(_01261_[32]),
    .S(\VexRiscv.memory_MUL_LOW [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09882_ (
    .A(_01260_[32]),
    .B(_01259_[31]),
    .CI(_01261_[32]),
    .CO(_01261_[33]),
    .S(\VexRiscv.memory_MUL_LOW [32])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09883_ (
    .A(_01260_[33]),
    .B(_01259_[32]),
    .CI(_01261_[33]),
    .CO(_01261_[34]),
    .S(\VexRiscv.memory_MUL_LOW [33])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09884_ (
    .A(_01260_[34]),
    .B(_01259_[33]),
    .CI(_01261_[34]),
    .CO(_01261_[35]),
    .S(\VexRiscv.memory_MUL_LOW [34])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09885_ (
    .A(_01260_[35]),
    .B(_01259_[34]),
    .CI(_01261_[35]),
    .CO(_01261_[36]),
    .S(\VexRiscv.memory_MUL_LOW [35])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09886_ (
    .A(_01260_[36]),
    .B(_01259_[35]),
    .CI(_01261_[36]),
    .CO(_01261_[37]),
    .S(\VexRiscv.memory_MUL_LOW [36])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09887_ (
    .A(_01260_[37]),
    .B(_01259_[36]),
    .CI(_01261_[37]),
    .CO(_01261_[38]),
    .S(\VexRiscv.memory_MUL_LOW [37])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09888_ (
    .A(_01260_[38]),
    .B(_01259_[37]),
    .CI(_01261_[38]),
    .CO(_01261_[39]),
    .S(\VexRiscv.memory_MUL_LOW [38])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09889_ (
    .A(_01260_[39]),
    .B(_01259_[38]),
    .CI(_01261_[39]),
    .CO(_01261_[40]),
    .S(\VexRiscv.memory_MUL_LOW [39])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09890_ (
    .A(\VexRiscv._zz_memory_MUL_LOW_1 [3]),
    .B(1'h0),
    .CI(_01261_[3]),
    .CO(_01261_[4]),
    .S(\VexRiscv.memory_MUL_LOW [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09891_ (
    .A(_01260_[40]),
    .B(_01259_[39]),
    .CI(_01261_[40]),
    .CO(_01261_[41]),
    .S(\VexRiscv.memory_MUL_LOW [40])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09892_ (
    .A(_01260_[41]),
    .B(_01259_[40]),
    .CI(_01261_[41]),
    .CO(_01261_[42]),
    .S(\VexRiscv.memory_MUL_LOW [41])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09893_ (
    .A(_01260_[42]),
    .B(_01259_[41]),
    .CI(_01261_[42]),
    .CO(_01261_[43]),
    .S(\VexRiscv.memory_MUL_LOW [42])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09894_ (
    .A(_01260_[43]),
    .B(_01259_[42]),
    .CI(_01261_[43]),
    .CO(_01261_[44]),
    .S(\VexRiscv.memory_MUL_LOW [43])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09895_ (
    .A(_01260_[44]),
    .B(_01259_[43]),
    .CI(_01261_[44]),
    .CO(_01261_[45]),
    .S(\VexRiscv.memory_MUL_LOW [44])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09896_ (
    .A(_01260_[45]),
    .B(_01259_[44]),
    .CI(_01261_[45]),
    .CO(_01261_[46]),
    .S(\VexRiscv.memory_MUL_LOW [45])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09897_ (
    .A(_01260_[46]),
    .B(_01259_[45]),
    .CI(_01261_[46]),
    .CO(_01261_[47]),
    .S(\VexRiscv.memory_MUL_LOW [46])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09898_ (
    .A(_01260_[47]),
    .B(_01259_[46]),
    .CI(_01261_[47]),
    .CO(_01261_[48]),
    .S(\VexRiscv.memory_MUL_LOW [47])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09899_ (
    .A(_01260_[48]),
    .B(_01259_[47]),
    .CI(_01261_[48]),
    .CO(_01261_[49]),
    .S(\VexRiscv.memory_MUL_LOW [48])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09900_ (
    .A(_01260_[51]),
    .B(_01259_[48]),
    .CI(_01261_[49]),
    .CO(_01261_[50]),
    .S(\VexRiscv.memory_MUL_LOW [49])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09901_ (
    .A(\VexRiscv._zz_memory_MUL_LOW_1 [4]),
    .B(1'h0),
    .CI(_01261_[4]),
    .CO(_01261_[5]),
    .S(\VexRiscv.memory_MUL_LOW [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09902_ (
    .A(_01260_[51]),
    .B(_01259_[51]),
    .CI(_01261_[50]),
    .CO(_01261_[51]),
    .S(\VexRiscv.memory_MUL_LOW [50])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09903_ (
    .A(_01260_[51]),
    .B(_01259_[51]),
    .CI(_01261_[51]),
    .CO(_01262_[51]),
    .S(\VexRiscv.memory_MUL_LOW [51])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09904_ (
    .A(\VexRiscv._zz_memory_MUL_LOW_1 [5]),
    .B(1'h0),
    .CI(_01261_[5]),
    .CO(_01261_[6]),
    .S(\VexRiscv.memory_MUL_LOW [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09905_ (
    .A(\VexRiscv._zz_memory_MUL_LOW_1 [6]),
    .B(1'h0),
    .CI(_01261_[6]),
    .CO(_01261_[7]),
    .S(\VexRiscv.memory_MUL_LOW [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09906_ (
    .A(\VexRiscv._zz_memory_MUL_LOW_1 [7]),
    .B(1'h0),
    .CI(_01261_[7]),
    .CO(_01261_[8]),
    .S(\VexRiscv.memory_MUL_LOW [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09907_ (
    .A(\VexRiscv._zz_memory_MUL_LOW_1 [8]),
    .B(1'h0),
    .CI(_01261_[8]),
    .CO(_01261_[9]),
    .S(\VexRiscv.memory_MUL_LOW [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09908_ (
    .A(\VexRiscv._zz_memory_MUL_LOW_1 [9]),
    .B(1'h0),
    .CI(_01261_[9]),
    .CO(_01261_[10]),
    .S(\VexRiscv.memory_MUL_LOW [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09909_ (
    .A(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .B(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [31]),
    .CI(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [0]),
    .CO(_01263_[1]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09910_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [21]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [10]),
    .CI(_01263_[10]),
    .CO(_01263_[11]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09911_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [20]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [11]),
    .CI(_01263_[11]),
    .CO(_01263_[12]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09912_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [19]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [12]),
    .CI(_01263_[12]),
    .CO(_01263_[13]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09913_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [18]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [13]),
    .CI(_01263_[13]),
    .CO(_01263_[14]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09914_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [17]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [14]),
    .CI(_01263_[14]),
    .CO(_01263_[15]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09915_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [16]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [15]),
    .CI(_01263_[15]),
    .CO(_01263_[16]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09916_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [15]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [16]),
    .CI(_01263_[16]),
    .CO(_01263_[17]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09917_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [14]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [17]),
    .CI(_01263_[17]),
    .CO(_01263_[18]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09918_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [13]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [18]),
    .CI(_01263_[18]),
    .CO(_01263_[19]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09919_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [12]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [19]),
    .CI(_01263_[19]),
    .CO(_01263_[20]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09920_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [30]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [1]),
    .CI(_01263_[1]),
    .CO(_01263_[2]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09921_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [11]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [20]),
    .CI(_01263_[20]),
    .CO(_01263_[21]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09922_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [10]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [21]),
    .CI(_01263_[21]),
    .CO(_01263_[22]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09923_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [9]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [22]),
    .CI(_01263_[22]),
    .CO(_01263_[23]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09924_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [8]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [23]),
    .CI(_01263_[23]),
    .CO(_01263_[24]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09925_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [7]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [24]),
    .CI(_01263_[24]),
    .CO(_01263_[25]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09926_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [6]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [25]),
    .CI(_01263_[25]),
    .CO(_01263_[26]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09927_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [5]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [26]),
    .CI(_01263_[26]),
    .CO(_01263_[27]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09928_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [4]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [27]),
    .CI(_01263_[27]),
    .CO(_01263_[28]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09929_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [3]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [28]),
    .CI(_01263_[28]),
    .CO(_01263_[29]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09930_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [2]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [29]),
    .CI(_01263_[29]),
    .CO(_01263_[30]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09931_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [29]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [2]),
    .CI(_01263_[2]),
    .CO(_01263_[3]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09932_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [1]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [30]),
    .CI(_01263_[30]),
    .CO(_01263_[31]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09933_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [0]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [31]),
    .CI(_01263_[31]),
    .CO(_01264_[31]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09934_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [28]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [3]),
    .CI(_01263_[3]),
    .CO(_01263_[4]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09935_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [27]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [4]),
    .CI(_01263_[4]),
    .CO(_01263_[5]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09936_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [26]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [5]),
    .CI(_01263_[5]),
    .CO(_01263_[6]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09937_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [25]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [6]),
    .CI(_01263_[6]),
    .CO(_01263_[7]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09938_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [24]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [7]),
    .CI(_01263_[7]),
    .CO(_01263_[8]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09939_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [23]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [8]),
    .CI(_01263_[8]),
    .CO(_01263_[9]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _09940_ (
    .A(\VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [22]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [9]),
    .CI(_01263_[9]),
    .CO(_01263_[10]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09941_ (
    .D0(1'h0),
    .D1(main_basesoc_tx_sink_payload_data[0]),
    .D2(1'h0),
    .D3(main_basesoc_tx_data[1]),
    .S0(main_basesoc_tx_data_rs232phytx_next_value_ce2),
    .S1(builder_rs232phytx_state),
    .Y(main_basesoc_tx_data_rs232phytx_next_value2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09942_ (
    .D0(1'h0),
    .D1(main_basesoc_tx_sink_payload_data[1]),
    .D2(1'h0),
    .D3(main_basesoc_tx_data[2]),
    .S0(main_basesoc_tx_data_rs232phytx_next_value_ce2),
    .S1(builder_rs232phytx_state),
    .Y(main_basesoc_tx_data_rs232phytx_next_value2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09943_ (
    .D0(1'h0),
    .D1(main_basesoc_tx_sink_payload_data[2]),
    .D2(1'h0),
    .D3(main_basesoc_tx_data[3]),
    .S0(main_basesoc_tx_data_rs232phytx_next_value_ce2),
    .S1(builder_rs232phytx_state),
    .Y(main_basesoc_tx_data_rs232phytx_next_value2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09944_ (
    .D0(1'h0),
    .D1(main_basesoc_tx_sink_payload_data[3]),
    .D2(1'h0),
    .D3(main_basesoc_tx_data[4]),
    .S0(main_basesoc_tx_data_rs232phytx_next_value_ce2),
    .S1(builder_rs232phytx_state),
    .Y(main_basesoc_tx_data_rs232phytx_next_value2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09945_ (
    .D0(1'h0),
    .D1(main_basesoc_tx_sink_payload_data[4]),
    .D2(1'h0),
    .D3(main_basesoc_tx_data[5]),
    .S0(main_basesoc_tx_data_rs232phytx_next_value_ce2),
    .S1(builder_rs232phytx_state),
    .Y(main_basesoc_tx_data_rs232phytx_next_value2[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09946_ (
    .D0(1'h0),
    .D1(main_basesoc_tx_sink_payload_data[5]),
    .D2(1'h0),
    .D3(main_basesoc_tx_data[6]),
    .S0(main_basesoc_tx_data_rs232phytx_next_value_ce2),
    .S1(builder_rs232phytx_state),
    .Y(main_basesoc_tx_data_rs232phytx_next_value2[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09947_ (
    .D0(1'h0),
    .D1(main_basesoc_tx_sink_payload_data[6]),
    .D2(1'h0),
    .D3(main_basesoc_tx_data[7]),
    .S0(main_basesoc_tx_data_rs232phytx_next_value_ce2),
    .S1(builder_rs232phytx_state),
    .Y(main_basesoc_tx_data_rs232phytx_next_value2[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09948_ (
    .D0(_01179_[0]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [2]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [2]),
    .D3(_01294_[2]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09949_ (
    .D0(_01179_[1]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [3]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [3]),
    .D3(_01294_[3]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09950_ (
    .D0(_01179_[2]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [4]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [4]),
    .D3(_01294_[4]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09951_ (
    .D0(_01179_[3]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [5]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [5]),
    .D3(_01294_[5]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09952_ (
    .D0(_01179_[4]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [6]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [6]),
    .D3(_01294_[6]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09953_ (
    .D0(_01179_[5]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [7]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [7]),
    .D3(_01294_[7]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09954_ (
    .D0(_01179_[6]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [8]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [8]),
    .D3(_01294_[8]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09955_ (
    .D0(_01179_[7]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [9]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [9]),
    .D3(_01294_[9]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09956_ (
    .D0(_01179_[8]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [10]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [10]),
    .D3(_01294_[10]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09957_ (
    .D0(_01179_[9]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [11]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [11]),
    .D3(_01294_[11]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09958_ (
    .D0(_02378_[0]),
    .D1(_01102_),
    .D2(_01104_),
    .D3(_01407_[2]),
    .S0(builder_csr_bankarray_adr[3]),
    .S1(builder_csr_bankarray_adr[4]),
    .Y(_02714_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09959_ (
    .D0(_00016_),
    .D1(_01111_),
    .D2(builder_csr_bankarray_adr[0]),
    .D3(1'h0),
    .S0(builder_csr_bankarray_adr[2]),
    .S1(builder_csr_bankarray_adr[3]),
    .Y(_02714_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09960_ (
    .D0(1'h0),
    .D1(builder_csr_bankarray_adr[1]),
    .D2(_00985_),
    .D3(_01400_[0]),
    .S0(builder_csr_bankarray_adr[2]),
    .S1(builder_csr_bankarray_adr[3]),
    .Y(_01296_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09961_ (
    .D0(_01296_[1]),
    .D1(_01098_),
    .D2(_01106_),
    .D3(_01109_),
    .S0(_00003_),
    .S1(builder_csr_bankarray_adr[5]),
    .Y(_00001_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09962_ (
    .D0(_00985_),
    .D1(_01549_[1]),
    .D2(builder_csr_bankarray_adr[1]),
    .D3(builder_csr_bankarray_adr[0]),
    .S0(builder_csr_bankarray_adr[2]),
    .S1(builder_csr_bankarray_adr[3]),
    .Y(_01296_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09963_ (
    .D0(_01296_[2]),
    .D1(_01099_),
    .D2(_02377_[2]),
    .D3(_01108_),
    .S0(_00003_),
    .S1(builder_csr_bankarray_adr[5]),
    .Y(_00001_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09964_ (
    .D0(_00016_),
    .D1(_02258_),
    .D2(builder_csr_bankarray_adr[1]),
    .D3(1'h0),
    .S0(builder_csr_bankarray_adr[2]),
    .S1(builder_csr_bankarray_adr[3]),
    .Y(_01296_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09965_ (
    .D0(_01400_[0]),
    .D1(1'h0),
    .D2(1'h0),
    .D3(_01342_[1]),
    .S0(builder_csr_bankarray_adr[2]),
    .S1(builder_csr_bankarray_adr[3]),
    .Y(_01297_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09966_ (
    .D0(_01296_[3]),
    .D1(_01297_[3]),
    .D2(_01107_),
    .D3(_01109_),
    .S0(_00003_),
    .S1(builder_csr_bankarray_adr[5]),
    .Y(_00001_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09967_ (
    .D0(_01097_),
    .D1(_01100_),
    .D2(_01103_),
    .D3(_01110_),
    .S0(_00003_),
    .S1(builder_csr_bankarray_adr[5]),
    .Y(_00001_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09968_ (
    .D0(_01330_[0]),
    .D1(builder_csr_bankarray_adr[0]),
    .D2(_01330_[0]),
    .D3(_00985_),
    .S0(builder_csr_bankarray_adr[2]),
    .S1(builder_csr_bankarray_adr[3]),
    .Y(_01296_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09969_ (
    .D0(_00985_),
    .D1(_00016_),
    .D2(_01330_[0]),
    .D3(1'h1),
    .S0(builder_csr_bankarray_adr[2]),
    .S1(builder_csr_bankarray_adr[3]),
    .Y(_01297_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09970_ (
    .D0(_01296_[5]),
    .D1(_01297_[5]),
    .D2(1'h1),
    .D3(_01110_),
    .S0(_00003_),
    .S1(builder_csr_bankarray_adr[5]),
    .Y(_00001_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09971_ (
    .D0(_01101_),
    .D1(_01103_),
    .D2(_01101_),
    .D3(_01105_),
    .S0(builder_csr_bankarray_adr[3]),
    .S1(builder_csr_bankarray_adr[4]),
    .Y(_02374_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09972_ (
    .D0(_01179_[10]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [12]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [12]),
    .D3(_01294_[12]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09973_ (
    .D0(_01179_[11]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [13]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [13]),
    .D3(_01294_[13]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09974_ (
    .D0(_01179_[12]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [14]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [14]),
    .D3(_01294_[14]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09975_ (
    .D0(_01179_[13]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [15]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [15]),
    .D3(_01294_[15]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09976_ (
    .D0(_01179_[14]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [16]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [16]),
    .D3(_01294_[16]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09977_ (
    .D0(_01179_[15]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [17]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [17]),
    .D3(_01294_[17]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09978_ (
    .D0(_01179_[16]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [18]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [18]),
    .D3(_01294_[18]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09979_ (
    .D0(_01179_[17]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [19]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [19]),
    .D3(_01294_[19]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09980_ (
    .D0(_01179_[18]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [20]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [20]),
    .D3(_01294_[20]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09981_ (
    .D0(_01179_[19]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [21]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [21]),
    .D3(_01294_[21]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09982_ (
    .D0(_01179_[20]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [22]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [22]),
    .D3(_01294_[22]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09983_ (
    .D0(_01179_[21]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [23]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [23]),
    .D3(_01294_[23]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09984_ (
    .D0(_01179_[22]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [24]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [24]),
    .D3(_01294_[24]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09985_ (
    .D0(_01179_[23]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [25]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [25]),
    .D3(_01294_[25]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09986_ (
    .D0(_01179_[24]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [26]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [26]),
    .D3(_01294_[26]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09987_ (
    .D0(_01179_[25]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [27]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [27]),
    .D3(_01294_[27]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09988_ (
    .D0(_01179_[26]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [28]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [28]),
    .D3(_01294_[28]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09989_ (
    .D0(_01179_[27]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [29]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [29]),
    .D3(_01294_[29]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09990_ (
    .D0(_01179_[28]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [30]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [30]),
    .D3(_01294_[30]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09991_ (
    .D0(_01179_[29]),
    .D1(\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31]),
    .D2(\VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [31]),
    .D3(_01294_[31]),
    .S0(_00002_),
    .S1(\VexRiscv.IBusCachedPlugin_jump_pcLoad_valid ),
    .Y(\VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09992_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0]),
    .D1(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_1 [0]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [0]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [0]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09993_ (
    .D0(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ),
    .D1(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_1 [1]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [1]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [1]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09994_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [2]),
    .D1(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_1 [2]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [2]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [2]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09995_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [3]),
    .D1(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_1 [3]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [3]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [3]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09996_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [4]),
    .D1(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_1 [4]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [4]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [4]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09997_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [5]),
    .D1(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_1 [5]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [5]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [5]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09998_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [6]),
    .D1(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_1 [6]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [6]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [6]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _09999_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [7]),
    .D1(\VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_1 [7]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [7]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [7]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10000_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [8]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [8]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [8]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [8]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10001_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [9]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [9]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [9]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [9]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10002_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [10]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [10]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [10]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [10]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10003_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [11]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [11]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [11]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [11]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10004_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [12]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [12]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [12]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [12]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10005_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [13]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [13]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [13]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [13]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10006_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [14]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [14]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [14]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [14]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10007_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [15]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [15]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [15]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [15]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10008_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [16]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [16]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [16]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [16]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10009_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [17]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [17]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [17]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [17]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10010_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [18]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [18]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [18]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [18]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10011_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [19]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [19]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [19]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [19]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10012_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [20]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [20]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [20]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [20]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10013_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [21]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [21]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [21]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [21]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10014_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [22]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [22]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [22]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [22]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10015_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [23]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [23]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [23]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [23]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10016_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [24]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [24]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [24]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [24]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10017_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [25]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [25]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [25]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [25]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10018_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [26]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [26]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [26]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [26]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10019_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [27]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [27]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [27]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [27]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10020_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [28]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [28]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [28]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [28]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10021_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [29]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [29]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [29]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [29]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10022_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [30]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [30]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [30]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [30]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _10023_ (
    .D0(\VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [31]),
    .D1(\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [31]),
    .D2(\VexRiscv._zz__zz_decode_RS2_2 [31]),
    .D3(\VexRiscv._zz__zz_decode_RS2_2_1 [31]),
    .S0(_00004_),
    .S1(\VexRiscv.when_MulPlugin_l147 ),
    .Y(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371.28-2371.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mul_map.v:58.6-62.5" *)
  CC_MULT #(
    .A_WIDTH(32'd17),
    .B_WIDTH(32'd17),
    .P_WIDTH(32'd32)
  ) _10024_ (
    .A({ \VexRiscv.execute_MulPlugin_aHigh [16], \VexRiscv.execute_RS1 [31:16] }),
    .B({ \VexRiscv.execute_MulPlugin_bHigh [16], \VexRiscv.execute_RS2 [31:16] }),
    .P(\VexRiscv.execute_MUL_HH [31:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2372.28-2372.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mul_map.v:58.6-62.5" *)
  CC_MULT #(
    .A_WIDTH(32'd17),
    .B_WIDTH(32'd17),
    .P_WIDTH(32'd34)
  ) _10025_ (
    .A({ \VexRiscv.execute_MulPlugin_aHigh [16], \VexRiscv.execute_RS1 [31:16] }),
    .B({ 1'h0, \VexRiscv.execute_RS2 [15:0] }),
    .P(\VexRiscv.execute_MUL_HL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373.28-2373.95|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mul_map.v:58.6-62.5" *)
  CC_MULT #(
    .A_WIDTH(32'd17),
    .B_WIDTH(32'd17),
    .P_WIDTH(32'd34)
  ) _10026_ (
    .A({ 1'h0, \VexRiscv.execute_RS1 [15:0] }),
    .B({ \VexRiscv.execute_MulPlugin_bHigh [16], \VexRiscv.execute_RS2 [31:16] }),
    .P(\VexRiscv.execute_MUL_LH )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2374.28-2374.77|/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/mul_map.v:58.6-62.5" *)
  CC_MULT #(
    .A_WIDTH(32'd17),
    .B_WIDTH(32'd17),
    .P_WIDTH(32'd32)
  ) _10027_ (
    .A({ 1'h0, \VexRiscv.execute_RS1 [15:0] }),
    .B({ 1'h0, \VexRiscv.execute_RS2 [15:0] }),
    .P(\VexRiscv.execute_MUL_LL )
  );
  (* keep = 32'd1 *)
  CC_IBUF _10028_ (
    .I(clk10),
    .Y(main_crg_clkin)
  );
  (* keep = 32'd1 *)
  CC_IBUF _10029_ (
    .I(usb_uart_rx),
    .Y(_01295_)
  );
  (* keep = 32'd1 *)
  CC_OBUF _10030_ (
    .A(_02328_[1]),
    .O(usb_uart_tx)
  );
  (* keep = 32'd1 *)
  CC_IBUF _10031_ (
    .I(user_btn_n0),
    .Y(_02274_[1])
  );
  (* keep = 32'd1 *)
  CC_OBUF _10032_ (
    .A(main_leds[0]),
    .O(user_led_n0)
  );
  (* keep = 32'd1 *)
  CC_OBUF _10033_ (
    .A(main_leds[1]),
    .O(user_led_n1)
  );
  (* keep = 32'd1 *)
  CC_OBUF _10034_ (
    .A(main_leds[2]),
    .O(user_led_n2)
  );
  (* keep = 32'd1 *)
  CC_OBUF _10035_ (
    .A(main_leds[3]),
    .O(user_led_n3)
  );
  (* keep = 32'd1 *)
  CC_OBUF _10036_ (
    .A(main_leds[4]),
    .O(user_led_n4)
  );
  (* keep = 32'd1 *)
  CC_OBUF _10037_ (
    .A(main_leds[5]),
    .O(user_led_n5)
  );
  (* keep = 32'd1 *)
  CC_OBUF _10038_ (
    .A(main_leds[6]),
    .O(user_led_n6)
  );
  (* keep = 32'd1 *)
  CC_OBUF _10039_ (
    .A(main_leds[7]),
    .O(user_led_n7)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3337.9-3343.2" *)
  CC_BUFG CC_BUFG (
    .I(main_txoutclk),
    .O(tx_clk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3348.9-3354.2" *)
  CC_BUFG CC_BUFG_1 (
    .I(main_rxoutclk),
    .O(rx_clk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3359.9-3365.2" *)
  CC_BUFG CC_BUFG_2 (
    .I(main_tx_half_clk),
    .O(tx_half_clk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3617.3-3626.2" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h1)
  ) CC_DFF (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(1'h0),
    .EN(1'h1),
    .Q(builder_rst10),
    .SR(_01112_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3637.3-3646.2" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h1)
  ) CC_DFF_1 (
    .CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .D(builder_rst10),
    .EN(1'h1),
    .Q(sys_rst),
    .SR(_01112_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3657.3-3666.2" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h1)
  ) CC_DFF_2 (
    .CLK(rx_clk),
    .D(1'h0),
    .EN(1'h1),
    .Q(builder_rst11),
    .SR(_01113_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3677.3-3686.2" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h1)
  ) CC_DFF_3 (
    .CLK(rx_clk),
    .D(builder_rst11),
    .EN(1'h1),
    .Q(rx_rst),
    .SR(_01113_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3697.3-3706.2" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h1)
  ) CC_DFF_4 (
    .CLK(tx_clk),
    .D(1'h0),
    .EN(1'h1),
    .Q(builder_rst12),
    .SR(_01114_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3717.3-3726.2" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h1)
  ) CC_DFF_5 (
    .CLK(tx_clk),
    .D(builder_rst12),
    .EN(1'h1),
    .Q(tx_rst),
    .SR(_01114_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3554.3-3569.2" *)
  CC_PLL #(
    .CI_FILTER_CONST(2'h2),
    .CLK180_DOUB(1'h0),
    .CLK270_DOUB(1'h0),
    .CP_FILTER_CONST(3'h4),
    .LOCK_REQ(1'h1),
    .LOW_JITTER(1'h1),
    .OUT_CLK("50.0"),
    .PERF_MD("ECONOMY"),
    .REF_CLK("10.0")
  ) CC_PLL (
    .CLK0(_01242_),
    .CLK180(builder_gatematepll1),
    .CLK270(builder_gatematepll2),
    .CLK90(builder_gatematepll0),
    .CLK_FEEDBACK(1'h0),
    .CLK_REF(main_crg_clkin),
    .CLK_REF_OUT(builder_gatematepll4),
    .USR_CLK_REF(1'h0),
    .USR_LOCKED_STDY_RST(1'h0),
    .USR_PLL_LOCKED(builder_gatematepll_locked_s1),
    .USR_PLL_LOCKED_STDY(builder_gatematepll5)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3496.3-3538.2" *)
  CC_SERDES #(
    .PLL_AO(1'h0),
    .PLL_BISC_CAL_AUTO(1'h1),
    .PLL_BISC_CAL_SIGN(1'h0),
    .PLL_BISC_COR_DLY(1'h1),
    .PLL_BISC_CP_MAX(5'h12),
    .PLL_BISC_CP_MIN(3'h4),
    .PLL_BISC_CP_START(4'hc),
    .PLL_BISC_DLY_DIR(1'h0),
    .PLL_BISC_DLY_PFD_MON_DIV(2'h2),
    .PLL_BISC_DLY_PFD_MON_REF(1'h0),
    .PLL_BISC_MODE(3'h5),
    .PLL_BISC_OPT_DET_IND(1'h0),
    .PLL_BISC_PFD_SEL(1'h0),
    .PLL_BISC_TIMER_MAX(4'hf),
    .PLL_CI(2'h3),
    .PLL_CONFIG_SEL(1'h1),
    .PLL_CP(7'h50),
    .PLL_EN_ADPLL_CTRL(1'h1),
    .PLL_FCNTRL(5'h1a),
    .PLL_FILTER_SHIFT(2'h2),
    .PLL_FT(10'h200),
    .PLL_MAIN_DIVSEL(5'h1a),
    .PLL_OPEN_LOOP(1'h0),
    .PLL_OUT_DIVSEL(2'h3),
    .PLL_REF_BYPASS(1'h0),
    .PLL_REF_RTERM(1'h1),
    .PLL_REF_SEL(1'h1),
    .PLL_SAR_LIMIT(2'h2),
    .PLL_SCAP(1'h0),
    .PLL_SCAP_AUTO_CAL(1'h1),
    .RX_8B10B_BYPASS(1'h0),
    .RX_8B10B_EN(1'h0),
    .RX_8B10B_EN_OVR(1'h0),
    .RX_AFE_GAIN(4'h8),
    .RX_AFE_OFFSET(4'h8),
    .RX_AFE_PEAK(4'hf),
    .RX_AFE_VCMSEL(3'h4),
    .RX_ALIGN_COMMA_ENABLE(10'h3ff),
    .RX_ALIGN_COMMA_WORD(1'h1),
    .RX_ALIGN_MCOMMA_VALUE(10'h283),
    .RX_ALIGN_PCOMMA_VALUE(9'h17c),
    .RX_BYTE_REALIGN(1'h1),
    .RX_CALIB_EN(1'h1),
    .RX_CALIB_OVR(1'h0),
    .RX_CALIB_VAL(1'h0),
    .RX_CDR_CKI(1'h0),
    .RX_CDR_CKP(8'hf8),
    .RX_CDR_FORCE_LOCK(1'h1),
    .RX_CDR_FREQ_ACC(1'h0),
    .RX_CDR_LOCK_CFG(4'hb),
    .RX_CDR_PHASE_ACC(1'h0),
    .RX_CDR_RESET(1'h0),
    .RX_CDR_RESET_OVR(1'h0),
    .RX_CDR_RESET_TIME(2'h3),
    .RX_CDR_SET_ACC_CONFIG(1'h0),
    .RX_CDR_TRANS_TH(8'h80),
    .RX_CLKCOR_MAX_LAT(6'h27),
    .RX_CLKCOR_MIN_LAT(6'h20),
    .RX_CLKCOR_SEQ_1_0(9'h1f7),
    .RX_CLKCOR_SEQ_1_1(9'h1f7),
    .RX_CLKCOR_SEQ_1_2(9'h1f7),
    .RX_CLKCOR_SEQ_1_3(9'h1f7),
    .RX_CLKCOR_USE(1'h0),
    .RX_COMMA_DETECT_EN(1'h0),
    .RX_COMMA_DETECT_EN_OVR(1'h0),
    .RX_DATAPATH_SEL(1'h0),
    .RX_EI_BIAS(3'h4),
    .RX_EI_BW_SEL(3'h4),
    .RX_EN_EI_DETECTOR(1'h0),
    .RX_EN_EI_DETECTOR_OVR(1'h0),
    .RX_EN_EQA(1'h0),
    .RX_EQA_CKP_HF(8'ha3),
    .RX_EQA_CKP_LF(8'ha3),
    .RX_EQA_CKP_OFFSET(1'h1),
    .RX_EQA_CONFIG(9'h1c0),
    .RX_EQA_LOCK_CFG(1'h0),
    .RX_EQA_RESET(1'h0),
    .RX_EQA_RESET_OVR(1'h0),
    .RX_EQA_RESET_TIME(2'h3),
    .RX_MCOMMA_ALIGN(1'h0),
    .RX_MCOMMA_ALIGN_OVR(1'h0),
    .RX_MON_PH_OFFSET(1'h0),
    .RX_PCOMMA_ALIGN(1'h0),
    .RX_PCOMMA_ALIGN_OVR(1'h0),
    .RX_PCS_LOOPBACK(1'h0),
    .RX_PCS_RESET_TIME(2'h3),
    .RX_PMA_LOOPBACK(1'h0),
    .RX_PMA_RESET_TIME(2'h3),
    .RX_POLARITY(1'h0),
    .RX_POLARITY_OVR(1'h0),
    .RX_POWER_DOWN_N(1'h1),
    .RX_POWER_DOWN_OVR(1'h0),
    .RX_PRBS_CNT_RESET(1'h0),
    .RX_PRBS_OVR(1'h0),
    .RX_PRBS_SEL(1'h0),
    .RX_RESET_DONE_GATE(1'h0),
    .RX_RESET_TIMER_PRESC(1'h0),
    .RX_RTERM_PD(1'h0),
    .RX_RTERM_VCMSEL(3'h4),
    .RX_SLIDE(1'h0),
    .RX_SLIDE_MODE(1'h0),
    .RX_TAPW(4'h8),
    .RX_TH_MON1(4'h8),
    .RX_TH_MON2(4'h8),
    .RX_WAIT_CDR_LOCK(1'h0),
    .SERDES_AUTO_INIT(1'h0),
    .SERDES_ENABLE(1'h1),
    .SERDES_TESTMODE(1'h1),
    .TX_8B10B_EN(1'h0),
    .TX_8B10B_EN_OVR(1'h0),
    .TX_DATAPATH_SEL(1'h0),
    .TX_ELEC_IDLE(1'h0),
    .TX_ELEC_IDLE_OVR(1'h0),
    .TX_PCS_LOOPBACK(1'h0),
    .TX_PCS_RESET_TIME(2'h3),
    .TX_PMA_LOOPBACK(1'h0),
    .TX_PMA_RESET_TIME(2'h3),
    .TX_POLARITY(1'h0),
    .TX_POLARITY_OVR(1'h0),
    .TX_POWER_DOWN_N(1'h1),
    .TX_POWER_DOWN_OVR(1'h0),
    .TX_PRBS_FORCE_ERR(1'h0),
    .TX_PRBS_OVR(1'h0),
    .TX_PRBS_SEL(1'h0)
  ) CC_SERDES (
    .LOOPBACK_I(3'h2),
    .PLL_CLK_O(main_txoutclk),
    .REGFILE_ADDR_I(8'h00),
    .REGFILE_CLK_I(1'h0),
    .REGFILE_DI_I(16'h0000),
    .REGFILE_EN_I(1'h0),
    .REGFILE_MASK_I(16'h0000),
    .REGFILE_WE_I(1'h0),
    .RX_BUF_RESET_I(1'h0),
    .RX_CDR_RESET_I(1'h0),
    .RX_CHAR_IS_K_O({ _01245_, main_prbsrx_i[18], main_prbsrx_i[8] }),
    .RX_CLK_I(rx_clk),
    .RX_CLK_O(main_rxoutclk),
    .RX_COMMA_DETECT_EN_I(1'h0),
    .RX_DATA_O({ _01244_, main_prbsrx_i[17:10], main_prbsrx_i[7:0] }),
    .RX_DISP_ERR_O({ _01243_, main_prbsrx_i[19], main_prbsrx_i[9] }),
    .RX_EN_EI_DETECTOR_I(1'h0),
    .RX_MCOMMA_ALIGN_I(1'h0),
    .RX_PCOMMA_ALIGN_I(1'h0),
    .RX_PCS_RESET_I(1'h0),
    .RX_PMA_RESET_I(1'h0),
    .RX_POLARITY_I(1'h0),
    .RX_RESET_DONE_O(main_rx_reset_done),
    .RX_RESET_I(main_rx_reset),
    .RX_SLIDE_I(1'h0),
    .TX_CHAR_DISPMODE_I(8'h00),
    .TX_CHAR_DISPVAL_I(8'h00),
    .TX_CHAR_IS_K_I(8'h00),
    .TX_CLK_I(tx_half_clk),
    .TX_DATA_I({ 48'h000000000000, main_tx_bus[17:10], main_tx_bus[7:0] }),
    .TX_DETECT_RX_I(1'h1),
    .TX_ELEC_IDLE_I(1'h0),
    .TX_PCS_RESET_I(1'h0),
    .TX_PMA_RESET_I(1'h0),
    .TX_POLARITY_I(1'h0),
    .TX_POWER_DOWN_N_I(1'h1),
    .TX_RESET_DONE_O(main_tx_reset_done),
    .TX_RESET_I(main_tx_reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/chili-chips/openCologne/7.SerDes/4.liteiclink/3.build/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:3234.13-3237.2" *)
  CC_USR_RSTN CC_USR_RSTN (
    .USR_RSTN(main_crg_rst_n)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/brams_map.v:269.5-284.4" *)
  CC_BRAM_40K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd0),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd40),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd40),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \VexRiscv.IBusCachedPlugin_cache.banks_0.0.0  (
    .A_ADDR({ \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [11:5], \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex , 6'h00 }),
    .A_BM({ 8'h00, \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1 , \VexRiscv.IBusCachedPlugin_cache._zz_1  }),
    .A_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .A_DI({ 8'hxx, \VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data  }),
    .A_DO(_01280_),
    .A_EN(1'h1),
    .A_WE(\VexRiscv.IBusCachedPlugin_cache._zz_1 ),
    .B_ADDR({ \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem , 6'h00 }),
    .B_BM(40'h0000000000),
    .B_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .B_DI(40'hxxxxxxxxxx),
    .B_DO({ _01269_[39:32], \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1  }),
    .B_EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/brams_map.v:708.5-723.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'sd0),
    .A_WR_MODE("NO_CHANGE"),
    .A_WR_WIDTH(32'd40),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd40),
    .B_WR_MODE("NO_CHANGE"),
    .B_WR_WIDTH(32'sd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("SDP")
  ) \VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0  (
    .A_ADDR({ 2'h0, \VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address , 7'h00 }),
    .A_BM({ \VexRiscv.IBusCachedPlugin_cache._zz_2 , \VexRiscv.IBusCachedPlugin_cache._zz_2 , \VexRiscv.IBusCachedPlugin_cache._zz_2 , \VexRiscv.IBusCachedPlugin_cache._zz_2 , \VexRiscv.IBusCachedPlugin_cache._zz_2 , \VexRiscv.IBusCachedPlugin_cache._zz_2 , \VexRiscv.IBusCachedPlugin_cache._zz_2 , \VexRiscv.IBusCachedPlugin_cache._zz_2 , \VexRiscv.IBusCachedPlugin_cache._zz_2 , \VexRiscv.IBusCachedPlugin_cache._zz_2 , \VexRiscv.IBusCachedPlugin_cache._zz_2 , \VexRiscv.IBusCachedPlugin_cache._zz_2 , \VexRiscv.IBusCachedPlugin_cache._zz_2 , \VexRiscv.IBusCachedPlugin_cache._zz_2 , \VexRiscv.IBusCachedPlugin_cache._zz_2 , \VexRiscv.IBusCachedPlugin_cache._zz_2 , \VexRiscv.IBusCachedPlugin_cache._zz_2 , \VexRiscv.IBusCachedPlugin_cache._zz_2 , \VexRiscv.IBusCachedPlugin_cache._zz_2 , \VexRiscv.IBusCachedPlugin_cache._zz_2  }),
    .A_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .A_DI({ \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [29:12], 1'h0, \VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid  }),
    .A_DO(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [19:0]),
    .A_EN(1'h1),
    .A_WE(\VexRiscv.IBusCachedPlugin_cache._zz_2 ),
    .B_ADDR({ 2'h0, \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [9:3], 7'h00 }),
    .B_BM({ 18'h00000, \VexRiscv.IBusCachedPlugin_cache._zz_2 , \VexRiscv.IBusCachedPlugin_cache._zz_2  }),
    .B_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .B_DI({ 18'hxxxxx, \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [31:30] }),
    .B_DO({ _01270_[39:22], \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [21:20] }),
    .B_EN(\VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 ),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/brams_map.v:708.5-723.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'sd0),
    .A_WR_MODE("NO_CHANGE"),
    .A_WR_WIDTH(32'd40),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd40),
    .B_WR_MODE("NO_CHANGE"),
    .B_WR_WIDTH(32'sd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("SDP")
  ) \VexRiscv.RegFilePlugin_regFile.0.0  (
    .A_ADDR({ 4'h0, \VexRiscv.lastStageRegFileWrite_payload_address , 7'h00 }),
    .A_BM({ \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1  }),
    .A_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .A_DI(\VexRiscv.lastStageRegFileWrite_payload_data [19:0]),
    .A_DO(\VexRiscv._zz_RegFilePlugin_regFile_port1 [19:0]),
    .A_EN(1'h1),
    .A_WE(\VexRiscv._zz_1 ),
    .B_ADDR({ 4'h0, \VexRiscv.decode_INSTRUCTION_ANTICIPATED [24:20], 7'h00 }),
    .B_BM({ 8'h00, \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1  }),
    .B_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .B_DI({ 8'hxx, \VexRiscv.lastStageRegFileWrite_payload_data [31:20] }),
    .B_DO({ _01271_[39:32], \VexRiscv._zz_RegFilePlugin_regFile_port1 [31:20] }),
    .B_EN(1'h1),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/brams_map.v:708.5-723.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'sd0),
    .A_WR_MODE("NO_CHANGE"),
    .A_WR_WIDTH(32'd40),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd40),
    .B_WR_MODE("NO_CHANGE"),
    .B_WR_WIDTH(32'sd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("SDP")
  ) \VexRiscv.RegFilePlugin_regFile.1.0  (
    .A_ADDR({ 4'h0, \VexRiscv.lastStageRegFileWrite_payload_address , 7'h00 }),
    .A_BM({ \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1  }),
    .A_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .A_DI(\VexRiscv.lastStageRegFileWrite_payload_data [19:0]),
    .A_DO(\VexRiscv._zz_RegFilePlugin_regFile_port0 [19:0]),
    .A_EN(1'h1),
    .A_WE(\VexRiscv._zz_1 ),
    .B_ADDR({ 4'h0, \VexRiscv.decode_INSTRUCTION_ANTICIPATED [19:15], 7'h00 }),
    .B_BM({ 8'h00, \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1  }),
    .B_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .B_DI({ 8'hxx, \VexRiscv.lastStageRegFileWrite_payload_data [31:20] }),
    .B_DO({ _01272_[39:32], \VexRiscv._zz_RegFilePlugin_regFile_port0 [31:20] }),
    .B_EN(1'h1),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd0),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd10),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd10),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \VexRiscv.dataCache_1.ways_0_data_symbol0.0.0  (
    .A_ADDR({ 1'h0, \VexRiscv.dataCache_1.dataWriteCmd_payload_address [9:2], 1'h0, \VexRiscv.dataCache_1.dataWriteCmd_payload_address [1:0], 4'h0 }),
    .A_BM({ 12'h000, _00008_, _00008_, _00008_, _00008_, _00008_, _00008_, _00008_, _00008_ }),
    .A_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .A_DI({ 12'b0000000000xx, \VexRiscv.dataCache_1.dataWriteCmd_payload_data [7:0] }),
    .A_DO(_01281_),
    .A_EN(1'h1),
    .A_WE(_00008_),
    .B_ADDR({ 1'h0, \VexRiscv.dataCache_1.dataReadCmd_payload [9:2], 1'h0, \VexRiscv.dataCache_1.dataReadCmd_payload [1:0], 4'h0 }),
    .B_BM(20'h00000),
    .B_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .B_DI(20'hxxxxx),
    .B_DO({ _01246_, _01273_[9:8], \VexRiscv.dataCache_1._zz_ways_0_data_port0 [7:0] }),
    .B_EN(\VexRiscv.dataCache_1._zz_ways_0_dataReadRspMem ),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd0),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd10),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd10),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \VexRiscv.dataCache_1.ways_0_data_symbol1.0.0  (
    .A_ADDR({ 1'h0, \VexRiscv.dataCache_1.dataWriteCmd_payload_address [9:2], 1'h0, \VexRiscv.dataCache_1.dataWriteCmd_payload_address [1:0], 4'h0 }),
    .A_BM({ 12'h000, _00009_, _00009_, _00009_, _00009_, _00009_, _00009_, _00009_, _00009_ }),
    .A_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .A_DI({ 12'b0000000000xx, \VexRiscv.dataCache_1.dataWriteCmd_payload_data [15:8] }),
    .A_DO(_01282_),
    .A_EN(1'h1),
    .A_WE(_00009_),
    .B_ADDR({ 1'h0, \VexRiscv.dataCache_1.dataReadCmd_payload [9:2], 1'h0, \VexRiscv.dataCache_1.dataReadCmd_payload [1:0], 4'h0 }),
    .B_BM(20'h00000),
    .B_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .B_DI(20'hxxxxx),
    .B_DO({ _01247_, _01274_[9:8], \VexRiscv.dataCache_1._zz_ways_0_data_port0 [15:8] }),
    .B_EN(\VexRiscv.dataCache_1._zz_ways_0_dataReadRspMem ),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd0),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd10),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd10),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \VexRiscv.dataCache_1.ways_0_data_symbol2.0.0  (
    .A_ADDR({ 1'h0, \VexRiscv.dataCache_1.dataWriteCmd_payload_address [9:2], 1'h0, \VexRiscv.dataCache_1.dataWriteCmd_payload_address [1:0], 4'h0 }),
    .A_BM({ 12'h000, _00010_, _00010_, _00010_, _00010_, _00010_, _00010_, _00010_, _00010_ }),
    .A_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .A_DI({ 12'b0000000000xx, \VexRiscv.dataCache_1.dataWriteCmd_payload_data [23:16] }),
    .A_DO(_01283_),
    .A_EN(1'h1),
    .A_WE(_00010_),
    .B_ADDR({ 1'h0, \VexRiscv.dataCache_1.dataReadCmd_payload [9:2], 1'h0, \VexRiscv.dataCache_1.dataReadCmd_payload [1:0], 4'h0 }),
    .B_BM(20'h00000),
    .B_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .B_DI(20'hxxxxx),
    .B_DO({ _01248_, _01275_[9:8], \VexRiscv.dataCache_1._zz_ways_0_data_port0 [23:16] }),
    .B_EN(\VexRiscv.dataCache_1._zz_ways_0_dataReadRspMem ),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd0),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd10),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd10),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \VexRiscv.dataCache_1.ways_0_data_symbol3.0.0  (
    .A_ADDR({ 1'h0, \VexRiscv.dataCache_1.dataWriteCmd_payload_address [9:2], 1'h0, \VexRiscv.dataCache_1.dataWriteCmd_payload_address [1:0], 4'h0 }),
    .A_BM({ 12'h000, _00011_, _00011_, _00011_, _00011_, _00011_, _00011_, _00011_, _00011_ }),
    .A_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .A_DI({ 12'b0000000000xx, \VexRiscv.dataCache_1.dataWriteCmd_payload_data [31:24] }),
    .A_DO(_01284_),
    .A_EN(1'h1),
    .A_WE(_00011_),
    .B_ADDR({ 1'h0, \VexRiscv.dataCache_1.dataReadCmd_payload [9:2], 1'h0, \VexRiscv.dataCache_1.dataReadCmd_payload [1:0], 4'h0 }),
    .B_BM(20'h00000),
    .B_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .B_DI(20'hxxxxx),
    .B_DO({ _01249_, _01276_[9:8], \VexRiscv.dataCache_1._zz_ways_0_data_port0 [31:24] }),
    .B_EN(\VexRiscv.dataCache_1._zz_ways_0_dataReadRspMem ),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/brams_map.v:708.5-723.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'sd0),
    .A_WR_MODE("NO_CHANGE"),
    .A_WR_WIDTH(32'd40),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd40),
    .B_WR_MODE("NO_CHANGE"),
    .B_WR_WIDTH(32'sd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("SDP")
  ) \VexRiscv.dataCache_1.ways_0_tags.0.0  (
    .A_ADDR({ 2'h0, \VexRiscv.dataCache_1.tagsWriteCmd_payload_address , 7'h00 }),
    .A_BM({ \VexRiscv.dataCache_1._zz_2 , \VexRiscv.dataCache_1._zz_2 , \VexRiscv.dataCache_1._zz_2 , \VexRiscv.dataCache_1._zz_2 , \VexRiscv.dataCache_1._zz_2 , \VexRiscv.dataCache_1._zz_2 , \VexRiscv.dataCache_1._zz_2 , \VexRiscv.dataCache_1._zz_2 , \VexRiscv.dataCache_1._zz_2 , \VexRiscv.dataCache_1._zz_2 , \VexRiscv.dataCache_1._zz_2 , \VexRiscv.dataCache_1._zz_2 , \VexRiscv.dataCache_1._zz_2 , \VexRiscv.dataCache_1._zz_2 , \VexRiscv.dataCache_1._zz_2 , \VexRiscv.dataCache_1._zz_2 , \VexRiscv.dataCache_1._zz_2 , \VexRiscv.dataCache_1._zz_2 , \VexRiscv.dataCache_1._zz_2 , \VexRiscv.dataCache_1._zz_2  }),
    .A_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .A_DI({ \VexRiscv.dataCache_1._zz_ways_0_tags_port [19:2], 1'h0, \VexRiscv.dataCache_1.loader_counter_willOverflow  }),
    .A_DO(\VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [19:0]),
    .A_EN(1'h1),
    .A_WE(\VexRiscv.dataCache_1._zz_2 ),
    .B_ADDR({ 2'h0, \VexRiscv.dataCache_1.dataReadCmd_payload [9:3], 7'h00 }),
    .B_BM({ 18'h00000, \VexRiscv.dataCache_1._zz_2 , \VexRiscv.dataCache_1._zz_2  }),
    .B_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .B_DI({ 18'hxxxxx, \VexRiscv.dataCache_1.io_mem_cmd_payload_uncached , \VexRiscv.dataCache_1._zz_ways_0_tags_port [20] }),
    .B_DO({ _01277_[39:22], \VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [21:20] }),
    .B_EN(\VexRiscv.dataCache_1._zz_ways_0_dataReadRspMem ),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/brams_map.v:269.5-284.4" *)
  CC_BRAM_40K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd0),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h120231222312423126231282312a2312c2312e23000130001300013000130001300013000130006f),
    .INIT_01(320'h125831250312383123031228312083040ef10113120231222312423126231282312a2312c2312e23),
    .INIT_02(320'h52503065171210306117000731011312f8312f0312e8312e03128831280312783127031268312603),
    .INIT_03(320'h065975250306517ff06f6061350513520236268350c6362603066175a58306597525030651751073),
    .INIT_04(320'h1242312623101135250350793680670006f010ef510735051301537ff06f5051352023508635a583),
    .INIT_05(320'h0091300493004130039300f9300e1300f131222312423126231282312a2312c2312e231202312223),
    .INIT_06(320'h7446300693687b379793787137a7836806381e6384803588338f8637a8830029300a1300e9300993),
    .INIT_07(320'h0083786c63008138731380813eec6380663f666380c63ff06f7879370713604637a603606637a603),
    .INIT_08(320'h0006f7a023808136946397e6346e633e663f666330a6334303583338881381a63878138583380813),
    .INIT_09(320'h818138089300a9300b137a8038fc638081300893828036883381813808637a80368c63816e300313),
    .INIT_0A(320'h804630031336e6380a63003130006f7a42331263823033066382303b6a6330313823038ce6368833),
    .INIT_0B(320'h6826300b1381ee3003130006f00513a9863ad863808333131330a93688137a30368c6300b13818e3),
    .INIT_0C(320'hb8b9332b83683333131330c63aa623aa42368ab37a303b1a937a223b0313b7a637ab0368c63ff06f),
    .INIT_0D(320'h31e63823033026382303ff06f7a023808137a803505137a423aa223aa02380813038338081332623),
    .INIT_0E(320'h80813a8a93ff06f7a42389c63828838806382883ac2e368833a981382423888937a423312e382303),
    .INIT_0F(320'ha9e630006f005137a023a986384a8358833378637a02300b9330b1388313ff06f80813a8a93ff06f),
    .INIT_10(320'h882e380893505137a8038262382423822238202300893688337a223818138089387a637a80368863),
    .INIT_11(320'h12b0312a8312a0312983129031248312403005137a023ff06f8262388893828836883381813680e3),
    .INIT_12(320'hc0663bec632ee63acc0358ab37a0238746330813a966330813080671011312d0312c8312c0312b83),
    .INIT_13(320'h00c13303137a02330813c1263a90e3afab3c8c9340cb7a9ab300a93c0c93ff06f80313c166300313),
    .INIT_14(320'h7a02380813ff06f7a023cf663afa93a8a93afa93c7e63d7d13a8d13a8a63aca8358ab38006300c93),
    .INIT_15(320'hadab3a8a9330b1301ab7ff06f8081388893ff06f7a423808137a803ff06f30813ff06f80813812e3),
    .INIT_16(320'h370e37a303ff06fa9ce337a93ff06f312e3ff06f61ce37a023808139e0e33731330313a96e3afa93),
    .INIT_17(320'h101130806752423522235202300793ff06f3262332423322233202300a93683337a2233131330a93),
    .INIT_18(320'h00793030ef020ef5051304517020ef124231262312e23685935051304517584935041312a2312c23),
    .INIT_19(320'h0006fff0ef40513485931260312683030ef0500f00013000130001300013000130100f4707379073),
    .INIT_1A(320'h5051304517020ef12c2312e231202312223126231282312a231242312c2312e23505130451710113),
    .INIT_1B(320'h00413784937a423009937a023707137a223ec7377a423027b7516634450340a13020ef4041305417),
    .INIT_1C(320'h7806350793030ef50863030efff06f40413030ef0006f505130451779e63927834a02300a9378913),
    .INIT_1D(320'h0041302c3700a9398993a0a130091300493029b702a374146340413794637c783a07b378c6350793),
    .INIT_1E(320'h4041310623030ef9a023b2023c202378793ec7b77a223027b7b202341c6350463030efc0b1300b93),
    .INIT_1F(320'h030ef41663ff06f106a3030ef41863ff06f4a0235341350513ff06f030ef00513790e3a27839a023),
    .INIT_20(320'h1208300513030ef0051379463786637846314783ff06f408e39a023ff06f107a3030efff06f10723),
    .INIT_21(320'h7171379793145031470314783080671011312c0312b8312b0312a8312a0312983129031248312403),
    .INIT_22(320'h14783030ef00513ff06f00493030ef00513010ef7e53310593606137e7b35151314603147037e7b3),
    .INIT_23(320'h030ef4849300513ff0ef00513005937e6b37e7b30061369693147037e7b371713797931468314703),
    .INIT_24(320'h717937d4137e7337979358593147031478379ee35879378e23787b34079314583030ef402e30006f),
    .INIT_25(320'h04517ff06f010ef5051304517498e30079348493030ef00513506e3020ef45413105134141340433),
    .INIT_26(320'h1222312623505130451750913128237a5835849312a237a7830579710113ff06f00513010ef50513),
    .INIT_27(320'h12a8312a03129831290312483120831240304c63010ef00a936099312e23120231242312c2312e23),
    .INIT_28(320'h7c6e37202378793107336a683906b30079300413ad463484130106f10113505130451712b8312b03),
    .INIT_29(320'h414e3010efa0a1350513045177c583107b3010ef00a1378933505130451798593909137f79340793),
    .INIT_2A(320'h41ee3a0a13010ef5051304517bfe637f793587937c583107b300b9300a13010ef5051304517a1863),
    .INIT_2B(320'h010ef5051304517ff06f010ef5051304517ff06fa0a13010ef5051304517ff06f989b3484b3a1a63),
    .INIT_2C(320'h12083124034059341063020ef12623585b35a4035250305517124235a5830559710113ff06fa0a13),
    .INIT_2D(320'h607930106f1011350513045171208312403010ef505130451740593506130106f101135051304517),
    .INIT_2E(320'h780230006f78793ff06f5051308067005137966378e6354783007135a02379ce3787937a02360713),
    .INIT_2F(320'h50023507930806768513594e358ae37c5835202360533515135069368e6368ce37c6837879368513),
    .INIT_30(320'h4a48305497424030541758993509131262312e231202312223124231011308067ff06f0051300713),
    .INIT_31(320'h42503780e77a78360593985134278351c6312603010ef7a5831262390513427830006f0051341663),
    .INIT_32(320'h05497424030541712623122231242310113ff06f4041308067101131298312903124831240312083),
    .INIT_33(320'h505130451710113080670500fff06f780e74041342783080671011312483124031208341c634a483),
    .INIT_34(320'h7a683427830006f424030541700713009939290305917010ef0049312c2312e23126231282312a23),
    .INIT_35(320'h010ef505130451770863416e34041300713010ef50513045176061304617616637a5837a60369463),
    .INIT_36(320'h10593787931071312623016b7017b71011308067101131298312903124831240312083492e348493),
    .INIT_37(320'h080671011312083010ef505130451758593045977966314783798e370fa370713787937a60368693),
    .INIT_38(320'h0451778e637c7835059312783010ef126230061310593101137a503587930106f505130451704863),
    .INIT_39(320'h045177c86300793ff06f7a023017b712583010ef505130451712623080671011312083010ef50513),
    .INIT_3A(320'h7c783125835049312783010ef1262312623122230061310593425035841312423101130106f50513),
    .INIT_3B(320'h10113124831240312083010ef5051304517782637c78312783010ef0061342503792635051304517),
    .INIT_3C(320'h12623505130451710113ff06f010ef505130451750593020ef4851312583020efff0ef1262308067),
    .INIT_3D(320'h12403446630041312423126231282312a2312e2312c23101130106f10113505130451712083010ef),
    .INIT_3E(320'h010ef1262300613105934a50350913584930106f10113505130451712a0312983129031248312083),
    .INIT_3F(320'h035177c783125835099312783010ef12623006134a5037986350513045177c7831258350a1312783),
    .INIT_40(320'h7966350513045177c783125835041312783010ef12623006134a5039026300513007937926350513),
    .INIT_41(320'h7879378023516635026350e634026300593006130069300713a0793010ef006134a5039186300513),
    .INIT_42(320'h1298312903124831240312083010ef5051304517ff06f787937a023ff06f7879379023ff06f70713),
    .INIT_43(320'h12903124831208312403446630041312423126231282312a2312e2312c2310113080671011312a03),
    .INIT_44(320'h125835099312783010ef1262300613105934a50350913584930106f10113505130451712a0312983),
    .INIT_45(320'h007937986350513045177c7831258350a1312783010ef12623006134a50379e6350513045177c783),
    .INIT_46(320'h1298312903124831240312083010ef5051303517788637c7835041312783010ef006134a50390663),
    .INIT_47(320'h50513045177c86300793ff06f7202378793987336a683a06b37971340ee300793080671011312a03),
    .INIT_48(320'h125835041312783010ef1262312a2312e231262312c230061310593925035891312823101130106f),
    .INIT_49(320'h9250379e6350513035177c783125835049312783010ef1262300613925037946350513035177c783),
    .INIT_4A(320'h405934869360e634a703426030006f009130079379c637c78350513035175099312783010ef00613),
    .INIT_4B(320'h1240312083010ef5051303517796635051303517918e348493404139091300793010ef5051303517),
    .INIT_4C(320'h105934250350493122235841312423101130106f5051303517048630806710113129831290312483),
    .INIT_4D(320'h006134250348263007937986350513035177c783125835091312783010ef12623126231202300613),
    .INIT_4E(320'h9061300593080671011312903124831240312083010ef5051303517786637c7835059312783010ef),
    .INIT_4F(320'h1202300613105934250350493122235841312423101130106f505130351704863ff06fff0ef90513),
    .INIT_50(320'h12783010ef006134250348263007937986350513035177c783125835091312783010ef1262312623),
    .INIT_51(320'hff06f020ef9051300593080671011312903124831240312083010ef5051303517786637c78350593),
    .INIT_52(320'h12e2312623126230061310593425035049312a235841312c23101130106f50513035177c86300793),
    .INIT_53(320'h50a1312783010ef12623006134250379a6350513035177c783125835099312783010ef1242312823),
    .INIT_54(320'h035177c783125830393312783010ef12623006134250348263007937946350513035177c78312583),
    .INIT_55(320'h12083010ef505130351778c637c783036b312783010ef006134250348a63006930079379a6350513),
    .INIT_56(320'h00713007b7ff06f020ef98513a0593906130069300913080671011312a0312983129031248312403),
    .INIT_57(320'h12623126230061310593425035049312a235841312c23101130106f505130351704863080677a023),
    .INIT_58(320'h1262300613425034866300913007937966350513035177c783125835099312783010ef1282312e23),
    .INIT_59(320'h1258312783010ef12623006134250348c630079379a6350513035177c783125835091312783010ef),
    .INIT_5A(320'h0061342503486630079308067101131298312903124831240312083010ef5051303517786637c783),
    .INIT_5B(320'h12c2312e2310113fe0ef9051300613986935059300513ff06f505130351778a637c78312783010ef),
    .INIT_5C(320'h03517010ef5051303517010ef5051303517010ef5051303517020ef4607379073007931282312a23),
    .INIT_5D(320'h5051303517010ef5051303517010ef5051303517010ef5051303517010ef5051303517010ef50513),
    .INIT_5E(320'h5051303517000ef5051303517000ef5051303517ff0ef000ef5051303517000ef5051303517000ef),
    .INIT_5F(320'h505130351758593035970061300693000ef5051303517585930359700613000ef5051303517000ef),
    .INIT_60(320'h5051303517000ef5051303517020ef2053700593000ef5051303517000ef505130351700593000ef),
    .INIT_61(320'h5051303517ff0ef000ef5051303517000ef5051303517000ef5051303517020ef0253700593000ef),
    .INIT_62(320'h035175859303597000ef000ef5051303517000ef5051303517000ef505130351750863fe0ef000ef),
    .INIT_63(320'h50593ff0ef405131059310613000ef50513035177806314783000ef405130059310413000ef50513),
    .INIT_64(320'hff41712c2310113ff06f000ef50513035175859303597000ef505130351751863ff0ef1061312503),
    .INIT_65(320'h78023409934079348493ff49758a1350a9312e23120231282312e2312223124231262312a2340413),
    .INIT_66(320'h7c70378793fe797a20237879303797000efa85139106300b93b2b0304b17929030491779ce378793),
    .INIT_67(320'h92783080671011312b8312b0312a8312a0312983129031248312403120830051379ae37879371263),
    .INIT_68(320'h006135151392783712637c70378793fe79751663000efa85135061312583000ef126237a583a8513),
    .INIT_69(320'h70713fe7170006f00793798637071378793ff06f518e37879350513ff06f90913000ef985337a583),
    .INIT_6A(320'ha8a93fea97000ef5051303517504639a50391e637806378793718e3787b3036b3707137468300793),
    .INIT_6B(320'hff797a2023900239893300513b1463a90e3a8a9350b13b546350513000efa851378c63ac78300b13),
    .INIT_6C(320'h50513035174059379a63ae7b3a8a93780634478300a93bcbb300b93b0793ff06f9a0237b7937c783),
    .INIT_6D(320'h00513ff06f000ef5051303517b059340613ff06f000ef5051303517a8ee3aeab341ce340413000ef),
    .INIT_6E(320'h68ee374683787335063300913987b379793602e374603006930079370713fe71778e23ff797ff06f),
    .INIT_6F(320'h12c2310113ff06f909137002348733712e37071359ee3588635c583705b358a637458370713fe717),
    .INIT_70(320'h12483120837a78304797124037f6637879361a63626035966360493509136a40312e231282312a23),
    .INIT_71(320'h40613705b370533585337f06340433007934a58358c636a023404130006f10113005137a58312903),
    .INIT_72(320'h044974a023787934a783000ef706334a60378023707b35051303517405934a78312703000ef12623),
    .INIT_73(320'h03517005934a783ff06f000ef005134a58308067101131290312483124031208341e63404134a483),
    .INIT_74(320'hfe717007937ae23fe7977a023fe797ff06f4a023787934a783000ef706334a60378023707b350513),
    .INIT_75(320'h7ad8312e237a78304797101130806779ce3787937802370713ff71778793fe7977a823fe79772a23),
    .INIT_76(320'h5041312023122231242312623128231262312a2312c2312e23124239290304917004931202312223),
    .INIT_77(320'hd851310423000efd8513710635779357713000efd851300a93109939093300a131202312e2312623),
    .INIT_78(320'hb0b137802357513987b3000efd851300b9300c1378c637f79300b13547835053357513104a3000ef),
    .INIT_79(320'h606130361766a63006137069370663ac4637f713704635071370863507137f51300793b12e350a63),
    .INIT_7A(320'h98513ba58300c9300b13b8c13b0c23b8b93feb9778b3310713b079368067686b36a683686b369693),
    .INIT_7B(320'hb80e312b83b126312b03bab8304b97ff06fb1ce3b8b93b0b13ff06fc4783c0c33b1b1351a63000ef),
    .INIT_7C(320'h12023b18e3000ef00513c8593b0b13c18e3000efc0c1300513c859300c13b8b137ac837a78304797),
    .INIT_7D(320'h70a63006936ca637006300693ff06f12e23000efb0b1300513ba583b06e312b03bab8304b97ff06f),
    .INIT_7E(320'h485931061310693407131278378ae37f7937c783787b37a783047977c6e37d793797937046300693),
    .INIT_7F(320'h7a78304797000ef12e23405b3b0613c0b334053358b9312c03584e312583718e300793ff06fff0ef),
    .RAM_MODE("TDP")
  ) \rom.0.0  (
    .A_ADDR({ builder_interface0_adr[10:0], 5'h00 }),
    .A_BM(40'h0000000000),
    .A_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .A_DI(40'hxxxxxxxxxx),
    .A_DO({ _01250_, _01786_[0], _01797_[0], _01668_[0], _01782_[0], _02201_[0], _01306_[0], _01667_[0], _01778_[0], _02413_[0], _02415_[0], _01666_[0], _01776_[0], _01795_[0], _02430_[0], _01764_[0], _02356_[0], _02363_[0], _02370_[0], _02272_[0], _01300_[1] }),
    .A_EN(1'h1),
    .A_WE(1'h0),
    .B_ADDR(16'bxxxxxxxxxx000000),
    .B_BM(40'h0000000000),
    .B_CLK(1'h0),
    .B_DI(40'hxxxxxxxxxx),
    .B_DO(_01285_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/brams_map.v:269.5-284.4" *)
  CC_BRAM_40K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd0),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h13fed13fec93feb93feaeffe713fe693fe5effe113000170009300033000ef0009300013000830b0),
    .INIT_01(320'h23028ef02c230301303483038b303c23334b3fc093fdf03fde03fdd6ffdc23fd113fd0e3fcfeffce),
    .INIT_02(320'h97bcc130006fbc4ef00013302930401300093004130088300ce301003014b30188301c1302063024),
    .INIT_03(320'h6f000e3bacef00093fed13004830046f00d030001700b93bc433000e3bc0ef00013b9c1700093305),
    .INIT_04(320'h030291302883fd003004830000300083000035d483304038808300083ff503004830001300b23b74),
    .INIT_05(320'he30080300d6f00a2301fef05d13fff0303a8301a0301917018b3017e301683015030146703313032),
    .INIT_06(320'h132a093fff3300f63004b3fff13004e32c003020830006f011ef00c13000130758305c830229705e),
    .INIT_07(320'h93008ef00693017930ff13ff703050831fd970d0ef37e13fe517ff093fff1322defff81300db3ff4),
    .INIT_08(320'h031f41701063fff03380173469336693346e338603000030006f01023000e3140ef0019300613013),
    .INIT_09(320'hb300433fffe3fff03001830046f0f0effff9300113000830106f004ef11c930081310083fc6e302c),
    .INIT_0A(320'hb3046e305b03030830466f07b230b8ef011132d513ff8832d56fff4932c66ffffefff0130c017010),
    .INIT_0B(320'h930601300183f068307d97178efffe130bc170809300613004effff13ff0b3004130809300233f5f),
    .INIT_0C(320'h930012300c93006630046301c830009301c13015170086f004e3006ef0011314e1300493040effcd),
    .INIT_0D(320'h3303c130081705c930046fe25ef010130018300083001970162301163010830012301083f8563017),
    .INIT_0E(320'h93ff013fffe3fad130152301cef0081303cef00413fc0930106300403011630018301c03f7617000),
    .INIT_0F(320'h1709d9306ce3ffd130111700093000230069700c630060305b2300093001e3fd183ff0e3fff6ff21),
    .INIT_10(320'h13f209300193001930080300083006970166f01123003ef0109301113004830016f04e3300413020),
    .INIT_11(320'h13014830182301cb302093024970280302c6ffffe3011eff0913011930019300ce3010ef00493f20),
    .INIT_12(320'h0301d2301813078630009301013010830acef0013303493000930001303017004830086300c63010),
    .INIT_13(320'h13009230068301063002130456ffe093019134416f014230198300123fa493f1183001230666302f),
    .INIT_14(320'h330101300123db583011b3015330ff13fbf93fdf6301a930ff13fd06302067000e30109304c13005),
    .INIT_15(320'ha30169300193fe00304093d1967ff033fffe3e016301093fff1300483f790300067f81e3fffb3fc6),
    .INIT_16(320'h83eaeb300483c7db3fdf130df13c8963fe967c9113c7033010e300193fa6030ff93fe067ca0e3001),
    .INIT_17(320'h13fe0a30009300f930000300063fff93c5167000130106701113015e3004130066301563004b3001),
    .INIT_18(320'h6f000934dd6714033ffc630000314c6300d9300cb30016f000a3ff093000670006300033009e3008),
    .INIT_19(320'h1300083ab1e7000230002300c13008031a4670001300013000630002300003000630001330003bc0),
    .INIT_1A(320'h03fbc6f000130c06711813117131368313513133231323312993134631289312103fd81300063ec0),
    .INIT_1B(320'he70001300c13013230012300e13c20830006700b1300003f00830401300067000130ac63b8413000),
    .INIT_1C(320'h8324063faf03285930a0132d563fa993001932fd8325823fb42300023000130006f0131300ee3010),
    .INIT_1D(320'h9700023f00130026f00c93010e300183000e7f0013f0023095830016708a13010830081322003fe5),
    .INIT_1E(320'h670011300a83205ef012230122300f23c202300b2300023f00130002304003080932792300883003),
    .INIT_1F(320'h131bd0311583fc99300a631cd9301293f29130138300123f8623fa52324d1304583fc08300097012),
    .INIT_20(320'h6f13ce3001e71e91304be30c083095030529300f63fa913f6083012e7fad2300a671b113fb98300a),
    .INIT_21(320'h13010130181301267011130102300063140231181311c8312097124631289312c631301313493138),
    .INIT_22(320'h13010131658304b93ec963000931759304b6344d9300ae301493ffce300e930089300c130138300e),
    .INIT_23(320'h93121930016305593d0d13000130001300d1300e8300063008130136300e13010930180301263011),
    .INIT_24(320'h13008130088300e93008630011300d3300eb3e886300333eea33002631109300c930b193f1793064),
    .INIT_25(320'h8300097ec16360193d343300063e0f931006f001130c1e30436fec8134ede30106f00f930106f00f),
    .INIT_26(320'h230352303323d30230002300023032230002300023029132c86700023fc063eb113000235f113d58),
    .INIT_27(320'hef024930281302c93030130349303c93038130291353113010630001301793036930342302823021),
    .INIT_28(320'h63fe8a300d930041300fb30006300f13000930109300913000ef5619304013c1c130009301c93020),
    .INIT_29(320'h67ff4134fd0300113c9083000030008301403515830008301203ca0830000300083004e3ffce3fff),
    .INIT_2A(320'h23fd423001234c123c5c230002302f230ff23fe023000230142305e23000134e96f6241300013055),
    .INIT_2B(320'h63479935b48300063fc99348963c280300013fa1130012349d93c348300063f15930088340823035),
    .INIT_2C(320'h8300c03008830000302a83361030018340a03000831688300003008831841300063ff0e7fbd83001),
    .INIT_2D(320'h13000933fd1301013bec130009300c130089341513bd46f0009300013000674291301003bd013000),
    .INIT_2E(320'h67000b302c83001b3fe9930016300093000930006304e13000170209300a13fee930049300013020),
    .INIT_2F(320'h9300063001930009300063fc06ffce130006f00f1300a6f00213001130206ffee130001300113000),
    .INIT_30(320'h63064930008303493000630006f000b302113013b30326f029e302893fd08300033fc13300063020),
    .INIT_31(320'h63000630006f00013000e300093000630206f00c130f1b30046f00c9300013000130381300063009),
    .INIT_32(320'h9300063fc49300063001930099300813ff013fa11300413000130306301c6302093024630286302c),
    .INIT_33(320'h6fa98e300093fe0e30006f000b3fdd330006300413000630001301093004970081300c9300993fcc),
    .INIT_34(320'h9300c930006f03813f386f000130006f00913f8013000632a9930006f00813001130136301293009),
    .INIT_35(320'h831f96f8b0930002300093fd2130048300167215b3a5c83000b3a3c9300093000970046300893029),
    .INIT_36(320'he700013800830006f10193f0013f00efef013000930201300c6301093014930189701c63fb393001),
    .INIT_37(320'h6f000e3110e710c13185039d883000b39ac6f000130006f00093fed33fecb3001e300413000e3c00),
    .INIT_38(320'hb3000b300033000630001301c1321993021130008301c03fd0930009300063169939c8630009300a),
    .INIT_39(320'h130001300a6300163fd91300b13f001300c63115b399413000ef00a13000930309302c13131339a0),
    .INIT_3A(320'h6f0001300c130006301c93195e30211300b03029930006f01c9300013000030286ffd0930f113988),
    .INIT_3B(320'hb303093024930289302c130891394c13000e3020e30001301c1316de3000330046f0201395c13000),
    .INIT_3C(320'hb3001139d08300003ff093fc59304d63924930006300093774930001300c130fd13de56f00ab3000),
    .INIT_3D(320'h930386f02a93001930341303313032130296f0211302813fc09306d63010639d8930009300c63035),
    .INIT_3E(320'h6f0851300be3000e701c1300083000e3000e77d413040839dc6f00093028e302c93030930346303c),
    .INIT_3F(320'h130006f0001300c630009301ce30591300b03000930046f0c09384c13000030006f00c930009301c),
    .INIT_40(320'h9306033968b3000630001300c630009301c630219300b93000930081304f13004130026f0a0137e0),
    .INIT_41(320'h6f001930136f02b9302cb300db304e93001e30049300213000930006f7f0130001300c6f00a93004),
    .INIT_42(320'h8302c6303093034930383303cb36cce390c9300083fe5e3004e701323ff113002830136ffe593001),
    .INIT_43(320'h93030130346303cb30383302a13001e3034e703313032830296f0211302863fc0e3000e704013028),
    .INIT_44(320'h1300c630001301c137101300b130009301ce3000930006f000b366013040938b433000b30286302c),
    .INIT_45(320'he3002e70200388c83000b30001300c6f0001301ce36e4e700b13000830046f040e3898e700083000),
    .INIT_46(320'h1302c83030ef034e3038ef03c235cc137fc6f000e3020b3000e3000e701c136b413000830086f04f),
    .INIT_47(320'h67820130000300a1300283fe5ef00d130019300e630009300eef00213fcf23000230001304067028),
    .INIT_48(320'hb300c630006301c636101303313029230212300b23028230002301c23000230002303223fc013574),
    .INIT_49(320'h1300803060937d883000030008300c030008301c835e40300b1300083004130a0337f42300023000),
    .INIT_4A(320'h63000630007300e630006300093034130001300193040930006f70c13000230002301c635bc67000),
    .INIT_4B(320'h6f0383303cef480137e82300023000b37d46300063fd333004930046f00133000234ac23798b3000),
    .INIT_4C(320'hb301c3300013000130296f0002302823fd0e3454637e4930003300aef000130409302cef03013034),
    .INIT_4D(320'h33000b30049304f1300193020b34b81300093000b300c930001301c134f0b3021b300b33032b3000),
    .INIT_4E(320'hb3000930041300013030330203302433028b302cb33d81378433000130203300033000b301cb34c0),
    .INIT_4F(320'hb3032630006301c3300093000630296f0002302823fd0e339c3375c330009300a93fd913dcce3000),
    .INIT_50(320'hef01c23408130006f0043304f3300133020b3400b300093000ef00c13000e301c93438230212300b),
    .INIT_51(320'hb3fddb334db300033fff6300093030e302093024930288302c133201356033000ef0201300013000),
    .INIT_52(320'h130216f00b93033930006f01cb3000b300033029b3000b302813fc0332e4136c06f000b300ab3001),
    .INIT_53(320'hb3000b301cb334cb300b33000e3004930801334013000e30009300c33000ef01c1337893034ef032),
    .INIT_54(320'h33000130001300c1300a3301c13318b300b37000b30089308f93002b3060b74a46f00093000b300c),
    .INIT_55(320'h1303cb31fc336241300013020130001300ab301cb32e4330001300c9304f930009300333020b363c),
    .INIT_56(320'hb300113f0013fc9137e8b3000930009300093000930006700033040330281302c630303303413038),
    .INIT_57(320'h1300bb3033930001301c1300093000b3029130001302813fc0b31a0b36cc130001300a13000b300e),
    .INIT_58(320'h9300b6700013004830af0300083001ef0602320013000130006f00c130006701c332383303233021),
    .INIT_59(320'h3300c9301c031cc3300b13000330081306f13002030206766463000330009300c970001301cb3200),
    .INIT_5A(320'h63000b300c3302f130031300063040b302c130301703413038b303c930e4136406f0001302013000),
    .INIT_5B(320'h6706813061e3f80b3f0d930000300033000130001300033fb9136080300013000130001701c33180),
    .INIT_5C(320'h830000303cb36309300093048b361483000b305493f0c83000b337d9330093bc0b30001307283069),
    .INIT_5D(320'h836ac03000b30009369093000b300cb3ec413000830188367cb30009302493664b3000330309364c),
    .INIT_5E(320'h83e6c03000b37c1936c493000b37cdb3e841300083b6c837ddb36b893000937e9b3ea033000937f5),
    .INIT_5F(320'h936fc83000b36f89300093020b3004b3791136f083000836ecb300093032937a9b36c833000937b5),
    .INIT_60(320'h2370c230002374113df8930001340d930002300023759b7720330001376537710670006f020b3775),
    .INIT_61(320'h236dc2300013c309370513dbc930002371123dc8b70003371d13dd46f000233e9670006300003735),
    .INIT_62(320'h930001372063000b74786f6c9136fc17000936d563d8c930006f6e1236fc670006300003dfd236f5),
    .INIT_63(320'h6f00013a84170003300c330109368d13d44630001304093030b74986f0001304017030936b13372c),
    .INIT_64(320'h130ff1702893fc013f9d13649b36c423000136b86f0001365d176dc9300033000b3b08930101300c),
    .INIT_65(320'h93000b70001300013ab4930ff630006f0001301713036170328302103035ef03413033ef02923864),
    .INIT_66(320'h23000137ec370ff2300f93d8003000233e58300013076b700a3730c67000132dc6700033fe933040),
    .INIT_67(320'h6700013000670401301c1302083024ef0282302c1303017034930381303c6300083fe923040031c0),
    .INIT_68(320'h1304093006b7000ef0200f0006377c130ff930201338913000230002300c2337d2300b3700413000),
    .INIT_69(320'h13728030ff03138830006312d9304013001b7fedeffd70f0406300113f4d930043739d6300a93004),
    .INIT_6A(320'h6f6e8b30ffb34c1b3b781300083040b32c0930c06f0e093fff23fe9b300d9300d670401300083000),
    .INIT_6B(320'h130ff63009b72806f012b3001b3020b3fe91304083000b300a930046f2b99300023000b300093000),
    .INIT_6C(320'hb3c8493000b3000b3020930379300113020630009300a9302f130502300123ec5b72cf1300123924),
    .INIT_6D(320'h1300013fcd6340193494930009300013000b7f8d03419efad00f00093f8023037e3fc91304023435),
    .INIT_6E(320'h83ea0030008300ce3012330009300f3300633ec0130001300a0300033614130ffb3880b30ff93f71),
    .INIT_6F(320'h2300823fe023fbd130016700d130126ffe99304093e8d930006f0009300c9300093000675e0130ff),
    .INIT_70(320'h630140301c8302c63000930189302893fff130c82300023000230002300023000230012301223009),
    .INIT_71(320'heffff1300b1700aef00f930281340b13001170006308063008130019326d33020ef007130000f010),
    .INIT_72(320'h130001300f6700113000832c91300c83000030128300f033740300083000030008300c0308d8300e),
    .INIT_73(320'h13000e300113000effd5131d11700893000630009302023010b3014130180301cef00023fff93fa0),
    .INIT_74(320'h930ffeffff13720930ff6f740130ff13fa91300f6f001ef000132611700cef000130121700f9330c),
    .INIT_75(320'h130006303b63f0c93000e3f90e700013fee8304063000839a4630ff9372c630ff83720330ff1372f),
    .INIT_76(320'h170009305ab3059930581305723056230619305523054130536f06813f08ef000130011707293069),
    .INIT_77(320'h13000ef02a1304d1700063074130ff170ffef061930001301823028230092301b23020230001300b),
    .INIT_78(320'h930010300a230ffb70166301523000930052307e130602300423002b7000ef012130ff1702aef041),
    .INIT_79(320'hb33ec130003710def01703fff131201710e230ff13600b7ff3e360093ff6230ff23fff23ff723058),
    .INIT_7A(320'h9300037000ef0120f000ef00013fe017250ef0ff1300e17010ef020ef0003300cb3000b300c33002),
    .INIT_7B(320'h93ee06f020e33a01301c83d748300083f6583fd9630086300113f79930041301603003230002368c),
    .INIT_7C(320'h13020b7fe0e37889300883000b3fff93ff7b379c63001b302083000ef000230006f00093d5c33000),
    .INIT_7D(320'h1304d1707fef04eef34d33089b3fe5b3016b375c33fff1300837000efe800301c13d181700023e9d),
    .INIT_7E(320'h930009301c130206f0001300c13e2017097030018300e03d008300003e408341883018032edef085),
    .INIT_7F(320'h17c64ef0001351cef0172300b230002340b1301717fff9302013e001301c23e0f230ff13e196fc39),
    .RAM_MODE("TDP")
  ) \rom.0.1  (
    .A_ADDR({ builder_interface0_adr[10:0], 5'h00 }),
    .A_BM(40'h0000000000),
    .A_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .A_DI(40'hxxxxxxxxxx),
    .A_DO({ _01251_, _01795_[1], _02430_[1], _01764_[1], _02356_[1], _02363_[1], _02370_[1], _02272_[1], _01300_[0], _01690_[0], _01688_[0], _01685_[0], _01673_[0], _02104_[0], _01901_[0], _01803_[0], _01671_[0], _01787_[0], _01799_[0], _01905_[0], _01378_[0] }),
    .A_EN(1'h1),
    .A_WE(1'h0),
    .B_ADDR(16'bxxxxxxxxxx000000),
    .B_BM(40'h0000000000),
    .B_CLK(1'h0),
    .B_DI(40'hxxxxxxxxxx),
    .B_DO(_01286_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/brams_map.v:269.5-284.4" *)
  CC_BRAM_40K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd0),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'hffb0b0800500c85ff00b900002000500c8554000f05050003500b0517406b000000c8508005007ac),
    .INIT_01(320'h19b80bdff000b800040500bcc1840b0078016407241051c12c2012b8dff038120ffc0cf7b187c000),
    .INIT_02(320'h0003500406d5ff049ff001b0b004851c10620106004070c12740504007c516787241270000b2051c),
    .INIT_03(320'h89ff0f6be8c800001b8b0800500c251400080c2c0004c0000b18b0ba0c8aa80004c5050003518585),
    .INIT_04(320'h60129009053c12d4012d4412c4812c4c12b5012b5412a5812a5c12964124681246c120ff00900400),
    .INIT_05(320'h60b001c12b69ff01612e5000001b0b007c5007250472700047164078fb76201271c12b0008070101),
    .INIT_06(320'h00b86015850b40c2bb080bb0bffb0b365fc2012b1c125d9ff028000ffb0b08005007a5dc7a700047),
    .INIT_07(320'h00c05c400000c05ff00c20005007ac7c7a70004798000345050003500b8500c064800000c050b405),
    .INIT_08(320'h24c2c0004c38c9230d2d0004d00c0b00b0cb8b7e2012c1c12bc9ff036120f9b98b4000ffb8b08005),
    .INIT_09(320'h0bb050b406765f42012b1c125cdff05800001c8c2000500d25edff06c000ffb8b0800500c25d7b78),
    .INIT_0A(320'h0b40b385f22012c1c12545ff01612e18000ffb0b0800500ba549ff0014c4e5ff0ec0008850500035),
    .INIT_0B(320'h00b8520005007ab707a7000478c0002850500035ffb0500b863c00000b850b40500b06015850bc0b),
    .INIT_0C(320'hff0060b724ff785207c48d51c08727100064c707fffe731ff0e0b18ac000ffb0b0800500b85bc000),
    .INIT_0D(320'h0bb0b04b0bfffeb0659571ff05400007005007a5047a7000470f7242d590047260b724007250d596),
    .INIT_0E(320'h0050500406205040050b2a120e000000405cc0000040500b0580c182012c80b901c12bdcc2c0004c),
    .INIT_0F(320'hfffeb067978d7863cb0b0002b00007807a8fffe70f758007270f724017878f68604726807cac1ff0),
    .INIT_10(320'h2000500d050000c00c0b007ad387a70004769ff01712ea4000ffb8b0800500c2579ff00fb0b7cb0b),
    .INIT_11(320'hdf78700447007801240700484fffe42012939ff0e0b98640000800500d05ffb8bf8c987800001c8c),
    .INIT_12(320'h004a70e4a2007872f7480178709007044a7cc0000f5050679700405ec505fffe5044a7407884070a),
    .INIT_13(320'hff60607300005830060e00503d1ff000007000072dff00f4a4044a70f4a6017870c4a70f4a00f754),
    .INIT_14(320'h0d303ff60607300005830e5850e303ff607ff0060b56a01006005032060c00080e06160158501303),
    .INIT_15(320'hee78f0158501787005c700507000800d605e06160d6140158501505005c60054600080e06160d585),
    .INIT_16(320'h007c70e587007c60e507ff606000072060c00080ff5050a785e071c01787007c70050700080e0718),
    .INIT_17(320'hff606ee78f0178701585005c70060e0050700080000050008000785e069001707007960e6080f687),
    .INIT_18(320'he9ff001787000800a78500716007c70b786005070b505f1ff0e078f01787000800c7940c786e0714),
    .INIT_19(320'hff5770c127007000a1260112ee0101085270008000705ff777007080051000557607060177702547),
    .INIT_1A(320'h025c7a5ff0ff0070008020101007051c120ff0070e7810d767040060c51408006027c7ff00620552),
    .INIT_1B(320'h00780ff575005040112608124f0101045a70008010101081240c120ff00500080ff0052071002777),
    .INIT_1C(320'h1c1200051e0044500004005040078a027f7ff004025c70812c0112e0912ae0101cdff0ff475c0548),
    .INIT_1D(320'h000372f12ac0101c5ff0ff004c05560c12500780014040b126045a70008020101141240048518124),
    .INIT_1E(320'h00080401011c120dc0000c1263112e3012c2e1282d1260112e241062c124007a5005052b122e07a7),
    .INIT_1F(320'h00485181241c120ff0042079c027f70000400504025c70112e0912a0812ce0101007a59c7a700037),
    .INIT_20(320'hb5ff0a055e007800a005e0510045a700445ff00400554014040c125007800b126000802010114124),
    .INIT_21(320'h0070500507ff6760008000005105a0005840e7a016007147a70003720792ff607007860050825637),
    .INIT_22(320'h3000502507007470100611798000062d008ad7822b006e0682e0786e0696056b6f77860170700747),
    .INIT_23(320'h207e7ff7870f8fa3900800005027071000600708017470051aef6757151e2056578008007458a79c),
    .INIT_24(320'h017070070800747026e600804007850a7b80f5070081a2c5052c5384c7faff7f7d0787ff7f7da787),
    .INIT_25(320'hf07a7000370068c026f60a00500784016f78dff00a0068061a99ff008006a06106dff000006b5ff0),
    .INIT_26(320'h17126161281512a1412c1312e28124211263212029122d010100080105a000584ff0050e7a022007),
    .INIT_27(320'h1d000009050048500a86004060900c1f45a0060a2700b00684a07960058900504006f71912218124),
    .INIT_28(320'h15be6f3a0f3098901a0a1698913cf400589005040090b0048cfd00000a860048500406ff57900905),
    .INIT_29(320'h00080301011812a00a050412c0812c0c12b1012b1412a1c1292012924124281242c120a8c74b7a96),
    .INIT_2A(320'h5a120591225812457126561285512a5412c5312e721206912268124611269010159ff0100040700b),
    .INIT_2B(320'h78c900258b015cc185180158b20504005c52500c000090a124006040452a40780027f7025473b12e),
    .INIT_2C(320'h3c12d4012d4412c4812c4c12b5012b5412a5812a5c12964124681246c120ff0094055400a8008125),
    .INIT_2D(320'h090036a00868008740056c0071f00500004000090000d8dff000b850190900080701016012900905),
    .INIT_2E(320'h007800c787007a70c787027974ffe4ff7f7e0c87485e834606000361000f7f00f0a0062e00e2a00e),
    .INIT_2F(320'h404722f36aff7f7d0c8788f66ddff010464e5ff008464edff0044640246440000104541041401464),
    .INIT_30(320'he029a04484004a7404723cc9c9dff00f989204642d9897800080c9401b8b00bcc0fd0d2dd0d0028e),
    .INIT_31(320'h7976a8ec8451ff040464a0792404771dc9a65ff0284640f009b9ff000789104541041420464007cc),
    .INIT_32(320'h07484807909f70700796037b79b70720ce70000d1045410414bf47400d5a8fc8e4c007b1c8290c8a),
    .INIT_33(320'h95ff00fc8a7a0070ac8e24000169891690608b120000400402084749cc8c0002c0700b08484f84f4),
    .INIT_34(320'hff7f79dc87d9ff00078d99ff080464a1ff000464004640078400477b5ff080464004640078480477),
    .INIT_35(320'h004ac5dff01810c0f10c044840100b004a7007800d787007a70d78702797c4686000262f6ec12006),
    .INIT_36(320'h00a80200050812525ff000d840050b79ff000c8500d05ff00d0079440477d8c8c0002c00c960448d),
    .INIT_37(320'h11ff0e055400a8001404007c50812508c87e9ff00098405ff0004090898912989e8b66ff40440546),
    .INIT_38(320'h0e5850b0050a037805de10a5a1079aef4770848b044a5004a5f84f40748480780004778078c80477),
    .INIT_39(320'h10414eea7400c961add41045410414fea74e070a1b50d40a7745ff000d861810d0a00600a6a0a005),
    .INIT_3A(320'hd9ff018555185150078800477e07860448b004a5004778dff01f5550448b004a57000000d0410454),
    .INIT_3B(320'h0f03706477000040000d1045410414ee47460d146070601777064576071c0b567cdff01055510515),
    .INIT_3C(320'h0b5670848b044a5004a5f84f407484a078400477c0780804770a0061045410414ef474180000f484),
    .INIT_3D(320'h78007a1ff07800c10006104541041410464edff010a5a1079ae9477a0d0c00784017f70645700794),
    .INIT_3E(320'h99ff0029094054c00a8000c85081256054400a80250050812585ff0100068fc8610006580070f71c),
    .INIT_3F(320'h10515ddff0ff5750078600477e07860448b004a50047765ff0000050448b004a551ff00000c08006),
    .INIT_40(320'h009841b48d09984134d800d8d0078c014778079a08477000040000d1045410414e8474d1ff010555),
    .INIT_41(320'he1ff000d84a9ff0014840f48419034004878078c1047700a0400d840dff01041af94746000000487),
    .INIT_42(320'h081256078210477007840f48909904f37c2017870c1276054a00a800f1262000508125d9ff000d04),
    .INIT_43(320'h1810c00d844fdce12d071a90d029092054400a8000c8508125180000190900c964054200a8030005),
    .INIT_44(320'h2d0050040420505004740b5751f7d51e417c07860647780000136090060900b0412d860998960414),
    .INIT_45(320'h8055200a80007c50812508c87ff4048dff001909a054800a803000508125c1ff08055400a8008125),
    .INIT_46(320'h101010c12004010e050e5401001126f0101b5ff0ef044129876054c00a800190920005081258dff0),
    .INIT_47(320'h000801010108124004050c120ddff00d005000050f4180a00748010005040112608124f010100080),
    .INIT_48(320'h2c57700708406986059400589005041712e361203512234124331262912a2112e321282812cc0101),
    .INIT_49(320'h4010130129009051c12b2012b2412a2812a2c1293412438124004053c120000092c4540f72000722),
    .INIT_4A(320'h007080051e01000006942061e0060a0060b0068a0070900584b9ff000004007220a7200070600080),
    .INIT_4B(320'h51ff00a954a800000a050f9a20a9a00b7f700988207120d7f7ff6877dff0349540f722007202d5f7),
    .INIT_4C(320'h0e41710707200070180865ff0129a2089a060988107fa1e0070ab88fc000009050050b0800000685),
    .INIT_4D(320'h09b070e7e701a961fad7017970e4e41f7d7014940e5e5015951f4d70000409764109550e91710454),
    .INIT_4E(320'h0c705006841f454ff8080e5870d4b6147770d486167761f4570e404017370d4040ba040eb36086ea),
    .INIT_4F(320'h0a7f700988407100c7f7ff607c069a6dff00b9a2099a06098c0f909086e401a96017971fad98081a),
    .INIT_50(320'hd00000d1260060521ff00a959087e40a4540f9170a787200078800000b054fb0201007009a20f9a0),
    .INIT_51(320'h0e49410456104d510707306e01f006ee8060000a004070c12520007215080a905c40000048500509),
    .INIT_52(320'h0068599ff0000050000aa5ff00a4d40f7670e4970a4570e41a015051070740007c9ff00e4170d4e4),
    .INIT_53(320'h0d4e410955104560e91410707ce804004072000701808507e41f0070aa8840000009050050a4c000),
    .INIT_54(320'h0e6060800603717017370e7f7007070f557001070d78710007046960d5360010649ff00000a0e417),
    .INIT_55(320'h017d60c7d70e5060171702005017370c7f70e6860c7d70d6060400602696016b6f07f60d7070c7d7),
    .INIT_56(320'h0e7d70371701737ff7f70d55704696016b6106d610516000800e5050d70700005006040f50501676),
    .INIT_57(320'h015750f607017d702006ff7c5037f70e7d70171701737037f70d7060e7d702717017370f7f70d706),
    .INIT_58(320'h0050700080201010c125081251c120ddff00112e08107e0101edff000007000800e5050d7072f505),
    .INIT_59(320'h0a74701787007270e687027170c7470851508557007c6000800e0440f5871068600026000050b785),
    .INIT_5A(320'h2058e0e5852c707f8006035d75186c0e688bc60600026070080b506ff00700507c9ff01055510715),
    .INIT_5B(320'h00080ff7c5cd51c0f747087d7007270e60702717ff7770f74701505007470050794606000260e505),
    .INIT_5C(320'hfa747007a30f60702797ff7f7117c7f97470f8c8087d7008a81160802898ff8f80f8c80870700748),
    .INIT_5D(320'hfc747007a30f60702797ff7f7117c7068c808353fb747007a80f60702797ff7f7067c711343088d8),
    .INIT_5E(320'hfe747007a30f60702797ff7f7117c7068c808353fd747007a80f60702797ff7f7067c711343088d8),
    .INIT_5F(320'h088d8007a70f60702797ff7f7117c7068c808353ff747007a80f60702797ff7f7067c711343088d8),
    .INIT_60(320'h0d7a0ed7aeea7aa107070c7870078701006007a2007a4000272e50550707000c700080a1ff0117c7),
    .INIT_61(320'hed7aeea7aa107070c7870078701006007a2007a4000272e50532007f1ff00d7a0000800061400726),
    .INIT_62(320'h66007ff5762f57001007c9fe0cc50500015005050a7eaff007f1ff00d7a00008000614007260d7a0),
    .INIT_63(320'hd5ff090505000152c5560f5050a5970a5552f570660061455500007a5fe0b0505000150a5552f656),
    .INIT_64(320'h64505000150050500586006040c58608124f0101b5ff07c50500015005052c5d60f5850a5171e555),
    .INIT_65(320'h03787020071f7d5015571f5172058211fe01010154505000150c120081244dff00040531fe001126),
    .INIT_66(320'h0e52055707555570e52208787005270e520087a6aa70700007aaab70008001505000800e5450f575),
    .INIT_67(320'h00080000050008010101010050c12091fe001126dc5050001500505f01012d786007a70e52200527),
    .INIT_68(320'h0000700004aaab6d9ff00005068792aa70700007025d40050909122011261212008124aaab7f0101),
    .INIT_69(320'h0048500129081240c12068714556860000755556adff000050687965570700007555574871eaa686),
    .INIT_6A(320'h89ff00f4840f0370d78701707007a70f907027178dff0017870e6a00d90602796000801010104124),
    .INIT_6B(320'he0101ef5e8001077dff00f4840f0370d78701707007a70f9070271785ff0017870e6a00d90602796),
    .INIT_6C(320'h0d506027960d7c70b7f71f857017d61f798a06040858501007000070912a0112e000d5025d40812c),
    .INIT_6D(320'h017d71f7986060208585010070000600005000d50c126b1ff000050005040c126c871c017070e6a0),
    .INIT_6E(320'h14124181241c120cd4120e505016860e0370e6871075710717007270e487027970e7c70b7f71f857),
    .INIT_6F(320'h331262912a2812cc01010008000005a9ff0107d7107970178765ff0107d710797017870008020101),
    .INIT_70(320'he0784006ab046a7e0688025d4006890060c005041812c1712e361203512234124321282112e1912a),
    .INIT_71(320'hf9fe0b050500015b1ff00040502496905050001520b02d449c0000a0000a1603cc1ff00100900050),
    .INIT_72(320'h00a050291600080401012412a00a851412c1812c1c12b2012b2812a2c1293012934124381243c120),
    .INIT_73(320'h02496c99100190931ff0fc50500015004050079a119170a7a00c4070050a0c126a1ff00c12600c85),
    .INIT_74(320'h02a1b31ff00090500c85cdff0000090100a0100b25ff05dfe0145050001515ff0e05050001500405),
    .INIT_75(320'h00b8600c0c0079e11a170051a00780009060c9a60078a089a70098e01a8a2b902005251740500509),
    .INIT_76(320'h00015005051350900584005042912228124f05891312ed0101c5ff001a0a95ff06c5050001500405),
    .INIT_77(320'h004857dfe02c5050001500a962c5050001595fe00068a00609161281412c211261512a3212040505),
    .INIT_78(320'h00407107a90d7a600027809120d7a4010060e7a0ff007007a2007a40002769fe0285050001599ff0),
    .INIT_79(320'h2a4b5805052faf505fe0107aad0505000150e7a60100700027ef9f6107870e7a60e7a40e7a20e7a0),
    .INIT_7A(320'h010070002755ff000050c9fe08050500005d5fe0ac5050001505ff080ff02a4850d0060c93614906),
    .INIT_7B(320'h015f740000e89f6104040c427084270442700427c0a9c205920000b00a05024da107290f7260f724),
    .INIT_7C(320'h0100700027d459c01585007a70f407027973457713b040aaf70c12559ff00b126d1ff0015d50fb0b),
    .INIT_7D(320'hcc5050001525ff0a0ff02a4852a4b50d0060c93608906805052faf525fe0107a404505000150e7a6),
    .INIT_7E(320'hffa0a0100900005c4fe03010180505000051012b1412a1812a1c12920129241242c12028124f4fe0),
    .INIT_7F(320'h00015a1ff00040584fe0131260912a0112e7c50500015005050050900584121280812ce010175ff0),
    .RAM_MODE("TDP")
  ) \rom.0.2  (
    .A_ADDR({ builder_interface0_adr[10:0], 5'h00 }),
    .A_BM(40'h0000000000),
    .A_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .A_DI(40'hxxxxxxxxxx),
    .A_DO({ _01252_, _02104_[1], _01901_[1], _01803_[1], _01671_[1], _01787_[1], _01799_[1], _01905_[1], _01378_[1], _01786_[1], _01797_[1], _01668_[1], _01782_[1], _02201_[1], _01306_[1], _01667_[1], _01778_[1], _02413_[1], _02415_[1], _01666_[1], _01776_[1] }),
    .A_EN(1'h1),
    .A_WE(1'h0),
    .B_ADDR(16'bxxxxxxxxxx000000),
    .B_BM(40'h0000000000),
    .B_CLK(1'h0),
    .B_DI(40'hxxxxxxxxxx),
    .B_DO(_01287_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/brams_map.v:269.5-284.4" *)
  CC_BRAM_40K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd0),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h0613f05130069300993ff0ef6051308593084937f463f049300793010630f0ef605130e0ef005130),
    .INIT_01(320'h5613086138f46300613087b70e0ef005130151708593056130961308063d0913087b3ff0eff05936),
    .INIT_02(320'h24830240302083f0513be0ef00513015170e0ef005130151700593d56130e0ef0051301517005930),
    .INIT_03(320'h3537f35b7f84635f7930061302683036370f06fb05130e0ef0051341517f806760113f298302903f),
    .INIT_04(320'h230300c630f7930879302803027830806709c630f693088630a7830089300513007130c717f85930),
    .INIT_05(320'ha583c061308793cc797086935a82303637036b700713b37b70f06f02023c04230083302023028030),
    .INIT_06(320'hc717026f30f06f0a4230771340713fa703c20230470308733fa70358067f04630a70308663aa7030),
    .INIT_07(320'h8067090e34051302683f8067022230c503af79308793506b3e8ee30268308263027833f693007130),
    .INIT_08(320'ha603a00630761302673a7713087130a68308793bc7970806703533b05330a503fa70348793fc7970),
    .INIT_09(320'h14e34a60308067b10730a62308623f86b3482630a583035b709863fa58349073f75930267300ee3f),
    .INIT_0A(320'h37b70a823ba703037b70ae23cc7970a4234c797fa4230c7970a623bc7970f06fea023437b7d80670),
    .INIT_0B(320'h011302083090730e793927f3080e740513d859300597f26230011328a630a783027970aa23007134),
    .INIT_0C(320'h1517f059300113ff663007930806709ee30a6831a70308793dc797f806739073fe793027f3080673),
    .INIT_0D(320'h86630f793120230073301693a07133c71707073027f3980670011300513020830e0ef02623005130),
    .INIT_0E(320'hc9170743300493a2473027f302023122230242312623001130f06f00593080670707308067860730),
    .INIT_0F(320'h8a630a783007b3f17933c263005930f0ef005130806700113029030248302403f208301e63f0913e),
    .INIT_10(320'h2a2302c23001130f06f0e0ef005138151709073ff7b30c793297b3f27730f06f07433f0793080e70),
    .INIT_11(320'h1517f0693006130298302903024830208302403fe863f0793292630849300413f2623f282322e230),
    .INIT_12(320'h24030051301517006930561308793007130f0ef07513006930061307463f07b70e06f00113005130),
    .INIT_13(320'h9593f54130579307863007b709c63fd9930893305913c97930e06f00113029830290302483020830),
    .INIT_14(320'hf06f00513f151708693006130879300713ff0eff85b30069300613005b30343300533f85b3015130),
    .INIT_15(320'h0713ff0ef085b3006930061303933085b340533f07b30151309793057130d4930843305413f97930),
    .INIT_16(320'h0693087b3036b308413007b3f2423087330049302223f01134f06ff051301517086930061308793f),
    .INIT_17(320'he06ff0113f0513015170248302083024030f0ef08593005130e0ef02623f05130151700593086134),
    .INIT_18(320'h694cf5b1b03d3d03d3d43d3d02d2d0000a06c380783006120f7267f70200746f020670747507845f),
    .INIT_19(320'h726f020730725002e2e0616907320f726606e6906f4202d2d03d3d03d3d03d3d03d2005b1b0666f0),
    .INIT_1A(320'h61200726ff6520f697406573063200616d06f54f000a06c6506c700632006f620726f0206ff43530),
    .INIT_1B(320'h302502020038300300a0000006d75f79720654d00a6406c650614300000f756f06954f0067074720),
    .INIT_1C(320'h282006c69020430205304220000000783802820f737302043020530422006325f002ef202000020f),
    .INIT_1D(320'h20740707807475f2c65f6974f6320f69770657407320054200297802520067200383006465065700),
    .INIT_1E(320'h73250207302d250000a2646e06d6f0656c06c690612004f490586504c0a0002d000000736d0626f4),
    .INIT_1F(320'h30200207304c2006e69f65530756c020740727206e49000000756c03c200656cf007303a74464490),
    .INIT_20(320'h676ef2074f727206e4900073f72640207407272f6e4903e6806e650203e065720613c07263000780),
    .INIT_21(320'h6c46000000636105f7505f6806c6606575076200654c06553400000656c03830f3a3205243000000),
    .INIT_22(320'h737306464065680666f072610612002032052430747506f43f7263f0000f636106174f2055020680),
    .INIT_23(320'h736902074f7250000000656800000074730206502066072650697406449000740646900000061700),
    .INIT_24(320'h4d4100a20030300302003030030300202004f5200a3a06f690722006f6d020650616cf764106c65f),
    .INIT_25(320'h646422065072770656d00000430300783003030f303003020f5253f203003278f3030f303007830f),
    .INIT_26(320'h656d0657a020740727206e4906e75020740727206e4905d65f735b0746e0635b06575f763c073730),
    .INIT_27(320'h6e4940073072640206e0746107473020744727206e490000006e7505b200727303e7423c2006f630),
    .INIT_28(320'h727206e49f746e0633c032720613c031720613c06d630656d0000036572061200727502074072720),
    .INIT_29(320'h3830030200726400a3a065740632006f6d02074072650694407264020740727206e4907264f2074f),
    .INIT_2A(320'h696606d630656d00a780257803a740746e0202c03830030200726400a7802578f3a74f746e0202c0),
    .INIT_2B(320'h656d0000006e6506f6306e65066660202c068730696606d630656d0746e06e6f0656d0202c068730),
    .INIT_2C(320'h3c5b0726403c20065740656d0006806e65074630726f0490a068740656c03e73f726403c20065720),
    .INIT_2D(320'h727206e4903e6d06e6105b200796c0646103c5b0657a03c20f646402064070730656d03e65073780),
    .INIT_2E(320'h656d0726106f4306d630656d06575076200646ef20740727286e490000006c610796c06461020740),
    .INIT_2F(320'h6d20065540000006574f656d00064f70730726ff6d2006554f0064070730656d0746e06e6f079720),
    .INIT_30(320'h20650725700065072770656d06563f7320065720612006f4300000f6f630656d07373063610726f0),
    .INIT_31(320'h61200694c00000f696c0656de65630732006572f61200655240000f65720656d0636102073072640),
    .INIT_32(320'h727206e490005df5b200725b03172f3e730726403c2006f6200073f69670207906d650656c06c690),
    .INIT_33(320'h206df6620f6f420746ff6c614657340000020741727206e4910000020743727206e490000002074f),
    .INIT_34(320'h202005b1bf0000e6f6d0206de662026f42e000016f622746f065521746fe65720294c22820069720),
    .INIT_35(320'h2f7c0205ff5f2f05f2802f20020200202005b1b0000a05b1b02020020200205f65f2005f5f220200),
    .INIT_36(320'h5c2f05f5f02f2002020f5b1b06d3003c208295f02f5f02f20f5f2f020200202025b1b0000a05b1b0),
    .INIT_37(320'h2820d0000e305b0796c06165065720647202072f792006975f202005b1b46d3007c5ff5f2ff5c2fd),
    .INIT_38(320'h4d20430324303007468072790432002820f6c61067690796f04520f3032031300746827279043200),
    .INIT_39(320'h616807469f586524c20200000303a03a37f35321203046c7506e6fb6c69020530422000000462614),
    .INIT_3A(320'h2d2df3d3d43d3d03d3d03d3d2206df1b4306d310203d13d3df3d3d43d3d02d2d0626406434064200),
    .INIT_3B(320'h305b0554245b1b0000006f62069770000af4d64f4020f09090305b05043f5b1b00000f7369465560),
    .INIT_3C(320'h305b04f5205b1b00a6106420f622d009090305b2534305b1b00000069470204006962f2520109090),
    .INIT_3D(320'h3d3d03d3df3d3d0206d01b740426d01b2003d3de3d3d03d3d02d2df093a05b1b0525305b1b009091),
    .INIT_3E(320'h305bb6c6f06f43b5b1b03d3d03d3d03d3db2d2d0000a0756f06d75f656d06f6ff6f4e22d2d03d3d0),
    .INIT_3F(320'h006406f66f6f6e06e6106f432250af203e05b1b074691313bf5b1b02d2d03d3d03d3df3d3d03d3d0),
    .INIT_40(320'h445b0435b0425b4415b0464f0484f0444f0434f0424f0414f00000073250000002e25f0000f2d250),
    .INIT_41(320'h6c25f6c2500000f6c25074610662a0296c06e28e365b0355b0345b0335bf325b0315bf465b0485b0),
    .INIT_42(320'h6361073650656d00000020200002047830f25780732504269a6c2506c250426906c2506c25f42690),
    .INIT_43(320'h654d000000616502020400000746902020a00000747306d650676e0697802c7004020a7272073730),
    .INIT_44(320'h707307469020200000a42e290000046c6106e65f65534000006d6f06152000000702506120465700),
    .INIT_45(320'h0a64f2f640203a06f720207302020f2070f7461073659654d03a64070730616592020f732f03a640),
    .INIT_46(320'h654d04f4b073650654df0a6402f6403a73f727296174f202040a6492f6403a730727207264020209),
    .INIT_47(320'h004206c2500a2a020640717207375f727502064062610642002a0a064250726906e4904b4ff73650),
    .INIT_48(320'h6c2502d78025780732500000047750252e06c250000004d750252e06c250000004b750252e06c25f),
    .INIT_49(320'hcd240cee40d0080cf380ce9c0cf140cce000a6f04944037470367a00a6f0656b0536404c73000200),
    .INIT_4A(320'hcd240cd240cd240cd240cd241cd240cd240d0b80d02c0d0b80cd24fcd240cfb40cd240cdf00cd6c0),
    .INIT_4B(320'h0404f0404004102101001010010100882002020020200202002020f2828f202002020020000cc840),
    .INIT_4C(320'h020200202402020020200202f42420101001010f0101001010010140101101010414101010210100),
    .INIT_4D(320'h00004000000000000000000000000000000000000000000000000000000000000000000020010100),
    .INIT_4E(320'h0000400000000000000f000040000000000000040000000004000040000000004000040000000000),
    .INIT_4F(320'hd8140d8280d8080d8280d828fd8280d844ed8280d8280d828ed81c0d8280d8280d80c0000000000f),
    .INIT_50(320'hdbb40db700db700db70edb700db700d9f40db700db704db700db701d9f40d958ed7f80d8280d8280),
    .INIT_51(320'h912908108070e7060c6450a50408403063e204201021000000dafc0db700d9704db700db700db580),
    .INIT_52(320'h831809339e62d6072f704294e52b5022520327300210012310f1ef0e1ce4d1ad0c18ceb16b0a14a0),
    .INIT_53(320'hb54b0a56a05485044a4074c7464e6f1401004200344302462ee3de0f3ff4c39c0d3bd0a35a0b37b0),
    .INIT_54(320'ha77a4b75b046b405695066f6076d7f06300161102672436530d58d0c5ac0f5cf0e5eee9509085280),
    .INIT_55(320'hd9ed0c9cc03823428020186100840078a706886058e5048c44c7bc0d79d0e7fe0f7df08738097190),
    .INIT_56(320'hcbdc0dbfd02a1203a3300a5001a7106a9607ab704ad405af50b92b0a90a09969089480f9af4e98e0),
    .INIT_57(320'hfd8f0edae41c4100c6003c03f2c2205cc504ce407c8706ca60ab1a0bb3b08b5809b790eb9e0fbbf0),
    .INIT_58(320'hefbe0ff9f00e7001e5102e3203e1304ef4b5ed506eb607e97f9d49b8d680bd0b0ad2a0ddcd0cdec0),
    .INIT_59(320'h00a1010800e16f0f14e0c12d0d10c0a1eb0b1ca081a90918808f7809f594af3aebf1b0cffc0dfdd0),
    .INIT_5A(320'h1290002b10f35e0e37ffd31c0c33d0b3da4a3fb19398083b90606707046f402505004f20e3030c20),
    .INIT_5B(320'h24c3034e2fc50dfd52c0e54f0f56e08589095a80a5cb0b5ea07256062770521404235132d2022f34),
    .INIT_5C(320'h36f2f26d30d73c0c71d0f77e0e75f097b8f87990b7fa0a7db0440505424064470746600481014a00),
    .INIT_5D(320'h4865f58440a9ab0b98a089e9099c80e92f0f90e0c96dfd94c05634046150767606657016b0006910),
    .INIT_5E(320'h5a54f4a750bb9a0abbb09bd808bf90fb1e0eb3f0db5cfcb7d028a303882008e1018c006827078060),
    .INIT_5F(320'h6c0707c2608dc909de80ad8b0bdaa0cd4d0dd6c0ed0fffd2e03a9202ab301ad000af107a1606a370),
    .INIT_60(320'h7e3606e17f9ff8f8fd90bfba0af9b0df7c0cf5d0ff3e0ef1ff0cc101ce032c8303ca204c45e5c640),
    .INIT_61(320'hb8a4f8832f95a30a5350f48f0c419051ba0612c03096f000001ef000ed1f3eb202e9305e7404e550),
    .INIT_62(320'ha8c009856385c70b5510e4ebed47d741de07148020f20106431d91f2d0707cbd04c2b0d9880e91e0),
    .INIT_63(320'h986cfa8fa7b56b085fd0d4474e4d107172041e40105e020c800df543d63e6cd975c4f0c9ec0f97a0),
    .INIT_64(320'h88087b89e0a50f095990c4230f4b50611605180f003af30ac73d5900dcf05c7506ce34f9400c9d60),
    .INIT_65(320'hf9340c9a28d4334e4a50b51f085890102ae20bc071067419002d3d01dab04c11f7c870e924ed9b20),
    .INIT_66(320'he9500d9c65c4575f4c10a57b095ed0004e030d806162a51f4f5c01a6c9703d2d00dbb098180a88e0),
    .INIT_67(320'hd9fc0e96a0f4fb0c46d095d70a541030e2d0074051ce6615804c6507cf3f2d4901ddf0887c0b8ea0),
    .INIT_68(320'hc9980f90e0e49fad409d85b30b52502086a1010041aa0713c07cc904c5f01de502d730b8d0a8846f),
    .INIT_69(320'h3b8400b120168302615077af047395d29a0e20c5b3b6d832006cad05c3b50d8103d175a8b409822a),
    .INIT_6A(320'h2be0f1b76006e703671467cb0575d0c2fe0f2680a3d2f934409eb10ae270ff9d0cf0b05aa806a3e0),
    .INIT_6B(320'h1b4cf2bda0364b006ddf5767067f10f2524c2c40937e0a3e808ed50be43feff90df6f04acc07a5a0),
    .INIT_6C(320'h0b2803bbe0262f016b904703477950e2360d2a00831a0b38c0be7908eef0df550efc307a6004af60),
    .INIT_6D(320'h7a1404a8205713067850363f006a90930a0a39c0f2260c2b0cae1d09e8b0cf310ffa7f6a0405a920),
    .INIT_6E(320'h6a7005ae604777077e1f265b016cd0836e0b3f84e2420d2d40df210efb70be0d08e9b01b3802bae4),
    .INIT_6F(320'h5adc06a4a077db0474df16f7026610b3c2f83540d2ee0e2780cf45fffd30ae6909eff00b5c03bca0),
    .INIT_70(320'h4ab807a2e067bf0572900693036050a3a6093300c28a0f21c0ffe90cf7f09ec50ae5303bf000b660),
    .INIT_71(320'h0190a5cec9200000818c432c006f805cb04000000198000000ef8d0df1b08ea10be37b2b9401b020),
    .INIT_72(320'h003000020000100000000000000000ffff001a005cec05cec052c405e8c001a005cec00020000000),
    .INIT_73(320'h0cec00000f485804850c0e00300e0000d0000c0000b0000a000090000800007000060c0050000400),
    .INIT_74(320'h11f000000c48f4048ec00cf4f0000048d0048c800da4f0000a48989489400e74c00003487c048680),
    .INIT_75(320'h0f580000204c1804c0c010ccf000204bf804bec013cc0000204bd804bcc014800000204bb404bac0),
    .INIT_76(320'h15b80000104cf404ce8006800000204c7804c6cf0f3000002f4c58e4c4c01314b000234c3804c2c0),
    .INIT_77(320'h5028000029502430006050200000e3501c00010950180000104d2404d1c015c80000104d1404d0c3),
    .INIT_78(320'h5048000850504400001f5040000020503c0000605038f000e0503400010f5030900853502c00001a),
    .INIT_79(320'h018000000031a4031c490000000882505c000870505800085f5054f0089050500000f0504c000010),
    .INIT_7A(320'h000000000f00009000000000800007000000000800002000000000a0000ffe510000040180001804),
    .INIT_7B(320'h00000000000000f00000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(320'h000000000f0000f00000000000000000000000000000000000000000000a000000000f0000000000),
    .INIT_7D(320'h0000100000000090000e000000000000004000000000400000000000000800000000020000000000),
    .INIT_7E(320'h0000f00000000000000f00000000060000000000000000000000000000000000000000000000000f),
    .INIT_7F(320'h0000000008000000000f000000000000000000010000000000000000000000000000000000f0000f),
    .RAM_MODE("TDP")
  ) \rom.0.3  (
    .A_ADDR({ builder_interface0_adr[10:0], 5'h00 }),
    .A_BM(40'h0000000000),
    .A_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .A_DI(40'hxxxxxxxxxx),
    .A_DO({ _01253_, _02202_[0], _01307_[0], _02199_[0], _01779_[0], _02414_[0], _02416_[0], _02418_[0], _01777_[0], _01796_[0], _02433_[0], _01765_[0], _02360_[0], _02366_[0], _02372_[0], _02273_[0], _01301_[0], _01690_[1], _01688_[1], _01685_[1], _01673_[1] }),
    .A_EN(1'h1),
    .A_WE(1'h0),
    .B_ADDR(16'bxxxxxxxxxx000000),
    .B_BM(40'h0000000000),
    .B_CLK(1'h0),
    .B_DI(40'hxxxxxxxxxx),
    .B_DO(_01288_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/brams_map.v:269.5-284.4" *)
  CC_BRAM_40K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd0),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h0001000009000000000509d5f00009000040000700087000040200000a050989f000090f70f01305),
    .INIT_01(320'h00026000070008700004000000f0cf01085000000000900026000140080700005000a90badf00004),
    .INIT_02(320'h0014100181001c1000000ec8f010c5000000ed4f010050000000009000240ee8f00fc50000000000),
    .INIT_03(320'h0f0000f000002070002608106081060f0000fd5f000100e9cf00ec5000000000000201000c100101),
    .INIT_04(320'h00005000f8007f70001700047000070000000206000160000700005000200800505f8700fff08085),
    .INIT_05(320'h0088708006058c700fff08046080e70f0000f000000100f0000fc1f001160006800107000f700007),
    .INIT_06(320'h00fff030000fc9f008e7007f70001700887000e6008c7000e700887000000000700006000e5010c7),
    .INIT_07(320'h000000fef6000000000700000000f700086007f700017000f70fef60000700206000470008605407),
    .INIT_08(320'h00887004060008603000007f700016010c704e0700fff00000000a0040e5000470000704fc700fff),
    .INIT_09(320'h0fce600887000000bc06010e7008a6000d700205080450f000000b6008870bc050ffe60bc000fee6),
    .INIT_0A(320'h0f000080e7081070f00004c0700fff0560700fff0460700fff0460700fff0fe5f080a70f00000000),
    .INIT_0B(320'h00101000c10bc07000170bc0000007000000e08500000000110ff010020709a4700000080e700030),
    .INIT_0C(320'h00000000050ff01002a700010000000fee600887010c703e8700fff000000bc07000170bc0000000),
    .INIT_0D(320'h0000700087000b7000d70002504a8700fff030040300000000001010fff0000c10c2cf000110e8c5),
    .INIT_0E(320'h00fff000f4000100bc000fc00001210009100081000110ff010f99f0000000000030040000003004),
    .INIT_0F(320'h0000700007000f900025002a40000509b8f000040000000101000010004100081000c10000404509),
    .INIT_10(320'h00091000810fe010fd5f0b48f0db05000000bc07000e70fff7000b40bc000fb9f000f40fff400007),
    .INIT_11(320'h000000000000005000c10010100141001c100181002a703ff0008050000500005001310012100011),
    .INIT_12(320'h001810d4c50000000000000a400005000050970f03ff50000000660004f5000100aecf002010d7c5),
    .INIT_13(320'h000a9000a400169004f40400000404001440012700144000c40aa0f00201000c10010100141001c1),
    .INIT_14(320'h0f81f0cdc5000000000900009000050000508f0f040850000000660040b0000a4040a4000b7000a9),
    .INIT_15(320'h000050898f041250000000660000a9040f9040a9000f7000a4000a400164001e400087001e400024),
    .INIT_16(320'h00006000f6000b7000060009600081000d500007000910ff010f29f0c94500000000040000400005),
    .INIT_17(320'h0978f001010abc50000000041000c1000810e55f000040000409a0f000110c685000000000500005),
    .INIT_18(320'h0746606d310203d03d3d03d3d03d3d0000000a78030250207406d6106f720646506f6206e6906365),
    .INIT_19(320'h0452002051073650000a02e6c0726506d6f020670746f0000a03d3d03d3d03d3d03d3d06d3002166),
    .INIT_1A(320'h06f6202c7307272065760756306e6f0796e0206f0000002e790746506d6f0746f020740626107420),
    .INIT_1B(320'h07832000000786c025780000003a700642006f6d000000656c0636e0000000a740656d0000006e69),
    .INIT_1C(320'h0786506465061660524304f490000000a290302506465061700524304f4900000000000002000000),
    .INIT_1D(320'h072700636506520062200756e06e6f06c6c0206d07379065680000a038300746f02c780252007463),
    .INIT_1E(320'h0000a0202d034320000003a730616d06320062610617602c530422007469000000000000a2e0656c),
    .INIT_1F(320'h0257806f7406465073670747400065061760636506f630000003e650617607364000000252006e65),
    .INIT_20(320'h068740656c0636506f630000007365064610636506f63000000746706c3c07373064640206300000),
    .INIT_21(320'h0737500000065680636407063073750000006c610736402074000000736400078025200334300000),
    .INIT_22(320'h0732006572061200742002074070200666f03343020650706d000630000006568063200616405043),
    .INIT_23(320'h068200687406e69000000706c0000006d65079730687406f200696606e650000006e650000006563),
    .INIT_24(320'h020200525303030032780303003030078300204d000000736e06765079720656d06c620696100070),
    .INIT_25(320'h065720613c0746905f6d000000203003031020300303006678020200430a03030030200303003031),
    .INIT_26(320'h05f6d00000069730636506f630007406f630636506f630000007a690205d0756f0203e06c610203e),
    .INIT_27(320'h06f6300000073650646106f6906e69065640636506f630000005d7406f6303e6303c200736407970),
    .INIT_28(320'h0636506f630003e0756f0203e064640203e064640207005f6d0000007373064640656306f7306365),
    .INIT_29(320'h0786c0257803a31064610746e06e6f079720656d06e650666600032064610636506f630003106461),
    .INIT_2A(320'h0696e0207005f6d00000038300302006e6506f630786c0257803a3206461038300302006e6506f63),
    .INIT_2B(320'h05f6d0000002e740746e020740726506964064650696e0207005f6d0002e06574063200617306465),
    .INIT_2C(320'h0616d0203e064610747305f6d000000746706c20065720636e0005d0676e05b20073650646106461),
    .INIT_2D(320'h0636506f630005d06f640723c05d3e06e6f065720203e0697303e720613c0656505f6d0005d07a69),
    .INIT_2E(320'h06f6d020650706d0007005f6d0000006c6106d6f061720636506f6300000065750762006e6f06572),
    .INIT_2F(320'h06d6507473000000747305f6d00000065650207906d6507473000000656505f6d000000657406320),
    .INIT_30(320'h0646107469000000746905f6d0000006170073730646407970000000797005f6d000000656302079),
    .INIT_31(320'h0617607473000000747305f6d0000006170073730646406461000000646105f6d000650707307365),
    .INIT_32(320'h0636506f63000000337205d320205d05b2007365064610746f0000006e6f065720726f06d2006261),
    .INIT_33(320'h0655306f720746f0000006f620697200000033720636506f6300000032720636506f630000003172),
    .INIT_34(320'h0202006d3100000079720654d06f720746f000000746f0000006f620000006f62000000465306c61),
    .INIT_35(320'h02f5f0207c05f5f020290202002f200202006d310000006d3005f5f05f200202005f200202002020),
    .INIT_36(320'h05f5f05f2f05f5f0202006d310000a05b1b0203e02d2005f2002f5f0202f0202006d310000006d30),
    .INIT_37(320'h029630000000a6d01b21069730202c06177061680756f0646c0422006d310000a05b1b07c2f05f5f),
    .INIT_38(320'h04c2d0353102d3703220067690706f029630000a074690442d06a6e0343202d3203220067690706f),
    .INIT_39(320'h03a310732006720074690000000a390323403120030320322004a20020740756204f490000000a73),
    .INIT_3A(320'h0000a03d3d03d3d03d3d03d3d03d3d0305b06f5305b1b03d3d03d3d03d3d03d3d0000a0373703564),
    .INIT_3B(320'h03a6d01b5306d31000000656e068730000007a48025200732503a6d01b5506d31000000766305278),
    .INIT_3C(320'h03a6d01b4d06d310000007461074690642503a6d01b5206d310000000a42064250207402d6407325),
    .INIT_3D(320'h03d3d03d3d03d3d03d3d0305b06f6f0315b03d3d03d3d03d3d03d3d0000906d3004d4106d3100000),
    .INIT_3E(320'h0206d01b650736e06d310203d03d3d03d3d03d3d000000646e066200696402074062200000a03d3d),
    .INIT_3F(320'h0000006e75020740206406d6d000730000006d300786506c6d032390000a03d3d03d3d03d3d03d3d),
    .INIT_40(320'h000000000000000000000000000000000000000000000000000000007325000000732a000000732a),
    .INIT_41(320'h04b7502e7500000042750002a06f6c0000006c750007e0007e0007e0007e0007e0007e0000000000),
    .INIT_42(320'h0656305f740746d0000000d20000000782502d7803020000000477502e750000004d7502e7500000),
    .INIT_43(320'h0736d0000003a64052200000003a65072570000000a2e0657406d200697406520025200726f06520),
    .INIT_44(320'h0656502065072570000002e2e000000202c0697407571000000202c0646e00000028200207406465),
    .INIT_45(320'h0000006c25025200737207265075620002802520020740746d000200656502064052200000000020),
    .INIT_46(320'h0746d0000a020740746d0000006c25025200726f06520061640000006c25025200726f0652006461),
    .INIT_47(320'h000000756c0000002a2a025200692006f69070730656c0736902a2a0000a02071020760000a02074),
    .INIT_48(320'h0786c0783006c6c03020000000426906c6c0756c000000426906c6c0756c000000426906c6c0756c),
    .INIT_49(320'h0ffff0ffff0ffff0ffff0ffff0ffff0ffff00000036440596304849000000726b06d4d0443500000),
    .INIT_4A(320'h0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff),
    .INIT_4B(320'h0100400404004040101001010010100101002020020200202002020020280282802020020200ffff),
    .INIT_4C(320'h00202002020020200202002020424204242010100010100101001010010100101041410414101010),
    .INIT_4D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000001010),
    .INIT_4E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(320'h0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0000000000),
    .INIT_50(320'h0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff0ffff),
    .INIT_51(320'h000000000000000000000000000000000000000000000000000ffff0ffff0ffff0ffff0ffff0ffff),
    .INIT_52(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(320'h079dc00edb09e640e9630706a0076d099090ee0e0770700000000000000000000000000000000000),
    .INIT_62(320'h0646b0136c083d30f4d406ddd01ada084be0f3b906ab001db7090bf0e7b807eb1009b6097d20e0d5),
    .INIT_63(320'h042b2035b50a50a0d20d04b0403c030a2670d56004c6903b6e08d080fa0f063060140108a650fd62),
    .INIT_64(320'h05f05028020b8bd0cfba056b3021b40bfd00c8d7051de026d90abd10dcd6045df032d80acbc0dbbb),
    .INIT_65(320'h00f00078070e8b809fbf006b6071b10efd5098d2001db076dc0b6660c1610586802f6f0b10b0c60c),
    .INIT_66(320'h012b7065b00f50f0820801b0106c060f2620856501c6c06b6b0e663091640086d07f6a0e10e09609),
    .INIT_67(320'h0346e043690d3d60a4d103dd804adf0d4bb0a3bc03ab504db20fbd408cd3015da062dd0fcb908bbe),
    .INIT_68(320'h029d905ede0ce610b9660206f057680c90c0be0b02702050050dd0d0aa0a03303044040da600ad67),
    .INIT_69(320'h094640e363073dc004db09dd20ead5074b1003b609abf0edb80c0ba0b7bd02eb4059b30c7d70b0d0),
    .INIT_6A(320'h089d30fed406e6b0196c080650f7620690601e01087080f00f07d0700a00093090e40e07a6a00d6d),
    .INIT_6B(320'h0af0a0d80d048b203fb50a6bc0d1bb04fdf038d80a1d10d6d6060b0017b708ebe0f9b9067dd010da),
    .INIT_6C(320'h0b2bd0c5ba05505022020bb0b0cc0c052680256f0bc660cb61046690316e0a8670df600410403603),
    .INIT_6D(320'h0e2b8095bf00500072070eb0e09c090026d0756a0ec6309b6405bde02cd90b5d00c2d705cb302bb4),
    .INIT_6E(320'h0ff0f08808018b706fb00f6b9081be01fda068dd0f1d4086d300bdb07cdc0e5d5092d200cb607bb1),
    .INIT_6F(320'h0d9d60aed103e6e049690d0600a7670390304e040d70d0a00a0166c0616b0f86208f650110106606),
    .INIT_70(320'h0c4610b366023d9054de0cdd70bad0024b4053b30caba0bdbd030b5047b20debb0a9bc037d8040df),
    .INIT_71(320'h0100000000010000100000000010000000001000010000000002d0205a050c30c0b40b02a6f05d68),
    .INIT_72(320'h0100001000010000100000000000000ffff010000000000000000000000001000000000000000000),
    .INIT_73(320'h00000000000000000000000000100001000010000100001000010000100001000010000100001000),
    .INIT_74(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(320'h01000000000000000000000030000000000000000000000000000000000000000000000000000000),
    .INIT_7A(320'h00000000000000000000000000000000000000000000000000000000000000c41000000100001000),
    .INIT_7B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \rom.0.4  (
    .A_ADDR({ builder_interface0_adr[10:0], 5'h00 }),
    .A_BM(40'h0000000000),
    .A_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .A_DI(40'hxxxxxxxxxx),
    .A_DO({ _01254_, _01278_[19:16], _02304_[0], _01689_[0], _01686_[0], _01674_[0], _02105_[0], _01902_[0], _02319_[0], _01672_[0], _01788_[0], _01800_[0], _02111_[0], _01379_[0], _02108_[0], _01798_[0], _01669_[0], _01783_[0] }),
    .A_EN(1'h1),
    .A_WE(1'h0),
    .B_ADDR(16'bxxxxxxxxxx000000),
    .B_BM(40'h0000000000),
    .B_CLK(1'h0),
    .B_DI(40'hxxxxxxxxxx),
    .B_DO(_01289_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/brams_map.v:269.5-284.4" *)
  CC_BRAM_40K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd20),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \sram.0.0  (
    .A_ADDR({ builder_interface0_adr[10:0], 5'h00 }),
    .A_BM({ 20'h00000, main_basesoc_ram_we[2], main_basesoc_ram_we[2], main_basesoc_ram_we[2], main_basesoc_ram_we[2:1], main_basesoc_ram_we[1], main_basesoc_ram_we[1], main_basesoc_ram_we[1], main_basesoc_ram_we[1], main_basesoc_ram_we[1], main_basesoc_ram_we[1], main_basesoc_ram_we[1:0], main_basesoc_ram_we[0], main_basesoc_ram_we[0], main_basesoc_ram_we[0], main_basesoc_ram_we[0], main_basesoc_ram_we[0], main_basesoc_ram_we[0], main_basesoc_ram_we[0] }),
    .A_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .A_DI({ 20'h00000, \VexRiscv.dBusWishbone_DAT_MOSI [19:0] }),
    .A_DO({ _01255_, main_basesoc_ram_bus_ram_bus_dat_r[19:0] }),
    .A_EN(1'h1),
    .A_WE(_00012_),
    .B_ADDR(16'bxxxxxxxxxx000000),
    .B_BM(40'h0000000000),
    .B_CLK(1'h0),
    .B_DI(40'hxxxxxxxxxx),
    .B_DO(_01290_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/brams_map.v:269.5-284.4" *)
  CC_BRAM_40K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd20),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \sram.0.1  (
    .A_ADDR({ builder_interface0_adr[10:0], 5'h00 }),
    .A_BM({ 28'h0000000, main_basesoc_ram_we[3], main_basesoc_ram_we[3], main_basesoc_ram_we[3], main_basesoc_ram_we[3], main_basesoc_ram_we[3], main_basesoc_ram_we[3], main_basesoc_ram_we[3], main_basesoc_ram_we[3:2], main_basesoc_ram_we[2], main_basesoc_ram_we[2], main_basesoc_ram_we[2] }),
    .A_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .A_DI({ 28'h00000xx, \VexRiscv.dBusWishbone_DAT_MOSI [31:20] }),
    .A_DO({ _01256_, _01279_[19:12], main_basesoc_ram_bus_ram_bus_dat_r[31:20] }),
    .A_EN(1'h1),
    .A_WE(_00013_),
    .B_ADDR(16'bxxxxxxxxxx000000),
    .B_BM(40'h0000000000),
    .B_CLK(1'h0),
    .B_DI(40'hxxxxxxxxxx),
    .B_DO(_01291_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd0),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd10),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd10),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \storage.0.0  (
    .A_ADDR({ 7'h00, _02174_[3], _02174_[1], 1'h0, _02220_[3], _02220_[1], 4'h0 }),
    .A_BM({ 10'h000, _02237_[2], _02237_[2], _02237_[2], _02237_[2], _02237_[2], _02237_[2], _02237_[2], _02237_[2], _02237_[2], _02237_[2] }),
    .A_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .A_DI({ 12'h000, _01267_[7:0] }),
    .A_DO(_01292_),
    .A_EN(1'h1),
    .A_WE(_02237_[2]),
    .B_ADDR({ 7'h00, main_basesoc_uart_tx_fifo_consume[3:2], 1'h0, main_basesoc_uart_tx_fifo_consume[1:0], 4'h0 }),
    .B_BM(20'h00000),
    .B_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .B_DI(20'hxxxxx),
    .B_DO({ _01257_, _01265_[9:8], _02830_[0], _02832_[0], _02836_[0], _02837_[0], _01418_[0], _02833_[0], _02834_[0], _02835_[1] }),
    .B_EN(main_basesoc_uart_tx_fifo_do_read),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hamed/FPGA/Tools/cc-toolchain-linux/bin/yosys/share/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd0),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd10),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd10),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \storage_1.0.0  (
    .A_ADDR({ 7'h00, _02215_[1], _02216_[3], 1'h0, _02215_[2], _02216_[1], 4'h0 }),
    .A_BM({ 10'h000, _02217_[2], _02217_[2], _02217_[2], _02217_[2], _02217_[2], _02217_[2], _02217_[2], _02217_[2], _02217_[2], _02217_[2] }),
    .A_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .A_DI({ 12'h000, _01268_[7:0] }),
    .A_DO(_01293_),
    .A_EN(1'h1),
    .A_WE(_02217_[2]),
    .B_ADDR({ 7'h00, main_basesoc_uart_rx_fifo_consume[3:2], 1'h0, main_basesoc_uart_rx_fifo_consume[1:0], 4'h0 }),
    .B_BM(20'h00000),
    .B_CLK(\VexRiscv.IBusCachedPlugin_cache.clk ),
    .B_DI(20'hxxxxx),
    .B_DO({ _01258_, _01266_[9:8], _02557_[0], _02381_[0], _01346_[0], _02540_[0], _02523_[0], _02397_[0], _02532_[0], _02382_[1] }),
    .B_EN(main_basesoc_uart_rx_fifo_do_read),
    .B_WE(1'h0)
  );
  assign _01115_[0] = 1'h1;
  assign _01116_[5:0] = _01115_[6:1];
  assign _01118_[0] = 1'h1;
  assign _01119_[7:0] = _01118_[8:1];
  assign _01122_[0] = 1'h0;
  assign _01123_[30:0] = _01122_[31:1];
  assign _01126_[0] = 1'h0;
  assign _01127_[30:0] = _01126_[31:1];
  assign _01129_[0] = 1'h0;
  assign _01130_[30:0] = _01129_[31:1];
  assign _01132_[0] = 1'h0;
  assign _01133_[29:0] = _01132_[30:1];
  assign _01135_[0] = 1'h0;
  assign _01136_[29:0] = _01135_[30:1];
  assign _01138_[0] = 1'h0;
  assign _01139_[2:0] = _01138_[3:1];
  assign _01141_[0] = 1'h0;
  assign _01142_[2:0] = _01141_[3:1];
  assign _01144_[0] = 1'h0;
  assign _01145_[3:0] = _01144_[4:1];
  assign _01147_[0] = 1'h0;
  assign _01148_[2:0] = _01147_[3:1];
  assign _01150_[0] = 1'h0;
  assign _01151_[2:0] = _01150_[3:1];
  assign _01153_[0] = 1'h0;
  assign _01154_[3:0] = _01153_[4:1];
  assign _01156_[0] = 1'h0;
  assign _01157_[9:0] = _01156_[10:1];
  assign _01159_[0] = 1'h0;
  assign _01160_[9:0] = _01159_[10:1];
  assign _01162_[0] = 1'h0;
  assign _01163_[2:0] = _01162_[3:1];
  assign _01165_[0] = 1'h0;
  assign _01166_[2:0] = _01165_[3:1];
  assign _01168_[0] = 1'h1;
  assign _01169_[30:0] = _01168_[31:1];
  assign _01171_[0] = 1'h1;
  assign _01172_[20:0] = _01171_[21:1];
  assign _01175_[0] = 1'h0;
  assign _01176_[30:0] = _01175_[31:1];
  assign _01177_[0] = 1'h0;
  assign _01178_[28:0] = _01177_[29:1];
  assign { _01180_[29:18], _01180_[8:3] } = { \VexRiscv._zz_2 , \VexRiscv._zz_2 , \VexRiscv._zz_2 , \VexRiscv._zz_2 , \VexRiscv._zz_2 , \VexRiscv._zz_2 , \VexRiscv._zz_2 , \VexRiscv._zz_2 , \VexRiscv._zz_2 , \VexRiscv._zz_2 , \VexRiscv._zz_2 , \VexRiscv._zz_2 , \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [30:25] };
  assign _01181_[0] = 1'h0;
  assign _01182_[28:0] = _01181_[29:1];
  assign _01183_[0] = 1'h0;
  assign _01184_[30:0] = _01183_[31:1];
  assign _01185_[0] = 1'h0;
  assign _01186_[30:0] = _01185_[31:1];
  assign _01187_[0] = 1'h0;
  assign _01188_[4:0] = _01187_[5:1];
  assign _01190_[0] = 1'h0;
  assign _01191_[1:0] = _01190_[2:1];
  assign _01193_[0] = 1'h0;
  assign _01194_[1:0] = _01193_[2:1];
  assign _01197_[0] = 1'h0;
  assign _01198_[30:0] = _01197_[31:1];
  assign _01201_[0] = 1'h0;
  assign _01202_[30:0] = _01201_[31:1];
  assign _01205_[0] = 1'h0;
  assign _01206_[30:0] = _01205_[31:1];
  assign _01208_[0] = 1'h1;
  assign _01209_[2:0] = _01208_[3:1];
  assign _01210_[32] = 1'h1;
  assign _01211_[0] = 1'h1;
  assign _01212_[31:0] = _01211_[32:1];
  assign _01213_[0] = 1'h0;
  assign _01214_[1:0] = _01213_[2:1];
  assign _01216_[0] = 1'h0;
  assign _01217_[6:0] = _01216_[7:1];
  assign _01219_[0] = 1'h0;
  assign _01220_[1:0] = _01219_[2:1];
  assign _01221_[0] = 1'h0;
  assign _01222_[6:0] = _01221_[7:1];
  assign _01224_[0] = 1'h1;
  assign _01225_[9:0] = _01224_[10:1];
  assign _01227_[0] = 1'h1;
  assign _01228_[9:0] = _01227_[10:1];
  assign _01230_[0] = 1'h1;
  assign _01231_[9:0] = _01230_[10:1];
  assign _01233_[0] = 1'h1;
  assign _01234_[18:0] = _01233_[19:1];
  assign _01236_[0] = 1'h1;
  assign _01237_[3:0] = _01236_[4:1];
  assign _01239_[0] = 1'h1;
  assign _01240_[3:0] = _01239_[4:1];
  assign { _01259_[50:49], _01259_[15:0] } = { _01259_[51], _01259_[51], 16'h0000 };
  assign { _01260_[50:49], _01260_[15:0] } = { _01260_[51], _01260_[51], \VexRiscv._zz_memory_MUL_LOW_1 [15:0] };
  assign _01261_[0] = 1'h0;
  assign _01262_[50:0] = _01261_[51:1];
  assign _01263_[0] = \VexRiscv._zz_execute_SrcPlugin_addSub_3 [0];
  assign _01264_[30:0] = _01263_[31:1];
  assign _01265_[7:0] = { _02830_[0], _02832_[0], _02836_[0], _02837_[0], _01418_[0], _02833_[0], _02834_[0], _02835_[1] };
  assign _01266_[7:0] = { _02557_[0], _02381_[0], _01346_[0], _02540_[0], _02523_[0], _02397_[0], _02532_[0], _02382_[1] };
  assign _01267_[9:8] = 2'h0;
  assign _01268_[9:8] = 2'h0;
  assign _01269_[31:0] = \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 ;
  assign _01270_[21:0] = \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 ;
  assign _01271_[31:0] = \VexRiscv._zz_RegFilePlugin_regFile_port1 ;
  assign _01272_[31:0] = \VexRiscv._zz_RegFilePlugin_regFile_port0 ;
  assign _01273_[7:0] = \VexRiscv.dataCache_1._zz_ways_0_data_port0 [7:0];
  assign _01274_[7:0] = \VexRiscv.dataCache_1._zz_ways_0_data_port0 [15:8];
  assign _01275_[7:0] = \VexRiscv.dataCache_1._zz_ways_0_data_port0 [23:16];
  assign _01276_[7:0] = \VexRiscv.dataCache_1._zz_ways_0_data_port0 [31:24];
  assign _01277_[21:0] = \VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 ;
  assign _01278_[15:0] = { _02304_[0], _01689_[0], _01686_[0], _01674_[0], _02105_[0], _01902_[0], _02319_[0], _01672_[0], _01788_[0], _01800_[0], _02111_[0], _01379_[0], _02108_[0], _01798_[0], _01669_[0], _01783_[0] };
  assign _01279_[11:0] = main_basesoc_ram_bus_ram_bus_dat_r[31:20];
  assign _01296_[4] = _01097_;
  assign { _01297_[4], _01297_[2:1] } = { _01100_, _01099_, _01098_ };
  assign _01298_[2:0] = { builder_csr_bankarray_interface3_bank_bus_dat_r[0], builder_csr_bankarray_interface2_bank_bus_dat_r[0], builder_csr_bankarray_interface4_bank_bus_dat_r[0] };
  assign _01299_[1:0] = { main_basesoc_ram_bus_ram_bus_dat_r[0], builder_slaves[1] };
  assign _01301_[3] = builder_slaves[0];
  assign _01305_[0] = _01128_[28];
  assign _01306_[2] = _01300_[2];
  assign _01307_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _01308_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[14] };
  assign _01309_[0] = _01304_[0];
  assign _01310_[2] = builder_grant;
  assign _01313_[3] = builder_grant;
  assign { _01315_[3:2], _01315_[0] } = { builder_grant, \VexRiscv._zz_dBusWishbone_CYC , \VexRiscv._zz_iBusWishbone_ADR [1] };
  assign _01316_[1] = builder_interface0_ack;
  assign _01318_[1] = builder_interface0_adr[5];
  assign _01320_[3:1] = { main_prbsrx_i[7], main_prbsrx_i[8], main_prbsrx_i[14] };
  assign _01321_[1] = rx_rst;
  assign _01322_[2:1] = { \VexRiscv.dataCache_1.stageB_unaligned , \VexRiscv.dataCache_1.stageB_tagsReadRsp_0_error  };
  assign { _01324_[3], _01324_[1:0] } = { _01323_[1], \VexRiscv.dataCache_1.io_cpu_execute_refilling , \VexRiscv.dataCache_1.loader_valid_regNext  };
  assign { _01325_[2], _01325_[0] } = { \VexRiscv.DBusCachedPlugin_redoBranch_valid , \VexRiscv.CsrPlugin_exceptionPendings_3  };
  assign _01326_[1:0] = { \VexRiscv._zz_dBusWishbone_ADR [1], \VexRiscv.dBus_cmd_payload_address [3] };
  assign { _01327_[2], _01327_[0] } = { builder_grant, \VexRiscv._zz_iBusWishbone_ADR [1] };
  assign { _01328_[2], _01328_[0] } = { builder_grant, \VexRiscv._zz_iBusWishbone_ADR [0] };
  assign { _01329_[2], _01329_[0] } = { builder_grant, \VexRiscv._zz_iBusWishbone_ADR [2] };
  assign _01330_[2:1] = { builder_csr_bankarray_adr[2], builder_interface0_adr[3] };
  assign { _01334_[3], _01334_[1] } = { builder_csr_bankarray_csrbank3_reload0_w[31], builder_csr_bankarray_csrbank3_value_w[31] };
  assign _01335_[0] = _01330_[0];
  assign _01336_[1] = builder_interface0_adr[11];
  assign { _01337_[3], _01337_[1:0] } = { _01318_[0], builder_interface0_adr[9], builder_interface0_adr[10] };
  assign _01338_[1] = builder_csr_bankarray_csrbank3_load0_w[31];
  assign _01339_[1:0] = { \VexRiscv.dataCache_1.io_mem_cmd_ready , \VexRiscv.dataCache_1.io_cpu_writeBack_isWrite  };
  assign { _01341_[3:2], _01341_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [11] };
  assign _01342_[0] = _01335_[1];
  assign _01343_[3:1] = { builder_csr_bankarray_csrbank0_scratch0_w[8], _01334_[2], builder_csr_bankarray_csrbank0_bus_errors_w[8] };
  assign _01344_[1] = _01337_[2];
  assign _01345_[0] = _01338_[0];
  assign _01347_[0] = builder_interface0_adr[9];
  assign _01348_[0] = builder_interface0_adr[10];
  assign _01349_[1] = _01318_[0];
  assign { _01351_[3], _01351_[1:0] } = { _01305_[3], _01305_[1], _01128_[26] };
  assign { _01352_[3], _01352_[1:0] } = { _01305_[3], _01305_[1], _01128_[25] };
  assign _01353_[1:0] = { main_prbsrx_errors[25], builder_multiregimpl5_regs1 };
  assign { _01354_[3], _01354_[1:0] } = { _01353_[3], main_prbsrx_errors[28], builder_multiregimpl5_regs1 };
  assign { _01355_[3], _01355_[1:0] } = { _01305_[3], _01305_[1], _01128_[24] };
  assign { _01356_[2], _01356_[0] } = { \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2 , \VexRiscv.CsrPlugin_hadException  };
  assign _01357_[2:0] = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6], \VexRiscv._zz_2 , \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [8] };
  assign { _01358_[2], _01358_[0] } = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [21], \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_9 [24] };
  assign _01359_[0] = \VexRiscv.IBusCachedPlugin_decodePrediction_cmd_hadBranch ;
  assign _01360_[1] = \VexRiscv.CsrPlugin_hadException ;
  assign _01361_[0] = \VexRiscv.when_CsrPlugin_l1390 ;
  assign { _01362_[3:2], _01362_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [22] };
  assign { _01363_[3:2], _01363_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [20] };
  assign { _01364_[3:2], _01364_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [27] };
  assign { _01365_[3:2], _01365_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [9] };
  assign { _01366_[3:2], _01366_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [10] };
  assign { _01367_[3:2], _01367_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [24] };
  assign { _01368_[3:2], _01368_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [17] };
  assign { _01369_[3:2], _01369_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [16] };
  assign { _01370_[3:2], _01370_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [21] };
  assign { _01371_[3:2], _01371_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [15] };
  assign { _01372_[3:2], _01372_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [19] };
  assign _01373_[1] = builder_grant;
  assign _01375_[1:0] = { _01192_[0], \VexRiscv._zz_iBusWishbone_ADR [0] };
  assign { _01376_[3:2], _01376_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [12] };
  assign _01377_[1] = _01350_[1];
  assign _01378_[2] = _01300_[2];
  assign _01379_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _01380_[2:0] = { builder_csr_bankarray_interface3_bank_bus_dat_r[1], builder_csr_bankarray_interface2_bank_bus_dat_r[1], builder_csr_bankarray_interface4_bank_bus_dat_r[1] };
  assign { _01381_[3], _01381_[1:0] } = { _01299_[3], main_basesoc_ram_bus_ram_bus_dat_r[1], builder_slaves[1] };
  assign { _01382_[3], _01382_[1:0] } = { _01305_[3], _01305_[1], _01128_[19] };
  assign { _01383_[3], _01383_[1:0] } = { _01353_[3], main_prbsrx_errors[19], builder_multiregimpl5_regs1 };
  assign _01384_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [30] };
  assign { _01386_[3], _01386_[0] } = { main_basesoc_tx_sink_valid, main_basesoc_uart_tx_fifo_level0[4] };
  assign _01387_[2:1] = { builder_grant, \VexRiscv._zz_dBus_cmd_ready_1  };
  assign _01388_[1:0] = { _01337_[2], _01344_[0] };
  assign { _01389_[2], _01389_[0] } = { _01335_[1], _01330_[0] };
  assign _01390_[2] = sys_rst;
  assign _01391_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [1], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01392_[2] = \VexRiscv.dataCache_1.stageB_flusher_counter [7];
  assign _01393_[2:0] = { \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , _01340_[0], _01340_[1] };
  assign { _01394_[2], _01394_[0] } = { \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE , \VexRiscv.execute_arbitration_isStuck  };
  assign _01395_[1] = \VexRiscv.execute_CsrPlugin_csr_833 ;
  assign _01397_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [0], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01398_[1] = \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [31];
  assign _01399_[1] = _01350_[1];
  assign _01400_[1] = builder_interface0_adr[2];
  assign { _01401_[3:2], _01401_[0] } = { _01388_[2], _01348_[1], _01338_[0] };
  assign _01402_[2:0] = { sys_rst, builder_csr_bankarray_csrbank0_bus_errors_r[6], builder_csr_bankarray_csrbank1_out0_w[6] };
  assign _01403_[1:0] = _01333_[1:0];
  assign _01404_[1] = _01388_[2];
  assign _01406_[2:0] = { sys_rst, builder_csr_bankarray_csrbank2_rx_enable0_r, builder_csr_bankarray_csrbank2_rx_prbs_config0_w[0] };
  assign _01407_[1:0] = { builder_csr_bankarray_adr[2], builder_csr_bankarray_adr[0] };
  assign _01409_[3:2] = { rx_rst, main_prbsrx_i[8] };
  assign _01410_[1] = _01350_[1];
  assign { _01411_[3:2], _01411_[0] } = { rx_rst, main_prbsrx_i[10], _01409_[0] };
  assign _01412_[2:1] = { \VexRiscv._zz_dBusWishbone_ADR [0], _01195_[0] };
  assign _01413_[1] = _01192_[1];
  assign { _01414_[3:2], _01414_[0] } = { rx_rst, main_prbsrx_i[11], _01409_[0] };
  assign { _01415_[3:2], _01415_[0] } = { rx_rst, main_prbsrx_i[9], _01409_[0] };
  assign _01417_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [29] };
  assign _01419_[1] = \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [1];
  assign _01420_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [2], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01421_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [27] };
  assign _01422_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [4], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01423_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [27] };
  assign _01424_[2:0] = { sys_rst, builder_csr_bankarray_csrbank0_bus_errors_r[7], builder_csr_bankarray_csrbank0_scratch0_w[7] };
  assign _01425_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [30] };
  assign _01426_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [26] };
  assign _01427_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [5], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01428_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [26] };
  assign _01429_[2:0] = { \VexRiscv.execute_CsrPlugin_csr_3264 , \VexRiscv.CsrPlugin_mepc [25], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _01430_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [6], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign { _01431_[3:2], _01431_[0] } = { rx_rst, main_prbsrx_i[11], _01320_[0] };
  assign { _01432_[3], _01432_[1:0] } = { _01305_[3], _01305_[1], _01128_[22] };
  assign { _01433_[3], _01433_[1:0] } = { _01353_[3], main_prbsrx_errors[22], builder_multiregimpl5_regs1 };
  assign { _01434_[3], _01434_[1:0] } = { _01305_[3], _01305_[1], _01128_[18] };
  assign { _01435_[3], _01435_[1:0] } = { _01305_[3], _01305_[1], _01128_[17] };
  assign { _01436_[3], _01436_[1:0] } = { _01353_[3], main_prbsrx_errors[17], builder_multiregimpl5_regs1 };
  assign _01437_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [28] };
  assign _01438_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [3], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01439_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [28] };
  assign _01440_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [24] };
  assign _01441_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [7], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01442_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [22] };
  assign _01443_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [9], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01444_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [22] };
  assign _01445_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [25] };
  assign { _01446_[3], _01446_[1:0] } = { _01305_[3], _01305_[1], _01128_[20] };
  assign { _01447_[3], _01447_[1:0] } = { _01353_[3], main_prbsrx_errors[20], builder_multiregimpl5_regs1 };
  assign _01448_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [24] };
  assign _01449_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [20] };
  assign _01450_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [11], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01451_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [20] };
  assign _01452_[1] = rx_rst;
  assign { _01453_[3], _01453_[1:0] } = { _01305_[3], _01305_[1], _01128_[16] };
  assign { _01454_[3], _01454_[1:0] } = { _01305_[3], _01305_[1], _01128_[15] };
  assign { _01455_[3], _01455_[1:0] } = { _01353_[3], main_prbsrx_errors[15], builder_multiregimpl5_regs1 };
  assign _01456_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [23] };
  assign _01457_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [8], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01458_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [23] };
  assign _01459_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [19] };
  assign _01460_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [12], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01461_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [19] };
  assign _01462_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [18] };
  assign _01463_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [13], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign { _01464_[3], _01464_[1:0] } = { _01353_[3], main_prbsrx_errors[18], builder_multiregimpl5_regs1 };
  assign { _01465_[3], _01465_[1:0] } = { _01305_[3], _01305_[1], _01128_[14] };
  assign _01466_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [17] };
  assign _01467_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [14], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01468_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [18] };
  assign _01469_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [16] };
  assign _01470_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [15], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01471_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [17] };
  assign _01472_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [15] };
  assign _01473_[2] = sys_rst;
  assign _01474_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [16] };
  assign _01475_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [16], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign { _01476_[3], _01476_[1:0] } = { _01305_[3], _01305_[1], _01128_[13] };
  assign { _01477_[3], _01477_[1:0] } = { _01353_[3], main_prbsrx_errors[13], builder_multiregimpl5_regs1 };
  assign _01478_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [14] };
  assign _01479_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [17], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01480_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [13] };
  assign _01481_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [18], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01482_[1] = \VexRiscv.CsrPlugin_selfException_payload_badAddr [26];
  assign _01483_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [15] };
  assign { _01484_[3], _01484_[1:0] } = { _01353_[3], main_prbsrx_errors[16], builder_multiregimpl5_regs1 };
  assign { _01485_[3], _01485_[1:0] } = { _01305_[3], _01305_[1], _01128_[12] };
  assign _01486_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [14] };
  assign { _01487_[3], _01487_[1:0] } = { _01305_[3], _01305_[1], _01128_[11] };
  assign { _01488_[3], _01488_[1:0] } = { _01353_[3], main_prbsrx_errors[11], builder_multiregimpl5_regs1 };
  assign { _01489_[3:2], _01489_[0] } = { rx_rst, main_prbsrx_i[6], _01320_[0] };
  assign _01490_[0] = \VexRiscv.execute_CsrPlugin_csr_3264 ;
  assign _01491_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [13] };
  assign _01492_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [10] };
  assign _01493_[1] = \VexRiscv.execute_RS1 [10];
  assign _01494_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [21], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01495_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [10] };
  assign _01496_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [19], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01497_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12] };
  assign _01499_[2:0] = { builder_multiregimpl3_regs1, main_prbstx_prbs31_n_out[18] };
  assign _01500_[0] = main_output0[2];
  assign _01501_[2:0] = { builder_multiregimpl3_regs1, main_prbstx_prbs31_n_out[16] };
  assign { _01502_[2], _01502_[0] } = { _01500_[2], main_output0[5] };
  assign _01503_[2:0] = { builder_multiregimpl3_regs1, main_prbstx_prbs31_n_out[14] };
  assign { _01504_[2], _01504_[0] } = { _01500_[2], main_output0[5] };
  assign _01505_[2:0] = { builder_multiregimpl3_regs1, main_prbstx_prbs31_n_out[12] };
  assign { _01506_[2], _01506_[0] } = { _01500_[2], main_output0[7] };
  assign _01507_[2:0] = { main_prbstx_prbs15_n_out[8], builder_multiregimpl3_regs1 };
  assign { _01508_[2], _01508_[0] } = { _01500_[2], main_output1[2] };
  assign _01509_[2:0] = { builder_multiregimpl3_regs1[0], main_prbstx_prbs31_n_out[6], builder_multiregimpl3_regs1[1] };
  assign { _01510_[2], _01510_[0] } = { _01500_[2], main_output1[5] };
  assign _01511_[2:0] = { main_prbstx_prbs15_n_out[4], builder_multiregimpl3_regs1 };
  assign { _01512_[2], _01512_[0] } = { _01500_[2], main_output1[5] };
  assign _01513_[2:0] = { main_prbstx_prbs7_n_out[2], builder_multiregimpl3_regs1[0], builder_multiregimpl3_regs1[1] };
  assign { _01514_[2], _01514_[0] } = { _01500_[2], main_output1[7] };
  assign { _01515_[3], _01515_[1:0] } = { _01375_[3], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [28], \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [28] };
  assign _01516_[2:1] = { main_prbsrx_prbs15_i_last[2], main_prbsrx_i[17] };
  assign _01517_[1:0] = { main_prbsrx_prbs15_i_last[1], main_prbsrx_i[18] };
  assign _01518_[1:0] = { main_prbsrx_i[9], main_prbsrx_prbs15_i_last[10] };
  assign _01519_[1:0] = { main_prbsrx_i[7], main_prbsrx_prbs15_i_last[12] };
  assign _01521_[1:0] = { main_prbsrx_prbs15_i_last[5], main_prbsrx_i[14] };
  assign _01524_[1:0] = { _01229_[10], _01409_[0] };
  assign _01525_[3:1] = { main_prbsrx_prbs31_n_in[22], main_prbsrx_prbs15_i_last[19], main_prbsrx_i[8] };
  assign _01526_[1:0] = { \VexRiscv._zz_execute_BranchPlugin_branch_src2_8 , \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [15] };
  assign { _01527_[3:2], _01527_[0] } = { _01357_[3], \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14], \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87  };
  assign _01529_[1:0] = { \VexRiscv.execute_to_memory_INSTRUCTION [8], \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [16] };
  assign { _01530_[3], _01530_[1:0] } = { \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID , \VexRiscv.memory_arbitration_isValid , \VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE  };
  assign _01532_[1:0] = { \VexRiscv.execute_to_memory_INSTRUCTION [9], \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [22] };
  assign { _01533_[3], _01533_[1:0] } = { \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID , \VexRiscv.memory_arbitration_isValid , \VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE  };
  assign _01534_[2:0] = { \VexRiscv.execute_arbitration_isValid , \VexRiscv._zz_execute_ENV_CTRL [0], \VexRiscv._zz_execute_ENV_CTRL [1] };
  assign _01535_[0] = \VexRiscv.execute_arbitration_isStuck ;
  assign _01536_[1:0] = { _01482_[0], \VexRiscv.BranchPlugin_jumpInterface_valid  };
  assign { _01537_[2], _01537_[0] } = { \VexRiscv.execute_arbitration_isValid , \VexRiscv.execute_arbitration_isStuck  };
  assign { _01538_[2], _01538_[0] } = { _01527_[1], \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14] };
  assign _01539_[1:0] = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [30], \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14] };
  assign { _01540_[3], _01540_[0] } = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [28], \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [29] };
  assign { _01541_[3], _01541_[0] } = { _01527_[1], \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14] };
  assign _01542_[0] = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 ;
  assign { _01543_[3], _01543_[1:0] } = { _01340_[0], \VexRiscv.dataCache_1.memCmdSent , _01322_[0] };
  assign _01544_[0] = _01334_[2];
  assign _01545_[2:0] = { sys_rst, builder_csr_bankarray_csrbank2_rx_enable0_r, builder_csr_bankarray_csrbank3_reload0_w[0] };
  assign _01546_[2:0] = { _01116_[6], main_cdr_lock_counter[2], _01161_[2] };
  assign { _01547_[3], _01547_[1:0] } = { _01350_[1], builder_csr_bankarray_csrbank0_bus_errors_w[1], _01343_[0] };
  assign _01548_[0] = _01235_[16];
  assign _01549_[0] = _01335_[1];
  assign _01550_[0] = _01544_[1];
  assign _01551_[0] = sys_rst;
  assign { _01552_[3], _01552_[0] } = { main_prbstx_prbs7_n_out[0], tx_rst };
  assign { _01553_[2], _01553_[0] } = { sys_rst, builder_csr_bankarray_csrbank3_load0_w[10] };
  assign _01555_[2:0] = { main_basesoc_timer_value[7], main_basesoc_timer_value[5], main_basesoc_timer_value[1] };
  assign _01556_[0] = main_basesoc_timer_value[9];
  assign { _01558_[3], _01558_[1:0] } = { builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_reload0_w[0], _01170_[0] };
  assign { _01559_[3], _01559_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_load0_w[0], builder_csr_bankarray_csrbank3_en0_w };
  assign { _01560_[3], _01560_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[3] };
  assign _01561_[1] = _01350_[1];
  assign _01563_[1:0] = main_count[1:0];
  assign _01564_[1] = sys_rst;
  assign _01565_[1] = _01173_[0];
  assign { _01566_[3:2], _01566_[0] } = { _01424_[3], sys_rst, builder_csr_bankarray_csrbank0_scratch0_w[29] };
  assign { _01567_[2], _01567_[0] } = { _01332_[0], builder_interface0_adr[3] };
  assign _01568_[0] = _01544_[1];
  assign _01569_[2:0] = { sys_rst, builder_csr_bankarray_csrbank2_rx_enable0_r, builder_csr_bankarray_csrbank3_ev_enable0_w };
  assign { _01570_[3:2], _01570_[0] } = { _01553_[3], sys_rst, builder_csr_bankarray_csrbank3_load0_w[25] };
  assign { _01571_[3:2], _01571_[0] } = { _01553_[3], sys_rst, builder_csr_bankarray_csrbank3_load0_w[28] };
  assign _01572_[2:0] = { sys_rst, builder_csr_bankarray_csrbank2_rx_enable0_r, main_basesoc_uart_pending_r[0] };
  assign _01573_[0] = main_basesoc_uart_rx_fifo_level0[4];
  assign { _01575_[3], _01575_[1] } = { sys_rst, main_basesoc_uart_rx_fifo_level0[1] };
  assign _01576_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [9] };
  assign _01577_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [22], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign { _01578_[3], _01578_[1:0] } = { _01305_[3], _01305_[1], _01128_[10] };
  assign _01579_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [8] };
  assign _01580_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [23], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01581_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [8] };
  assign _01582_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [20], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01583_[1:0] = { \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [18], _01419_[0] };
  assign _01584_[1] = \VexRiscv.decode_to_execute_IS_RS1_SIGNED ;
  assign { _01585_[3], _01585_[1:0] } = { sys_rst, main_basesoc_uart_rx_fifo_level0[4], _01575_[0] };
  assign { _01586_[3:2], _01586_[0] } = { _01545_[3], sys_rst, builder_csr_bankarray_csrbank3_reload0_w[14] };
  assign _01587_[1] = _01375_[3];
  assign _01588_[1] = rx_rst;
  assign { _01589_[3:2], _01589_[0] } = { rx_rst, main_prbsrx_i[5], _01320_[0] };
  assign _01590_[1] = _01405_[1];
  assign _01591_[2:0] = { sys_rst, builder_csr_bankarray_csrbank2_rx_enable0_r, builder_csr_bankarray_csrbank2_rx_prbs_pause0_w };
  assign _01592_[2:0] = { sys_rst, builder_csr_bankarray_csrbank2_rx_enable0_r, builder_csr_bankarray_csrbank2_tx_prbs_config0_w[0] };
  assign { _01593_[3], _01593_[1:0] } = { _01305_[3], _01305_[1], _01128_[2] };
  assign { _01594_[3], _01594_[1:0] } = { _01353_[3], main_prbsrx_errors[2], builder_multiregimpl5_regs1 };
  assign { _01595_[3], _01595_[1:0] } = { _01305_[3], _01305_[1], _01128_[7] };
  assign { _01596_[3:2], _01596_[0] } = { _01424_[3], sys_rst, builder_csr_bankarray_csrbank0_scratch0_w[8] };
  assign { _01597_[3], _01597_[1:0] } = { sys_rst, main_basesoc_uart_rx0, main_basesoc_uart_rx_trigger_d };
  assign _01598_[1] = rx_rst;
  assign { _01599_[3], _01599_[1:0] } = { _01350_[1], builder_csr_bankarray_csrbank0_bus_errors_w[0], _01343_[0] };
  assign _01600_[1] = _01350_[1];
  assign { _01601_[3:2], _01601_[0] } = { _01424_[3], sys_rst, builder_csr_bankarray_csrbank0_scratch0_w[20] };
  assign { _01602_[3], _01602_[1:0] } = { _01305_[3], _01305_[1], _01128_[4] };
  assign { _01603_[3], _01603_[1:0] } = { _01353_[3], main_prbsrx_errors[4], builder_multiregimpl5_regs1 };
  assign { _01604_[3], _01604_[1:0] } = { _01305_[3], _01305_[1], _01128_[5] };
  assign { _01605_[3], _01605_[1:0] } = { _01305_[3], _01305_[1], _01128_[9] };
  assign { _01606_[3], _01606_[1:0] } = { _01305_[3], _01305_[1], _01128_[21] };
  assign { _01607_[3], _01607_[1:0] } = { _01305_[3], _01305_[1], _01128_[23] };
  assign { _01608_[3], _01608_[1:0] } = { _01305_[3], _01305_[1], _01128_[27] };
  assign { _01609_[3], _01609_[1:0] } = { _01305_[3], _01305_[1], _01128_[29] };
  assign { _01610_[3], _01610_[1:0] } = { _01305_[3], _01305_[1], _01128_[31] };
  assign { _01611_[3:2], _01611_[0] } = { main_prbstx_prbs7_n_out[1:0], tx_rst };
  assign _01612_[3:2] = { \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv.switch_Misc_l232_2  };
  assign _01613_[2:0] = { sys_rst, builder_csr_bankarray_csrbank2_rx_enable0_r, builder_csr_bankarray_csrbank0_reset0_w[0] };
  assign _01616_[2] = _01304_[0];
  assign _01617_[2:0] = { sys_rst, _01131_[29], builder_csr_bankarray_csrbank0_bus_errors_w[29] };
  assign _01618_[2:1] = { _01375_[3], \VexRiscv.dataCache_1.io_cpu_writeBack_isStuck  };
  assign _01619_[0] = \VexRiscv.CsrPlugin_selfException_payload_badAddr [18];
  assign _01620_[1] = \VexRiscv.dataCache_1.stageB_flusher_start ;
  assign { _01621_[3], _01621_[1:0] } = { \VexRiscv.execute_RS1 [7], _01223_[2], \VexRiscv.dataCache_1.stageB_flusher_start  };
  assign { _01622_[3], _01622_[0] } = { _01375_[3], \VexRiscv.dataCache_1.stageB_flusher_counter [2] };
  assign { _01623_[3:2], _01623_[0] } = { _01375_[3], _01622_[2], \VexRiscv.dataCache_1.stageB_flusher_counter [5] };
  assign _01624_[1:0] = { \VexRiscv.dataCache_1.io_mem_cmd_ready , \VexRiscv.dataCache_1.stageB_waysHit  };
  assign { _01625_[2], _01625_[0] } = { \VexRiscv.dataCache_1.io_cpu_execute_refilling , _01323_[0] };
  assign _01626_[2:1] = { _01375_[3], \VexRiscv.dataCache_1.loader_counter_willOverflow  };
  assign { _01627_[3], _01627_[1:0] } = { \VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid , \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [1], _01218_[1] };
  assign _01629_[1:0] = \VexRiscv.memory_DivPlugin_div_counter_value [2:1];
  assign _01630_[1] = main_basesoc_rx_data[3];
  assign _01631_[2:0] = { builder_csr_bankarray_interface3_bank_bus_dat_r[2], builder_csr_bankarray_interface2_bank_bus_dat_r[2], builder_csr_bankarray_interface4_bank_bus_dat_r[2] };
  assign _01632_[2:0] = { builder_csr_bankarray_interface3_bank_bus_dat_r[3], builder_csr_bankarray_interface2_bank_bus_dat_r[3], builder_csr_bankarray_interface4_bank_bus_dat_r[3] };
  assign _01633_[2:0] = { builder_csr_bankarray_interface3_bank_bus_dat_r[4], builder_csr_bankarray_interface2_bank_bus_dat_r[4], builder_csr_bankarray_interface4_bank_bus_dat_r[4] };
  assign { _01634_[3], _01634_[1:0] } = { _01353_[3], main_prbsrx_errors[9], builder_multiregimpl5_regs1 };
  assign _01635_[0] = _01482_[0];
  assign _01636_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [6] };
  assign { _01637_[3], _01637_[1:0] } = { \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [4], \VexRiscv.CsrPlugin_selfException_payload_badAddr [4], _01482_[0] };
  assign _01638_[0] = \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4];
  assign _01639_[0] = \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [4];
  assign _01640_[1] = _01325_[1];
  assign { _01641_[2], _01641_[0] } = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [4] };
  assign _01642_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [7] };
  assign _01643_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [7] };
  assign _01644_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [10] };
  assign _01645_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [10] };
  assign _01646_[1:0] = { _01637_[2], \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [13] };
  assign { _01647_[2], _01647_[0] } = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [13] };
  assign { _01648_[2], _01648_[0] } = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [13] };
  assign _01649_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [16] };
  assign _01650_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [16] };
  assign _01651_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [19] };
  assign _01652_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [19] };
  assign _01653_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [22] };
  assign _01654_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [22] };
  assign _01655_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [25] };
  assign _01656_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [25] };
  assign _01657_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [28] };
  assign _01658_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [28] };
  assign _01659_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [31] };
  assign _01660_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [31] };
  assign _01661_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_834 , \VexRiscv.CsrPlugin_mcause_exceptionCode [0] };
  assign _01662_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [31], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign { _01663_[3], _01663_[1:0] } = { _01398_[2], \VexRiscv.CsrPlugin_mepc [0], \VexRiscv.when_CsrPlugin_l1390  };
  assign _01664_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [21] };
  assign _01665_[2:0] = { builder_csr_bankarray_interface3_bank_bus_dat_r[6], builder_csr_bankarray_interface2_bank_bus_dat_r[6], builder_csr_bankarray_interface4_bank_bus_dat_r[6] };
  assign _01666_[2] = _01300_[2];
  assign _01667_[2] = _01300_[2];
  assign _01668_[2] = _01300_[2];
  assign _01669_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _01670_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[17] };
  assign _01671_[2] = _01300_[2];
  assign _01672_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _01673_[2] = _01300_[2];
  assign _01674_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _01675_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[28] };
  assign _01676_[0] = _01304_[0];
  assign _01677_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [25], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01678_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [5] };
  assign _01679_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [26], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01680_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [7] };
  assign _01681_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [24], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01682_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7] };
  assign { _01683_[3], _01683_[1:0] } = { _01353_[3], main_prbsrx_errors[12], builder_multiregimpl5_regs1 };
  assign _01685_[2] = _01300_[2];
  assign _01686_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _01687_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[29] };
  assign _01688_[2] = _01300_[2];
  assign _01689_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _01690_[2] = _01300_[2];
  assign _01691_[3:1] = { _01375_[3], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12:11] };
  assign _01692_[1:0] = \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [21:20];
  assign { _01693_[3], _01693_[1:0] } = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14], \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 , \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [24] };
  assign _01694_[2] = \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [3];
  assign { _01695_[3], _01695_[1:0] } = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [0], \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 , \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [3] };
  assign _01696_[3:1] = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 , \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [1:0] };
  assign _01697_[3] = _01359_[1];
  assign _01698_[2:0] = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [14], \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 , \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [4] };
  assign _01699_[2:1] = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6], \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43  };
  assign _01700_[1:0] = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [27], \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [24] };
  assign _01701_[1:0] = \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [10:9];
  assign _01703_[2:0] = { _01693_[2], \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [29:28] };
  assign _01704_[1] = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 ;
  assign _01705_[1] = _01700_[2];
  assign { _01707_[3:2], _01707_[0] } = { _01537_[1], _01635_[1], \VexRiscv.CsrPlugin_exceptionPendings_0  };
  assign { _01708_[2], _01708_[0] } = { \VexRiscv.execute_arbitration_isStuck , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck  };
  assign _01709_[1:0] = { \VexRiscv.CsrPlugin_selfException_payload_badAddr [9], \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [22] };
  assign _01710_[1] = _01531_[1];
  assign _01711_[2] = _01359_[1];
  assign _01712_[2:0] = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_isValid , \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid , \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_error  };
  assign { _01713_[2], _01713_[0] } = { \VexRiscv.IBusCachedPlugin_fetchPc_booted , \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1  };
  assign { _01714_[3], _01714_[1:0] } = { _01375_[3], \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem [1], \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [3] };
  assign _01715_[0] = \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck ;
  assign { _01716_[3], _01716_[1] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [1] };
  assign { _01717_[3:2], _01717_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [1] };
  assign { _01718_[3], _01718_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [3], _01716_[0] };
  assign { _01719_[3:2], _01719_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [3] };
  assign { _01720_[3], _01720_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [5], _01716_[0] };
  assign { _01721_[3:2], _01721_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [5] };
  assign { _01722_[3], _01722_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [7], _01716_[0] };
  assign { _01723_[3:2], _01723_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [7] };
  assign { _01724_[3], _01724_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [9], _01716_[0] };
  assign { _01725_[3:2], _01725_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [9] };
  assign { _01726_[3], _01726_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [11], _01716_[0] };
  assign { _01727_[3:2], _01727_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [11] };
  assign { _01728_[3], _01728_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [13], _01716_[0] };
  assign { _01729_[3:2], _01729_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [13] };
  assign { _01730_[3], _01730_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [15], _01716_[0] };
  assign { _01731_[3:2], _01731_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [15] };
  assign { _01732_[3], _01732_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [17], _01716_[0] };
  assign { _01733_[3:2], _01733_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [17] };
  assign { _01734_[3], _01734_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [19], _01716_[0] };
  assign { _01735_[3:2], _01735_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [19] };
  assign { _01736_[3], _01736_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [21], _01716_[0] };
  assign { _01737_[3:2], _01737_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [21] };
  assign { _01738_[3], _01738_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [23], _01716_[0] };
  assign { _01739_[3:2], _01739_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [23] };
  assign { _01740_[3], _01740_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [25], _01716_[0] };
  assign { _01741_[3:2], _01741_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [25] };
  assign { _01742_[3], _01742_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [27], _01716_[0] };
  assign { _01743_[3:2], _01743_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [27] };
  assign { _01744_[3], _01744_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [29], _01716_[0] };
  assign { _01745_[3:2], _01745_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [29] };
  assign { _01746_[3], _01746_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_rsp_isIoAccess , _01716_[0] };
  assign { _01747_[3:2], _01747_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [31] };
  assign _01748_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_836 , \VexRiscv.CsrPlugin_mip_MSIP  };
  assign _01749_[1:0] = { \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [3], \VexRiscv.execute_CsrPlugin_csr_3008  };
  assign _01750_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [28], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01751_[2:0] = { \VexRiscv.CsrPlugin_mstatus_MPIE , \VexRiscv.CsrPlugin_mstatus_MIE , \VexRiscv.when_CsrPlugin_l1390  };
  assign _01752_[3:1] = { _01375_[3], _01691_[0], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3] };
  assign _01753_[2] = _01535_[1];
  assign _01754_[1] = \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 ;
  assign { _01755_[3:2], _01755_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , _01375_[3], \VexRiscv.memory_DivPlugin_div_counter_value [0] };
  assign _01756_[1] = _01189_[0];
  assign _01757_[1] = \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2 ;
  assign { _01758_[3], _01758_[1:0] } = { \VexRiscv._zz_execute_BRANCH_CTRL [1], \VexRiscv.CsrPlugin_selfException_payload_badAddr [9], \VexRiscv.CsrPlugin_selfException_payload_badAddr [22] };
  assign _01759_[3:1] = { _01757_[0], \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2  };
  assign _01760_[3:1] = { _01757_[0], \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2  };
  assign _01761_[3:1] = { _01757_[0], \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2  };
  assign _01762_[1:0] = { \VexRiscv.switch_Misc_l232_2 , \VexRiscv.execute_RS2 [24] };
  assign _01763_[1:0] = { _01637_[2], \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [29] };
  assign _01764_[2] = _01300_[2];
  assign _01765_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _01766_[2:0] = { builder_csr_bankarray_interface3_bank_bus_dat_r[5], builder_csr_bankarray_interface2_bank_bus_dat_r[5], builder_csr_bankarray_interface4_bank_bus_dat_r[5] };
  assign { _01767_[3], _01767_[1:0] } = { _01299_[3], main_basesoc_ram_bus_ram_bus_dat_r[5], builder_slaves[1] };
  assign _01768_[0] = _01304_[0];
  assign _01769_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [1] };
  assign _01770_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [30], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign { _01771_[3], _01771_[1:0] } = { _01398_[2], \VexRiscv.CsrPlugin_mepc [1], \VexRiscv.when_CsrPlugin_l1390  };
  assign _01772_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_835 , \VexRiscv.CsrPlugin_mtval [4] };
  assign _01773_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [6] };
  assign _01774_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [9] };
  assign _01775_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11] };
  assign _01776_[2] = _01300_[2];
  assign _01777_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _01778_[2] = _01300_[2];
  assign _01779_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _01780_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[12] };
  assign _01781_[0] = _01304_[0];
  assign _01782_[2] = _01300_[2];
  assign _01783_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _01784_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[16] };
  assign _01785_[0] = _01304_[0];
  assign _01786_[2] = _01300_[2];
  assign _01787_[2] = _01300_[2];
  assign _01788_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _01789_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[23] };
  assign { _01790_[3], _01790_[1:0] } = { _01305_[3], _01305_[1], _01128_[8] };
  assign _01791_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [27], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01792_[1:0] = { \VexRiscv.switch_Misc_l232_2 , \VexRiscv.execute_RS2 [27] };
  assign _01793_[1:0] = { \VexRiscv.switch_Misc_l232_2 , \VexRiscv.execute_RS2 [30] };
  assign _01794_[2:0] = { \VexRiscv.dataCache_1.io_mem_cmd_payload_uncached , \VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [8], \VexRiscv.dataCache_1.stageB_dataMux [8] };
  assign _01795_[2] = _01300_[2];
  assign _01796_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _01797_[2] = _01300_[2];
  assign _01798_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _01799_[2] = _01300_[2];
  assign _01800_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _01801_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[22] };
  assign _01802_[0] = _01304_[0];
  assign _01803_[2] = _01300_[2];
  assign _01804_[2:0] = { \VexRiscv._zz_execute_BranchPlugin_branch_src2_8 , \VexRiscv._zz_execute_SRC2_CTRL  };
  assign _01805_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [31], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01806_[3:1] = { \VexRiscv._zz_execute_ALU_CTRL , _01612_[0] };
  assign _01807_[2:0] = { \VexRiscv.HazardSimplePlugin_writeBackBuffer_valid , \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [0], \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [15] };
  assign _01809_[1:0] = { \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [0], \VexRiscv._zz_RegFilePlugin_regFile_port0 [0] };
  assign _01810_[1:0] = { \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [0], \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [15] };
  assign _01812_[1] = \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [1];
  assign _01813_[0] = \VexRiscv._zz_decode_RS2_1 [1];
  assign _01814_[2:0] = { \VexRiscv.CsrPlugin_selfException_payload_badAddr [8], \VexRiscv._zz_execute_SRC2_CTRL  };
  assign _01815_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [30], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01816_[3:1] = { \VexRiscv._zz_execute_ALU_CTRL , _01612_[1] };
  assign { _01817_[2], _01817_[0] } = { _01394_[1], _01770_[0] };
  assign _01818_[0] = \VexRiscv._zz_decode_RS2 [1];
  assign _01819_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv.CsrPlugin_selfException_payload_badAddr [22], \VexRiscv.execute_RS2 [2] };
  assign _01820_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [29], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01821_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv.CsrPlugin_selfException_payload_badAddr [23], \VexRiscv.execute_RS2 [3] };
  assign _01822_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [28], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01823_[3:1] = { \VexRiscv._zz_execute_ALU_CTRL , \VexRiscv.dataCache_1.dataReadCmd_payload [1] };
  assign _01824_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv.CsrPlugin_selfException_payload_badAddr [24], \VexRiscv.execute_RS2 [4] };
  assign _01825_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [27], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01826_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [5], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _01827_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [26], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01828_[3:1] = { \VexRiscv._zz_execute_ALU_CTRL , \VexRiscv.dataCache_1.dataReadCmd_payload [3] };
  assign { _01829_[2], _01829_[0] } = { _01394_[1], _01679_[0] };
  assign _01830_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [5] };
  assign { _01831_[2], _01831_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [5] };
  assign _01832_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [6], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _01833_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [7], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _01834_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [24], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01835_[3:1] = { \VexRiscv._zz_execute_ALU_CTRL , \VexRiscv.dataCache_1.dataReadCmd_payload [5] };
  assign { _01836_[2], _01836_[0] } = { _01394_[1], _01681_[0] };
  assign _01837_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [7] };
  assign { _01838_[2], _01838_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [7] };
  assign _01839_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [8], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _01840_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [9], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _01841_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [22], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01842_[3:1] = { \VexRiscv._zz_execute_ALU_CTRL , \VexRiscv.dataCache_1.dataReadCmd_payload [7] };
  assign { _01843_[2], _01843_[0] } = { _01394_[1], _01577_[0] };
  assign _01844_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [9] };
  assign { _01845_[2], _01845_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [9] };
  assign _01846_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [10], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _01847_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [11], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _01848_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [20], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01849_[3:1] = { \VexRiscv._zz_execute_ALU_CTRL , \VexRiscv.dataCache_1.dataReadCmd_payload [9] };
  assign { _01850_[2], _01850_[0] } = { _01394_[1], _01582_[0] };
  assign _01851_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [11] };
  assign { _01852_[2], _01852_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [11] };
  assign _01853_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [12], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _01854_[2:0] = { \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO , \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [18], \VexRiscv._zz_execute_SrcPlugin_addSub [13] };
  assign _01855_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [14], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _01856_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [17], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01857_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _01858_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [14] };
  assign { _01859_[3], _01859_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [14], _01716_[0] };
  assign { _01860_[3:2], _01860_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [14] };
  assign { _01861_[2], _01861_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [14] };
  assign _01862_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [15], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign { _01863_[3], _01863_[1:0] } = { _01353_[3], main_prbsrx_errors[7], builder_multiregimpl5_regs1 };
  assign _01864_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3] };
  assign _01865_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [17] };
  assign { _01866_[2], _01866_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [17] };
  assign _01867_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [5] };
  assign _01868_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [18], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _01869_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [17], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _01870_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [14], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01871_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _01872_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [29], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _01873_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [4] };
  assign { _01874_[3], _01874_[1:0] } = { _01353_[3], main_prbsrx_errors[10], builder_multiregimpl5_regs1 };
  assign { _01875_[3], _01875_[1:0] } = { _01305_[3], _01305_[1], _01128_[6] };
  assign _01876_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [20], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _01877_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [11], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01878_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _01879_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [2] };
  assign { _01880_[3:2], _01880_[0] } = { _01545_[3], sys_rst, builder_csr_bankarray_csrbank3_reload0_w[13] };
  assign _01881_[2] = sys_rst;
  assign { _01882_[3], _01882_[1:0] } = { _01353_[3], main_prbsrx_errors[5], builder_multiregimpl5_regs1 };
  assign { _01883_[3], _01883_[1:0] } = { _01353_[3], main_prbsrx_errors[8], builder_multiregimpl5_regs1 };
  assign _01884_[1:0] = { _01637_[2], \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [30] };
  assign { _01885_[2], _01885_[0] } = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [30] };
  assign { _01886_[3:2], _01886_[0] } = { _01424_[3], sys_rst, builder_csr_bankarray_csrbank0_scratch0_w[11] };
  assign { _01887_[2], _01887_[0] } = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [29] };
  assign { _01888_[2], _01888_[0] } = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [29] };
  assign { _01889_[2], _01889_[0] } = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [30] };
  assign _01890_[1] = _01350_[1];
  assign { _01891_[3:2], _01891_[0] } = { _01424_[3], sys_rst, builder_csr_bankarray_csrbank0_scratch0_w[15] };
  assign { _01892_[3:2], _01892_[0] } = { _01424_[3], sys_rst, builder_csr_bankarray_csrbank0_scratch0_w[16] };
  assign _01893_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [27] };
  assign _01894_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [26] };
  assign _01895_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [26] };
  assign _01896_[2] = sys_rst;
  assign { _01897_[3], _01897_[1:0] } = { _01353_[3], main_prbsrx_errors[6], builder_multiregimpl5_regs1 };
  assign { _01898_[3:2], _01898_[0] } = { _01424_[3], sys_rst, builder_csr_bankarray_csrbank0_scratch0_w[17] };
  assign _01899_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[24] };
  assign _01900_[0] = _01304_[0];
  assign _01901_[2] = _01300_[2];
  assign _01902_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _01903_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[26] };
  assign _01904_[0] = _01304_[0];
  assign _01905_[2] = _01300_[2];
  assign _01906_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [20] };
  assign { _01907_[3], _01907_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [20], _01716_[0] };
  assign { _01908_[3:2], _01908_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [20] };
  assign { _01909_[2], _01909_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [20] };
  assign _01910_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [21], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _01911_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [23], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _01912_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [8], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01913_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _01914_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [23] };
  assign { _01915_[2], _01915_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [23] };
  assign _01916_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [24], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _01917_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [26], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _01918_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [5], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01919_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _01920_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [26] };
  assign { _01921_[3], _01921_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [26], _01716_[0] };
  assign { _01922_[3:2], _01922_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [26] };
  assign { _01923_[2], _01923_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [26] };
  assign _01924_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [27], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _01925_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [29], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _01926_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [2], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01927_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _01928_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [29] };
  assign { _01929_[2], _01929_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [29] };
  assign _01930_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [30], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _01931_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [31] };
  assign _01932_[2:0] = { \VexRiscv.HazardSimplePlugin_writeBackBuffer_valid , \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [0], \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [20] };
  assign _01934_[1:0] = { \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_data [1], \VexRiscv._zz_RegFilePlugin_regFile_port1 [1] };
  assign _01936_[0] = \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [1];
  assign { _01937_[2], _01937_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [3] };
  assign _01938_[0] = \VexRiscv._zz_decode_RS2_1 [3];
  assign { _01939_[2], _01939_[0] } = { _01394_[1], _01750_[0] };
  assign _01940_[0] = \VexRiscv._zz_decode_RS2 [3];
  assign { _01941_[2], _01941_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [4] };
  assign { _01942_[2], _01942_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [6] };
  assign { _01943_[3], _01943_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [6], _01716_[0] };
  assign { _01944_[3:2], _01944_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [6] };
  assign { _01945_[2], _01945_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [6] };
  assign _01946_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [25], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01947_[3:1] = { \VexRiscv._zz_execute_ALU_CTRL , \VexRiscv.dataCache_1.dataReadCmd_payload [4] };
  assign { _01948_[2], _01948_[0] } = { _01394_[1], _01677_[0] };
  assign { _01949_[2], _01949_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [6] };
  assign { _01950_[2], _01950_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [7] };
  assign { _01951_[2], _01951_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [9] };
  assign { _01952_[2], _01952_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [9] };
  assign { _01953_[2], _01953_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [9] };
  assign { _01954_[2], _01954_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [10] };
  assign { _01955_[2], _01955_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [12] };
  assign { _01956_[3], _01956_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [12], _01716_[0] };
  assign { _01957_[3:2], _01957_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [12] };
  assign { _01958_[2], _01958_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [12] };
  assign _01959_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [19], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01960_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign { _01961_[2], _01961_[0] } = { _01394_[1], _01496_[0] };
  assign { _01962_[2], _01962_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [12] };
  assign { _01963_[2], _01963_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [13] };
  assign { _01964_[2], _01964_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [15] };
  assign { _01965_[2], _01965_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [15] };
  assign _01966_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [16], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01967_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _01968_[3:2] = { _01394_[1], _01475_[0] };
  assign { _01969_[2], _01969_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [15] };
  assign { _01970_[2], _01970_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [16] };
  assign { _01971_[2], _01971_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [18] };
  assign { _01972_[3], _01972_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [18], _01716_[0] };
  assign { _01973_[3:2], _01973_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [18] };
  assign { _01974_[2], _01974_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [18] };
  assign _01975_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [13], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01976_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _01977_[3:2] = { _01394_[1], _01463_[0] };
  assign { _01978_[2], _01978_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [18] };
  assign { _01979_[2], _01979_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [19] };
  assign { _01980_[2], _01980_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [21] };
  assign { _01981_[2], _01981_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [21] };
  assign _01982_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [10], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01983_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _01984_[3] = _01394_[1];
  assign { _01985_[2], _01985_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [21] };
  assign { _01986_[2], _01986_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [22] };
  assign { _01987_[2], _01987_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [24] };
  assign { _01988_[3], _01988_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [24], _01716_[0] };
  assign { _01989_[3:2], _01989_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [24] };
  assign { _01990_[2], _01990_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [24] };
  assign _01991_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [7], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01992_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _01993_[3:2] = { _01394_[1], _01441_[0] };
  assign { _01994_[2], _01994_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [24] };
  assign { _01995_[2], _01995_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [25] };
  assign { _01996_[2], _01996_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [27] };
  assign { _01997_[2], _01997_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [27] };
  assign _01998_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [4], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _01999_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _02000_[3:2] = { _01394_[1], _01422_[0] };
  assign { _02001_[2], _02001_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [27] };
  assign { _02002_[2], _02002_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [28] };
  assign { _02003_[2], _02003_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [30] };
  assign { _02004_[3], _02004_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [30], _01716_[0] };
  assign { _02005_[3:2], _02005_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [30] };
  assign { _02006_[2], _02006_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [30] };
  assign _02007_[3:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [1], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _02008_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _02009_[3:2] = { _01394_[1], _01391_[0] };
  assign { _02010_[2], _02010_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [30] };
  assign { _02011_[2], _02011_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [31] };
  assign _02012_[1] = \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ;
  assign _02013_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [16], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _02014_[1] = \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ;
  assign _02015_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [22], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _02016_[1] = \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ;
  assign _02017_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [28], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _02018_[1] = \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ;
  assign _02019_[1:0] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [17], \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [14] };
  assign _02020_[2] = _01805_[0];
  assign _02021_[2] = _01805_[0];
  assign _02022_[2] = _01815_[0];
  assign _02023_[2] = _01805_[0];
  assign _02024_[2] = _01805_[0];
  assign _02025_[2] = _01815_[0];
  assign _02026_[2] = _01820_[0];
  assign _02027_[1] = _01822_[0];
  assign _02028_[2] = _01805_[0];
  assign _02029_[2] = _01805_[0];
  assign _02030_[2] = _01815_[0];
  assign _02031_[2] = _01805_[0];
  assign _02032_[2] = _01805_[0];
  assign _02033_[2] = _01815_[0];
  assign _02034_[2] = _01820_[0];
  assign _02035_[2] = _01805_[0];
  assign _02036_[2] = _01805_[0];
  assign _02037_[0] = _01805_[0];
  assign _02038_[3] = _01815_[0];
  assign _02039_[2] = _01805_[0];
  assign _02040_[2] = _01805_[0];
  assign _02041_[2] = _01815_[0];
  assign _02042_[3:2] = { _01822_[0], _01820_[0] };
  assign _02043_[2] = _01815_[0];
  assign _02044_[2] = _01815_[0];
  assign _02045_[2] = _01815_[0];
  assign _02046_[2] = _01820_[0];
  assign _02047_[2:1] = { _01805_[0], _02031_[0] };
  assign _02048_[2] = _01815_[0];
  assign { _02049_[2], _02049_[0] } = { _01805_[0], _02035_[1] };
  assign _02050_[2] = _01820_[0];
  assign _02051_[1] = _01822_[0];
  assign _02052_[2:1] = { _01815_[0], _02044_[0] };
  assign _02053_[1] = _01805_[0];
  assign _02054_[0] = _01815_[0];
  assign _02055_[2] = _01822_[0];
  assign _02056_[2:1] = { _01805_[0], _02035_[0] };
  assign { _02057_[3], _02057_[1:0] } = { _01815_[0], _02054_[1], _02054_[2] };
  assign { _02058_[2], _02058_[0] } = { _01820_[0], _02054_[2] };
  assign _02059_[2] = _01805_[0];
  assign _02060_[2] = _01815_[0];
  assign _02061_[2] = _01820_[0];
  assign _02062_[2] = _01822_[0];
  assign { _02063_[2], _02063_[0] } = { _01820_[0], _02046_[1] };
  assign { _02064_[2], _02064_[0] } = { _01815_[0], _02052_[0] };
  assign { _02065_[2], _02065_[0] } = { _01820_[0], _02046_[0] };
  assign _02066_[2] = _01822_[0];
  assign _02067_[2] = _01825_[0];
  assign { _02068_[3:2], _02068_[0] } = { _01545_[3], sys_rst, builder_csr_bankarray_csrbank3_reload0_w[12] };
  assign _02069_[2] = _01815_[0];
  assign _02070_[2:1] = { _01815_[0], _02033_[0] };
  assign _02071_[2] = _01820_[0];
  assign _02072_[2] = _01820_[0];
  assign _02073_[3] = _01822_[0];
  assign _02074_[1] = _01350_[1];
  assign _02075_[2] = _01822_[0];
  assign { _02076_[2], _02076_[0] } = { _01822_[0], _02054_[2] };
  assign _02077_[2] = _01825_[0];
  assign { _02078_[2], _02078_[0] } = { _01822_[0], _02054_[2] };
  assign _02079_[2] = _01820_[0];
  assign { _02080_[2], _02080_[0] } = { _01820_[0], _02072_[1] };
  assign _02081_[2] = _01822_[0];
  assign _02082_[2] = _01825_[0];
  assign _02083_[2] = _01825_[0];
  assign { _02084_[2], _02084_[0] } = { _01822_[0], _02073_[2] };
  assign _02085_[2] = _01825_[0];
  assign { _02086_[2], _02086_[0] } = { _01820_[0], _02071_[1] };
  assign { _02087_[2], _02087_[0] } = { _01815_[0], _02054_[2] };
  assign _02088_[2:1] = { _01820_[0], _02071_[0] };
  assign _02089_[2] = _01822_[0];
  assign _02090_[0] = _01825_[0];
  assign _02091_[2] = _01820_[0];
  assign { _02092_[2], _02092_[0] } = { _01822_[0], _02054_[2] };
  assign { _02093_[2], _02093_[0] } = { _02090_[2], _01825_[0] };
  assign { _02094_[2], _02094_[0] } = { _01822_[0], _02054_[2] };
  assign { _02095_[2], _02095_[0] } = { _02090_[2], _01825_[0] };
  assign _02096_[1] = builder_csr_bankarray_csrbank1_out0_w[5];
  assign _02097_[1] = sys_rst;
  assign { _02098_[3], _02098_[1:0] } = { _01404_[0], builder_csr_bankarray_csrbank2_rx_prbs_errors_w[1], _01568_[1] };
  assign _02099_[1:0] = { _01334_[2], builder_csr_bankarray_csrbank2_rx_enable0_w };
  assign _02100_[1] = _01350_[1];
  assign _02101_[1] = _01350_[1];
  assign _02102_[1] = _01350_[1];
  assign _02103_[1] = rx_rst;
  assign _02104_[2] = _01300_[2];
  assign _02105_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _02106_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[27] };
  assign _02107_[0] = _01304_[0];
  assign _02108_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _02109_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[19] };
  assign _02110_[0] = _01304_[0];
  assign _02111_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _02112_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[21] };
  assign _02113_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[18] };
  assign _02114_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [23] };
  assign _02115_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [23] };
  assign _02116_[0] = _01304_[0];
  assign _02117_[0] = _01304_[0];
  assign _02118_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[20] };
  assign _02119_[0] = _01304_[0];
  assign _02120_[0] = _01304_[0];
  assign { _02121_[3:2], _02121_[0] } = { _01545_[3], sys_rst, builder_csr_bankarray_csrbank3_reload0_w[30] };
  assign { _02122_[3], _02122_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[29], _01338_[0] };
  assign { _02123_[3], _02123_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[21], _01338_[0] };
  assign { _02124_[3], _02124_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[15], _01338_[0] };
  assign { _02125_[3], _02125_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[9], _01338_[0] };
  assign { _02126_[3], _02126_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[3], _01338_[0] };
  assign _02127_[1] = _01350_[1];
  assign _02128_[1:0] = { \VexRiscv.CsrPlugin_jumpInterface_valid , \VexRiscv._zz__zz_IBusCachedPlugin_jump_pcLoad_payload_1 [1] };
  assign _02129_[2:0] = { _01751_[3], \VexRiscv.CsrPlugin_mepc [30], \VexRiscv.CsrPlugin_mtvec_base [28] };
  assign _02130_[1:0] = { \VexRiscv.BranchPlugin_jumpInterface_valid , \VexRiscv._zz__zz_IBusCachedPlugin_jump_pcLoad_payload_1 [2] };
  assign { _02131_[3], _02131_[0] } = { \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [26], \VexRiscv.DBusCachedPlugin_redoBranch_payload [26] };
  assign _02132_[0] = _01347_[1];
  assign _02133_[3:1] = { \VexRiscv._zz_dBusWishbone_CYC , builder_grant, \VexRiscv._zz_dBus_cmd_ready_1  };
  assign _02134_[1] = \VexRiscv.dBus_cmd_payload_mask [3];
  assign { _02135_[3:2], _02135_[0] } = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [26], _01693_[2], \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [25] };
  assign _02136_[1] = \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [30];
  assign _02137_[2:0] = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [27], \VexRiscv._zz_2 , \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [24] };
  assign { _02138_[2], _02138_[0] } = \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [26:25];
  assign { _02140_[2], _02140_[0] } = { _01528_[1], \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [25] };
  assign _02141_[1:0] = { \VexRiscv.dataCache_1._zz_loader_counter_valueNext_1 , \VexRiscv.dataCache_1.io_mem_cmd_payload_mask [0] };
  assign _02142_[3:2] = { \VexRiscv.dataCache_1.dataWriteCmd_payload_address [0], \VexRiscv.dataCache_1.dataReadCmd_payload [0] };
  assign _02143_[1:0] = { \VexRiscv.dataCache_1.dataWriteCmd_payload_address [2], \VexRiscv.dataCache_1.dataReadCmd_payload [2] };
  assign _02145_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [19], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign { _02146_[3:2], _02146_[0] } = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [13:12], _01975_[0] };
  assign _02148_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [31], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _02149_[1] = \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [0];
  assign _02150_[1:0] = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [10], \VexRiscv.dataCache_1.dataWriteCmd_payload_address [8] };
  assign _02152_[2:0] = { \VexRiscv.dataCache_1.stageA_mask [3], \VexRiscv.dataCache_1.io_mem_cmd_payload_mask [3], \VexRiscv.dataCache_1._zz_loader_counter_valueNext_1  };
  assign _02153_[2:0] = { \VexRiscv.dataCache_1.stageA_mask [0], \VexRiscv.dataCache_1.io_mem_cmd_payload_mask [0], \VexRiscv.dataCache_1._zz_loader_counter_valueNext_1  };
  assign _02154_[2:0] = { \VexRiscv.dataCache_1.stageA_mask [2], \VexRiscv.dataCache_1.io_mem_cmd_payload_mask [2], \VexRiscv.dataCache_1._zz_loader_counter_valueNext_1  };
  assign _02155_[3:2] = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [2], \VexRiscv.dataCache_1.dataWriteCmd_payload_address [0] };
  assign _02156_[1:0] = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [4], \VexRiscv.dataCache_1.dataWriteCmd_payload_address [2] };
  assign { _02157_[2], _02157_[0] } = { \VexRiscv.dataCache_1.stage0_dataColisions_regNextWhen , _02141_[2] };
  assign { _02158_[3], _02158_[1:0] } = { _01537_[1], \VexRiscv.execute_arbitration_isStuck , \VexRiscv.execute_arbitration_isValid  };
  assign _02159_[2:0] = { \VexRiscv.dataCache_1.io_mem_cmd_payload_uncached , \VexRiscv.dataCache_1.stageB_dataMux [16], \VexRiscv.dataCache_1.stageB_dataMux [0] };
  assign _02160_[3] = \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0];
  assign _02161_[2:0] = { \VexRiscv.dataCache_1.io_mem_cmd_payload_uncached , \VexRiscv.dataCache_1.stageB_dataMux [18], \VexRiscv.dataCache_1.stageB_dataMux [2] };
  assign _02162_[3] = \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0];
  assign _02163_[2:0] = { \VexRiscv.dataCache_1.io_mem_cmd_payload_uncached , \VexRiscv.dataCache_1.stageB_dataMux [20], \VexRiscv.dataCache_1.stageB_dataMux [4] };
  assign _02164_[3] = \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0];
  assign _02165_[2:0] = { \VexRiscv.dataCache_1.io_mem_cmd_payload_uncached , \VexRiscv.dataCache_1.stageB_dataMux [22], \VexRiscv.dataCache_1.stageB_dataMux [6] };
  assign _02166_[3] = \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0];
  assign _02167_[3:1] = { \VexRiscv._zz_execute_ALU_CTRL , \VexRiscv.dataCache_1.dataReadCmd_payload [2] };
  assign _02168_[2:0] = { \VexRiscv.dataCache_1.stage0_mask [2], \VexRiscv.dataCache_1.io_mem_cmd_payload_mask [2], \VexRiscv.dataCache_1._zz_loader_counter_valueNext_1  };
  assign _02169_[2:0] = { \VexRiscv.dataCache_1.stage0_mask [1], \VexRiscv.dataCache_1.io_mem_cmd_payload_mask [1], \VexRiscv.dataCache_1._zz_loader_counter_valueNext_1  };
  assign _02170_[2:0] = { \VexRiscv.dataCache_1.stage0_mask [0], \VexRiscv.dataCache_1.io_mem_cmd_payload_mask [0], \VexRiscv.dataCache_1._zz_loader_counter_valueNext_1  };
  assign { _02171_[3:2], _02171_[0] } = { \VexRiscv.dataCache_1.dataReadCmd_payload [9], \VexRiscv.dataCache_1.dataWriteCmd_payload_address [9], _02141_[2] };
  assign { _02173_[2], _02173_[0] } = { \VexRiscv._zz_execute_BRANCH_CTRL [1], \VexRiscv.CsrPlugin_selfException_payload_badAddr [8] };
  assign { _02174_[2], _02174_[0] } = main_basesoc_uart_tx_fifo_consume[3:2];
  assign _02175_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [27] };
  assign _02176_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [24] };
  assign _02177_[1:0] = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [17], \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [7] };
  assign _02182_[3:2] = { \VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [4], \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [14] };
  assign _02183_[1:0] = { \VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [19], \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [29] };
  assign _02184_[1:0] = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [16], \VexRiscv.dataCache_1._zz_ways_0_tagsReadRsp_valid_1 [6] };
  assign _02185_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [11] };
  assign _02186_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [11] };
  assign _02187_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [14] };
  assign _02188_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [14] };
  assign _02189_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [24] };
  assign _02190_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [21] };
  assign _02191_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [20] };
  assign _02192_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [20] };
  assign _02193_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [21] };
  assign _02194_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [18] };
  assign _02195_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [17] };
  assign _02196_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [17] };
  assign _02197_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [18] };
  assign _02198_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [15] };
  assign _02199_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _02200_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[13] };
  assign _02201_[2] = _01300_[2];
  assign _02202_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _02203_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[15] };
  assign _02204_[0] = _01304_[0];
  assign { _02205_[3], _02205_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[28], _01338_[0] };
  assign _02206_[0] = _01304_[0];
  assign { _02207_[3], _02207_[1:0] } = { sys_rst, main_basesoc_uart_rx_fifo_level0[3], _01575_[0] };
  assign _02210_[1:0] = { \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [5], \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [15] };
  assign _02212_[1:0] = { \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2 [10], \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [20] };
  assign { _02214_[3], _02214_[1:0] } = { sys_rst, main_basesoc_uart_rx_fifo_level0[0], _01575_[0] };
  assign { _02215_[3], _02215_[0] } = { main_basesoc_uart_rx_fifo_consume[1], main_basesoc_uart_rx_fifo_consume[3] };
  assign { _02216_[2], _02216_[0] } = { main_basesoc_uart_rx_fifo_consume[2], main_basesoc_uart_rx_fifo_consume[0] };
  assign { _02218_[3], _02218_[1:0] } = { sys_rst, main_basesoc_uart_rx_fifo_level0[2], _01575_[0] };
  assign _02219_[2:0] = { sys_rst, builder_csr_bankarray_csrbank0_bus_errors_r[1], main_basesoc_uart_rx2 };
  assign { _02220_[2], _02220_[0] } = main_basesoc_uart_tx_fifo_consume[1:0];
  assign { _02221_[3], _02221_[1:0] } = { \VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED , \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [0], _02149_[0] };
  assign { _02222_[3], _02222_[1:0] } = { \VexRiscv.CsrPlugin_selfException_payload_badAddr [14], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv.switch_Misc_l232_2  };
  assign { _02223_[3], _02223_[1:0] } = { \VexRiscv._zz_execute_BRANCH_CTRL [0], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [14] };
  assign _02224_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [13], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _02225_[2] = \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [18];
  assign { _02227_[3], _02227_[1:0] } = { _01834_[0], \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [23], \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [24] };
  assign _02228_[2:1] = { _01827_[0], \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [26] };
  assign _02231_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [25], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _02232_[1] = \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [6];
  assign _02233_[2:1] = { \VexRiscv._zz_execute_FullBarrelShifterPlugin_reversed [4], _01998_[0] };
  assign _02235_[3] = \VexRiscv.CsrPlugin_selfException_payload_badAddr [12];
  assign _02236_[1:0] = { _02223_[2], \VexRiscv._zz_execute_BRANCH_CTRL [0] };
  assign _02238_[3:2] = { \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2 , \VexRiscv._zz_execute_BRANCH_CTRL [1] };
  assign _02239_[3:2] = { \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0] };
  assign _02240_[1:0] = { \VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data [7], \VexRiscv.dataCache_1.stageB_dataMux [7] };
  assign { _02241_[2], _02241_[0] } = { \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0], _02240_[2] };
  assign { _02242_[2], _02242_[0] } = { _01394_[1], _01791_[0] };
  assign _02243_[2:0] = { \VexRiscv.dataCache_1.io_mem_cmd_payload_uncached , \VexRiscv.dataCache_1.stageB_dataMux [21], \VexRiscv.dataCache_1.stageB_dataMux [5] };
  assign _02244_[3] = \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0];
  assign _02245_[2:0] = { \VexRiscv.dataCache_1.io_mem_cmd_payload_uncached , \VexRiscv.dataCache_1.stageB_dataMux [19], \VexRiscv.dataCache_1.stageB_dataMux [3] };
  assign _02246_[3] = \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0];
  assign _02247_[2:0] = { \VexRiscv.dataCache_1.io_mem_cmd_payload_uncached , \VexRiscv.dataCache_1.stageB_dataMux [17], \VexRiscv.dataCache_1.stageB_dataMux [1] };
  assign _02248_[3] = \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0];
  assign _02249_[2:0] = { sys_rst, builder_csr_bankarray_csrbank2_rx_enable0_r, main_basesoc_timer_pending_r };
  assign { _02250_[3:2], _02250_[0] } = { _01553_[3], sys_rst, builder_csr_bankarray_csrbank3_load0_w[31] };
  assign { _02251_[3:2], _02251_[0] } = { _01553_[3], sys_rst, builder_csr_bankarray_csrbank3_load0_w[27] };
  assign { _02252_[3:2], _02252_[0] } = { _01553_[3], sys_rst, builder_csr_bankarray_csrbank3_load0_w[24] };
  assign { _02253_[3:2], _02253_[0] } = { _01553_[3], sys_rst, builder_csr_bankarray_csrbank3_load0_w[22] };
  assign { _02254_[3:2], _02254_[0] } = { _01553_[3], sys_rst, builder_csr_bankarray_csrbank3_load0_w[26] };
  assign { _02255_[3:2], _02255_[0] } = { \VexRiscv._zz_execute_BRANCH_CTRL , \VexRiscv._zz_execute_BranchPlugin_branch_src2  };
  assign _02256_[1] = _01375_[3];
  assign _02257_[2:0] = { _01702_[0], \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [3], \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_86  };
  assign { _02259_[3:2], _02259_[0] } = { _01553_[3], sys_rst, builder_csr_bankarray_csrbank3_load0_w[23] };
  assign _02260_[2:0] = { sys_rst, builder_csr_bankarray_csrbank2_rx_enable0_r, builder_csr_bankarray_csrbank3_en0_w };
  assign { _02261_[3:2], _02261_[0] } = { _01553_[3], sys_rst, builder_csr_bankarray_csrbank3_load0_w[21] };
  assign { _02262_[3:2], _02262_[0] } = { _01553_[3], sys_rst, builder_csr_bankarray_csrbank3_load0_w[19] };
  assign { _02263_[3:2], _02263_[0] } = { _01553_[3], sys_rst, builder_csr_bankarray_csrbank3_load0_w[18] };
  assign _02264_[2:0] = { sys_rst, builder_csr_bankarray_csrbank2_rx_enable0_r, builder_csr_bankarray_csrbank2_rx_enable0_w };
  assign _02265_[1:0] = { \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [14], _01419_[0] };
  assign _02266_[2:1] = { \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending , _01359_[1] };
  assign _02267_[1:0] = { _01375_[3], \VexRiscv.CsrPlugin_jumpInterface_valid  };
  assign _02268_[0] = _01708_[3];
  assign { _02269_[3], _02269_[1] } = { \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 , _01708_[1] };
  assign { _02270_[2], _02270_[0] } = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_isValid , \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1  };
  assign _02271_[1:0] = { \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [13], _01419_[0] };
  assign _02272_[2] = _01300_[2];
  assign _02273_[3:2] = { builder_slaves[0], _01301_[2] };
  assign { _02274_[2], _02274_[0] } = { builder_gatematepll_locked_s1, main_crg_rst_n };
  assign { _02275_[3], _02275_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[30] };
  assign { _02276_[3], _02276_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[29] };
  assign { _02277_[3], _02277_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[27] };
  assign { _02278_[3], _02278_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[26] };
  assign { _02279_[3], _02279_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[24] };
  assign { _02280_[3], _02280_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[31] };
  assign { _02281_[3], _02281_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[23] };
  assign { _02282_[3], _02282_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[22] };
  assign { _02283_[3], _02283_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[28] };
  assign { _02284_[3], _02284_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[21] };
  assign _02286_[1:0] = { \VexRiscv.switch_Misc_l232_2 , \VexRiscv.execute_RS2 [2] };
  assign { _02288_[3], _02288_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[19] };
  assign { _02289_[3], _02289_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[25] };
  assign { _02290_[3], _02290_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[18] };
  assign { _02291_[3], _02291_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[16] };
  assign { _02292_[3], _02292_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[15] };
  assign { _02293_[3], _02293_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[14] };
  assign { _02294_[3], _02294_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[20] };
  assign { _02295_[3:2], _02295_[0] } = { _01545_[3], sys_rst, builder_csr_bankarray_csrbank3_reload0_w[9] };
  assign { _02296_[3], _02296_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[17] };
  assign { _02297_[3], _02297_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[13] };
  assign { _02298_[3:2], _02298_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [4] };
  assign _02299_[0] = _01304_[0];
  assign _02300_[1] = _01375_[3];
  assign _02301_[0] = _01712_[3];
  assign _02302_[2:0] = { _01751_[3], \VexRiscv.CsrPlugin_mstatus_MPP [1], \VexRiscv.when_CsrPlugin_l1390  };
  assign _02303_[1:0] = { _01712_[3], _02301_[1] };
  assign _02304_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _02305_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[31] };
  assign _02306_[0] = _01304_[0];
  assign _02307_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[30] };
  assign _02308_[0] = _01304_[0];
  assign { _02309_[3:2], _02309_[0] } = { _01810_[2], _01375_[3], \VexRiscv.dataCache_1.io_cpu_writeBack_isStuck  };
  assign _02310_[0] = _01304_[0];
  assign { _02311_[3], _02311_[1:0] } = { _01353_[3], main_prbsrx_errors[23], builder_multiregimpl5_regs1 };
  assign { _02312_[3], _02312_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_load0_w[11], builder_csr_bankarray_csrbank3_en0_w };
  assign { _02313_[3], _02313_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[12] };
  assign { _02314_[3], _02314_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_load0_w[9], builder_csr_bankarray_csrbank3_en0_w };
  assign { _02315_[3], _02315_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_load0_w[10], builder_csr_bankarray_csrbank3_en0_w };
  assign _02316_[1] = _01350_[1];
  assign { _02317_[3], _02317_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[2] };
  assign _02318_[0] = \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [28];
  assign _02319_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _02320_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[25] };
  assign _02321_[0] = _01304_[0];
  assign { _02322_[3], _02322_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[1] };
  assign { _02323_[3], _02323_[1:0] } = { sys_rst, _01558_[2], main_basesoc_timer_zero_trigger_d };
  assign _02324_[1:0] = { _01385_[0], main_basesoc_tx_data[0] };
  assign _02325_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [15] };
  assign _02326_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [12] };
  assign _02327_[1:0] = \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [29:28];
  assign _02328_[0] = main_basesoc_tx_count_rs232phytx_next_value_ce0;
  assign _02329_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [8] };
  assign { _02330_[3], _02330_[1:0] } = { _01305_[3], _01305_[1], _01128_[3] };
  assign { _02331_[3], _02331_[1:0] } = { _01353_[3], main_prbsrx_errors[3], builder_multiregimpl5_regs1 };
  assign _02332_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [12] };
  assign _02333_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [9] };
  assign _02334_[2:0] = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [20], _01692_[2], \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [21] };
  assign _02335_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [8] };
  assign _02336_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [9] };
  assign _02337_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [6] };
  assign { _02338_[3], _02338_[1:0] } = { _01305_[3], _01305_[1], _01128_[1] };
  assign _02339_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [5] };
  assign _02340_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [5] };
  assign { _02341_[3:2], _02341_[0] } = { rx_rst, main_prbsrx_i[8], _01320_[0] };
  assign _02342_[2] = sys_rst;
  assign { _02343_[3], _02343_[1:0] } = { _01353_[3], main_prbsrx_errors[1], builder_multiregimpl5_regs1 };
  assign _02344_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [6] };
  assign _02345_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [3] };
  assign { _02346_[3:2], _02346_[0] } = { rx_rst, main_prbsrx_i[9], _01320_[0] };
  assign { _02347_[3:2], _02347_[0] } = { rx_rst, main_prbsrx_i[4], _01320_[0] };
  assign _02348_[3:2] = { _01639_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [2] };
  assign { _02349_[3], _02349_[1:0] } = { _01305_[3], _01305_[1], _01128_[0] };
  assign _02350_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [2] };
  assign { _02352_[3:2], _02352_[0] } = { rx_rst, main_prbsrx_i[10], _01320_[0] };
  assign { _02353_[3], _02353_[1:0] } = { _01353_[3], main_prbsrx_errors[0], builder_multiregimpl5_regs1 };
  assign _02354_[3:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [0], _01639_[2] };
  assign _02355_[2:1] = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [3] };
  assign _02356_[2] = _01300_[2];
  assign { _02357_[3], _02357_[1:0] } = { _01299_[3], main_basesoc_ram_bus_ram_bus_dat_r[4], builder_slaves[1] };
  assign _02359_[1] = rx_rst;
  assign _02360_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _02361_[0] = _01304_[0];
  assign _02362_[2:0] = { sys_rst, builder_csr_bankarray_csrbank2_rx_enable0_r, builder_csr_bankarray_csrbank2_tx_enable0_w };
  assign _02363_[2] = _01300_[2];
  assign { _02364_[3], _02364_[1:0] } = { _01299_[3], main_basesoc_ram_bus_ram_bus_dat_r[3], builder_slaves[1] };
  assign { _02365_[3:2], _02365_[0] } = { \VexRiscv.DBusCachedPlugin_exceptionBus_valid , \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 , _01639_[2] };
  assign _02366_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _02367_[0] = _01304_[0];
  assign { _02369_[3:2], _02369_[0] } = { rx_rst, main_prbsrx_i[7], _01320_[0] };
  assign _02370_[2] = _01300_[2];
  assign { _02371_[3], _02371_[1:0] } = { _01299_[3], main_basesoc_ram_bus_ram_bus_dat_r[2], builder_slaves[1] };
  assign _02372_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _02373_[0] = _01304_[0];
  assign _02374_[0] = builder_csr_bankarray_adr[5];
  assign _02375_[1:0] = { builder_interface0_adr[3], _01567_[1] };
  assign _02376_[3:1] = { _01318_[0], builder_interface0_adr[3], builder_interface0_adr[0] };
  assign _02377_[1:0] = { builder_interface0_adr[3], _01549_[1] };
  assign _02378_[3:1] = { builder_csr_bankarray_adr[3], _01407_[2], _01330_[0] };
  assign _02379_[1] = tx_rst;
  assign _02380_[1:0] = { _02131_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [2] };
  assign _02381_[3:2] = _01346_[3:2];
  assign _02382_[2] = _01346_[2];
  assign { _02383_[2], _02383_[0] } = { _01335_[1], _01330_[0] };
  assign { _02384_[3], _02384_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[24], _01338_[0] };
  assign { _02385_[3], _02385_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[18], _01338_[0] };
  assign { _02386_[3], _02386_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[12], _01338_[0] };
  assign { _02387_[3], _02387_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[6], _01338_[0] };
  assign _02388_[1:0] = { _01334_[2], builder_csr_bankarray_csrbank3_reload0_w[0] };
  assign _02389_[1:0] = { _01405_[0], _01558_[2] };
  assign _02390_[3] = _01338_[3];
  assign _02391_[1] = _01350_[1];
  assign _02392_[1] = _01350_[1];
  assign _02393_[1:0] = { \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [2], _01419_[0] };
  assign { _02394_[3], _02394_[1:0] } = { _01353_[3], main_prbsrx_errors[31], builder_multiregimpl5_regs1 };
  assign { _02395_[3], _02395_[1:0] } = { _01305_[3], _01305_[1], _01128_[30] };
  assign { _02396_[3], _02396_[1:0] } = { _01353_[3], main_prbsrx_errors[30], builder_multiregimpl5_regs1 };
  assign _02397_[3:2] = _01346_[3:2];
  assign _02402_[1] = _01350_[1];
  assign _02409_[0] = _01304_[0];
  assign { _02410_[3:2], _02410_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [8] };
  assign { _02411_[3], _02411_[1:0] } = { sys_rst, main_basesoc_uart_tx_trigger_d, _01389_[1] };
  assign { _02412_[3], _02412_[1:0] } = { _01353_[3], main_prbsrx_errors[26], builder_multiregimpl5_regs1 };
  assign _02413_[2] = _01300_[2];
  assign _02414_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _02415_[2] = _01300_[2];
  assign _02416_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _02417_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[10] };
  assign _02418_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _02419_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[9] };
  assign _02420_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[11] };
  assign _02421_[0] = _01304_[0];
  assign { _02422_[3], _02422_[1:0] } = { _01353_[3], main_prbsrx_errors[24], builder_multiregimpl5_regs1 };
  assign _02423_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[8] };
  assign _02424_[0] = _01304_[0];
  assign _02425_[0] = _01304_[0];
  assign _02426_[0] = _01304_[0];
  assign { _02427_[2], _02427_[0] } = { _01299_[3], builder_csr_bankarray_interface2_bank_bus_dat_r[7] };
  assign _02428_[1:0] = { builder_slaves[1], main_basesoc_ram_bus_ram_bus_dat_r[7] };
  assign _02429_[0] = _01304_[0];
  assign _02430_[2] = _01300_[2];
  assign { _02431_[3], _02431_[1:0] } = { _01353_[3], main_prbsrx_errors[21], builder_multiregimpl5_regs1 };
  assign { _02432_[3], _02432_[1:0] } = { _01299_[3], main_basesoc_ram_bus_ram_bus_dat_r[6], builder_slaves[1] };
  assign _02433_[3:2] = { builder_slaves[0], _01301_[2] };
  assign _02434_[0] = _01304_[0];
  assign _02435_[1:0] = { \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [3], _01419_[0] };
  assign { _02436_[3], _02436_[1:0] } = { _01353_[3], main_prbsrx_errors[29], builder_multiregimpl5_regs1 };
  assign _02437_[3:2] = { _01375_[3], _01640_[0] };
  assign _02438_[2:1] = { _01375_[3], \VexRiscv.dataCache_1.stageB_flusher_start  };
  assign { _02439_[3:2], _02439_[0] } = { _01375_[3], _01622_[2], \VexRiscv.dataCache_1.stageB_flusher_counter [4] };
  assign { _02440_[3:2], _02440_[0] } = { _01375_[3], _01622_[2], \VexRiscv.dataCache_1.stageB_flusher_counter [1] };
  assign { _02441_[3:2], _02441_[0] } = { _01375_[3], _01622_[2], \VexRiscv.dataCache_1.stageB_flusher_counter [6] };
  assign { _02442_[3:2], _02442_[0] } = { _01375_[3], _01622_[2], \VexRiscv.dataCache_1.stageB_flusher_counter [3] };
  assign { _02443_[3:2], _02443_[0] } = { _01375_[3], _01622_[2], \VexRiscv.dataCache_1.stageB_flusher_counter [0] };
  assign _02444_[1:0] = { _02131_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [9] };
  assign { _02446_[3:2], _02446_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv.memory_DivPlugin_accumulator [31] };
  assign _02447_[1:0] = { _01311_[2], sys_rst };
  assign { _02448_[2], _02448_[0] } = { _02132_[3], _02132_[1] };
  assign { _02449_[3:2], _02449_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [7] };
  assign _02450_[1:0] = { main_basesoc_basesoc_ram_bus_ack, _01316_[0] };
  assign _02451_[1:0] = { main_basesoc_ram_bus_ram_bus_ack, _01316_[0] };
  assign { _02452_[3:2], _02452_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [29] };
  assign { _02454_[3:2], _02454_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [5] };
  assign { _02455_[3], _02455_[1:0] } = { _01375_[3], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7], \VexRiscv.CsrPlugin_mie_MTIE  };
  assign _02456_[1:0] = { _02131_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [16] };
  assign _02459_[1] = _01350_[1];
  assign _02461_[1] = \VexRiscv.dataCache_1.io_mem_cmd_ready ;
  assign { _02462_[2], _02462_[0] } = { _01375_[3], \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready  };
  assign { _02464_[3:2], _02464_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [23] };
  assign _02465_[1:0] = { _02131_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [17] };
  assign { _02467_[3:2], _02467_[0] } = { \VexRiscv.lastStageIsValid , \VexRiscv.memory_to_writeBack_IS_MUL , \VexRiscv.memory_to_writeBack_MEMORY_ENABLE  };
  assign { _02468_[3:2], _02468_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [30] };
  assign _02469_[2:1] = { _01535_[1], _01753_[0] };
  assign _02470_[1] = _01375_[3];
  assign { _02475_[3], _02475_[1:0] } = { _01375_[3], \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , _01715_[1] };
  assign _02476_[1:0] = { _02131_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [23] };
  assign _02479_[1:0] = { _02131_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [30] };
  assign { _02481_[3], _02481_[1:0] } = { _01353_[3], main_prbsrx_errors[27], builder_multiregimpl5_regs1 };
  assign { _02482_[2], _02482_[0] } = { _01375_[3], _01360_[0] };
  assign { _02483_[3:2], _02483_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [25] };
  assign { _02484_[3], _02484_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[25], _01338_[0] };
  assign { _02488_[2], _02488_[0] } = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 , \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [6] };
  assign _02489_[0] = _01539_[2];
  assign _02490_[2:1] = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 , \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [25] };
  assign _02491_[1] = _01350_[1];
  assign _02492_[1] = _01350_[1];
  assign _02493_[1] = _01350_[1];
  assign _02494_[1] = _01350_[1];
  assign { _02496_[3], _02496_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[1], _01338_[0] };
  assign { _02497_[3], _02497_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[4], _01338_[0] };
  assign { _02498_[3], _02498_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[7], _01338_[0] };
  assign { _02499_[3], _02499_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[10], _01338_[0] };
  assign { _02500_[3], _02500_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[13], _01338_[0] };
  assign { _02501_[3], _02501_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[16], _01338_[0] };
  assign { _02502_[3], _02502_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[19], _01338_[0] };
  assign { _02503_[3], _02503_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[2], _01338_[0] };
  assign { _02504_[3], _02504_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[5], _01338_[0] };
  assign { _02505_[3], _02505_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[8], _01338_[0] };
  assign { _02506_[3], _02506_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[11], _01338_[0] };
  assign { _02507_[3], _02507_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[14], _01338_[0] };
  assign { _02508_[3], _02508_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[26], _01338_[0] };
  assign _02509_[1] = rx_rst;
  assign { _02510_[3], _02510_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[5] };
  assign { _02511_[2], _02511_[0] } = { _01820_[0], _02079_[1] };
  assign { _02512_[2], _02512_[0] } = { _01822_[0], _02084_[1] };
  assign _02513_[2] = _01815_[0];
  assign _02514_[2:1] = { _01820_[0], _02063_[1] };
  assign { _02515_[2], _02515_[0] } = { _01822_[0], _02075_[1] };
  assign _02516_[2] = _01825_[0];
  assign _02517_[1] = _01350_[1];
  assign _02518_[1] = rx_rst;
  assign { _02519_[2], _02519_[0] } = { _02090_[2], _01825_[0] };
  assign _02520_[2] = _01822_[0];
  assign _02521_[2] = _01825_[0];
  assign { _02522_[2], _02522_[0] } = { _01822_[0], _02092_[1] };
  assign _02523_[3:2] = _01346_[3:2];
  assign _02524_[1] = rx_rst;
  assign _02525_[1] = _01350_[1];
  assign _02526_[1] = rx_rst;
  assign _02527_[2] = _01822_[0];
  assign { _02528_[2], _02528_[0] } = { _02090_[2], _01825_[0] };
  assign { _02529_[2], _02529_[0] } = { _01820_[0], _02050_[1] };
  assign { _02530_[2], _02530_[0] } = { _01822_[0], _02520_[1] };
  assign { _02531_[3], _02531_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[30], _01338_[0] };
  assign _02532_[3:2] = { _01338_[0], _01346_[2] };
  assign _02533_[3] = _01345_[1];
  assign _02534_[1] = rx_rst;
  assign { _02535_[3], _02535_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[8] };
  assign _02536_[1] = rx_rst;
  assign { _02537_[2], _02537_[0] } = { _01825_[0], _02528_[1] };
  assign _02538_[3] = _01825_[0];
  assign { _02539_[3], _02539_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[23], _01338_[0] };
  assign _02540_[3:2] = _01346_[3:2];
  assign _02541_[1:0] = { _01334_[0], builder_csr_bankarray_csrbank2_tx_prbs_config0_w[0] };
  assign _02542_[3] = _01404_[0];
  assign _02543_[1] = _01350_[1];
  assign { _02544_[2], _02544_[0] } = { _02090_[2], _01825_[0] };
  assign _02545_[2] = _01825_[0];
  assign { _02546_[3:2], _02546_[0] } = { _01822_[0], _01820_[0], _02511_[1] };
  assign { _02547_[3], _02547_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[17], _01338_[0] };
  assign _02548_[0] = _01630_[0];
  assign _02549_[1] = _01350_[1];
  assign _02550_[1:0] = { _01334_[2], _01389_[1] };
  assign _02551_[1] = _01350_[1];
  assign _02552_[2] = _01825_[0];
  assign { _02553_[3:2], _02553_[0] } = { _01822_[0], _01820_[0], _02529_[1] };
  assign { _02554_[3], _02554_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[22], _01338_[0] };
  assign { _02555_[3], _02555_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[20], _01338_[0] };
  assign { _02556_[3], _02556_[1:0] } = { _01338_[3], builder_csr_bankarray_csrbank3_load0_w[27], _01338_[0] };
  assign _02557_[3:2] = _01346_[3:2];
  assign _02558_[1:0] = { _01405_[0], main_basesoc_uart_tx2 };
  assign _02559_[3] = _01345_[1];
  assign _02560_[1] = rx_rst;
  assign _02561_[1] = rx_rst;
  assign _02562_[1] = rx_rst;
  assign _02563_[1] = rx_rst;
  assign { _02564_[3], _02564_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[6] };
  assign { _02565_[3], _02565_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[4] };
  assign _02566_[1] = rx_rst;
  assign { _02567_[3], _02567_[1:0] } = { sys_rst, builder_csr_bankarray_csrbank3_en0_w, builder_csr_bankarray_csrbank3_load0_w[7] };
  assign _02568_[1] = rx_rst;
  assign _02569_[1] = _01350_[1];
  assign _02570_[1] = _01350_[1];
  assign _02571_[1] = rx_rst;
  assign _02572_[1] = _01350_[1];
  assign _02573_[1] = rx_rst;
  assign _02574_[1] = rx_rst;
  assign _02575_[1] = rx_rst;
  assign { _02576_[2], _02576_[0] } = { _01825_[0], _02095_[1] };
  assign { _02577_[2], _02577_[0] } = { _01825_[0], _02093_[1] };
  assign { _02578_[2], _02578_[0] } = { _01825_[0], _02519_[1] };
  assign _02579_[3:2] = { _01825_[0], _02090_[1] };
  assign _02580_[3:2] = { _01825_[0], _02544_[1] };
  assign { _02581_[2], _02581_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [31] };
  assign _02582_[3:1] = { \VexRiscv._zz_execute_ALU_CTRL , _02221_[2] };
  assign { _02583_[2], _02583_[0] } = { _01394_[1], _01397_[0] };
  assign { _02584_[2], _02584_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [31] };
  assign { _02585_[3], _02585_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [28], _01716_[0] };
  assign { _02586_[3:2], _02586_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [28] };
  assign { _02587_[2], _02587_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [28] };
  assign { _02588_[2], _02588_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [26] };
  assign { _02589_[2], _02589_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [26] };
  assign { _02590_[2], _02590_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [23] };
  assign { _02591_[3], _02591_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [16], _01716_[0] };
  assign { _02592_[3:2], _02592_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [16] };
  assign { _02593_[2], _02593_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [16] };
  assign _02594_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _02595_[3:2] = { _01394_[1], _01470_[0] };
  assign { _02596_[2], _02596_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [16] };
  assign { _02597_[2], _02597_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [13] };
  assign { _02598_[2], _02598_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [11] };
  assign { _02599_[2], _02599_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [11] };
  assign { _02600_[2], _02600_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [8] };
  assign { _02601_[2], _02601_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [1] };
  assign { _02602_[2], _02602_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [1] };
  assign _02603_[3:2] = { _01394_[1], _01420_[0] };
  assign _02604_[3:2] = { _01394_[1], _01427_[0] };
  assign _02605_[3:2] = { _01394_[1], _01457_[0] };
  assign { _02606_[2], _02606_[0] } = { _01394_[1], _01450_[0] };
  assign { _02607_[2], _02607_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [26] };
  assign { _02608_[2], _02608_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [11] };
  assign _02609_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _02610_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _02611_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _02612_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign { _02613_[2], _02613_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [23] };
  assign { _02614_[2], _02614_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [23] };
  assign { _02615_[3], _02615_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [8], _01716_[0] };
  assign { _02616_[3:2], _02616_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [8] };
  assign { _02617_[2], _02617_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [8] };
  assign _02618_[3:1] = { \VexRiscv._zz_execute_ALU_CTRL , \VexRiscv.dataCache_1.dataReadCmd_payload [6] };
  assign { _02619_[2], _02619_[0] } = { _01394_[1], _01580_[0] };
  assign { _02620_[2], _02620_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [8] };
  assign { _02621_[2], _02621_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [29] };
  assign { _02622_[3], _02622_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [22], _01716_[0] };
  assign { _02623_[3:2], _02623_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [22] };
  assign { _02624_[2], _02624_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [22] };
  assign _02625_[3:2] = { _01394_[1], _01443_[0] };
  assign { _02626_[2], _02626_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [22] };
  assign { _02627_[2], _02627_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [19] };
  assign { _02628_[2], _02628_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [17] };
  assign { _02629_[2], _02629_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [17] };
  assign { _02630_[2], _02630_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [14] };
  assign { _02631_[2], _02631_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [7] };
  assign { _02632_[2], _02632_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [7] };
  assign { _02633_[3], _02633_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [4], _01716_[0] };
  assign { _02634_[3:2], _02634_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [4] };
  assign { _02635_[2], _02635_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [4] };
  assign { _02636_[2], _02636_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [2] };
  assign { _02637_[3], _02637_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [2], _01716_[0] };
  assign { _02638_[3:2], _02638_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [2] };
  assign { _02639_[2], _02639_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [2] };
  assign { _02640_[2], _02640_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [31] };
  assign _02641_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [30] };
  assign { _02642_[2], _02642_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [30] };
  assign { _02643_[2], _02643_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [30] };
  assign _02644_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [27] };
  assign { _02645_[2], _02645_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [27] };
  assign { _02646_[2], _02646_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [27] };
  assign _02647_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [24] };
  assign { _02648_[2], _02648_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [24] };
  assign { _02649_[2], _02649_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [24] };
  assign _02650_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [21] };
  assign { _02651_[2], _02651_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [21] };
  assign { _02652_[2], _02652_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [21] };
  assign _02653_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [18] };
  assign { _02654_[2], _02654_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [18] };
  assign { _02655_[2], _02655_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [18] };
  assign _02656_[3:2] = { _01394_[1], _01467_[0] };
  assign { _02657_[2], _02657_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [17] };
  assign _02658_[3:1] = { \VexRiscv._zz_execute_ALU_CTRL , \VexRiscv.dataCache_1.dataReadCmd_payload [0] };
  assign { _02659_[2], _02659_[0] } = { _01394_[1], _01872_[0] };
  assign { _02660_[2], _02660_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [2] };
  assign { _02661_[2], _02661_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [29] };
  assign _02662_[3:2] = { _01394_[1], _01438_[0] };
  assign { _02663_[2], _02663_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [28] };
  assign { _02664_[2], _02664_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [29] };
  assign { _02665_[2], _02665_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [25] };
  assign _02666_[3:2] = { _01394_[1], _01430_[0] };
  assign { _02667_[2], _02667_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [25] };
  assign { _02668_[2], _02668_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [20] };
  assign { _02669_[2], _02669_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [20] };
  assign _02670_[3:2] = { _01394_[1], _01460_[0] };
  assign { _02671_[2], _02671_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [19] };
  assign { _02672_[2], _02672_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [20] };
  assign { _02673_[2], _02673_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [14] };
  assign _02674_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _02675_[3:2] = { _01394_[1], _01481_[0] };
  assign { _02676_[2], _02676_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [13] };
  assign _02677_[3:2] = { _01394_[1], _01479_[0] };
  assign { _02678_[2], _02678_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [14] };
  assign { _02679_[3], _02679_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [10], _01716_[0] };
  assign { _02680_[3:2], _02680_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [10] };
  assign { _02681_[2], _02681_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [10] };
  assign _02682_[3:1] = { \VexRiscv._zz_execute_ALU_CTRL , \VexRiscv.dataCache_1.dataReadCmd_payload [8] };
  assign { _02683_[2], _02683_[0] } = { _01394_[1], _01494_[0] };
  assign { _02684_[2], _02684_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [10] };
  assign { _02685_[2], _02685_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [5] };
  assign { _02686_[2], _02686_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [5] };
  assign { _02687_[2], _02687_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [4] };
  assign { _02688_[2], _02688_[0] } = { _01940_[2], \VexRiscv._zz_decode_RS2 [5] };
  assign { _02689_[2], _02689_[0] } = { _01936_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [0] };
  assign { _02690_[3], _02690_[1:0] } = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [0], _01716_[0] };
  assign { _02691_[3:2], _02691_[0] } = { \VexRiscv.execute_to_memory_IS_DIV , \VexRiscv.memory_arbitration_isValid , \VexRiscv.memory_DivPlugin_div_result [0] };
  assign { _02692_[2], _02692_[0] } = { _01938_[2], \VexRiscv._zz_decode_RS2_1 [0] };
  assign { _02693_[2], _02693_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [31] };
  assign _02694_[2:0] = { \VexRiscv._zz_execute_ALU_CTRL [0], \VexRiscv._zz_execute_ALU_CTRL [1], _02222_[2] };
  assign { _02695_[2], _02695_[0] } = { _01394_[1], _01662_[0] };
  assign _02696_[2:1] = { _01940_[2], \VexRiscv._zz_decode_RS2 [0] };
  assign { _02697_[2], _02697_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [29] };
  assign _02698_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [28] };
  assign { _02699_[2], _02699_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [28] };
  assign { _02700_[2], _02700_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [28] };
  assign { _02701_[2], _02701_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [26] };
  assign _02702_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [25] };
  assign { _02703_[2], _02703_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [25] };
  assign { _02704_[2], _02704_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [25] };
  assign { _02705_[2], _02705_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [23] };
  assign _02706_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [22] };
  assign { _02707_[2], _02707_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [22] };
  assign { _02708_[2], _02708_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [22] };
  assign { _02709_[2], _02709_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [20] };
  assign _02710_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [19] };
  assign { _02711_[2], _02711_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [19] };
  assign { _02712_[2], _02712_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [19] };
  assign { _02713_[2], _02713_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [17] };
  assign _02714_[2] = builder_csr_bankarray_adr[5];
  assign _02715_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [10] };
  assign { _02716_[2], _02716_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [10] };
  assign _02717_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [15] };
  assign { _02718_[2], _02718_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [11] };
  assign _02719_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [8] };
  assign { _02720_[2], _02720_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [8] };
  assign _02721_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [16] };
  assign { _02722_[2], _02722_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [16] };
  assign { _02723_[2], _02723_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [15] };
  assign { _02724_[2], _02724_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [15] };
  assign _02725_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [12] };
  assign { _02726_[2], _02726_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [12] };
  assign { _02727_[2], _02727_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [9] };
  assign { _02728_[2], _02728_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [12] };
  assign { _02729_[2], _02729_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [16] };
  assign { _02730_[2], _02730_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [14] };
  assign _02731_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [13] };
  assign { _02732_[2], _02732_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [13] };
  assign { _02733_[2], _02733_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [13] };
  assign { _02734_[2], _02734_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [10] };
  assign { _02735_[2], _02735_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [7] };
  assign { _02736_[2], _02736_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [8] };
  assign _02737_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [6] };
  assign { _02738_[2], _02738_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [6] };
  assign { _02739_[2], _02739_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [5] };
  assign { _02740_[2], _02740_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [6] };
  assign _02741_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [4] };
  assign { _02742_[2], _02742_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [4] };
  assign _02743_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [3] };
  assign { _02744_[2], _02744_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [3] };
  assign { _02745_[2], _02745_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [4] };
  assign _02746_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [2] };
  assign { _02747_[2], _02747_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [3] };
  assign _02748_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [29] };
  assign _02749_[2:1] = { _01398_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [21] };
  assign { _02750_[3:2], _02750_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [28] };
  assign { _02751_[2], _02751_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [2] };
  assign { _02752_[2], _02752_[0] } = { _01818_[2], \VexRiscv._zz_decode_RS2 [2] };
  assign _02753_[2:1] = { _01812_[2], \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_data [0] };
  assign { _02754_[2], _02754_[0] } = { _01813_[2], \VexRiscv._zz_decode_RS2_1 [0] };
  assign _02755_[2:1] = { _01818_[2], \VexRiscv._zz_decode_RS2 [0] };
  assign _02756_[3:1] = { \VexRiscv._zz_lastStageRegFileWrite_payload_address [12], \VexRiscv._zz_lastStageRegFileWrite_payload_address [14:13] };
  assign _02758_[1:0] = { \VexRiscv._zz_lastStageRegFileWrite_payload_address [13], _02239_[1] };
  assign _02759_[1] = _02758_[2];
  assign _02760_[1] = _02758_[2];
  assign _02761_[1] = _02758_[2];
  assign _02762_[1] = _02758_[2];
  assign _02763_[1] = _02758_[2];
  assign _02764_[1] = _02758_[2];
  assign _02765_[1] = _02758_[2];
  assign _02766_[1] = _02758_[2];
  assign _02767_[1] = rx_rst;
  assign _02768_[1] = rx_rst;
  assign _02769_[1] = _01375_[3];
  assign _02770_[1] = rx_rst;
  assign _02771_[1] = rx_rst;
  assign _02772_[1] = rx_rst;
  assign _02773_[1] = _02758_[2];
  assign _02774_[1] = _02758_[2];
  assign _02775_[1] = _02758_[2];
  assign _02776_[1] = _02758_[2];
  assign _02777_[1] = _02758_[2];
  assign { _02778_[3:2], _02778_[0] } = { _02757_[0], _02467_[1], _02166_[0] };
  assign _02779_[1] = _02758_[2];
  assign { _02780_[3:2], _02780_[0] } = { _02757_[0], _02467_[1], _02244_[0] };
  assign { _02781_[3:2], _02781_[0] } = { _02757_[0], _02467_[1], _02246_[0] };
  assign _02782_[1] = _02758_[2];
  assign { _02783_[3:2], _02783_[0] } = { _02757_[0], _02467_[1], _02162_[0] };
  assign { _02784_[3:2], _02784_[0] } = { _02757_[0], _02467_[1], _02164_[0] };
  assign { _02785_[3:2], _02785_[0] } = { _02757_[0], _02467_[1], _02248_[0] };
  assign { _02786_[3:2], _02786_[0] } = { _02757_[0], _02467_[1], _02160_[0] };
  assign _02787_[1] = rx_rst;
  assign _02788_[1] = rx_rst;
  assign _02789_[1] = rx_rst;
  assign _02790_[1] = rx_rst;
  assign _02791_[1] = rx_rst;
  assign _02792_[1] = rx_rst;
  assign { _02793_[3:2], _02793_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [31] };
  assign { _02794_[3:2], _02794_[0] } = { \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_isStuck , \VexRiscv._zz_memory_DivPlugin_div_counter_valueNext_1 , \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [26] };
  assign _02795_[1] = _01350_[1];
  assign _02796_[1] = rx_rst;
  assign _02797_[1:0] = { \VexRiscv.switch_Misc_l232_2 , \VexRiscv.execute_RS2 [29] };
  assign _02798_[1:0] = { \VexRiscv.switch_Misc_l232_2 , \VexRiscv.execute_RS2 [26] };
  assign _02799_[1:0] = { \VexRiscv.switch_Misc_l232_2 , \VexRiscv.execute_RS2 [31] };
  assign _02800_[1:0] = { \VexRiscv.switch_Misc_l232_2 , \VexRiscv.execute_RS2 [28] };
  assign _02801_[1:0] = { \VexRiscv.switch_Misc_l232_2 , \VexRiscv.execute_RS2 [25] };
  assign _02802_[3:1] = { _01757_[0], \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2  };
  assign _02803_[3:1] = { _01757_[0], \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2  };
  assign _02804_[3:1] = { _01757_[0], \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2  };
  assign _02805_[3:1] = { _01757_[0], \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2  };
  assign _02806_[3:1] = { _01757_[0], \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2  };
  assign _02807_[1:0] = { _01757_[0], \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2  };
  assign _02808_[2:0] = { \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem_1 , \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0 , \VexRiscv.IBusCachedPlugin_iBusRsp_readyForError  };
  assign _02809_[3:1] = { _01375_[3], _01691_[0], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7] };
  assign _02810_[0] = _02270_[1];
  assign _02811_[2:0] = { main_prbstx_prbs15_n_out[3], builder_multiregimpl3_regs1 };
  assign { _02812_[2], _02812_[0] } = { _01500_[2], main_output1[6] };
  assign _02813_[2:0] = { builder_multiregimpl3_regs1[0], main_prbstx_prbs31_n_out[5], builder_multiregimpl3_regs1[1] };
  assign { _02814_[2], _02814_[0] } = { _01500_[2], main_output1[5] };
  assign _02815_[2:0] = { builder_multiregimpl3_regs1[0], main_prbstx_prbs31_n_out[7], builder_multiregimpl3_regs1[1] };
  assign { _02816_[2], _02816_[0] } = { _01500_[2], main_output1[2] };
  assign { _02817_[3], _02817_[1:0] } = { _01353_[3], main_prbsrx_errors[14], builder_multiregimpl5_regs1 };
  assign { _02818_[3:2], _02818_[0] } = { _02270_[3], _01375_[3], \VexRiscv.IBusCachedPlugin_fetchPc_inc  };
  assign _02819_[2:0] = { main_prbstx_prbs15_n_out[9], builder_multiregimpl3_regs1 };
  assign { _02820_[2], _02820_[0] } = { _01500_[2], main_output1[5] };
  assign _02821_[2:0] = { builder_multiregimpl3_regs1, main_prbstx_prbs31_n_out[13] };
  assign { _02822_[2], _02822_[0] } = { _01500_[2], main_output0[9] };
  assign _02823_[2:0] = { builder_multiregimpl3_regs1, main_prbstx_prbs31_n_out[15] };
  assign { _02824_[2], _02824_[0] } = { _01500_[2], main_output0[5] };
  assign _02825_[2:0] = { builder_multiregimpl3_regs1, main_prbstx_prbs31_n_out[17] };
  assign { _02826_[2], _02826_[0] } = { _01500_[2], main_output0[2] };
  assign _02827_[2:0] = { builder_multiregimpl3_regs1, main_prbstx_prbs31_n_out[19] };
  assign _02828_[1:0] = { \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [6], _01419_[0] };
  assign { _02829_[2], _02829_[0] } = { _01500_[2], main_output0[5] };
  assign _02830_[3:2] = { _01418_[2], _01385_[0] };
  assign _02831_[1] = main_basesoc_tx_data_rs232phytx_next_value_ce2;
  assign _02832_[2] = _01418_[2];
  assign _02833_[2] = _01418_[2];
  assign _02834_[2] = _01418_[2];
  assign _02835_[2] = _01418_[2];
  assign _02836_[2] = _01418_[2];
  assign _02837_[2] = _01418_[2];
  assign { _02838_[3], _02838_[1:0] } = { _01375_[3], \VexRiscv.dataCache_1.io_cpu_writeBack_isStuck , \VexRiscv.DBusCachedPlugin_redoBranch_valid  };
  assign _02839_[1] = rx_rst;
  assign _02840_[1] = rx_rst;
  assign \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [0] = 1'h0;
  assign \VexRiscv.CsrPlugin_interrupt_code [2:0] = 3'h3;
  assign { \VexRiscv.CsrPlugin_selfException_payload_badAddr [31], \VexRiscv.CsrPlugin_selfException_payload_badAddr [13], \VexRiscv.CsrPlugin_selfException_payload_badAddr [7], \VexRiscv.CsrPlugin_selfException_payload_badAddr [5] } = { \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv.switch_Misc_l232_2 , \VexRiscv._zz_execute_BranchPlugin_branch_src2_8 , \VexRiscv.dataCache_1.io_cpu_execute_args_wr  };
  assign \VexRiscv.CsrPlugin_trapCause [2:0] = 3'hx;
  assign \VexRiscv.DBusCachedPlugin_exceptionBus_payload_badAddr [1] = \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_3 ;
  assign \VexRiscv.DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [31] = \VexRiscv.DBusCachedPlugin_mmuBus_rsp_isIoAccess ;
  assign \VexRiscv.DBusCachedPlugin_redoBranch_payload [1:0] = 2'h0;
  assign \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [1:0] = 2'h0;
  assign { \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [31], \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [12], \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [7], \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [5], \VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data [2] } = { \VexRiscv._zz_2 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 , \VexRiscv._zz_IBusCachedPlugin_predictionJumpInterface_payload_6 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87  };
  assign { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [31], \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress [1:0] } = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_isIoAccess , 2'h0 };
  assign \VexRiscv.IBusCachedPlugin_cache.io_cpu_prefetch_pc [11:0] = { \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem , 2'h0 };
  assign \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [1:0] = 2'h0;
  assign \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [7] = \VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_data_valid ;
  assign \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1:0] = { \VexRiscv._zz_6 , 1'h0 };
  assign { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_109 [4:3], \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_109 [1] } = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_110 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_113 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_125  };
  assign { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_21 [19:16], \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_21 [14:11], \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_21 [8:6], \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_21 [4:0] } = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_25 , \VexRiscv.decode_SRC_LESS_UNSIGNED , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_31 , 1'hx, \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 , \VexRiscv.decode_BYPASSABLE_MEMORY_STAGE , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_55 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_86 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_91 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_96 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_110 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_113 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_109 [2], \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_125 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_109 [0] };
  assign \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_9 [23:0] = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_13 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_15 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_18 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_21 [20], \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_25 , \VexRiscv.decode_SRC_LESS_UNSIGNED , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_31 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_21 [15], 1'hx, \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43 , \VexRiscv.decode_BYPASSABLE_MEMORY_STAGE , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_55 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_21 [10:9], \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_86 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_91 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_96 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_21 [5], \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_110 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_113 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_109 [2], \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_125 , \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_109 [0] };
  assign \VexRiscv._zz_execute_ALU_BITWISE_CTRL [1] = \VexRiscv.CsrPlugin_selfException_payload_badAddr [12];
  assign \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [7:0] = \VexRiscv.execute_RS2 [7:0];
  assign \VexRiscv._zz_execute_to_memory_PC [1:0] = 2'h0;
  assign { \VexRiscv._zz_lastStageRegFileWrite_payload_address [31:30], \VexRiscv._zz_lastStageRegFileWrite_payload_address [27:15], \VexRiscv._zz_lastStageRegFileWrite_payload_address [11:0] } = { 15'hxxxx, \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address , 1'hx, \VexRiscv.dataCache_1.io_cpu_writeBack_isWrite , 5'hxx };
  assign \VexRiscv._zz_memory_DivPlugin_div_result_1 [32] = 1'hx;
  assign \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [0] = \VexRiscv._zz_memory_DivPlugin_div_stage_0_outNumerator [32];
  assign \VexRiscv._zz_memory_DivPlugin_div_stage_0_remainderMinusDenominator [32] = 1'h0;
  assign \VexRiscv._zz_memory_MUL_LOW_1 [51:32] = 20'h00000;
  assign { \VexRiscv._zz_memory_MUL_LOW_4 [50:49], \VexRiscv._zz_memory_MUL_LOW_4 [15:0] } = { \VexRiscv._zz_memory_MUL_LOW_4 [51], \VexRiscv._zz_memory_MUL_LOW_4 [51], 16'h0000 };
  assign { \VexRiscv._zz_memory_MUL_LOW_6 [50:49], \VexRiscv._zz_memory_MUL_LOW_6 [15:0] } = { \VexRiscv._zz_memory_MUL_LOW_6 [51], \VexRiscv._zz_memory_MUL_LOW_6 [51], 16'h0000 };
  assign { \VexRiscv._zz_writeBack_MulPlugin_result [64:51], \VexRiscv._zz_writeBack_MulPlugin_result [31:0] } = { \VexRiscv._zz_writeBack_MulPlugin_result [65], \VexRiscv._zz_writeBack_MulPlugin_result [65], \VexRiscv._zz_writeBack_MulPlugin_result [65], \VexRiscv._zz_writeBack_MulPlugin_result [65], \VexRiscv._zz_writeBack_MulPlugin_result [65], \VexRiscv._zz_writeBack_MulPlugin_result [65], \VexRiscv._zz_writeBack_MulPlugin_result [65], \VexRiscv._zz_writeBack_MulPlugin_result [65], \VexRiscv._zz_writeBack_MulPlugin_result [65], \VexRiscv._zz_writeBack_MulPlugin_result [65], \VexRiscv._zz_writeBack_MulPlugin_result [65], \VexRiscv._zz_writeBack_MulPlugin_result [65], \VexRiscv._zz_writeBack_MulPlugin_result [65], \VexRiscv._zz_writeBack_MulPlugin_result [65], \VexRiscv._zz__zz_decode_RS2_2  };
  assign { \VexRiscv._zz_writeBack_MulPlugin_result_1 [65:64], \VexRiscv._zz_writeBack_MulPlugin_result_1 [31:0] } = 34'hx00000000;
  assign { \VexRiscv.dBus_cmd_payload_address [31:5], \VexRiscv.dBus_cmd_payload_address [1:0] } = { \VexRiscv.dBusWishbone_ADR [29:3], 2'hx };
  assign { \VexRiscv.dataCache_1._zz_ways_0_tags_port [21], \VexRiscv.dataCache_1._zz_ways_0_tags_port [1:0] } = { \VexRiscv.dataCache_1.io_mem_cmd_payload_uncached , 1'h0, \VexRiscv.dataCache_1.loader_counter_willOverflow  };
  assign { \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [31:5], \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [1:0] } = { \VexRiscv.dataCache_1.io_mem_cmd_payload_uncached , \VexRiscv.dataCache_1._zz_ways_0_tags_port [20:2], \VexRiscv.dataCache_1.dataWriteCmd_payload_address [9:3], 2'hx };
  assign { \VexRiscv.decode_INSTRUCTION_ANTICIPATED [31:25], \VexRiscv.decode_INSTRUCTION_ANTICIPATED [14:0] } = 22'hxxxxxx;
  assign \VexRiscv.execute_BRANCH_CALC [0] = 1'h0;
  assign \VexRiscv.execute_BranchPlugin_branchAdder [31:1] = \VexRiscv.execute_BRANCH_CALC [31:1];
  assign \VexRiscv.execute_BranchPlugin_branch_src2 [30:20] = { \VexRiscv.execute_BranchPlugin_branch_src2 [31], \VexRiscv.execute_BranchPlugin_branch_src2 [31], \VexRiscv.execute_BranchPlugin_branch_src2 [31], \VexRiscv.execute_BranchPlugin_branch_src2 [31], \VexRiscv.execute_BranchPlugin_branch_src2 [31], \VexRiscv.execute_BranchPlugin_branch_src2 [31], \VexRiscv.execute_BranchPlugin_branch_src2 [31], \VexRiscv.execute_BranchPlugin_branch_src2 [31], \VexRiscv.execute_BranchPlugin_branch_src2 [31], \VexRiscv.execute_BranchPlugin_branch_src2 [31], \VexRiscv.execute_BranchPlugin_branch_src2 [31] };
  assign \VexRiscv.execute_MUL_HH [33:32] = 2'hx;
  assign \VexRiscv.execute_MulPlugin_aHigh [15:0] = \VexRiscv.execute_RS1 [31:16];
  assign \VexRiscv.execute_MulPlugin_bHigh [15:0] = \VexRiscv.execute_RS2 [31:16];
  assign { \VexRiscv.execute_to_memory_INSTRUCTION [31:30], \VexRiscv.execute_to_memory_INSTRUCTION [27:15], \VexRiscv.execute_to_memory_INSTRUCTION [13:12], \VexRiscv.execute_to_memory_INSTRUCTION [6:0] } = { 15'hxxxx, \VexRiscv.dataCache_1.stageA_request_size , 1'hx, \VexRiscv.dataCache_1.io_cpu_memory_isWrite , 5'hxx };
  assign \VexRiscv.execute_to_memory_MUL_HH [33:32] = 2'hx;
  assign \VexRiscv.execute_to_memory_PC [1:0] = 2'h0;
  assign \VexRiscv.externalInterruptArray_regNext [31:2] = 30'h00000000;
  assign { \VexRiscv.memory_DivPlugin_accumulator [64:32], \VexRiscv.memory_DivPlugin_accumulator [30:0] } = { 33'h000000000, \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder_1 [31:1] };
  assign \VexRiscv.memory_DivPlugin_div_stage_0_remainderMinusDenominator [31:0] = \VexRiscv._zz_memory_DivPlugin_div_stage_0_outRemainder ;
  assign \VexRiscv.toplevel_dataCache_1_io_mem_cmd_rData_address [1:0] = 2'hx;
  assign \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address [1:0] = 2'hx;
  assign \VexRiscv.writeBack_DBusCachedPlugin_rspFormated [7:0] = \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_1 [7:0];
  assign builder_csr_bankarray_csrbank0_bus_errors_r[0] = builder_csr_bankarray_csrbank2_rx_enable0_r;
  assign builder_csr_bankarray_csrbank0_reset0_w[1] = main_basesoc_cpu_rst;
  assign builder_csr_bankarray_dat_r[7] = 1'h0;
  assign builder_csr_bankarray_interface1_bank_bus_dat_r[31:8] = 24'h000000;
  assign builder_csr_bankarray_interface4_bank_bus_dat_r[31:8] = 24'h000000;
  assign main_basesoc_rx_phase[1:0] = 2'h0;
  assign main_basesoc_tx_phase[1:0] = 2'h0;
  assign { main_output0[8], main_output0[6], main_output0[4:3], main_output0[1:0] } = { main_output0[9], main_output0[9], main_output0[5], main_output0[5], main_output0[2], main_output0[5] };
  assign { main_output1[9:8], main_output1[4:3], main_output1[1:0] } = { 2'hx, main_output1[5], main_output1[5], main_output1[2], main_output1[5] };
  assign main_prbsrx_prbs15_n_in[14:1] = main_prbsrx_prbs15_i_last[14:1];
  assign main_prbsrx_prbs31_n_in[19:0] = { main_prbsrx_prbs15_i_last[19:1], main_prbsrx_prbs15_n_in[0] };
  assign main_prbstx_prbs15_o[14:0] = { main_prbstx_prbs15_n_out[14:1], 1'hx };
  assign { main_prbstx_prbs7_o[11:10], main_prbstx_prbs7_o[6:0] } = { 2'hx, main_prbstx_prbs7_n_out[6:1], 1'hx };
  assign { main_singleencoder0_output[8], main_singleencoder0_output[6], main_singleencoder0_output[4:3], main_singleencoder0_output[1:0] } = { main_singleencoder0_output[9], 1'hx, main_singleencoder0_output[5], main_singleencoder0_output[5], main_singleencoder0_output[2], main_singleencoder0_output[5] };
  assign main_tx_bus[9:8] = 2'h0;
endmodule
