INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:36:13 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.884ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        7.729ns  (logic 2.362ns (30.560%)  route 5.367ns (69.440%))
  Logic Levels:           20  (CARRY4=11 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1533, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
                         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     0.734 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=25, unplaced)        0.453     1.187    lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]
                         LUT4 (Prop_lut4_I1_O)        0.119     1.306 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, unplaced)         0.000     1.306    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.552 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.007     1.559    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.609 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.609    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.659 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.659    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     1.813 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[3]
                         net (fo=9, unplaced)         0.497     2.310    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_4
                         LUT3 (Prop_lut3_I0_O)        0.120     2.430 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_14/O
                         net (fo=34, unplaced)        0.450     2.880    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_14_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.923 f  lsq1/handshake_lsq_lsq1_core/dataReg[25]_i_2/O
                         net (fo=3, unplaced)         0.240     3.163    lsq1/handshake_lsq_lsq1_core/dataReg[25]_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.043     3.206 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_22/O
                         net (fo=11, unplaced)        0.751     3.957    lsq1/handshake_lsq_lsq1_core/dataReg_reg[25]
                         LUT6 (Prop_lut6_I2_O)        0.043     4.000 r  lsq1/handshake_lsq_lsq1_core/level4_c1[21]_i_3/O
                         net (fo=59, unplaced)        0.330     4.330    lsq1/handshake_lsq_lsq1_core/level4_c1[21]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.373 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_3/O
                         net (fo=1, unplaced)         0.459     4.832    addf0/operator/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.077 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, unplaced)         0.007     5.084    addf0/operator/ltOp_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.134 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.134    addf0/operator/ltOp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.184 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.184    addf0/operator/ltOp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.234 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.234    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     5.369 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, unplaced)        0.269     5.638    lsq1/handshake_lsq_lsq1_core/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.127     5.765 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_3/O
                         net (fo=1, unplaced)         0.459     6.224    addf0/operator/p_1_in[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     6.469 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, unplaced)         0.007     6.476    addf0/operator/_inferred__1/i__carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     6.635 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=7, unplaced)         0.550     7.185    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[1]
                         LUT5 (Prop_lut5_I1_O)        0.121     7.306 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, unplaced)        0.292     7.598    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
                         LUT3 (Prop_lut3_I1_O)        0.043     7.641 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, unplaced)        0.596     8.237    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=1533, unset)         0.483     6.683    addf0/operator/RightShifterComponent/clk
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
                         FDRE (Setup_fdre_C_R)       -0.294     6.353    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          6.353    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                 -1.884    




