{:input (genetic.crossover/dumb-crossover 133385033 (genetic.mutation/change-constant-value 73873442 (genetic.mutation/change-constant-value 716607339 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_8_10_:missing , \\wire1_:missing , wire2_20, wire3_15, wire4_20, \\wire:missing_edge , \\wire24_:missing , wire25_42, wire26_41);\n  wire \\:missing_edge ;\n  input \\wire0_8_10_:missing ;\n  wire \\wire0_8_10_:missing ;\n  wire wire11_12;\n  wire wire17_22;\n  wire wire19;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  input \\wire24_:missing ;\n  wire \\wire24_:missing ;\n  output wire25_42;\n  wire wire25_42;\n  output wire26_41;\n  wire wire26_41;\n  wire \\wire27_:missing_44_47_48 ;\n  wire wire28;\n  wire wire29_11;\n  wire wire29_13;\n  wire wire29_15;\n  wire wire29_36;\n  wire \\wire29_39_:missing_46 ;\n  wire wire29_40;\n  wire wire29_41;\n  wire wire29_42;\n  wire wire29_8;\n  wire \\wire29_:missing_16_18 ;\n  wire \\wire29_:missing_19 ;\n  wire \\wire29_:missing_9 ;\n  wire \\wire29_:missing_9_10 ;\n  output wire2_20;\n  wire wire2_20;\n  wire wire30_20_49;\n  wire wire31_20;\n  wire wire33_37;\n  wire wire35_36_40;\n  wire wire38;\n  output wire3_15;\n  wire wire3_15;\n  wire wire43_20;\n  wire wire44;\n  wire wire45_49;\n  output wire4_20;\n  wire wire4_20;\n  wire wire6_12;\n  wire wire6_20;\n  wire wire7_12_22;\n  wire \\wire7_:missing ;\n  wire \\wire8_:missing ;\n  wire \\wire:missing_13_14 ;\n  wire \\wire:missing_13_21 ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_21 ;\n  wire \\wire:missing_34 ;\n  wire \\wire:missing_36 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_9 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire6_12 = 2'h1 >> wire6_20;\n  assign wire19 = 2'hx >> \\wire29_:missing_19 ;\n  assign \\wire29_:missing_9_10  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire30_20_49;\n  assign \\wire7_:missing  = 2'h1 >> wire7_12_22;\n  assign \\wire:missing_edge  = 2'h1 >> wire31_20;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire33_37 = 4'h6 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_34  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire:missing_edge , wire35_36_40 };\n  assign \\wire:missing_36  = 4'h8 >> { wire35_36_40, wire29_36 };\n  assign \\wire8_:missing  = 4'h6 >> { \\wire0_8_10_:missing , wire29_8 };\n  assign \\wire:missing_edge  = 2'hx >> \\wire27_:missing_44_47_48 ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire27_:missing_44_47_48 ;\n  assign \\wire:missing_9  = 4'h8 >> { \\wire29_:missing_9 , \\wire29_:missing_9_10  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire0_8_10_:missing , \\wire29_:missing_9_10  };\n  assign wire11_12 = 4'h8 >> { wire29_11, wire29_11 };\n  assign wire7_12_22 = 4'h8 >> { wire6_12, wire11_12 };\n  assign \\wire:missing_13_21  = 4'h8 >> { \\wire:missing_13_14 , wire29_13 };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire27_:missing_44_47_48  = 1'h1;\n  assign wire28 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire45_49 = wire30_20_49;\n  assign \\wire:missing_edge  = \\wire29_39_:missing_46 ;\n  assign \\wire:missing_edge  = wire45_49;\n  assign wire44 = \\wire27_:missing_44_47_48 ;\n  assign \\wire:missing_43  = wire43_20;\n  assign wire25_42 = wire29_42;\n  assign wire26_41 = wire29_41;\n  assign wire35_36_40 = wire29_40;\n  assign \\wire:missing_edge  = \\wire29_39_:missing_46 ;\n  assign wire38 = \\wire:missing_edge ;\n  assign \\wire:missing_37  = wire33_37;\n  assign wire17_22 = wire7_12_22;\n  assign \\wire:missing_21  = \\wire:missing_13_21 ;\n  assign wire2_20 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire29_:missing_16_18 ;\n  assign \\wire:missing_17  = wire17_22;\n  assign \\wire:missing_edge  = \\wire29_:missing_16_18 ;\n  assign wire3_15 = wire29_15;\n  assign \\wire:missing_13_14  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:3.1-105.10\" *)\nmodule postsynth(\\wire0_8_10_:missing , \\wire1_:missing , wire2_20, wire3_15, wire4_20, \\wire:missing_edge , \\wire24_:missing , wire25_42, wire26_41);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:5.9-5.29\" *)\n  input \\wire0_8_10_:missing ;\n  wire \\wire0_8_10_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:10.9-10.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:12.9-12.25\" *)\n  input \\wire24_:missing ;\n  wire \\wire24_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:14.10-14.19\" *)\n  output wire25_42;\n  wire wire25_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:16.10-16.19\" *)\n  output wire26_41;\n  wire wire26_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:18.8-18.33\" *)\n  wire \\wire27_:missing_44_47_48 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:19.8-19.14\" *)\n  wire wire28;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:22.8-22.17\" *)\n  wire wire29_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:24.8-24.30\" *)\n  wire \\wire29_39_:missing_46 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:26.8-26.17\" *)\n  wire wire29_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:27.8-27.17\" *)\n  wire wire29_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:29.8-29.30\" *)\n  wire \\wire29_:missing_16_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:32.8-32.29\" *)\n  wire \\wire29_:missing_9_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:33.10-33.18\" *)\n  output wire2_20;\n  wire wire2_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:35.8-35.20\" *)\n  wire wire30_20_49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:37.8-37.17\" *)\n  wire wire33_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:39.8-39.14\" *)\n  wire wire38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:40.10-40.18\" *)\n  output wire3_15;\n  wire wire3_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:43.8-43.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:44.8-44.17\" *)\n  wire wire45_49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:45.10-45.18\" *)\n  output wire4_20;\n  wire wire4_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:52.8-52.27\" *)\n  wire \\wire:missing_13_14 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:56.8-56.24\" *)\n  wire \\wire:missing_34 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:58.8-58.24\" *)\n  wire \\wire:missing_37 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/AD92751E.v:61.9-61.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire25_42 = 1'hx;\n  assign wire26_41 = 1'hx;\n  assign \\wire27_:missing_44_47_48  = 1'h1;\n  assign wire28 = 1'h1;\n  assign wire29_15 = 1'hx;\n  assign \\wire29_39_:missing_46  = 1'h0;\n  assign wire29_41 = 1'hx;\n  assign wire29_42 = 1'hx;\n  assign \\wire29_:missing_16_18  = 1'h0;\n  assign \\wire29_:missing_9_10  = 1'h1;\n  assign wire2_20 = 1'h0;\n  assign wire30_20_49 = 1'h0;\n  assign wire33_37 = 1'h0;\n  assign wire38 = 1'h0;\n  assign wire3_15 = 1'hx;\n  assign wire44 = 1'h1;\n  assign wire45_49 = 1'h0;\n  assign wire4_20 = 1'hx;\n  assign \\wire:missing_13_14  = 1'h0;\n  assign \\wire:missing_34  = 1'h0;\n  assign \\wire:missing_37  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:30:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t/src/top.v'.\nSBY  2:30:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] Copy '/tmp/fuzzmount2DDF5D8C/AD92751E.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t/src/AD92751E.v'.\nSBY  2:30:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] Copy '/tmp/fuzzmount2DDF5D8C/AD92751E.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t/src/AD92751E.post.v'.\nSBY  2:30:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] engine_0: abc pdr\nSBY  2:30:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:31:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/AD92751E.v:72$46_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/AD92751E.v:72$46.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:31:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/AD92751E.v:78$52_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/AD92751E.v:78$52.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:31:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/AD92751E.v:68$42_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/AD92751E.v:68$42.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:31:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] base: Warning: Wire presynth.\\wire4_20 is used but has no driver.\nSBY  2:31:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] base: Warning: Wire presynth.\\wire3_15 is used but has no driver.\nSBY  2:31:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] base: Warning: Wire presynth.\\wire26_41 is used but has no driver.\nSBY  2:31:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] base: Warning: Wire presynth.\\wire25_42 is used but has no driver.\nSBY  2:31:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] base: finished (returncode=0)\nSBY  2:31:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:31:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] aig: Warning: Wire presynth.\\wire4_20 is used but has no driver.\nSBY  2:31:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] aig: Warning: Wire presynth.\\wire3_15 is used but has no driver.\nSBY  2:31:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] aig: Warning: Wire presynth.\\wire26_41 is used but has no driver.\nSBY  2:31:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] aig: Warning: Wire presynth.\\wire25_42 is used but has no driver.\nSBY  2:31:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] aig: finished (returncode=0)\nSBY  2:31:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:31:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:31:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] engine_0: Warning: The network has no constraints.\nSBY  2:31:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:31:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] engine_0: finished (returncode=0)\nSBY  2:31:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] engine_0: Status returned by engine: FAIL\nSBY  2:31:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  2:31:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:31:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:31:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t'.\nSBY  2:31:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbw3d0z6t] DONE (FAIL, rc=2)\n", :err ""}}}