// Seed: 2300512845
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd24,
    parameter id_7 = 32'd22
) (
    _id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout supply1 id_2;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_3
  );
  output wire _id_1;
  logic [id_1 : -1] id_4;
  ;
  assign id_2 = 1;
  wire id_5;
  ;
  parameter id_6 = 1'b0;
  parameter id_7 = -1 / 1'b0;
  wire [id_7 : 1 'd0] id_8;
endmodule
