{
    "json_h": "/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/05-yosys-jsonheader/DigitalSine.h.json",
    "nl": "/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/35-openroad-cts/DigitalSine.nl.v",
    "sdf": {
        "nom_fast_1p32V_m40C": "/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/12-openroad-staprepnr/nom_fast_1p32V_m40C/DigitalSine__nom_fast_1p32V_m40C.sdf",
        "nom_slow_1p08V_125C": "/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/12-openroad-staprepnr/nom_slow_1p08V_125C/DigitalSine__nom_slow_1p08V_125C.sdf",
        "nom_typ_1p20V_25C": "/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/12-openroad-staprepnr/nom_typ_1p20V_25C/DigitalSine__nom_typ_1p20V_25C.sdf"
    },
    "odb": "/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/35-openroad-cts/DigitalSine.odb",
    "def": "/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/35-openroad-cts/DigitalSine.def",
    "sdc": "/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/35-openroad-cts/DigitalSine.sdc",
    "pnl": "/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/35-openroad-cts/DigitalSine.pnl.v",
    "vh": "/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/29-odb-writeverilogheader/DigitalSine.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 1,
        "design__inferred_latch__count": 0,
        "design__instance__count": 213,
        "design__instance__area": 2636.32,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_fast_1p32V_m40C": 0,
        "design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C": 9,
        "design__max_cap_violation__count__corner:nom_fast_1p32V_m40C": 0,
        "power__internal__total": 0.000139575,
        "power__switching__total": 1.76009e-05,
        "power__leakage__total": 4.26524e-08,
        "power__total": 0.000157218,
        "clock__skew__worst_hold__corner:nom_fast_1p32V_m40C": -0.15000000277555764,
        "clock__skew__worst_setup__corner:nom_fast_1p32V_m40C": 0.15000000277555764,
        "timing__hold__ws__corner:nom_fast_1p32V_m40C": 0.11128397129895765,
        "timing__setup__ws__corner:nom_fast_1p32V_m40C": 2.8506731115855217,
        "timing__hold__tns__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup__tns__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold__wns__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup__wns__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C": 0.149122,
        "timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C": 3.945019,
        "timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "design__max_slew_violation__count__corner:nom_slow_1p08V_125C": 0,
        "design__max_fanout_violation__count__corner:nom_slow_1p08V_125C": 9,
        "design__max_cap_violation__count__corner:nom_slow_1p08V_125C": 0,
        "clock__skew__worst_hold__corner:nom_slow_1p08V_125C": -0.15000000277555764,
        "clock__skew__worst_setup__corner:nom_slow_1p08V_125C": 0.15000000277555764,
        "timing__hold__ws__corner:nom_slow_1p08V_125C": 0.445264504536871,
        "timing__setup__ws__corner:nom_slow_1p08V_125C": 1.4783943376847786,
        "timing__hold__tns__corner:nom_slow_1p08V_125C": 0,
        "timing__setup__tns__corner:nom_slow_1p08V_125C": 0,
        "timing__hold__wns__corner:nom_slow_1p08V_125C": 0,
        "timing__setup__wns__corner:nom_slow_1p08V_125C": 0,
        "timing__hold_vio__count__corner:nom_slow_1p08V_125C": 0,
        "timing__hold_r2r__ws__corner:nom_slow_1p08V_125C": 0.527156,
        "timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
        "timing__setup_vio__count__corner:nom_slow_1p08V_125C": 0,
        "timing__setup_r2r__ws__corner:nom_slow_1p08V_125C": 2.765763,
        "timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
        "design__max_slew_violation__count__corner:nom_typ_1p20V_25C": 0,
        "design__max_fanout_violation__count__corner:nom_typ_1p20V_25C": 0,
        "design__max_cap_violation__count__corner:nom_typ_1p20V_25C": 0,
        "clock__skew__worst_hold__corner:nom_typ_1p20V_25C": -0.150614,
        "clock__skew__worst_setup__corner:nom_typ_1p20V_25C": 0.15062,
        "timing__hold__ws__corner:nom_typ_1p20V_25C": 0.167513,
        "timing__setup__ws__corner:nom_typ_1p20V_25C": 2.41014,
        "timing__hold__tns__corner:nom_typ_1p20V_25C": 0,
        "timing__setup__tns__corner:nom_typ_1p20V_25C": 0,
        "timing__hold__wns__corner:nom_typ_1p20V_25C": 0,
        "timing__setup__wns__corner:nom_typ_1p20V_25C": 0,
        "timing__hold_vio__count__corner:nom_typ_1p20V_25C": 0,
        "timing__hold_r2r__ws__corner:nom_typ_1p20V_25C": 0.167513,
        "timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
        "timing__setup_vio__count__corner:nom_typ_1p20V_25C": 0,
        "timing__setup_r2r__ws__corner:nom_typ_1p20V_25C": 3.53542,
        "timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.150614,
        "clock__skew__worst_setup": 0.15062,
        "timing__hold__ws": 0.167513,
        "timing__setup__ws": 2.41014,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.167513,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 3.53542,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 68.885 87.605",
        "design__core__bbox": "5.76 15.12 62.88 71.82",
        "design__io": 24,
        "design__die__area": 6034.67,
        "design__core__area": 3238.7,
        "design__instance__count__stdcell": 213,
        "design__instance__area__stdcell": 2636.32,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__count__padcells": 0,
        "design__instance__area__padcells": 0,
        "design__instance__count__cover": 0,
        "design__instance__area__cover": 0,
        "design__instance__utilization": 0.814006,
        "design__instance__utilization__stdcell": 0.814006,
        "design__rows": 15,
        "design__rows:CoreSite": 15,
        "design__sites": 1785,
        "design__sites:CoreSite": 1785,
        "design__instance__count__class:inverter": 16,
        "design__instance__area__class:inverter": 96.1632,
        "design__instance__count__class:sequential_cell": 9,
        "design__instance__area__class:sequential_cell": 446.342,
        "design__instance__count__class:multi_input_combinational_cell": 140,
        "design__instance__area__class:multi_input_combinational_cell": 1391.64,
        "flow__warnings__count": 4,
        "flow__errors__count": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "design__instance__count__class:timing_repair_buffer": 44,
        "design__instance__area__class:timing_repair_buffer": 625.968,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 175.432,
        "design__instance__displacement__mean": 0.823,
        "design__instance__displacement__max": 15.3,
        "route__wirelength__estimated": 4610.98,
        "design__violations": 0,
        "design__instance__count__class:clock_buffer": 3,
        "design__instance__area__class:clock_buffer": 70.7616,
        "design__instance__count__class:clock_inverter": 1,
        "design__instance__area__class:clock_inverter": 5.4432
    }
}