// Seed: 1443099043
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input wor id_2,
    output wor id_3,
    input wor id_4,
    input wire id_5,
    input supply0 id_6,
    output wor id_7,
    input tri0 id_8,
    output tri0 id_9,
    input tri0 id_10,
    input wand id_11,
    input uwire id_12,
    input wire id_13
);
  wire id_15;
  assign id_3#(.id_8(1)) = id_10;
  assign id_9 = id_11;
endmodule
module module_1 (
    output wand id_0,
    input  wire id_1,
    output tri  id_2,
    input  tri  id_3,
    input  wire id_4
);
  uwire id_6;
  assign id_6 = id_6 ==? 1;
  module_0(
      id_3, id_4, id_3, id_0, id_1, id_3, id_4, id_0, id_3, id_0, id_4, id_1, id_1, id_3
  );
endmodule
