

================================================================
== Vitis HLS Report for 'kernel_trmm_Pipeline_L2'
================================================================
* Date:           Fri Dec 13 11:39:55 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_trmm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12003|    12003|  48.012 us|  48.012 us|  12003|  12003|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- L2      |    12001|    12001|         3|          1|          1|  12000|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      447|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       95|    -|
|Register             |        -|     -|     1011|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1011|      542|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1720_1_fu_294_p2            |         +|   0|  0|  16|          14|          14|
    |add_ln1720_2_fu_304_p2            |         +|   0|  0|  16|          14|          14|
    |add_ln1720_fu_282_p2              |         +|   0|  0|  16|          14|          14|
    |i_6_fu_220_p2                     |         +|   0|  0|  21|          14|           1|
    |index1_5_fu_431_p2                |         +|   0|  0|  71|          64|           1|
    |index2_8_fu_409_p2                |         +|   0|  0|  21|          14|           1|
    |index3_5_fu_403_p2                |         +|   0|  0|  21|          14|           1|
    |sub_ln1720_fu_276_p2              |         -|   0|  0|  16|          14|          14|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op29_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1705_fu_214_p2             |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln1723_1_fu_397_p2           |      icmp|   0|  0|  21|          14|           4|
    |icmp_ln1723_fu_391_p2             |      icmp|   0|  0|  71|          64|           3|
    |icmp_ln56_fu_230_p2               |      icmp|   0|  0|   9|           2|           1|
    |index1_6_fu_453_p3                |    select|   0|  0|  63|           1|           1|
    |index2_10_fu_445_p3               |    select|   0|  0|  14|           1|          14|
    |index2_9_fu_423_p3                |    select|   0|  0|  14|           1|           1|
    |index3_6_fu_415_p3                |    select|   0|  0|  14|           1|          14|
    |index3_7_fu_437_p3                |    select|   0|  0|  14|           1|          14|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 447|         265|         131|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_176_p4         |  14|          3|  512|       1536|
    |ap_sig_allocacmp_i_5                   |   9|          2|   14|         28|
    |i_fu_94                                |   9|          2|   14|         28|
    |index1_fu_106                          |   9|          2|   64|        128|
    |index2_fu_102                          |   9|          2|   14|         28|
    |index3_fu_98                           |   9|          2|   14|         28|
    |merlin_gmem_kernel_trmm_128_B_blk_n_R  |   9|          2|    1|          2|
    |shiftreg120_fu_90                      |   9|          2|  384|        768|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  95|         21| 1019|       2550|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+-----+----+-----+-----------+
    |                       Name                      |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                        |    1|   0|    1|          0|
    |ap_done_reg                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                 |    1|   0|    1|          0|
    |i_fu_94                                          |   14|   0|   14|          0|
    |icmp_ln1705_reg_524                              |    1|   0|    1|          0|
    |icmp_ln1705_reg_524_pp0_iter1_reg                |    1|   0|    1|          0|
    |icmp_ln56_reg_528                                |    1|   0|    1|          0|
    |icmp_ln56_reg_528_pp0_iter1_reg                  |    1|   0|    1|          0|
    |index1_fu_106                                    |   64|   0|   64|          0|
    |index2_fu_102                                    |   14|   0|   14|          0|
    |index3_fu_98                                     |   14|   0|   14|          0|
    |merlin_gmem_kernel_trmm_128_B_addr_read_reg_532  |  512|   0|  512|          0|
    |shiftreg120_fu_90                                |  384|   0|  384|          0|
    +-------------------------------------------------+-----+----+-----+-----------+
    |Total                                            | 1011|   0| 1011|          0|
    +-------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|        kernel_trmm_Pipeline_L2|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|        kernel_trmm_Pipeline_L2|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|        kernel_trmm_Pipeline_L2|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|        kernel_trmm_Pipeline_L2|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|        kernel_trmm_Pipeline_L2|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|        kernel_trmm_Pipeline_L2|  return value|
|m_axi_merlin_gmem_kernel_trmm_128_B_AWVALID   |  out|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_AWREADY   |   in|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_AWADDR    |  out|   64|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_AWID      |  out|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_AWLEN     |  out|   32|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_AWSIZE    |  out|    3|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_AWBURST   |  out|    2|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_AWLOCK    |  out|    2|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_AWCACHE   |  out|    4|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_AWPROT    |  out|    3|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_AWQOS     |  out|    4|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_AWREGION  |  out|    4|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_AWUSER    |  out|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_WVALID    |  out|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_WREADY    |   in|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_WDATA     |  out|  512|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_WSTRB     |  out|   64|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_WLAST     |  out|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_WID       |  out|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_WUSER     |  out|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_ARVALID   |  out|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_ARREADY   |   in|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_ARADDR    |  out|   64|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_ARID      |  out|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_ARLEN     |  out|   32|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_ARSIZE    |  out|    3|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_ARBURST   |  out|    2|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_ARLOCK    |  out|    2|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_ARCACHE   |  out|    4|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_ARPROT    |  out|    3|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_ARQOS     |  out|    4|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_ARREGION  |  out|    4|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_ARUSER    |  out|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_RVALID    |   in|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_RREADY    |  out|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_RDATA     |   in|  512|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_RLAST     |   in|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_RID       |   in|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_RFIFONUM  |   in|    9|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_RUSER     |   in|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_RRESP     |   in|    2|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_BVALID    |   in|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_BREADY    |  out|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_BRESP     |   in|    2|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_BID       |   in|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_128_B_BUSER     |   in|    1|       m_axi|  merlin_gmem_kernel_trmm_128_B|       pointer|
|sext_ln1705                                   |   in|   58|     ap_none|                    sext_ln1705|        scalar|
|B_buf_6_address0                              |  out|   14|   ap_memory|                        B_buf_6|         array|
|B_buf_6_ce0                                   |  out|    1|   ap_memory|                        B_buf_6|         array|
|B_buf_6_we0                                   |  out|    1|   ap_memory|                        B_buf_6|         array|
|B_buf_6_d0                                    |  out|   32|   ap_memory|                        B_buf_6|         array|
|B_buf_5_address0                              |  out|   14|   ap_memory|                        B_buf_5|         array|
|B_buf_5_ce0                                   |  out|    1|   ap_memory|                        B_buf_5|         array|
|B_buf_5_we0                                   |  out|    1|   ap_memory|                        B_buf_5|         array|
|B_buf_5_d0                                    |  out|   32|   ap_memory|                        B_buf_5|         array|
|B_buf_4_address0                              |  out|   14|   ap_memory|                        B_buf_4|         array|
|B_buf_4_ce0                                   |  out|    1|   ap_memory|                        B_buf_4|         array|
|B_buf_4_we0                                   |  out|    1|   ap_memory|                        B_buf_4|         array|
|B_buf_4_d0                                    |  out|   32|   ap_memory|                        B_buf_4|         array|
|B_buf_address0                                |  out|   14|   ap_memory|                          B_buf|         array|
|B_buf_ce0                                     |  out|    1|   ap_memory|                          B_buf|         array|
|B_buf_we0                                     |  out|    1|   ap_memory|                          B_buf|         array|
|B_buf_d0                                      |  out|   32|   ap_memory|                          B_buf|         array|
+----------------------------------------------+-----+-----+------------+-------------------------------+--------------+

