<stg><name>softmax_stable<ap_fixed,ap_fixed<16,6,0,0,0>,Softmax_config18></name>


<trans_list>

<trans id="349" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:0  %data_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:1  %data_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:2  %data_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:3  %data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:4  %data_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:6  %icmp_ln1496 = icmp slt i16 %data_0_V_read_1, %data_1_V_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln1496"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:7  %select_ln66 = select i1 %icmp_ln1496, i16 %data_1_V_read_1, i16 %data_0_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln66"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:8  %icmp_ln1496_1 = icmp slt i16 %data_2_V_read_1, %data_3_V_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln1496_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:9  %select_ln66_1 = select i1 %icmp_ln1496_1, i16 %data_3_V_read_1, i16 %data_2_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln66_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:10  %icmp_ln1496_2 = icmp slt i16 %select_ln66, %select_ln66_1

]]></Node>
<StgValue><ssdm name="icmp_ln1496_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:11  %select_ln66_2 = select i1 %icmp_ln1496_2, i16 %select_ln66_1, i16 %select_ln66

]]></Node>
<StgValue><ssdm name="select_ln66_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:12  %icmp_ln1496_3 = icmp slt i16 %select_ln66_2, %data_4_V_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln1496_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:13  %x_max_V = select i1 %icmp_ln1496_3, i16 %data_4_V_read_1, i16 %select_ln66_2

]]></Node>
<StgValue><ssdm name="x_max_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:14  %sext_ln703 = sext i16 %data_0_V_read_1 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:15  %sext_ln703_1 = sext i16 %x_max_V to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:16  %sub_ln1193 = sub i17 %sext_ln703, %sext_ln703_1

]]></Node>
<StgValue><ssdm name="sub_ln1193"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:17  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:18  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:19  %xor_ln786 = xor i1 %tmp_16, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:20  %and_ln786 = and i1 %tmp_15, %xor_ln786

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:21  %xor_ln340_5 = xor i1 %tmp_15, %tmp_16

]]></Node>
<StgValue><ssdm name="xor_ln340_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:22  %xor_ln340 = xor i1 %tmp_15, true

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:23  %or_ln340 = or i1 %tmp_16, %xor_ln340

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:24  %sext_ln703_2 = sext i16 %data_1_V_read_1 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:25  %sub_ln1193_1 = sub i17 %sext_ln703_2, %sext_ln703_1

]]></Node>
<StgValue><ssdm name="sub_ln1193_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:26  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:27  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:28  %xor_ln786_1 = xor i1 %tmp_18, true

]]></Node>
<StgValue><ssdm name="xor_ln786_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:29  %and_ln786_5 = and i1 %tmp_17, %xor_ln786_1

]]></Node>
<StgValue><ssdm name="and_ln786_5"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:30  %xor_ln340_6 = xor i1 %tmp_17, %tmp_18

]]></Node>
<StgValue><ssdm name="xor_ln340_6"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:31  %xor_ln340_1 = xor i1 %tmp_17, true

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:32  %or_ln340_1 = or i1 %tmp_18, %xor_ln340_1

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="17" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:33  %sext_ln703_3 = sext i16 %data_2_V_read_1 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:34  %sub_ln1193_2 = sub i17 %sext_ln703_3, %sext_ln703_1

]]></Node>
<StgValue><ssdm name="sub_ln1193_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:35  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:36  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:37  %xor_ln786_2 = xor i1 %tmp_20, true

]]></Node>
<StgValue><ssdm name="xor_ln786_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:38  %and_ln786_6 = and i1 %tmp_19, %xor_ln786_2

]]></Node>
<StgValue><ssdm name="and_ln786_6"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:39  %xor_ln340_7 = xor i1 %tmp_19, %tmp_20

]]></Node>
<StgValue><ssdm name="xor_ln340_7"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:40  %xor_ln340_2 = xor i1 %tmp_19, true

]]></Node>
<StgValue><ssdm name="xor_ln340_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:41  %or_ln340_2 = or i1 %tmp_20, %xor_ln340_2

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:42  %sext_ln703_4 = sext i16 %data_3_V_read_1 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:43  %sub_ln1193_3 = sub i17 %sext_ln703_4, %sext_ln703_1

]]></Node>
<StgValue><ssdm name="sub_ln1193_3"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:44  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:45  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:46  %xor_ln786_3 = xor i1 %tmp_22, true

]]></Node>
<StgValue><ssdm name="xor_ln786_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:47  %and_ln786_7 = and i1 %tmp_21, %xor_ln786_3

]]></Node>
<StgValue><ssdm name="and_ln786_7"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:48  %xor_ln340_8 = xor i1 %tmp_21, %tmp_22

]]></Node>
<StgValue><ssdm name="xor_ln340_8"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:49  %xor_ln340_3 = xor i1 %tmp_21, true

]]></Node>
<StgValue><ssdm name="xor_ln340_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:50  %or_ln340_3 = or i1 %tmp_22, %xor_ln340_3

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="17" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:51  %sext_ln703_5 = sext i16 %data_4_V_read_1 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:52  %sub_ln1193_4 = sub i17 %sext_ln703_5, %sext_ln703_1

]]></Node>
<StgValue><ssdm name="sub_ln1193_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:53  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:54  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:55  %xor_ln786_4 = xor i1 %tmp_24, true

]]></Node>
<StgValue><ssdm name="xor_ln786_4"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:56  %and_ln786_8 = and i1 %tmp_23, %xor_ln786_4

]]></Node>
<StgValue><ssdm name="and_ln786_8"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:57  %xor_ln340_9 = xor i1 %tmp_23, %tmp_24

]]></Node>
<StgValue><ssdm name="xor_ln340_9"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:58  %xor_ln340_4 = xor i1 %tmp_23, true

]]></Node>
<StgValue><ssdm name="xor_ln340_4"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:59  %or_ln340_4 = or i1 %tmp_24, %xor_ln340_4

]]></Node>
<StgValue><ssdm name="or_ln340_4"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:60  %tmp_1 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193, i32 6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:61  %select_ln340 = select i1 %xor_ln340_5, i10 511, i10 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:62  %select_ln388 = select i1 %and_ln786, i10 -512, i10 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:63  %y_V = select i1 %or_ln340, i10 %select_ln340, i10 %select_ln388

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:67  %tmp_3 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_1, i32 6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:68  %select_ln340_2 = select i1 %xor_ln340_6, i10 511, i10 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:69  %select_ln388_1 = select i1 %and_ln786_5, i10 -512, i10 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:70  %y_V_1 = select i1 %or_ln340_1, i10 %select_ln340_2, i10 %select_ln388_1

]]></Node>
<StgValue><ssdm name="y_V_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:74  %tmp_5 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_2, i32 6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:75  %select_ln340_4 = select i1 %xor_ln340_7, i10 511, i10 %tmp_5

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:76  %select_ln388_2 = select i1 %and_ln786_6, i10 -512, i10 %tmp_5

]]></Node>
<StgValue><ssdm name="select_ln388_2"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:77  %y_V_2 = select i1 %or_ln340_2, i10 %select_ln340_4, i10 %select_ln388_2

]]></Node>
<StgValue><ssdm name="y_V_2"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:81  %tmp_7 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_3, i32 6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:82  %select_ln340_11 = select i1 %xor_ln340_8, i10 511, i10 %tmp_7

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:83  %select_ln388_3 = select i1 %and_ln786_7, i10 -512, i10 %tmp_7

]]></Node>
<StgValue><ssdm name="select_ln388_3"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:84  %y_V_3 = select i1 %or_ln340_3, i10 %select_ln340_11, i10 %select_ln388_3

]]></Node>
<StgValue><ssdm name="y_V_3"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:88  %tmp_9 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_4, i32 6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:89  %select_ln340_13 = select i1 %xor_ln340_9, i10 511, i10 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:90  %select_ln388_4 = select i1 %and_ln786_8, i10 -512, i10 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln388_4"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:91  %y_V_4 = select i1 %or_ln340_4, i10 %select_ln340_13, i10 %select_ln388_4

]]></Node>
<StgValue><ssdm name="y_V_4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:64  %zext_ln255 = zext i10 %y_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln255"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:65  %exp_table1_addr = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255

]]></Node>
<StgValue><ssdm name="exp_table1_addr"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:66  %exp_res_0_V = load i17* %exp_table1_addr, align 4

]]></Node>
<StgValue><ssdm name="exp_res_0_V"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:71  %zext_ln255_1 = zext i10 %y_V_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln255_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:72  %exp_table1_addr_1 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_1

]]></Node>
<StgValue><ssdm name="exp_table1_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:73  %exp_res_1_V = load i17* %exp_table1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="exp_res_1_V"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:78  %zext_ln255_2 = zext i10 %y_V_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln255_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:79  %exp_table1_addr_2 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_2

]]></Node>
<StgValue><ssdm name="exp_table1_addr_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:80  %exp_res_2_V = load i17* %exp_table1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="exp_res_2_V"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:85  %zext_ln255_3 = zext i10 %y_V_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln255_3"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:86  %exp_table1_addr_3 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_3

]]></Node>
<StgValue><ssdm name="exp_table1_addr_3"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:87  %exp_res_3_V = load i17* %exp_table1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="exp_res_3_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="98" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:66  %exp_res_0_V = load i17* %exp_table1_addr, align 4

]]></Node>
<StgValue><ssdm name="exp_res_0_V"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:73  %exp_res_1_V = load i17* %exp_table1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="exp_res_1_V"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:80  %exp_res_2_V = load i17* %exp_table1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="exp_res_2_V"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:87  %exp_res_3_V = load i17* %exp_table1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="exp_res_3_V"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:92  %zext_ln255_4 = zext i10 %y_V_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln255_4"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:93  %exp_table1_addr_4 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_4

]]></Node>
<StgValue><ssdm name="exp_table1_addr_4"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:94  %exp_res_4_V = load i17* %exp_table1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="exp_res_4_V"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:95  %p_Val2_6 = zext i17 %exp_res_0_V to i18

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:96  %p_Val2_7 = zext i17 %exp_res_1_V to i18

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:97  %p_Val2_8 = add i18 %p_Val2_7, %p_Val2_6

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:98  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_8, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:99  %p_Val2_12 = select i1 %p_Result_s, i18 131071, i18 %p_Val2_8

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:100  %p_Val2_9 = zext i17 %exp_res_2_V to i18

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:101  %p_Val2_10 = zext i17 %exp_res_3_V to i18

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:102  %p_Val2_11 = add i18 %p_Val2_10, %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:103  %p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_11, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:104  %p_Val2_13 = select i1 %p_Result_14, i18 131071, i18 %p_Val2_11

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="19" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:105  %lhs_V = sext i18 %p_Val2_12 to i19

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="19" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:106  %rhs_V = sext i18 %p_Val2_13 to i19

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
arrayctor.loop1.preheader_ifconv:107  %ret_V = add nsw i19 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:108  %p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:109  %p_Val2_15 = add i18 %p_Val2_13, %p_Val2_12

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:110  %p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_15, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:111  %xor_ln786_5 = xor i1 %p_Result_16, true

]]></Node>
<StgValue><ssdm name="xor_ln786_5"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:112  %underflow = and i1 %p_Result_15, %xor_ln786_5

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:113  %xor_ln340_10 = xor i1 %p_Result_15, %p_Result_16

]]></Node>
<StgValue><ssdm name="xor_ln340_10"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:114  %xor_ln340_11 = xor i1 %p_Result_15, true

]]></Node>
<StgValue><ssdm name="xor_ln340_11"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:115  %or_ln340_5 = or i1 %p_Result_16, %xor_ln340_11

]]></Node>
<StgValue><ssdm name="or_ln340_5"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:116  %select_ln340_17 = select i1 %xor_ln340_10, i18 131071, i18 %p_Val2_15

]]></Node>
<StgValue><ssdm name="select_ln340_17"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:117  %select_ln388_10 = select i1 %underflow, i18 -131072, i18 %p_Val2_15

]]></Node>
<StgValue><ssdm name="select_ln388_10"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:118  %p_Val2_16 = select i1 %or_ln340_5, i18 %select_ln340_17, i18 %select_ln388_10

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="129" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:94  %exp_res_4_V = load i17* %exp_table1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="exp_res_4_V"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="18" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:119  %p_Val2_17 = zext i17 %exp_res_4_V to i18

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="19" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:120  %lhs_V_1 = sext i18 %p_Val2_16 to i19

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="19" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:121  %rhs_V_1 = zext i17 %exp_res_4_V to i19

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
arrayctor.loop1.preheader_ifconv:122  %ret_V_1 = add nsw i19 %rhs_V_1, %lhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:123  %p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_1, i32 18)

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:124  %p_Val2_19 = add i18 %p_Val2_16, %p_Val2_17

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:125  %p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_19, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:126  %xor_ln786_6 = xor i1 %p_Result_18, true

]]></Node>
<StgValue><ssdm name="xor_ln786_6"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:127  %underflow_1 = and i1 %p_Result_17, %xor_ln786_6

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:128  %xor_ln340_12 = xor i1 %p_Result_17, %p_Result_18

]]></Node>
<StgValue><ssdm name="xor_ln340_12"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:129  %xor_ln340_13 = xor i1 %p_Result_17, true

]]></Node>
<StgValue><ssdm name="xor_ln340_13"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:130  %or_ln340_6 = or i1 %p_Result_18, %xor_ln340_13

]]></Node>
<StgValue><ssdm name="or_ln340_6"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:131  %tmp_s = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %p_Val2_19, i32 8, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:132  %select_ln340_19 = select i1 %xor_ln340_12, i10 511, i10 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln340_19"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:133  %select_ln388_11 = select i1 %underflow_1, i10 -512, i10 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln388_11"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:134  %y_V_5 = select i1 %or_ln340_6, i10 %select_ln340_19, i10 %select_ln388_11

]]></Node>
<StgValue><ssdm name="y_V_5"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:135  %zext_ln265 = zext i10 %y_V_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln265"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader_ifconv:136  %invert_table2_addr = getelementptr [1024 x i18]* @invert_table2, i64 0, i64 %zext_ln265

]]></Node>
<StgValue><ssdm name="invert_table2_addr"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="18" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:137  %inv_exp_sum_V = load i18* %invert_table2_addr, align 4

]]></Node>
<StgValue><ssdm name="inv_exp_sum_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="149" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="18" op_0_bw="10">
<![CDATA[
arrayctor.loop1.preheader_ifconv:137  %inv_exp_sum_V = load i18* %invert_table2_addr, align 4

]]></Node>
<StgValue><ssdm name="inv_exp_sum_V"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="35" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader_ifconv:138  %sext_ln1116 = sext i18 %inv_exp_sum_V to i35

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="35" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:139  %zext_ln1118 = zext i17 %exp_res_0_V to i35

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
arrayctor.loop1.preheader_ifconv:140  %mul_ln1118 = mul i35 %zext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:141  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:142  %trunc_ln2 = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mul_ln1118, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:144  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:151  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i35.i32.i32(i35 %mul_ln1118, i32 27, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop1.preheader_ifconv:152  %icmp_ln879 = icmp eq i8 %tmp_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="9" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:153  %tmp_4 = call i9 @_ssdm_op_PartSelect.i9.i35.i32.i32(i35 %mul_ln1118, i32 26, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop1.preheader_ifconv:154  %icmp_ln879_1 = icmp eq i9 %tmp_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop1.preheader_ifconv:155  %icmp_ln768 = icmp eq i9 %tmp_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="35" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:177  %zext_ln1118_1 = zext i17 %exp_res_1_V to i35

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
arrayctor.loop1.preheader_ifconv:178  %mul_ln1118_1 = mul i35 %zext_ln1118_1, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:179  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_1, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:180  %trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mul_ln1118_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:182  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_1, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:189  %tmp = call i8 @_ssdm_op_PartSelect.i8.i35.i32.i32(i35 %mul_ln1118_1, i32 27, i32 34)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop1.preheader_ifconv:190  %icmp_ln879_2 = icmp eq i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:191  %tmp_6 = call i9 @_ssdm_op_PartSelect.i9.i35.i32.i32(i35 %mul_ln1118_1, i32 26, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop1.preheader_ifconv:192  %icmp_ln879_3 = icmp eq i9 %tmp_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_3"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop1.preheader_ifconv:193  %icmp_ln768_1 = icmp eq i9 %tmp_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_1"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="35" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:215  %zext_ln1118_2 = zext i17 %exp_res_2_V to i35

]]></Node>
<StgValue><ssdm name="zext_ln1118_2"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
arrayctor.loop1.preheader_ifconv:216  %mul_ln1118_2 = mul i35 %zext_ln1118_2, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:217  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_2, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:218  %trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mul_ln1118_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:220  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_2, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:227  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i35.i32.i32(i35 %mul_ln1118_2, i32 27, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop1.preheader_ifconv:228  %icmp_ln879_4 = icmp eq i8 %tmp_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_4"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="9" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:229  %tmp_10 = call i9 @_ssdm_op_PartSelect.i9.i35.i32.i32(i35 %mul_ln1118_2, i32 26, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop1.preheader_ifconv:230  %icmp_ln879_5 = icmp eq i9 %tmp_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_5"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop1.preheader_ifconv:231  %icmp_ln768_2 = icmp eq i9 %tmp_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_2"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="35" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:253  %zext_ln1118_3 = zext i17 %exp_res_3_V to i35

]]></Node>
<StgValue><ssdm name="zext_ln1118_3"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
arrayctor.loop1.preheader_ifconv:254  %mul_ln1118_3 = mul i35 %zext_ln1118_3, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:255  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_3, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:256  %trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mul_ln1118_3, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:258  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_3, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:265  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i35.i32.i32(i35 %mul_ln1118_3, i32 27, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop1.preheader_ifconv:266  %icmp_ln879_6 = icmp eq i8 %tmp_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_6"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="9" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:267  %tmp_12 = call i9 @_ssdm_op_PartSelect.i9.i35.i32.i32(i35 %mul_ln1118_3, i32 26, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop1.preheader_ifconv:268  %icmp_ln879_7 = icmp eq i9 %tmp_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_7"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop1.preheader_ifconv:269  %icmp_ln768_3 = icmp eq i9 %tmp_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_3"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="35" op_0_bw="17">
<![CDATA[
arrayctor.loop1.preheader_ifconv:291  %zext_ln1118_4 = zext i17 %exp_res_4_V to i35

]]></Node>
<StgValue><ssdm name="zext_ln1118_4"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
arrayctor.loop1.preheader_ifconv:292  %mul_ln1118_4 = mul i35 %zext_ln1118_4, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:293  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_4, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:294  %trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %mul_ln1118_4, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:296  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:303  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i35.i32.i32(i35 %mul_ln1118_4, i32 27, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop1.preheader_ifconv:304  %icmp_ln879_8 = icmp eq i8 %tmp_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_8"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="9" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:305  %tmp_14 = call i9 @_ssdm_op_PartSelect.i9.i35.i32.i32(i35 %mul_ln1118_4, i32 26, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop1.preheader_ifconv:306  %icmp_ln879_9 = icmp eq i9 %tmp_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_9"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop1.preheader_ifconv:307  %icmp_ln768_4 = icmp eq i9 %tmp_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader_ifconv:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln217"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:143  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:145  %zext_ln415 = zext i1 %tmp_33 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:146  %add_ln415 = add i16 %zext_ln415, %trunc_ln2

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:147  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:148  %xor_ln416 = xor i1 %tmp_34, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:149  %and_ln416 = and i1 %tmp_32, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln416"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:150  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:156  %select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_1, i1 %icmp_ln768

]]></Node>
<StgValue><ssdm name="select_ln777"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:157  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:158  %xor_ln779 = xor i1 %tmp_36, true

]]></Node>
<StgValue><ssdm name="xor_ln779"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:159  %and_ln779 = and i1 %icmp_ln879, %xor_ln779

]]></Node>
<StgValue><ssdm name="and_ln779"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:160  %select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_1

]]></Node>
<StgValue><ssdm name="select_ln416"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:161  %and_ln781 = and i1 %and_ln416, %icmp_ln879_1

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:162  %xor_ln785 = xor i1 %select_ln777, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:163  %or_ln785 = or i1 %tmp_35, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:164  %xor_ln785_1 = xor i1 %tmp_31, true

]]></Node>
<StgValue><ssdm name="xor_ln785_1"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:165  %and_ln785 = and i1 %or_ln785, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="and_ln785"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:166  %and_ln786_9 = and i1 %tmp_35, %select_ln416

]]></Node>
<StgValue><ssdm name="and_ln786_9"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:167  %or_ln786 = or i1 %and_ln781, %and_ln786_9

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:168  %xor_ln786_7 = xor i1 %or_ln786, true

]]></Node>
<StgValue><ssdm name="xor_ln786_7"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:169  %and_ln786_10 = and i1 %tmp_31, %xor_ln786_7

]]></Node>
<StgValue><ssdm name="and_ln786_10"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:170  %or_ln340_7 = or i1 %and_ln786_10, %and_ln785

]]></Node>
<StgValue><ssdm name="or_ln340_7"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:171  %or_ln340_8 = or i1 %and_ln786_9, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln340_8"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:172  %or_ln340_9 = or i1 %or_ln340_8, %and_ln781

]]></Node>
<StgValue><ssdm name="or_ln340_9"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:173  %select_ln340_5 = select i1 %or_ln340_7, i16 32767, i16 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:174  %select_ln388_5 = select i1 %and_ln786_10, i16 -32768, i16 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln388_5"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:175  %select_ln340_21 = select i1 %or_ln340_9, i16 %select_ln340_5, i16 %select_ln388_5

]]></Node>
<StgValue><ssdm name="select_ln340_21"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:176  call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_0_V, i16 %select_ln340_21)

]]></Node>
<StgValue><ssdm name="write_ln268"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:181  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:183  %zext_ln415_1 = zext i1 %tmp_39 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_1"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:184  %add_ln415_1 = add i16 %zext_ln415_1, %trunc_ln708_1

]]></Node>
<StgValue><ssdm name="add_ln415_1"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:185  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:186  %xor_ln416_1 = xor i1 %tmp_40, true

]]></Node>
<StgValue><ssdm name="xor_ln416_1"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:187  %and_ln416_1 = and i1 %tmp_38, %xor_ln416_1

]]></Node>
<StgValue><ssdm name="and_ln416_1"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:188  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:194  %select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_3, i1 %icmp_ln768_1

]]></Node>
<StgValue><ssdm name="select_ln777_1"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:195  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_1, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:196  %xor_ln779_1 = xor i1 %tmp_42, true

]]></Node>
<StgValue><ssdm name="xor_ln779_1"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:197  %and_ln779_1 = and i1 %icmp_ln879_2, %xor_ln779_1

]]></Node>
<StgValue><ssdm name="and_ln779_1"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:198  %select_ln416_1 = select i1 %and_ln416_1, i1 %and_ln779_1, i1 %icmp_ln879_3

]]></Node>
<StgValue><ssdm name="select_ln416_1"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:199  %and_ln781_1 = and i1 %and_ln416_1, %icmp_ln879_3

]]></Node>
<StgValue><ssdm name="and_ln781_1"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:200  %xor_ln785_2 = xor i1 %select_ln777_1, true

]]></Node>
<StgValue><ssdm name="xor_ln785_2"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:201  %or_ln785_1 = or i1 %tmp_41, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln785_1"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:202  %xor_ln785_3 = xor i1 %tmp_37, true

]]></Node>
<StgValue><ssdm name="xor_ln785_3"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:203  %and_ln785_1 = and i1 %or_ln785_1, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="and_ln785_1"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:204  %and_ln786_1 = and i1 %tmp_41, %select_ln416_1

]]></Node>
<StgValue><ssdm name="and_ln786_1"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:205  %or_ln786_1 = or i1 %and_ln781_1, %and_ln786_1

]]></Node>
<StgValue><ssdm name="or_ln786_1"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:206  %xor_ln786_8 = xor i1 %or_ln786_1, true

]]></Node>
<StgValue><ssdm name="xor_ln786_8"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:207  %and_ln786_11 = and i1 %tmp_37, %xor_ln786_8

]]></Node>
<StgValue><ssdm name="and_ln786_11"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:208  %or_ln340_10 = or i1 %and_ln786_11, %and_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln340_10"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:209  %or_ln340_11 = or i1 %and_ln786_1, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln340_11"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:210  %or_ln340_12 = or i1 %or_ln340_11, %and_ln781_1

]]></Node>
<StgValue><ssdm name="or_ln340_12"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:211  %select_ln340_6 = select i1 %or_ln340_10, i16 32767, i16 %add_ln415_1

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:212  %select_ln388_6 = select i1 %and_ln786_11, i16 -32768, i16 %add_ln415_1

]]></Node>
<StgValue><ssdm name="select_ln388_6"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:213  %select_ln340_22 = select i1 %or_ln340_12, i16 %select_ln340_6, i16 %select_ln388_6

]]></Node>
<StgValue><ssdm name="select_ln340_22"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:214  call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_1_V, i16 %select_ln340_22)

]]></Node>
<StgValue><ssdm name="write_ln268"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:219  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:221  %zext_ln415_2 = zext i1 %tmp_45 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_2"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:222  %add_ln415_2 = add i16 %zext_ln415_2, %trunc_ln708_2

]]></Node>
<StgValue><ssdm name="add_ln415_2"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:223  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:224  %xor_ln416_2 = xor i1 %tmp_46, true

]]></Node>
<StgValue><ssdm name="xor_ln416_2"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:225  %and_ln416_2 = and i1 %tmp_44, %xor_ln416_2

]]></Node>
<StgValue><ssdm name="and_ln416_2"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:226  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:232  %select_ln777_2 = select i1 %and_ln416_2, i1 %icmp_ln879_5, i1 %icmp_ln768_2

]]></Node>
<StgValue><ssdm name="select_ln777_2"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:233  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_2, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:234  %xor_ln779_2 = xor i1 %tmp_48, true

]]></Node>
<StgValue><ssdm name="xor_ln779_2"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:235  %and_ln779_2 = and i1 %icmp_ln879_4, %xor_ln779_2

]]></Node>
<StgValue><ssdm name="and_ln779_2"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:236  %select_ln416_2 = select i1 %and_ln416_2, i1 %and_ln779_2, i1 %icmp_ln879_5

]]></Node>
<StgValue><ssdm name="select_ln416_2"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:237  %and_ln781_2 = and i1 %and_ln416_2, %icmp_ln879_5

]]></Node>
<StgValue><ssdm name="and_ln781_2"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:238  %xor_ln785_4 = xor i1 %select_ln777_2, true

]]></Node>
<StgValue><ssdm name="xor_ln785_4"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:239  %or_ln785_2 = or i1 %tmp_47, %xor_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln785_2"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:240  %xor_ln785_5 = xor i1 %tmp_43, true

]]></Node>
<StgValue><ssdm name="xor_ln785_5"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:241  %and_ln785_2 = and i1 %or_ln785_2, %xor_ln785_5

]]></Node>
<StgValue><ssdm name="and_ln785_2"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:242  %and_ln786_2 = and i1 %tmp_47, %select_ln416_2

]]></Node>
<StgValue><ssdm name="and_ln786_2"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:243  %or_ln786_2 = or i1 %and_ln781_2, %and_ln786_2

]]></Node>
<StgValue><ssdm name="or_ln786_2"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:244  %xor_ln786_9 = xor i1 %or_ln786_2, true

]]></Node>
<StgValue><ssdm name="xor_ln786_9"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:245  %and_ln786_12 = and i1 %tmp_43, %xor_ln786_9

]]></Node>
<StgValue><ssdm name="and_ln786_12"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:246  %or_ln340_13 = or i1 %and_ln786_12, %and_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln340_13"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:247  %or_ln340_14 = or i1 %and_ln786_2, %xor_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln340_14"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:248  %or_ln340_15 = or i1 %or_ln340_14, %and_ln781_2

]]></Node>
<StgValue><ssdm name="or_ln340_15"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:249  %select_ln340_7 = select i1 %or_ln340_13, i16 32767, i16 %add_ln415_2

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:250  %select_ln388_7 = select i1 %and_ln786_12, i16 -32768, i16 %add_ln415_2

]]></Node>
<StgValue><ssdm name="select_ln388_7"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:251  %select_ln340_23 = select i1 %or_ln340_15, i16 %select_ln340_7, i16 %select_ln388_7

]]></Node>
<StgValue><ssdm name="select_ln340_23"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:252  call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_2_V, i16 %select_ln340_23)

]]></Node>
<StgValue><ssdm name="write_ln268"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:257  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:259  %zext_ln415_3 = zext i1 %tmp_51 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_3"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:260  %add_ln415_3 = add i16 %zext_ln415_3, %trunc_ln708_3

]]></Node>
<StgValue><ssdm name="add_ln415_3"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:261  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:262  %xor_ln416_3 = xor i1 %tmp_52, true

]]></Node>
<StgValue><ssdm name="xor_ln416_3"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:263  %and_ln416_3 = and i1 %tmp_50, %xor_ln416_3

]]></Node>
<StgValue><ssdm name="and_ln416_3"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:264  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:270  %select_ln777_3 = select i1 %and_ln416_3, i1 %icmp_ln879_7, i1 %icmp_ln768_3

]]></Node>
<StgValue><ssdm name="select_ln777_3"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:271  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_3, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:272  %xor_ln779_3 = xor i1 %tmp_54, true

]]></Node>
<StgValue><ssdm name="xor_ln779_3"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:273  %and_ln779_3 = and i1 %icmp_ln879_6, %xor_ln779_3

]]></Node>
<StgValue><ssdm name="and_ln779_3"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:274  %select_ln416_3 = select i1 %and_ln416_3, i1 %and_ln779_3, i1 %icmp_ln879_7

]]></Node>
<StgValue><ssdm name="select_ln416_3"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:275  %and_ln781_3 = and i1 %and_ln416_3, %icmp_ln879_7

]]></Node>
<StgValue><ssdm name="and_ln781_3"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:276  %xor_ln785_6 = xor i1 %select_ln777_3, true

]]></Node>
<StgValue><ssdm name="xor_ln785_6"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:277  %or_ln785_3 = or i1 %tmp_53, %xor_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln785_3"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:278  %xor_ln785_7 = xor i1 %tmp_49, true

]]></Node>
<StgValue><ssdm name="xor_ln785_7"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:279  %and_ln785_3 = and i1 %or_ln785_3, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="and_ln785_3"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:280  %and_ln786_3 = and i1 %tmp_53, %select_ln416_3

]]></Node>
<StgValue><ssdm name="and_ln786_3"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:281  %or_ln786_3 = or i1 %and_ln781_3, %and_ln786_3

]]></Node>
<StgValue><ssdm name="or_ln786_3"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:282  %xor_ln786_10 = xor i1 %or_ln786_3, true

]]></Node>
<StgValue><ssdm name="xor_ln786_10"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:283  %and_ln786_13 = and i1 %tmp_49, %xor_ln786_10

]]></Node>
<StgValue><ssdm name="and_ln786_13"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:284  %or_ln340_16 = or i1 %and_ln786_13, %and_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln340_16"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:285  %or_ln340_17 = or i1 %and_ln786_3, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln340_17"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:286  %or_ln340_18 = or i1 %or_ln340_17, %and_ln781_3

]]></Node>
<StgValue><ssdm name="or_ln340_18"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:287  %select_ln340_8 = select i1 %or_ln340_16, i16 32767, i16 %add_ln415_3

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:288  %select_ln388_8 = select i1 %and_ln786_13, i16 -32768, i16 %add_ln415_3

]]></Node>
<StgValue><ssdm name="select_ln388_8"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:289  %select_ln340_24 = select i1 %or_ln340_18, i16 %select_ln340_8, i16 %select_ln388_8

]]></Node>
<StgValue><ssdm name="select_ln340_24"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:290  call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_3_V, i16 %select_ln340_24)

]]></Node>
<StgValue><ssdm name="write_ln268"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:295  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_4, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:297  %zext_ln415_4 = zext i1 %tmp_57 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_4"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:298  %add_ln415_4 = add i16 %zext_ln415_4, %trunc_ln708_4

]]></Node>
<StgValue><ssdm name="add_ln415_4"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:299  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:300  %xor_ln416_4 = xor i1 %tmp_58, true

]]></Node>
<StgValue><ssdm name="xor_ln416_4"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:301  %and_ln416_4 = and i1 %tmp_56, %xor_ln416_4

]]></Node>
<StgValue><ssdm name="and_ln416_4"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:302  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:308  %select_ln777_4 = select i1 %and_ln416_4, i1 %icmp_ln879_9, i1 %icmp_ln768_4

]]></Node>
<StgValue><ssdm name="select_ln777_4"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader_ifconv:309  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %mul_ln1118_4, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:310  %xor_ln779_4 = xor i1 %tmp_60, true

]]></Node>
<StgValue><ssdm name="xor_ln779_4"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:311  %and_ln779_4 = and i1 %icmp_ln879_8, %xor_ln779_4

]]></Node>
<StgValue><ssdm name="and_ln779_4"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:312  %select_ln416_4 = select i1 %and_ln416_4, i1 %and_ln779_4, i1 %icmp_ln879_9

]]></Node>
<StgValue><ssdm name="select_ln416_4"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:313  %and_ln781_4 = and i1 %and_ln416_4, %icmp_ln879_9

]]></Node>
<StgValue><ssdm name="and_ln781_4"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:314  %xor_ln785_8 = xor i1 %select_ln777_4, true

]]></Node>
<StgValue><ssdm name="xor_ln785_8"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:315  %or_ln785_4 = or i1 %tmp_59, %xor_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln785_4"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:316  %xor_ln785_9 = xor i1 %tmp_55, true

]]></Node>
<StgValue><ssdm name="xor_ln785_9"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:317  %and_ln785_4 = and i1 %or_ln785_4, %xor_ln785_9

]]></Node>
<StgValue><ssdm name="and_ln785_4"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:318  %and_ln786_4 = and i1 %tmp_59, %select_ln416_4

]]></Node>
<StgValue><ssdm name="and_ln786_4"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:319  %or_ln786_4 = or i1 %and_ln781_4, %and_ln786_4

]]></Node>
<StgValue><ssdm name="or_ln786_4"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:320  %xor_ln786_11 = xor i1 %or_ln786_4, true

]]></Node>
<StgValue><ssdm name="xor_ln786_11"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:321  %and_ln786_14 = and i1 %tmp_55, %xor_ln786_11

]]></Node>
<StgValue><ssdm name="and_ln786_14"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:322  %or_ln340_19 = or i1 %and_ln786_14, %and_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln340_19"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:323  %or_ln340_20 = or i1 %and_ln786_4, %xor_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln340_20"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader_ifconv:324  %or_ln340_21 = or i1 %or_ln340_20, %and_ln781_4

]]></Node>
<StgValue><ssdm name="or_ln340_21"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:325  %select_ln340_9 = select i1 %or_ln340_19, i16 32767, i16 %add_ln415_4

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:326  %select_ln388_9 = select i1 %and_ln786_14, i16 -32768, i16 %add_ln415_4

]]></Node>
<StgValue><ssdm name="select_ln388_9"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:327  %select_ln340_25 = select i1 %or_ln340_21, i16 %select_ln340_9, i16 %select_ln388_9

]]></Node>
<StgValue><ssdm name="select_ln340_25"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayctor.loop1.preheader_ifconv:328  call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_4_V, i16 %select_ln340_25)

]]></Node>
<StgValue><ssdm name="write_ln268"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0">
<![CDATA[
arrayctor.loop1.preheader_ifconv:329  ret void

]]></Node>
<StgValue><ssdm name="ret_ln270"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
