// Seed: 3469147610
module module_0 ();
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  module_0();
  assign id_1 = 1 ? 1'b0 : 1;
  id_2 :
  assert property (@(posedge id_2) id_1 > id_1)
  else $display;
endmodule
module module_2;
  module_0();
  wire id_2 = 1 ? id_1 : id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  module_0();
  wire id_7;
  wire id_8;
endmodule
