
---------- Begin Simulation Statistics ----------
final_tick                               124440908000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 407242                       # Simulator instruction rate (inst/s)
host_mem_usage                                 667348                       # Number of bytes of host memory used
host_op_rate                                   411733                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   245.55                       # Real time elapsed on the host
host_tick_rate                              506774812                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102842                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124441                       # Number of seconds simulated
sim_ticks                                124440908000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102842                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.244409                       # CPI: cycles per instruction
system.cpu.discardedOps                        974378                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         7917207                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.803594                       # IPC: instructions per cycle
system.cpu.numCycles                        124440908                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55116018     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    376      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    466      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    378      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483616      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167367     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379081      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102842                       # Class of committed instruction
system.cpu.tickCycles                       116523701                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10484                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1822                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       327143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          256                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       656766                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            259                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6499882                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5090088                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            349142                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4086019                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4079218                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.833554                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  315072                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          675631                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             102899                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           572732                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        37435                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     43593779                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43593779                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43602301                       # number of overall hits
system.cpu.dcache.overall_hits::total        43602301                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       334582                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         334582                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       334807                       # number of overall misses
system.cpu.dcache.overall_misses::total        334807                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10863085000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10863085000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10863085000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10863085000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43928361                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43928361                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43937108                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43937108                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007617                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007617                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007620                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007620                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32467.631253                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32467.631253                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32445.812065                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32445.812065                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          182                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       315968                       # number of writebacks
system.cpu.dcache.writebacks::total            315968                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        13738                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13738                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        13738                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13738                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       320844                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       320844                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       321061                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       321061                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9576248000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9576248000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9591050000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9591050000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007304                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007304                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007307                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007307                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29847.053397                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29847.053397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29872.983639                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29872.983639                       # average overall mshr miss latency
system.cpu.dcache.replacements                 320038                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37421443                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37421443                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       186014                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        186014                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6045051000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6045051000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37607457                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37607457                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32497.828120                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32497.828120                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3338                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3338                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       182676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       182676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5562335000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5562335000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30449.183253                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30449.183253                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6172336                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6172336                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       148568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       148568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4818034000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4818034000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023504                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023504                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 32429.823381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32429.823381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10400                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10400                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       138168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       138168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4013913000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4013913000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021859                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021859                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29050.959701                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29050.959701                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8522                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8522                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          225                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          225                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8747                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8747                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.025723                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.025723                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          217                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          217                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     14802000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     14802000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.024809                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.024809                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 68211.981567                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 68211.981567                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124440908000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1016.396734                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43923694                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            321062                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            136.807514                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1016.396734                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992575                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992575                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          471                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          425                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          44258502                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         44258502                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124440908000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124440908000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124440908000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48869322                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           40542388                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           6265614                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     20296655                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20296655                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     20296655                       # number of overall hits
system.cpu.icache.overall_hits::total        20296655                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8564                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8564                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8564                       # number of overall misses
system.cpu.icache.overall_misses::total          8564                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    386618000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    386618000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    386618000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    386618000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     20305219                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20305219                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     20305219                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20305219                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000422                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000422                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000422                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000422                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45144.558617                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45144.558617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45144.558617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45144.558617                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         7102                       # number of writebacks
system.cpu.icache.writebacks::total              7102                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         8564                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8564                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8564                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8564                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    369490000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    369490000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    369490000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    369490000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000422                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000422                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000422                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000422                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43144.558617                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43144.558617                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43144.558617                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43144.558617                       # average overall mshr miss latency
system.cpu.icache.replacements                   7102                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     20296655                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20296655                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8564                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8564                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    386618000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    386618000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     20305219                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20305219                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000422                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000422                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45144.558617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45144.558617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8564                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8564                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    369490000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    369490000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000422                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000422                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43144.558617                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43144.558617                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124440908000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1454.836172                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20305219                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8564                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2370.997081                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1454.836172                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.710369                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.710369                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1459                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.713867                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20313783                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20313783                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124440908000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124440908000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124440908000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 124440908000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  101102842                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 6423                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               312816                       # number of demand (read+write) hits
system.l2.demand_hits::total                   319239                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                6423                       # number of overall hits
system.l2.overall_hits::.cpu.data              312816                       # number of overall hits
system.l2.overall_hits::total                  319239                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2141                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8246                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10387                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2141                       # number of overall misses
system.l2.overall_misses::.cpu.data              8246                       # number of overall misses
system.l2.overall_misses::total                 10387                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    207789000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    801915000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1009704000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    207789000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    801915000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1009704000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             8564                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           321062                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               329626                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            8564                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          321062                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              329626                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.025684                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.031511                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.025684                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.031511                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97052.312004                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 97248.969197                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97208.433619                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97052.312004                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 97248.969197                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97208.433619                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   7                       # number of writebacks
system.l2.writebacks::total                         7                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10381                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10381                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    164969000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    636619000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    801588000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    164969000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    636619000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    801588000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.025665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.031493                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.025665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.031493                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77052.312004                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77259.587379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77216.838455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77052.312004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77259.587379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77216.838455                       # average overall mshr miss latency
system.l2.replacements                            350                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       315968                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           315968                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       315968                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       315968                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6601                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6601                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6601                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6601                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            130872                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                130872                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            7296                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7296                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    707885000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     707885000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        138168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            138168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.052805                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.052805                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97023.711623                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97023.711623                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         7296                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7296                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    561965000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    561965000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.052805                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.052805                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77023.711623                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77023.711623                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           6423                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6423                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2141                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2141                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    207789000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    207789000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         8564                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8564                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.250000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.250000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97052.312004                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97052.312004                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2141                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2141                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    164969000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    164969000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.250000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77052.312004                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77052.312004                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        181944                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            181944                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     94030000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     94030000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       182894                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        182894                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.005194                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005194                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98978.947368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98978.947368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          944                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          944                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     74654000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     74654000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005161                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005161                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79082.627119                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79082.627119                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 124440908000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  9659.314986                       # Cycle average of tags in use
system.l2.tags.total_refs                      654926                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10413                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     62.895035                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.634836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1863.409377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7771.270772                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.113733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.474321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.589558                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         10063                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10062                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.614197                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1320301                       # Number of tag accesses
system.l2.tags.data_accesses                  1320301                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124440908000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2141.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               52719                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10381                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          7                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10381                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        7                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       5.40                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 10381                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    7                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  332192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  117534074000                       # Total gap between requests
system.mem_ctrls.avgGap                   11314408.36                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        68512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       263616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 550558.502835739520                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2118403.057618319523                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2141                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         8240                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks            7                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     55126750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    213891500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25748.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25957.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks         0.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        68512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       263680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        332192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        68512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        68512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks          224                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total          224                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2141                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         8240                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          10381                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks            7                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total             7                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       550559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2118917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2669476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       550559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       550559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks         1800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total            1800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks         1800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       550559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2118917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         2671276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                10379                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          740                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          769                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          732                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          763                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          677                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          538                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          803                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          617                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          655                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          747                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          649                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                74412000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              51895000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          269018250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7169.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25919.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                8329                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.25                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2050                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   324.027317                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   214.315401                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   307.628926                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          499     24.34%     24.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          661     32.24%     56.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          233     11.37%     67.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          272     13.27%     81.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           42      2.05%     83.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           54      2.63%     85.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           25      1.22%     87.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           18      0.88%     88.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          246     12.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2050                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                664256                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                5.337923                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.04                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 124440908000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         7689780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4087215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       36671040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9823176480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3310492170                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  44997526080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   58179642765                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.528273                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 116952347750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4155320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3333240250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         6947220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3692535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       37435020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9823176480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3112632060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  45164145120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   58148028435                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.274222                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 117386933750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4155320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2898654250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 124440908000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3085                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict               96                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7296                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7296                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3085                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        20865                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  20865                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       332416                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  332416                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10381                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10381    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10381                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124440908000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            10498000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           34299750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            191458                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       315975                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7102                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4413                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           138168                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          138168                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8564                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       182894                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        24230                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       962162                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                986392                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       501312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     20384960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               20886272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             350                       # Total snoops (count)
system.tol2bus.snoopTraffic                       224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           329976                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006325                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.079391                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 327892     99.37%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2081      0.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             329976                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 124440908000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          979836000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17130997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         642129994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
