Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Dec  4 14:54:26 2025
| Host         : HXI-CENTRE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab7_Top_Level_timing_summary_routed.rpt -pb Lab7_Top_Level_timing_summary_routed.pb -rpx Lab7_Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab7_Top_Level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.600        0.000                      0                 1806        0.060        0.000                      0                 1806        4.020        0.000                       0                  1179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.600        0.000                      0                 1806        0.060        0.000                      0                 1806        4.020        0.000                       0                  1179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 2.708ns (31.084%)  route 6.004ns (68.916%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.638     5.158    PWM_subsystem_inst/PWM_averager_subsystem/clk_IBUF_BUFG
    DSP48_X1Y32          DSP48E1                                      r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     5.592 r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/P[8]
                         net (fo=4, routed)           0.844     6.436    PWM_auto_cal/P[0]
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  PWM_auto_cal/cal_data1_carry_i_12/O
                         net (fo=1, routed)           0.000     6.560    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[0]
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.984 f  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/O[1]
                         net (fo=3, routed)           0.619     7.603    PWM_subsystem_inst/PWM_averager_subsystem/O[1]
    SLICE_X51Y81         LUT2 (Prop_lut2_I0_O)        0.328     7.931 r  PWM_subsystem_inst/PWM_averager_subsystem/i__carry_i_1/O
                         net (fo=1, routed)           0.642     8.573    PWM_auto_cal/cal_data1_inferred__0/i__carry__0_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     9.361 r  PWM_auto_cal/cal_data1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.361    PWM_auto_cal/cal_data1_inferred__0/i__carry_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.475 f  PWM_auto_cal/cal_data1_inferred__0/i__carry__0/CO[3]
                         net (fo=10, routed)          1.198    10.673    PWM_auto_cal/offset_reg_reg[15]_0[0]
    SLICE_X52Y82         LUT5 (Prop_lut5_I1_O)        0.124    10.797 r  PWM_auto_cal/scratch[11]_i_4/O
                         net (fo=5, routed)           0.690    11.487    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[11]
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    11.611 r  Menu_Subsystem_inst/Menu_Module/scratch[10]_i_2/O
                         net (fo=3, routed)           0.576    12.187    Menu_Subsystem_inst/Menu_Module/scaled_adc_data_reg_1
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.124    12.311 f  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_5/O
                         net (fo=18, routed)          0.770    13.081    Menu_Subsystem_inst/Menu_Module/sum_reg[21]
    SLICE_X46Y85         LUT5 (Prop_lut5_I4_O)        0.124    13.205 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.665    13.870    BIN_TO_BCD_inst/SR[0]
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.431    14.772    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[0]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X46Y83         FDRE (Setup_fdre_C_R)       -0.524    14.471    BIN_TO_BCD_inst/scratch_reg[0]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -13.870    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 2.708ns (31.084%)  route 6.004ns (68.916%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.638     5.158    PWM_subsystem_inst/PWM_averager_subsystem/clk_IBUF_BUFG
    DSP48_X1Y32          DSP48E1                                      r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     5.592 r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/P[8]
                         net (fo=4, routed)           0.844     6.436    PWM_auto_cal/P[0]
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  PWM_auto_cal/cal_data1_carry_i_12/O
                         net (fo=1, routed)           0.000     6.560    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[0]
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.984 f  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/O[1]
                         net (fo=3, routed)           0.619     7.603    PWM_subsystem_inst/PWM_averager_subsystem/O[1]
    SLICE_X51Y81         LUT2 (Prop_lut2_I0_O)        0.328     7.931 r  PWM_subsystem_inst/PWM_averager_subsystem/i__carry_i_1/O
                         net (fo=1, routed)           0.642     8.573    PWM_auto_cal/cal_data1_inferred__0/i__carry__0_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     9.361 r  PWM_auto_cal/cal_data1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.361    PWM_auto_cal/cal_data1_inferred__0/i__carry_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.475 f  PWM_auto_cal/cal_data1_inferred__0/i__carry__0/CO[3]
                         net (fo=10, routed)          1.198    10.673    PWM_auto_cal/offset_reg_reg[15]_0[0]
    SLICE_X52Y82         LUT5 (Prop_lut5_I1_O)        0.124    10.797 r  PWM_auto_cal/scratch[11]_i_4/O
                         net (fo=5, routed)           0.690    11.487    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[11]
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    11.611 r  Menu_Subsystem_inst/Menu_Module/scratch[10]_i_2/O
                         net (fo=3, routed)           0.576    12.187    Menu_Subsystem_inst/Menu_Module/scaled_adc_data_reg_1
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.124    12.311 f  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_5/O
                         net (fo=18, routed)          0.770    13.081    Menu_Subsystem_inst/Menu_Module/sum_reg[21]
    SLICE_X46Y85         LUT5 (Prop_lut5_I4_O)        0.124    13.205 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.665    13.870    BIN_TO_BCD_inst/SR[0]
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.431    14.772    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[1]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X46Y83         FDRE (Setup_fdre_C_R)       -0.524    14.471    BIN_TO_BCD_inst/scratch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -13.870    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 2.708ns (31.084%)  route 6.004ns (68.916%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.638     5.158    PWM_subsystem_inst/PWM_averager_subsystem/clk_IBUF_BUFG
    DSP48_X1Y32          DSP48E1                                      r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     5.592 r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/P[8]
                         net (fo=4, routed)           0.844     6.436    PWM_auto_cal/P[0]
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  PWM_auto_cal/cal_data1_carry_i_12/O
                         net (fo=1, routed)           0.000     6.560    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[0]
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.984 f  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/O[1]
                         net (fo=3, routed)           0.619     7.603    PWM_subsystem_inst/PWM_averager_subsystem/O[1]
    SLICE_X51Y81         LUT2 (Prop_lut2_I0_O)        0.328     7.931 r  PWM_subsystem_inst/PWM_averager_subsystem/i__carry_i_1/O
                         net (fo=1, routed)           0.642     8.573    PWM_auto_cal/cal_data1_inferred__0/i__carry__0_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     9.361 r  PWM_auto_cal/cal_data1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.361    PWM_auto_cal/cal_data1_inferred__0/i__carry_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.475 f  PWM_auto_cal/cal_data1_inferred__0/i__carry__0/CO[3]
                         net (fo=10, routed)          1.198    10.673    PWM_auto_cal/offset_reg_reg[15]_0[0]
    SLICE_X52Y82         LUT5 (Prop_lut5_I1_O)        0.124    10.797 r  PWM_auto_cal/scratch[11]_i_4/O
                         net (fo=5, routed)           0.690    11.487    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[11]
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    11.611 r  Menu_Subsystem_inst/Menu_Module/scratch[10]_i_2/O
                         net (fo=3, routed)           0.576    12.187    Menu_Subsystem_inst/Menu_Module/scaled_adc_data_reg_1
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.124    12.311 f  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_5/O
                         net (fo=18, routed)          0.770    13.081    Menu_Subsystem_inst/Menu_Module/sum_reg[21]
    SLICE_X46Y85         LUT5 (Prop_lut5_I4_O)        0.124    13.205 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.665    13.870    BIN_TO_BCD_inst/SR[0]
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.431    14.772    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[23]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X46Y83         FDRE (Setup_fdre_C_R)       -0.524    14.471    BIN_TO_BCD_inst/scratch_reg[23]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -13.870    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 2.708ns (31.084%)  route 6.004ns (68.916%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.638     5.158    PWM_subsystem_inst/PWM_averager_subsystem/clk_IBUF_BUFG
    DSP48_X1Y32          DSP48E1                                      r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     5.592 r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/P[8]
                         net (fo=4, routed)           0.844     6.436    PWM_auto_cal/P[0]
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  PWM_auto_cal/cal_data1_carry_i_12/O
                         net (fo=1, routed)           0.000     6.560    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[0]
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.984 f  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/O[1]
                         net (fo=3, routed)           0.619     7.603    PWM_subsystem_inst/PWM_averager_subsystem/O[1]
    SLICE_X51Y81         LUT2 (Prop_lut2_I0_O)        0.328     7.931 r  PWM_subsystem_inst/PWM_averager_subsystem/i__carry_i_1/O
                         net (fo=1, routed)           0.642     8.573    PWM_auto_cal/cal_data1_inferred__0/i__carry__0_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     9.361 r  PWM_auto_cal/cal_data1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.361    PWM_auto_cal/cal_data1_inferred__0/i__carry_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.475 f  PWM_auto_cal/cal_data1_inferred__0/i__carry__0/CO[3]
                         net (fo=10, routed)          1.198    10.673    PWM_auto_cal/offset_reg_reg[15]_0[0]
    SLICE_X52Y82         LUT5 (Prop_lut5_I1_O)        0.124    10.797 r  PWM_auto_cal/scratch[11]_i_4/O
                         net (fo=5, routed)           0.690    11.487    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[11]
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    11.611 r  Menu_Subsystem_inst/Menu_Module/scratch[10]_i_2/O
                         net (fo=3, routed)           0.576    12.187    Menu_Subsystem_inst/Menu_Module/scaled_adc_data_reg_1
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.124    12.311 f  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_5/O
                         net (fo=18, routed)          0.770    13.081    Menu_Subsystem_inst/Menu_Module/sum_reg[21]
    SLICE_X46Y85         LUT5 (Prop_lut5_I4_O)        0.124    13.205 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.665    13.870    BIN_TO_BCD_inst/SR[0]
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.431    14.772    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[24]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X46Y83         FDRE (Setup_fdre_C_R)       -0.524    14.471    BIN_TO_BCD_inst/scratch_reg[24]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -13.870    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 2.708ns (31.084%)  route 6.004ns (68.916%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.638     5.158    PWM_subsystem_inst/PWM_averager_subsystem/clk_IBUF_BUFG
    DSP48_X1Y32          DSP48E1                                      r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     5.592 r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/P[8]
                         net (fo=4, routed)           0.844     6.436    PWM_auto_cal/P[0]
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  PWM_auto_cal/cal_data1_carry_i_12/O
                         net (fo=1, routed)           0.000     6.560    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[0]
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.984 f  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/O[1]
                         net (fo=3, routed)           0.619     7.603    PWM_subsystem_inst/PWM_averager_subsystem/O[1]
    SLICE_X51Y81         LUT2 (Prop_lut2_I0_O)        0.328     7.931 r  PWM_subsystem_inst/PWM_averager_subsystem/i__carry_i_1/O
                         net (fo=1, routed)           0.642     8.573    PWM_auto_cal/cal_data1_inferred__0/i__carry__0_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     9.361 r  PWM_auto_cal/cal_data1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.361    PWM_auto_cal/cal_data1_inferred__0/i__carry_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.475 f  PWM_auto_cal/cal_data1_inferred__0/i__carry__0/CO[3]
                         net (fo=10, routed)          1.198    10.673    PWM_auto_cal/offset_reg_reg[15]_0[0]
    SLICE_X52Y82         LUT5 (Prop_lut5_I1_O)        0.124    10.797 r  PWM_auto_cal/scratch[11]_i_4/O
                         net (fo=5, routed)           0.690    11.487    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[11]
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    11.611 r  Menu_Subsystem_inst/Menu_Module/scratch[10]_i_2/O
                         net (fo=3, routed)           0.576    12.187    Menu_Subsystem_inst/Menu_Module/scaled_adc_data_reg_1
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.124    12.311 f  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_5/O
                         net (fo=18, routed)          0.770    13.081    Menu_Subsystem_inst/Menu_Module/sum_reg[21]
    SLICE_X46Y85         LUT5 (Prop_lut5_I4_O)        0.124    13.205 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.665    13.870    BIN_TO_BCD_inst/SR[0]
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.431    14.772    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[7]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X46Y83         FDRE (Setup_fdre_C_R)       -0.524    14.471    BIN_TO_BCD_inst/scratch_reg[7]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -13.870    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 2.708ns (31.084%)  route 6.004ns (68.916%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.638     5.158    PWM_subsystem_inst/PWM_averager_subsystem/clk_IBUF_BUFG
    DSP48_X1Y32          DSP48E1                                      r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     5.592 r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/P[8]
                         net (fo=4, routed)           0.844     6.436    PWM_auto_cal/P[0]
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  PWM_auto_cal/cal_data1_carry_i_12/O
                         net (fo=1, routed)           0.000     6.560    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[0]
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.984 f  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/O[1]
                         net (fo=3, routed)           0.619     7.603    PWM_subsystem_inst/PWM_averager_subsystem/O[1]
    SLICE_X51Y81         LUT2 (Prop_lut2_I0_O)        0.328     7.931 r  PWM_subsystem_inst/PWM_averager_subsystem/i__carry_i_1/O
                         net (fo=1, routed)           0.642     8.573    PWM_auto_cal/cal_data1_inferred__0/i__carry__0_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     9.361 r  PWM_auto_cal/cal_data1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.361    PWM_auto_cal/cal_data1_inferred__0/i__carry_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.475 f  PWM_auto_cal/cal_data1_inferred__0/i__carry__0/CO[3]
                         net (fo=10, routed)          1.198    10.673    PWM_auto_cal/offset_reg_reg[15]_0[0]
    SLICE_X52Y82         LUT5 (Prop_lut5_I1_O)        0.124    10.797 r  PWM_auto_cal/scratch[11]_i_4/O
                         net (fo=5, routed)           0.690    11.487    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[11]
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    11.611 r  Menu_Subsystem_inst/Menu_Module/scratch[10]_i_2/O
                         net (fo=3, routed)           0.576    12.187    Menu_Subsystem_inst/Menu_Module/scaled_adc_data_reg_1
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.124    12.311 f  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_5/O
                         net (fo=18, routed)          0.770    13.081    Menu_Subsystem_inst/Menu_Module/sum_reg[21]
    SLICE_X46Y85         LUT5 (Prop_lut5_I4_O)        0.124    13.205 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.665    13.870    BIN_TO_BCD_inst/SR[0]
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.431    14.772    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[8]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X46Y83         FDRE (Setup_fdre_C_R)       -0.524    14.471    BIN_TO_BCD_inst/scratch_reg[8]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -13.870    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 2.708ns (31.084%)  route 6.004ns (68.916%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.638     5.158    PWM_subsystem_inst/PWM_averager_subsystem/clk_IBUF_BUFG
    DSP48_X1Y32          DSP48E1                                      r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     5.592 r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/P[8]
                         net (fo=4, routed)           0.844     6.436    PWM_auto_cal/P[0]
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  PWM_auto_cal/cal_data1_carry_i_12/O
                         net (fo=1, routed)           0.000     6.560    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[0]
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.984 f  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/O[1]
                         net (fo=3, routed)           0.619     7.603    PWM_subsystem_inst/PWM_averager_subsystem/O[1]
    SLICE_X51Y81         LUT2 (Prop_lut2_I0_O)        0.328     7.931 r  PWM_subsystem_inst/PWM_averager_subsystem/i__carry_i_1/O
                         net (fo=1, routed)           0.642     8.573    PWM_auto_cal/cal_data1_inferred__0/i__carry__0_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     9.361 r  PWM_auto_cal/cal_data1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.361    PWM_auto_cal/cal_data1_inferred__0/i__carry_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.475 f  PWM_auto_cal/cal_data1_inferred__0/i__carry__0/CO[3]
                         net (fo=10, routed)          1.198    10.673    PWM_auto_cal/offset_reg_reg[15]_0[0]
    SLICE_X52Y82         LUT5 (Prop_lut5_I1_O)        0.124    10.797 r  PWM_auto_cal/scratch[11]_i_4/O
                         net (fo=5, routed)           0.690    11.487    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[11]
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    11.611 r  Menu_Subsystem_inst/Menu_Module/scratch[10]_i_2/O
                         net (fo=3, routed)           0.576    12.187    Menu_Subsystem_inst/Menu_Module/scaled_adc_data_reg_1
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.124    12.311 f  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_5/O
                         net (fo=18, routed)          0.770    13.081    Menu_Subsystem_inst/Menu_Module/sum_reg[21]
    SLICE_X46Y85         LUT5 (Prop_lut5_I4_O)        0.124    13.205 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.665    13.870    BIN_TO_BCD_inst/SR[0]
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.431    14.772    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[9]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X46Y83         FDRE (Setup_fdre_C_R)       -0.524    14.471    BIN_TO_BCD_inst/scratch_reg[9]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -13.870    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 2.708ns (30.907%)  route 6.054ns (69.093%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.638     5.158    PWM_subsystem_inst/PWM_averager_subsystem/clk_IBUF_BUFG
    DSP48_X1Y32          DSP48E1                                      r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     5.592 r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/P[8]
                         net (fo=4, routed)           0.844     6.436    PWM_auto_cal/P[0]
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  PWM_auto_cal/cal_data1_carry_i_12/O
                         net (fo=1, routed)           0.000     6.560    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[0]
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.984 f  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/O[1]
                         net (fo=3, routed)           0.619     7.603    PWM_subsystem_inst/PWM_averager_subsystem/O[1]
    SLICE_X51Y81         LUT2 (Prop_lut2_I0_O)        0.328     7.931 r  PWM_subsystem_inst/PWM_averager_subsystem/i__carry_i_1/O
                         net (fo=1, routed)           0.642     8.573    PWM_auto_cal/cal_data1_inferred__0/i__carry__0_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     9.361 r  PWM_auto_cal/cal_data1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.361    PWM_auto_cal/cal_data1_inferred__0/i__carry_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.475 f  PWM_auto_cal/cal_data1_inferred__0/i__carry__0/CO[3]
                         net (fo=10, routed)          1.198    10.673    PWM_auto_cal/offset_reg_reg[15]_0[0]
    SLICE_X52Y82         LUT5 (Prop_lut5_I1_O)        0.124    10.797 r  PWM_auto_cal/scratch[11]_i_4/O
                         net (fo=5, routed)           0.690    11.487    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[11]
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    11.611 r  Menu_Subsystem_inst/Menu_Module/scratch[10]_i_2/O
                         net (fo=3, routed)           0.576    12.187    Menu_Subsystem_inst/Menu_Module/scaled_adc_data_reg_1
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.124    12.311 f  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_5/O
                         net (fo=18, routed)          0.770    13.081    Menu_Subsystem_inst/Menu_Module/sum_reg[21]
    SLICE_X46Y85         LUT5 (Prop_lut5_I4_O)        0.124    13.205 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.715    13.920    BIN_TO_BCD_inst/SR[0]
    SLICE_X44Y84         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.432    14.773    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X44Y84         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[15]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X44Y84         FDRE (Setup_fdre_C_R)       -0.429    14.567    BIN_TO_BCD_inst/scratch_reg[15]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                         -13.920    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 2.708ns (30.907%)  route 6.054ns (69.093%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.638     5.158    PWM_subsystem_inst/PWM_averager_subsystem/clk_IBUF_BUFG
    DSP48_X1Y32          DSP48E1                                      r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     5.592 r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/P[8]
                         net (fo=4, routed)           0.844     6.436    PWM_auto_cal/P[0]
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  PWM_auto_cal/cal_data1_carry_i_12/O
                         net (fo=1, routed)           0.000     6.560    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[0]
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.984 f  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/O[1]
                         net (fo=3, routed)           0.619     7.603    PWM_subsystem_inst/PWM_averager_subsystem/O[1]
    SLICE_X51Y81         LUT2 (Prop_lut2_I0_O)        0.328     7.931 r  PWM_subsystem_inst/PWM_averager_subsystem/i__carry_i_1/O
                         net (fo=1, routed)           0.642     8.573    PWM_auto_cal/cal_data1_inferred__0/i__carry__0_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     9.361 r  PWM_auto_cal/cal_data1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.361    PWM_auto_cal/cal_data1_inferred__0/i__carry_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.475 f  PWM_auto_cal/cal_data1_inferred__0/i__carry__0/CO[3]
                         net (fo=10, routed)          1.198    10.673    PWM_auto_cal/offset_reg_reg[15]_0[0]
    SLICE_X52Y82         LUT5 (Prop_lut5_I1_O)        0.124    10.797 r  PWM_auto_cal/scratch[11]_i_4/O
                         net (fo=5, routed)           0.690    11.487    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[11]
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    11.611 r  Menu_Subsystem_inst/Menu_Module/scratch[10]_i_2/O
                         net (fo=3, routed)           0.576    12.187    Menu_Subsystem_inst/Menu_Module/scaled_adc_data_reg_1
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.124    12.311 f  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_5/O
                         net (fo=18, routed)          0.770    13.081    Menu_Subsystem_inst/Menu_Module/sum_reg[21]
    SLICE_X46Y85         LUT5 (Prop_lut5_I4_O)        0.124    13.205 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.715    13.920    BIN_TO_BCD_inst/SR[0]
    SLICE_X44Y84         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.432    14.773    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X44Y84         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[16]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X44Y84         FDRE (Setup_fdre_C_R)       -0.429    14.567    BIN_TO_BCD_inst/scratch_reg[16]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                         -13.920    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.756ns  (logic 2.708ns (30.926%)  route 6.048ns (69.074%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.638     5.158    PWM_subsystem_inst/PWM_averager_subsystem/clk_IBUF_BUFG
    DSP48_X1Y32          DSP48E1                                      r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     5.592 r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/P[8]
                         net (fo=4, routed)           0.844     6.436    PWM_auto_cal/P[0]
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.124     6.560 r  PWM_auto_cal/cal_data1_carry_i_12/O
                         net (fo=1, routed)           0.000     6.560    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[0]
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.984 f  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/O[1]
                         net (fo=3, routed)           0.619     7.603    PWM_subsystem_inst/PWM_averager_subsystem/O[1]
    SLICE_X51Y81         LUT2 (Prop_lut2_I0_O)        0.328     7.931 r  PWM_subsystem_inst/PWM_averager_subsystem/i__carry_i_1/O
                         net (fo=1, routed)           0.642     8.573    PWM_auto_cal/cal_data1_inferred__0/i__carry__0_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     9.361 r  PWM_auto_cal/cal_data1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.361    PWM_auto_cal/cal_data1_inferred__0/i__carry_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.475 f  PWM_auto_cal/cal_data1_inferred__0/i__carry__0/CO[3]
                         net (fo=10, routed)          1.198    10.673    PWM_auto_cal/offset_reg_reg[15]_0[0]
    SLICE_X52Y82         LUT5 (Prop_lut5_I1_O)        0.124    10.797 r  PWM_auto_cal/scratch[11]_i_4/O
                         net (fo=5, routed)           0.690    11.487    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[11]
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    11.611 r  Menu_Subsystem_inst/Menu_Module/scratch[10]_i_2/O
                         net (fo=3, routed)           0.576    12.187    Menu_Subsystem_inst/Menu_Module/scaled_adc_data_reg_1
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.124    12.311 f  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_5/O
                         net (fo=18, routed)          0.770    13.081    Menu_Subsystem_inst/Menu_Module/sum_reg[21]
    SLICE_X46Y85         LUT5 (Prop_lut5_I4_O)        0.124    13.205 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.710    13.915    BIN_TO_BCD_inst/SR[0]
    SLICE_X45Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.431    14.772    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X45Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[14]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X45Y83         FDRE (Setup_fdre_C_R)       -0.429    14.566    BIN_TO_BCD_inst/scratch_reg[14]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                         -13.915    
  -------------------------------------------------------------------
                         slack                                  0.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][13]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.212ns (49.152%)  route 0.219ns (50.848%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.547     1.430    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][13]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164     1.594 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][13]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/Q
                         net (fo=1, routed)           0.219     1.814    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][13]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507_n_0
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.048     1.862 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_gate__1/O
                         net (fo=1, routed)           0.000     1.862    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_gate__1_n_0
    SLICE_X36Y77         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.816     1.944    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][13]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.107     1.802    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][13]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 R2R_subsystem_inst/R2R_SAR/bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_subsystem_inst/R2R_SAR/trial_code_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.227ns (50.371%)  route 0.224ns (49.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.552     1.435    R2R_subsystem_inst/R2R_SAR/clk_IBUF_BUFG
    SLICE_X35Y80         FDCE                                         r  R2R_subsystem_inst/R2R_SAR/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDCE (Prop_fdce_C_Q)         0.128     1.563 r  R2R_subsystem_inst/R2R_SAR/bit_index_reg[1]/Q
                         net (fo=7, routed)           0.224     1.787    R2R_subsystem_inst/R2R_SAR/bit_index_reg_n_0_[1]
    SLICE_X36Y81         LUT6 (Prop_lut6_I4_O)        0.099     1.886 r  R2R_subsystem_inst/R2R_SAR/trial_code[4]_i_1/O
                         net (fo=1, routed)           0.000     1.886    R2R_subsystem_inst/R2R_SAR/trial_code[4]_i_1_n_0
    SLICE_X36Y81         FDCE                                         r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.820     1.948    R2R_subsystem_inst/R2R_SAR/clk_IBUF_BUFG
    SLICE_X36Y81         FDCE                                         r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[4]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X36Y81         FDCE (Hold_fdce_C_D)         0.092     1.791    R2R_subsystem_inst/R2R_SAR/trial_code_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.585     1.468    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_1/Q
                         net (fo=1, routed)           0.056     1.665    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_1_n_0
    SLICE_X6Y67          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.854     1.981    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_2/C
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.075     1.556    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_2
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_505/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_506/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.837%)  route 0.302ns (68.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.554     1.437    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X32Y81         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_505/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_505/Q
                         net (fo=1, routed)           0.302     1.880    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_505_n_0
    SLICE_X36Y77         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_506/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.816     1.944    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_506/C
                         clock pessimism             -0.249     1.695    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.066     1.761    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_506
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 R2R_subsystem_inst/R2R_SAR/bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_subsystem_inst/R2R_SAR/bit_index_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.333%)  route 0.299ns (61.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.552     1.435    R2R_subsystem_inst/R2R_SAR/clk_IBUF_BUFG
    SLICE_X35Y80         FDCE                                         r  R2R_subsystem_inst/R2R_SAR/bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  R2R_subsystem_inst/R2R_SAR/bit_index_reg[0]/Q
                         net (fo=11, routed)          0.299     1.875    R2R_subsystem_inst/R2R_SAR/bit_index_reg_n_0_[0]
    SLICE_X36Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.920 r  R2R_subsystem_inst/R2R_SAR/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.920    R2R_subsystem_inst/R2R_SAR/bit_index[2]_i_1_n_0
    SLICE_X36Y80         FDCE                                         r  R2R_subsystem_inst/R2R_SAR/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.819     1.947    R2R_subsystem_inst/R2R_SAR/clk_IBUF_BUFG
    SLICE_X36Y80         FDCE                                         r  R2R_subsystem_inst/R2R_SAR/bit_index_reg[2]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X36Y80         FDCE (Hold_fdce_C_D)         0.092     1.790    R2R_subsystem_inst/R2R_SAR/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 R2R_subsystem_inst/R2R_SAR/bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_subsystem_inst/R2R_SAR/trial_code_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.333%)  route 0.299ns (61.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.552     1.435    R2R_subsystem_inst/R2R_SAR/clk_IBUF_BUFG
    SLICE_X35Y80         FDCE                                         r  R2R_subsystem_inst/R2R_SAR/bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  R2R_subsystem_inst/R2R_SAR/bit_index_reg[0]/Q
                         net (fo=11, routed)          0.299     1.875    R2R_subsystem_inst/R2R_SAR/bit_index_reg_n_0_[0]
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.920 r  R2R_subsystem_inst/R2R_SAR/trial_code[2]_i_1/O
                         net (fo=1, routed)           0.000     1.920    R2R_subsystem_inst/R2R_SAR/trial_code[2]_i_1_n_0
    SLICE_X37Y80         FDCE                                         r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.819     1.947    R2R_subsystem_inst/R2R_SAR/clk_IBUF_BUFG
    SLICE_X37Y80         FDCE                                         r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[2]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X37Y80         FDCE (Hold_fdce_C_D)         0.092     1.790    R2R_subsystem_inst/R2R_SAR/trial_code_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 XADC_subsystem_inst/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[32][8]_srl32___XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_284/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.256ns (44.164%)  route 0.324ns (55.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.548     1.431    XADC_subsystem_inst/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_subsystem_inst/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      0.256     1.687 r  XADC_subsystem_inst/XADC_INST/inst/DO[8]
                         net (fo=5, routed)           0.324     2.011    XADC_subsystem_inst/AVERAGER/do_out[8]
    SLICE_X42Y75         SRLC32E                                      r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[32][8]_srl32___XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_284/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.815     1.942    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X42Y75         SRLC32E                                      r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[32][8]_srl32___XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_284/CLK
                         clock pessimism             -0.249     1.693    
    SLICE_X42Y75         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.876    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[32][8]_srl32___XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_284
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 XADC_subsystem_inst/XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[32][14]_srl32___XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_284/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.256ns (43.587%)  route 0.331ns (56.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.548     1.431    XADC_subsystem_inst/XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_subsystem_inst/XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      0.256     1.687 r  XADC_subsystem_inst/XADC_INST/inst/DO[14]
                         net (fo=4, routed)           0.331     2.019    XADC_subsystem_inst/AVERAGER/do_out[14]
    SLICE_X38Y76         SRLC32E                                      r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[32][14]_srl32___XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_284/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.814     1.942    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X38Y76         SRLC32E                                      r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[32][14]_srl32___XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_284/CLK
                         clock pessimism             -0.249     1.693    
    SLICE_X38Y76         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.876    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[32][14]_srl32___XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_284
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][10]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.209ns (41.761%)  route 0.291ns (58.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.549     1.432    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][10]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][10]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/Q
                         net (fo=1, routed)           0.291     1.888    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][10]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507_n_0
    SLICE_X36Y76         LUT2 (Prop_lut2_I0_O)        0.045     1.933 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_gate__4/O
                         net (fo=1, routed)           0.000     1.933    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_gate__4_n_0
    SLICE_X36Y76         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.814     1.942    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X36Y76         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][10]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.091     1.784    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][10]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][7]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.212ns (40.979%)  route 0.305ns (59.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.551     1.434    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][7]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][7]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/Q
                         net (fo=1, routed)           0.305     1.904    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][7]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507_n_0
    SLICE_X43Y75         LUT2 (Prop_lut2_I0_O)        0.048     1.952 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_gate__7/O
                         net (fo=1, routed)           0.000     1.952    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_gate__7_n_0
    SLICE_X43Y75         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.815     1.942    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][7]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.107     1.800    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][7]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      XADC_subsystem_inst/XADC_INST/inst/DCLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y32    PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y30    R2R_subsystem_inst/R2R_averager_subsystem/scaled_data_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y31    XADC_subsystem_inst/scaled_adc_data_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y84   BIN_TO_BCD_inst/bcd_out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y84   BIN_TO_BCD_inst/bcd_out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y84   BIN_TO_BCD_inst/bcd_out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y84   BIN_TO_BCD_inst/bcd_out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y84   BIN_TO_BCD_inst/bcd_out_reg[13]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y77   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][0]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y77   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][0]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y76   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][1]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y76   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][1]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y78   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][2]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y78   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][2]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y81   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][3]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y81   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][3]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y81   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][4]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y81   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][4]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y77   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][0]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y77   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][0]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y76   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][1]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y76   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][1]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y78   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][2]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y78   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][2]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y81   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][3]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y81   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][3]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y81   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][4]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y81   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][4]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.783ns  (logic 5.097ns (36.978%)  route 8.686ns (63.022%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          4.363     5.816    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X37Y81         LUT3 (Prop_lut3_I1_O)        0.124     5.940 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.324    10.263    R2R_output_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    13.783 r  R2R_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.783    R2R_output[0]
    A14                                                               r  R2R_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.492ns  (logic 5.317ns (39.405%)  route 8.175ns (60.595%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          4.363     5.816    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X37Y81         LUT3 (Prop_lut3_I1_O)        0.150     5.966 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.813     9.778    R2R_output_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.714    13.492 r  R2R_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.492    R2R_output[1]
    A16                                                               r  R2R_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.473ns  (logic 5.313ns (39.433%)  route 8.160ns (60.567%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          4.376     5.829    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X36Y81         LUT3 (Prop_lut3_I1_O)        0.150     5.979 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.785     9.763    R2R_output_OBUF[5]
    A17                  OBUF (Prop_obuf_I_O)         3.710    13.473 r  R2R_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.473    R2R_output[5]
    A17                                                               r  R2R_output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.401ns  (logic 5.080ns (37.907%)  route 8.321ns (62.093%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          4.376     5.829    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X36Y81         LUT3 (Prop_lut3_I1_O)        0.124     5.953 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.945     9.898    R2R_output_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         3.503    13.401 r  R2R_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.401    R2R_output[4]
    A15                                                               r  R2R_output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.247ns  (logic 5.297ns (39.987%)  route 7.950ns (60.013%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          4.194     5.647    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X37Y80         LUT3 (Prop_lut3_I1_O)        0.150     5.797 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.756     9.553    R2R_output_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         3.694    13.247 r  R2R_output_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.247    R2R_output[7]
    C16                                                               r  R2R_output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.220ns  (logic 5.082ns (38.441%)  route 8.138ns (61.559%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          4.194     5.647    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X37Y80         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.944     9.715    R2R_output_OBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         3.505    13.220 r  R2R_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.220    R2R_output[6]
    C15                                                               r  R2R_output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.172ns  (logic 5.283ns (40.107%)  route 7.889ns (59.893%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          4.135     5.588    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X37Y81         LUT3 (Prop_lut3_I1_O)        0.119     5.707 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.754     9.461    R2R_output_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.711    13.172 r  R2R_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.172    R2R_output[3]
    B16                                                               r  R2R_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.004ns  (logic 5.102ns (39.232%)  route 7.902ns (60.768%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          4.135     5.588    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X37Y81         LUT3 (Prop_lut3_I1_O)        0.124     5.712 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.767     9.479    R2R_output_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.525    13.004 r  R2R_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.004    R2R_output[2]
    B15                                                               r  R2R_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            PWM_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.441ns  (logic 5.089ns (40.904%)  route 7.352ns (59.096%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=25, routed)          4.651     6.112    PWM_subsystem_inst/PWM_Ramp/pwm_inst/switches_inputs_IBUF[0]
    SLICE_X40Y82         LUT6 (Prop_lut6_I5_O)        0.124     6.236 r  PWM_subsystem_inst/PWM_Ramp/pwm_inst/PWM_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.701     8.937    PWM_out_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.503    12.441 r  PWM_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.441    PWM_out
    J3                                                                r  PWM_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            PWM_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.470ns  (logic 1.479ns (33.087%)  route 2.991ns (66.913%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=25, routed)          2.144     2.373    PWM_subsystem_inst/PWM_Ramp/pwm_inst/switches_inputs_IBUF[0]
    SLICE_X40Y82         LUT6 (Prop_lut6_I5_O)        0.045     2.418 r  PWM_subsystem_inst/PWM_Ramp/pwm_inst/PWM_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.847     3.265    PWM_out_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.205     4.470 r  PWM_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.470    PWM_out
    J3                                                                r  PWM_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.644ns  (logic 1.518ns (32.695%)  route 3.126ns (67.305%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          1.847     2.068    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X37Y80         LUT3 (Prop_lut3_I1_O)        0.042     2.110 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.279     3.389    R2R_output_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         1.255     4.644 r  R2R_output_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.644    R2R_output[7]
    C16                                                               r  R2R_output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.648ns  (logic 1.492ns (32.094%)  route 3.156ns (67.906%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          1.857     2.078    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X37Y81         LUT3 (Prop_lut3_I1_O)        0.045     2.123 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.299     3.422    R2R_output_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.226     4.648 r  R2R_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.648    R2R_output[2]
    B15                                                               r  R2R_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.677ns  (logic 1.541ns (32.952%)  route 3.136ns (67.049%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          1.857     2.078    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X37Y81         LUT3 (Prop_lut3_I1_O)        0.049     2.127 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.279     3.406    R2R_output_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.271     4.677 r  R2R_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.677    R2R_output[3]
    B16                                                               r  R2R_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.689ns  (logic 1.472ns (31.393%)  route 3.217ns (68.607%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          1.847     2.068    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X37Y80         LUT3 (Prop_lut3_I1_O)        0.045     2.113 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.370     3.483    R2R_output_OBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         1.206     4.689 r  R2R_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.689    R2R_output[6]
    C15                                                               r  R2R_output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.765ns  (logic 1.470ns (30.853%)  route 3.295ns (69.147%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          1.943     2.164    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X36Y81         LUT3 (Prop_lut3_I1_O)        0.045     2.209 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.352     3.561    R2R_output_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         1.204     4.765 r  R2R_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.765    R2R_output[4]
    A15                                                               r  R2R_output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.784ns  (logic 1.534ns (32.064%)  route 3.250ns (67.936%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          1.943     2.164    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X36Y81         LUT3 (Prop_lut3_I1_O)        0.042     2.206 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.308     3.513    R2R_output_OBUF[5]
    A17                  OBUF (Prop_obuf_I_O)         1.271     4.784 r  R2R_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.784    R2R_output[5]
    A17                                                               r  R2R_output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.788ns  (logic 1.538ns (32.115%)  route 3.250ns (67.885%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          1.930     2.151    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X37Y81         LUT3 (Prop_lut3_I1_O)        0.042     2.193 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.321     3.513    R2R_output_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.275     4.788 r  R2R_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.788    R2R_output[1]
    A16                                                               r  R2R_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.922ns  (logic 1.487ns (30.207%)  route 3.435ns (69.793%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          1.930     2.151    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X37Y81         LUT3 (Prop_lut3_I1_O)        0.045     2.196 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.506     3.701    R2R_output_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.221     4.922 r  R2R_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.922    R2R_output[0]
    A14                                                               r  R2R_output[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.840ns  (logic 4.700ns (36.604%)  route 8.140ns (63.396%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.551     5.072    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=9, routed)           1.248     6.776    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[0]
    SLICE_X49Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.900 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.920     7.820    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X48Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.944 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.667     8.610    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.734 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.287    10.021    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X64Y84         LUT4 (Prop_lut4_I0_O)        0.148    10.169 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.018    14.188    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.724    17.912 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    17.912    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.832ns  (logic 4.738ns (36.919%)  route 8.095ns (63.081%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.551     5.072    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=9, routed)           1.248     6.776    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[0]
    SLICE_X49Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.900 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.920     7.820    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X48Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.944 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.667     8.610    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.734 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.285    10.019    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X64Y84         LUT4 (Prop_lut4_I3_O)        0.150    10.169 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.975    14.145    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.760    17.904 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    17.904    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.684ns  (logic 4.456ns (35.134%)  route 8.228ns (64.866%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.551     5.072    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=9, routed)           1.248     6.776    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[0]
    SLICE_X49Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.900 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.920     7.820    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X48Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.944 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.667     8.610    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.734 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.267    10.002    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X64Y84         LUT4 (Prop_lut4_I1_O)        0.124    10.126 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.126    14.252    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    17.756 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    17.756    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.517ns  (logic 4.481ns (35.799%)  route 8.036ns (64.201%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.551     5.072    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=9, routed)           1.248     6.776    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[0]
    SLICE_X49Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.900 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.920     7.820    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X48Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.944 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.667     8.610    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.734 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.287    10.021    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X64Y84         LUT4 (Prop_lut4_I3_O)        0.124    10.145 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.915    14.060    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    17.589 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    17.589    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.509ns  (logic 4.463ns (35.677%)  route 8.046ns (64.323%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.551     5.072    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=9, routed)           1.248     6.776    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[0]
    SLICE_X49Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.900 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.920     7.820    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X48Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.944 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.667     8.610    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.734 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.419    10.154    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X64Y84         LUT4 (Prop_lut4_I3_O)        0.124    10.278 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.792    14.070    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511    17.581 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    17.581    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.385ns  (logic 4.487ns (36.232%)  route 7.897ns (63.768%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.551     5.072    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=9, routed)           1.248     6.776    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[0]
    SLICE_X49Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.900 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.920     7.820    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X48Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.944 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.667     8.610    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.734 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.285    10.019    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X64Y84         LUT4 (Prop_lut4_I0_O)        0.124    10.143 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.778    13.921    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.456 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    17.456    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.251ns  (logic 4.719ns (38.523%)  route 7.532ns (61.477%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.551     5.072    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=9, routed)           1.248     6.776    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[0]
    SLICE_X49Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.900 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.920     7.820    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X48Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.944 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.667     8.610    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.734 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.267    10.002    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X64Y84         LUT4 (Prop_lut4_I0_O)        0.153    10.155 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.430    13.584    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.738    17.323 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    17.323    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.393ns  (logic 4.438ns (38.949%)  route 6.956ns (61.051%))
  Logic Levels:           3  (LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.551     5.072    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=9, routed)           1.248     6.776    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[0]
    SLICE_X49Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.900 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.212     8.112    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X53Y78         LUT3 (Prop_lut3_I1_O)        0.152     8.264 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.495    12.760    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.706    16.465 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    16.465    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_subsystem_inst/PWM_Ramp/pwm_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.706ns  (logic 4.740ns (48.840%)  route 4.966ns (51.160%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.544     5.065    PWM_subsystem_inst/PWM_Ramp/pwm_inst/clk_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  PWM_subsystem_inst/PWM_Ramp/pwm_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  PWM_subsystem_inst/PWM_Ramp/pwm_inst/counter_reg[3]/Q
                         net (fo=6, routed)           1.015     6.536    PWM_subsystem_inst/PWM_Ramp/pwm_inst/counter_reg[3]
    SLICE_X38Y82         LUT4 (Prop_lut4_I2_O)        0.124     6.660 r  PWM_subsystem_inst/PWM_Ramp/pwm_inst/pwm_out0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.660    PWM_subsystem_inst/PWM_Ramp/pwm_inst/pwm_out0_carry_i_7_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.193 r  PWM_subsystem_inst/PWM_Ramp/pwm_inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           1.249     8.442    PWM_subsystem_inst/PWM_Ramp/pwm_inst/data0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  PWM_subsystem_inst/PWM_Ramp/pwm_inst/PWM_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.701    11.267    PWM_out_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.503    14.771 r  PWM_out_OBUF_inst/O
                         net (fo=0)                   0.000    14.771    PWM_out
    J3                                                                r  PWM_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_SAR/trial_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.236ns  (logic 4.100ns (44.391%)  route 5.136ns (55.609%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.540     5.061    R2R_subsystem_inst/R2R_SAR/clk_IBUF_BUFG
    SLICE_X36Y79         FDCE                                         r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDCE (Prop_fdce_C_Q)         0.456     5.517 r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[0]/Q
                         net (fo=3, routed)           0.812     6.329    R2R_subsystem_inst/R2R_SAR/trial_code_reg_n_0_[0]
    SLICE_X37Y81         LUT3 (Prop_lut3_I0_O)        0.124     6.453 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.324    10.777    R2R_output_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    14.297 r  R2R_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.297    R2R_output[0]
    A14                                                               r  R2R_output[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_subsystem_inst/PWM_SAR_CORE/pwm_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.414ns (58.504%)  route 1.003ns (41.496%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.556     1.439    PWM_subsystem_inst/PWM_SAR_CORE/clk_IBUF_BUFG
    SLICE_X38Y83         FDCE                                         r  PWM_subsystem_inst/PWM_SAR_CORE/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  PWM_subsystem_inst/PWM_SAR_CORE/pwm_out_reg/Q
                         net (fo=1, routed)           0.155     1.758    PWM_subsystem_inst/PWM_Ramp/pwm_inst/pwm_sar
    SLICE_X40Y82         LUT6 (Prop_lut6_I4_O)        0.045     1.803 r  PWM_subsystem_inst/PWM_Ramp/pwm_inst/PWM_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.847     2.651    PWM_out_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.205     3.855 r  PWM_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.855    PWM_out
    J3                                                                r  PWM_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.912ns  (logic 1.392ns (47.809%)  route 1.520ns (52.191%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.553     1.436    R2R_subsystem_inst/R2R_ramp/clk_IBUF_BUFG
    SLICE_X39Y80         FDRE                                         r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[6]/Q
                         net (fo=4, routed)           0.149     1.727    R2R_subsystem_inst/R2R_SAR/R2R_output[7][6]
    SLICE_X37Y80         LUT3 (Prop_lut3_I2_O)        0.045     1.772 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.370     3.142    R2R_output_OBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         1.206     4.348 r  R2R_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.348    R2R_output[6]
    C15                                                               r  R2R_output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.916ns  (logic 1.410ns (48.349%)  route 1.506ns (51.651%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.560     1.443    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X49Y85         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDSE (Prop_fdse_C_Q)         0.141     1.584 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=8, routed)           0.214     1.798    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[3]
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.843 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/AN3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.293     3.135    AN3_OBUF
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.359 r  AN3_OBUF_inst/O
                         net (fo=0)                   0.000     4.359    AN3
    V4                                                                r  AN3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_SAR/trial_code_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.952ns  (logic 1.457ns (49.369%)  route 1.495ns (50.631%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.553     1.436    R2R_subsystem_inst/R2R_SAR/clk_IBUF_BUFG
    SLICE_X36Y80         FDCE                                         r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[3]/Q
                         net (fo=3, routed)           0.215     1.792    R2R_subsystem_inst/R2R_SAR/trial_code_reg_n_0_[3]
    SLICE_X37Y81         LUT3 (Prop_lut3_I0_O)        0.045     1.837 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.279     3.117    R2R_output_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.271     4.388 r  R2R_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.388    R2R_output[3]
    B16                                                               r  R2R_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.955ns  (logic 1.397ns (47.297%)  route 1.557ns (52.703%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.560     1.443    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=9, routed)           0.243     1.828    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[0]
    SLICE_X53Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.873 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/AN4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.314     3.186    AN4_OBUF
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.398 r  AN4_OBUF_inst/O
                         net (fo=0)                   0.000     4.398    AN4
    W4                                                                r  AN4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.975ns  (logic 1.462ns (49.140%)  route 1.513ns (50.860%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.554     1.437    R2R_subsystem_inst/R2R_ramp/clk_IBUF_BUFG
    SLICE_X39Y81         FDRE                                         r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[1]/Q
                         net (fo=8, routed)           0.192     1.771    R2R_subsystem_inst/R2R_SAR/R2R_output[7][1]
    SLICE_X37Y81         LUT3 (Prop_lut3_I2_O)        0.046     1.817 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.321     3.137    R2R_output_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.275     4.412 r  R2R_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.412    R2R_output[1]
    A16                                                               r  R2R_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.992ns  (logic 1.458ns (48.739%)  route 1.534ns (51.261%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.553     1.436    R2R_subsystem_inst/R2R_ramp/clk_IBUF_BUFG
    SLICE_X39Y80         FDRE                                         r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[5]/Q
                         net (fo=4, routed)           0.226     1.803    R2R_subsystem_inst/R2R_SAR/R2R_output[7][5]
    SLICE_X36Y81         LUT3 (Prop_lut3_I2_O)        0.046     1.849 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.308     3.157    R2R_output_OBUF[5]
    A17                  OBUF (Prop_obuf_I_O)         1.271     4.428 r  R2R_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.428    R2R_output[5]
    A17                                                               r  R2R_output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_SAR/trial_code_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.009ns  (logic 1.412ns (46.909%)  route 1.598ns (53.091%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.553     1.436    R2R_subsystem_inst/R2R_SAR/clk_IBUF_BUFG
    SLICE_X37Y80         FDCE                                         r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[2]/Q
                         net (fo=3, routed)           0.298     1.876    R2R_subsystem_inst/R2R_SAR/trial_code_reg_n_0_[2]
    SLICE_X37Y81         LUT3 (Prop_lut3_I0_O)        0.045     1.921 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.299     3.220    R2R_output_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.226     4.446 r  R2R_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.446    R2R_output[2]
    B15                                                               r  R2R_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_SAR/trial_code_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.023ns  (logic 1.440ns (47.657%)  route 1.582ns (52.343%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.553     1.436    R2R_subsystem_inst/R2R_SAR/clk_IBUF_BUFG
    SLICE_X37Y80         FDCE                                         r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[7]/Q
                         net (fo=3, routed)           0.303     1.880    R2R_subsystem_inst/R2R_SAR/trial_code_reg_n_0_[7]
    SLICE_X37Y80         LUT3 (Prop_lut3_I0_O)        0.044     1.924 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.279     3.203    R2R_output_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         1.255     4.459 r  R2R_output_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.459    R2R_output[7]
    C16                                                               r  R2R_output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_SAR/trial_code_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.041ns  (logic 1.390ns (45.709%)  route 1.651ns (54.291%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.554     1.437    R2R_subsystem_inst/R2R_SAR/clk_IBUF_BUFG
    SLICE_X36Y81         FDCE                                         r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[4]/Q
                         net (fo=3, routed)           0.299     1.877    R2R_subsystem_inst/R2R_SAR/trial_code_reg_n_0_[4]
    SLICE_X36Y81         LUT3 (Prop_lut3_I0_O)        0.045     1.922 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.352     3.274    R2R_output_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         1.204     4.479 r  R2R_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.479    R2R_output[4]
    A15                                                               r  R2R_output[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1108 Endpoints
Min Delay          1108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cal_switch
                            (input port)
  Destination:            BIN_TO_BCD_inst/scratch_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.616ns  (logic 2.310ns (18.309%)  route 10.306ns (81.691%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  cal_switch (IN)
                         net (fo=0)                   0.000     0.000    cal_switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  cal_switch_IBUF_inst/O
                         net (fo=26, routed)          6.089     7.553    Menu_Subsystem_inst/Menu_Module/cal_switch_IBUF
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.146     7.699 f  Menu_Subsystem_inst/Menu_Module/scratch[10]_i_9/O
                         net (fo=8, routed)           1.351     9.050    Menu_Subsystem_inst/Menu_Module/current_state_reg[1]_1
    SLICE_X51Y78         LUT5 (Prop_lut5_I1_O)        0.328     9.378 r  Menu_Subsystem_inst/Menu_Module/scratch[4]_i_5/O
                         net (fo=1, routed)           0.926    10.304    Menu_Subsystem_inst/Menu_Module/scratch[4]_i_5_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.428 r  Menu_Subsystem_inst/Menu_Module/scratch[4]_i_2/O
                         net (fo=3, routed)           0.607    11.035    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg_3
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.124    11.159 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.618    11.777    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X46Y85         LUT5 (Prop_lut5_I3_O)        0.124    11.901 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.715    12.616    BIN_TO_BCD_inst/SR[0]
    SLICE_X44Y84         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.432     4.773    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X44Y84         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[15]/C

Slack:                    inf
  Source:                 cal_switch
                            (input port)
  Destination:            BIN_TO_BCD_inst/scratch_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.616ns  (logic 2.310ns (18.309%)  route 10.306ns (81.691%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  cal_switch (IN)
                         net (fo=0)                   0.000     0.000    cal_switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  cal_switch_IBUF_inst/O
                         net (fo=26, routed)          6.089     7.553    Menu_Subsystem_inst/Menu_Module/cal_switch_IBUF
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.146     7.699 f  Menu_Subsystem_inst/Menu_Module/scratch[10]_i_9/O
                         net (fo=8, routed)           1.351     9.050    Menu_Subsystem_inst/Menu_Module/current_state_reg[1]_1
    SLICE_X51Y78         LUT5 (Prop_lut5_I1_O)        0.328     9.378 r  Menu_Subsystem_inst/Menu_Module/scratch[4]_i_5/O
                         net (fo=1, routed)           0.926    10.304    Menu_Subsystem_inst/Menu_Module/scratch[4]_i_5_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.428 r  Menu_Subsystem_inst/Menu_Module/scratch[4]_i_2/O
                         net (fo=3, routed)           0.607    11.035    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg_3
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.124    11.159 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.618    11.777    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X46Y85         LUT5 (Prop_lut5_I3_O)        0.124    11.901 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.715    12.616    BIN_TO_BCD_inst/SR[0]
    SLICE_X44Y84         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.432     4.773    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X44Y84         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[16]/C

Slack:                    inf
  Source:                 cal_switch
                            (input port)
  Destination:            BIN_TO_BCD_inst/scratch_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.610ns  (logic 2.310ns (18.317%)  route 10.300ns (81.683%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  cal_switch (IN)
                         net (fo=0)                   0.000     0.000    cal_switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  cal_switch_IBUF_inst/O
                         net (fo=26, routed)          6.089     7.553    Menu_Subsystem_inst/Menu_Module/cal_switch_IBUF
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.146     7.699 f  Menu_Subsystem_inst/Menu_Module/scratch[10]_i_9/O
                         net (fo=8, routed)           1.351     9.050    Menu_Subsystem_inst/Menu_Module/current_state_reg[1]_1
    SLICE_X51Y78         LUT5 (Prop_lut5_I1_O)        0.328     9.378 r  Menu_Subsystem_inst/Menu_Module/scratch[4]_i_5/O
                         net (fo=1, routed)           0.926    10.304    Menu_Subsystem_inst/Menu_Module/scratch[4]_i_5_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.428 r  Menu_Subsystem_inst/Menu_Module/scratch[4]_i_2/O
                         net (fo=3, routed)           0.607    11.035    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg_3
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.124    11.159 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.618    11.777    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X46Y85         LUT5 (Prop_lut5_I3_O)        0.124    11.901 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.710    12.610    BIN_TO_BCD_inst/SR[0]
    SLICE_X45Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.431     4.772    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X45Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[14]/C

Slack:                    inf
  Source:                 cal_switch
                            (input port)
  Destination:            BIN_TO_BCD_inst/scratch_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.603ns  (logic 2.310ns (18.327%)  route 10.293ns (81.673%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  cal_switch (IN)
                         net (fo=0)                   0.000     0.000    cal_switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  cal_switch_IBUF_inst/O
                         net (fo=26, routed)          6.089     7.553    Menu_Subsystem_inst/Menu_Module/cal_switch_IBUF
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.146     7.699 f  Menu_Subsystem_inst/Menu_Module/scratch[10]_i_9/O
                         net (fo=8, routed)           1.351     9.050    Menu_Subsystem_inst/Menu_Module/current_state_reg[1]_1
    SLICE_X51Y78         LUT5 (Prop_lut5_I1_O)        0.328     9.378 r  Menu_Subsystem_inst/Menu_Module/scratch[4]_i_5/O
                         net (fo=1, routed)           0.926    10.304    Menu_Subsystem_inst/Menu_Module/scratch[4]_i_5_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.428 r  Menu_Subsystem_inst/Menu_Module/scratch[4]_i_2/O
                         net (fo=3, routed)           0.607    11.035    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg_3
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.124    11.159 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.618    11.777    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X46Y85         LUT5 (Prop_lut5_I3_O)        0.124    11.901 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.703    12.603    BIN_TO_BCD_inst/SR[0]
    SLICE_X43Y85         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.432     4.773    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X43Y85         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[12]/C

Slack:                    inf
  Source:                 cal_switch
                            (input port)
  Destination:            BIN_TO_BCD_inst/scratch_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.603ns  (logic 2.310ns (18.327%)  route 10.293ns (81.673%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  cal_switch (IN)
                         net (fo=0)                   0.000     0.000    cal_switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  cal_switch_IBUF_inst/O
                         net (fo=26, routed)          6.089     7.553    Menu_Subsystem_inst/Menu_Module/cal_switch_IBUF
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.146     7.699 f  Menu_Subsystem_inst/Menu_Module/scratch[10]_i_9/O
                         net (fo=8, routed)           1.351     9.050    Menu_Subsystem_inst/Menu_Module/current_state_reg[1]_1
    SLICE_X51Y78         LUT5 (Prop_lut5_I1_O)        0.328     9.378 r  Menu_Subsystem_inst/Menu_Module/scratch[4]_i_5/O
                         net (fo=1, routed)           0.926    10.304    Menu_Subsystem_inst/Menu_Module/scratch[4]_i_5_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.428 r  Menu_Subsystem_inst/Menu_Module/scratch[4]_i_2/O
                         net (fo=3, routed)           0.607    11.035    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg_3
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.124    11.159 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.618    11.777    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X46Y85         LUT5 (Prop_lut5_I3_O)        0.124    11.901 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.703    12.603    BIN_TO_BCD_inst/SR[0]
    SLICE_X43Y85         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.432     4.773    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X43Y85         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[13]/C

Slack:                    inf
  Source:                 cal_switch
                            (input port)
  Destination:            BIN_TO_BCD_inst/scratch_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.566ns  (logic 2.310ns (18.382%)  route 10.256ns (81.618%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  cal_switch (IN)
                         net (fo=0)                   0.000     0.000    cal_switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  cal_switch_IBUF_inst/O
                         net (fo=26, routed)          6.089     7.553    Menu_Subsystem_inst/Menu_Module/cal_switch_IBUF
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.146     7.699 f  Menu_Subsystem_inst/Menu_Module/scratch[10]_i_9/O
                         net (fo=8, routed)           1.351     9.050    Menu_Subsystem_inst/Menu_Module/current_state_reg[1]_1
    SLICE_X51Y78         LUT5 (Prop_lut5_I1_O)        0.328     9.378 r  Menu_Subsystem_inst/Menu_Module/scratch[4]_i_5/O
                         net (fo=1, routed)           0.926    10.304    Menu_Subsystem_inst/Menu_Module/scratch[4]_i_5_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.428 r  Menu_Subsystem_inst/Menu_Module/scratch[4]_i_2/O
                         net (fo=3, routed)           0.607    11.035    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg_3
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.124    11.159 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.618    11.777    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X46Y85         LUT5 (Prop_lut5_I3_O)        0.124    11.901 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.665    12.566    BIN_TO_BCD_inst/SR[0]
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.431     4.772    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[0]/C

Slack:                    inf
  Source:                 cal_switch
                            (input port)
  Destination:            BIN_TO_BCD_inst/scratch_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.566ns  (logic 2.310ns (18.382%)  route 10.256ns (81.618%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  cal_switch (IN)
                         net (fo=0)                   0.000     0.000    cal_switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  cal_switch_IBUF_inst/O
                         net (fo=26, routed)          6.089     7.553    Menu_Subsystem_inst/Menu_Module/cal_switch_IBUF
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.146     7.699 f  Menu_Subsystem_inst/Menu_Module/scratch[10]_i_9/O
                         net (fo=8, routed)           1.351     9.050    Menu_Subsystem_inst/Menu_Module/current_state_reg[1]_1
    SLICE_X51Y78         LUT5 (Prop_lut5_I1_O)        0.328     9.378 r  Menu_Subsystem_inst/Menu_Module/scratch[4]_i_5/O
                         net (fo=1, routed)           0.926    10.304    Menu_Subsystem_inst/Menu_Module/scratch[4]_i_5_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.428 r  Menu_Subsystem_inst/Menu_Module/scratch[4]_i_2/O
                         net (fo=3, routed)           0.607    11.035    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg_3
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.124    11.159 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.618    11.777    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X46Y85         LUT5 (Prop_lut5_I3_O)        0.124    11.901 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.665    12.566    BIN_TO_BCD_inst/SR[0]
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.431     4.772    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[1]/C

Slack:                    inf
  Source:                 cal_switch
                            (input port)
  Destination:            BIN_TO_BCD_inst/scratch_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.566ns  (logic 2.310ns (18.382%)  route 10.256ns (81.618%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  cal_switch (IN)
                         net (fo=0)                   0.000     0.000    cal_switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  cal_switch_IBUF_inst/O
                         net (fo=26, routed)          6.089     7.553    Menu_Subsystem_inst/Menu_Module/cal_switch_IBUF
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.146     7.699 f  Menu_Subsystem_inst/Menu_Module/scratch[10]_i_9/O
                         net (fo=8, routed)           1.351     9.050    Menu_Subsystem_inst/Menu_Module/current_state_reg[1]_1
    SLICE_X51Y78         LUT5 (Prop_lut5_I1_O)        0.328     9.378 r  Menu_Subsystem_inst/Menu_Module/scratch[4]_i_5/O
                         net (fo=1, routed)           0.926    10.304    Menu_Subsystem_inst/Menu_Module/scratch[4]_i_5_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.428 r  Menu_Subsystem_inst/Menu_Module/scratch[4]_i_2/O
                         net (fo=3, routed)           0.607    11.035    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg_3
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.124    11.159 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.618    11.777    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X46Y85         LUT5 (Prop_lut5_I3_O)        0.124    11.901 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.665    12.566    BIN_TO_BCD_inst/SR[0]
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.431     4.772    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[23]/C

Slack:                    inf
  Source:                 cal_switch
                            (input port)
  Destination:            BIN_TO_BCD_inst/scratch_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.566ns  (logic 2.310ns (18.382%)  route 10.256ns (81.618%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  cal_switch (IN)
                         net (fo=0)                   0.000     0.000    cal_switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  cal_switch_IBUF_inst/O
                         net (fo=26, routed)          6.089     7.553    Menu_Subsystem_inst/Menu_Module/cal_switch_IBUF
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.146     7.699 f  Menu_Subsystem_inst/Menu_Module/scratch[10]_i_9/O
                         net (fo=8, routed)           1.351     9.050    Menu_Subsystem_inst/Menu_Module/current_state_reg[1]_1
    SLICE_X51Y78         LUT5 (Prop_lut5_I1_O)        0.328     9.378 r  Menu_Subsystem_inst/Menu_Module/scratch[4]_i_5/O
                         net (fo=1, routed)           0.926    10.304    Menu_Subsystem_inst/Menu_Module/scratch[4]_i_5_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.428 r  Menu_Subsystem_inst/Menu_Module/scratch[4]_i_2/O
                         net (fo=3, routed)           0.607    11.035    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg_3
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.124    11.159 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.618    11.777    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X46Y85         LUT5 (Prop_lut5_I3_O)        0.124    11.901 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.665    12.566    BIN_TO_BCD_inst/SR[0]
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.431     4.772    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[24]/C

Slack:                    inf
  Source:                 cal_switch
                            (input port)
  Destination:            BIN_TO_BCD_inst/scratch_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.566ns  (logic 2.310ns (18.382%)  route 10.256ns (81.618%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  cal_switch (IN)
                         net (fo=0)                   0.000     0.000    cal_switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  cal_switch_IBUF_inst/O
                         net (fo=26, routed)          6.089     7.553    Menu_Subsystem_inst/Menu_Module/cal_switch_IBUF
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.146     7.699 f  Menu_Subsystem_inst/Menu_Module/scratch[10]_i_9/O
                         net (fo=8, routed)           1.351     9.050    Menu_Subsystem_inst/Menu_Module/current_state_reg[1]_1
    SLICE_X51Y78         LUT5 (Prop_lut5_I1_O)        0.328     9.378 r  Menu_Subsystem_inst/Menu_Module/scratch[4]_i_5/O
                         net (fo=1, routed)           0.926    10.304    Menu_Subsystem_inst/Menu_Module/scratch[4]_i_5_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.428 r  Menu_Subsystem_inst/Menu_Module/scratch[4]_i_2/O
                         net (fo=3, routed)           0.607    11.035    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg_3
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.124    11.159 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.618    11.777    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X46Y85         LUT5 (Prop_lut5_I3_O)        0.124    11.901 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.665    12.566    BIN_TO_BCD_inst/SR[0]
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.431     4.772    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X46Y83         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 compare1
                            (input port)
  Destination:            PWM_subsystem_inst/Fall_Detector/compare_prev_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.224ns (21.546%)  route 0.814ns (78.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  compare1 (IN)
                         net (fo=0)                   0.000     0.000    compare1
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  compare1_IBUF_inst/O
                         net (fo=4, routed)           0.814     1.038    PWM_subsystem_inst/Fall_Detector/compare1_IBUF
    SLICE_X42Y83         FDSE                                         r  PWM_subsystem_inst/Fall_Detector/compare_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.824     1.951    PWM_subsystem_inst/Fall_Detector/clk_IBUF_BUFG
    SLICE_X42Y83         FDSE                                         r  PWM_subsystem_inst/Fall_Detector/compare_prev_reg/C

Slack:                    inf
  Source:                 compare2
                            (input port)
  Destination:            R2R_subsystem_inst/Fall_Detector2/compare_prev_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.225ns (19.451%)  route 0.934ns (80.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  compare2 (IN)
                         net (fo=0)                   0.000     0.000    compare2
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  compare2_IBUF_inst/O
                         net (fo=4, routed)           0.934     1.159    R2R_subsystem_inst/Fall_Detector2/compare2_IBUF
    SLICE_X37Y81         FDSE                                         r  R2R_subsystem_inst/Fall_Detector2/compare_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.820     1.948    R2R_subsystem_inst/Fall_Detector2/clk_IBUF_BUFG
    SLICE_X37Y81         FDSE                                         r  R2R_subsystem_inst/Fall_Detector2/compare_prev_reg/C

Slack:                    inf
  Source:                 mode_select[2]
                            (input port)
  Destination:            Menu_Subsystem_inst/Menu_Module/current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.223ns (19.221%)  route 0.938ns (80.779%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode_select[2] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[2]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  mode_select_IBUF[2]_inst/O
                         net (fo=1, routed)           0.938     1.162    Menu_Subsystem_inst/Menu_Module/current_state_reg[3]_0[2]
    SLICE_X53Y76         FDCE                                         r  Menu_Subsystem_inst/Menu_Module/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.819     1.947    Menu_Subsystem_inst/Menu_Module/clk_IBUF_BUFG
    SLICE_X53Y76         FDCE                                         r  Menu_Subsystem_inst/Menu_Module/current_state_reg[2]/C

Slack:                    inf
  Source:                 mode_select[3]
                            (input port)
  Destination:            Menu_Subsystem_inst/Menu_Module/current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.184ns  (logic 0.224ns (18.937%)  route 0.960ns (81.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  mode_select[3] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[3]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  mode_select_IBUF[3]_inst/O
                         net (fo=1, routed)           0.960     1.184    Menu_Subsystem_inst/Menu_Module/current_state_reg[3]_0[3]
    SLICE_X53Y76         FDCE                                         r  Menu_Subsystem_inst/Menu_Module/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.819     1.947    Menu_Subsystem_inst/Menu_Module/clk_IBUF_BUFG
    SLICE_X53Y76         FDCE                                         r  Menu_Subsystem_inst/Menu_Module/current_state_reg[3]/C

Slack:                    inf
  Source:                 mode_select[0]
                            (input port)
  Destination:            Menu_Subsystem_inst/Menu_Module/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.237ns (19.886%)  route 0.953ns (80.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  mode_select[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[0]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  mode_select_IBUF[0]_inst/O
                         net (fo=1, routed)           0.953     1.190    Menu_Subsystem_inst/Menu_Module/current_state_reg[3]_0[0]
    SLICE_X51Y76         FDCE                                         r  Menu_Subsystem_inst/Menu_Module/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.819     1.947    Menu_Subsystem_inst/Menu_Module/clk_IBUF_BUFG
    SLICE_X51Y76         FDCE                                         r  Menu_Subsystem_inst/Menu_Module/current_state_reg[0]/C

Slack:                    inf
  Source:                 compare1
                            (input port)
  Destination:            PWM_subsystem_inst/Fall_Detector/raw_value1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.269ns (21.559%)  route 0.978ns (78.441%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  compare1 (IN)
                         net (fo=0)                   0.000     0.000    compare1
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  compare1_IBUF_inst/O
                         net (fo=4, routed)           0.845     1.069    PWM_subsystem_inst/Fall_Detector/compare1_IBUF
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.045     1.114 r  PWM_subsystem_inst/Fall_Detector/raw_value1[7]_i_1/O
                         net (fo=8, routed)           0.132     1.246    PWM_subsystem_inst/Fall_Detector/raw_value1[7]_i_1_n_0
    SLICE_X42Y82         FDRE                                         r  PWM_subsystem_inst/Fall_Detector/raw_value1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.822     1.950    PWM_subsystem_inst/Fall_Detector/clk_IBUF_BUFG
    SLICE_X42Y82         FDRE                                         r  PWM_subsystem_inst/Fall_Detector/raw_value1_reg[6]/C

Slack:                    inf
  Source:                 compare1
                            (input port)
  Destination:            PWM_subsystem_inst/Fall_Detector/raw_value1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.269ns (21.559%)  route 0.978ns (78.441%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  compare1 (IN)
                         net (fo=0)                   0.000     0.000    compare1
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  compare1_IBUF_inst/O
                         net (fo=4, routed)           0.845     1.069    PWM_subsystem_inst/Fall_Detector/compare1_IBUF
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.045     1.114 r  PWM_subsystem_inst/Fall_Detector/raw_value1[7]_i_1/O
                         net (fo=8, routed)           0.132     1.246    PWM_subsystem_inst/Fall_Detector/raw_value1[7]_i_1_n_0
    SLICE_X42Y82         FDRE                                         r  PWM_subsystem_inst/Fall_Detector/raw_value1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.822     1.950    PWM_subsystem_inst/Fall_Detector/clk_IBUF_BUFG
    SLICE_X42Y82         FDRE                                         r  PWM_subsystem_inst/Fall_Detector/raw_value1_reg[7]/C

Slack:                    inf
  Source:                 mode_select[1]
                            (input port)
  Destination:            Menu_Subsystem_inst/Menu_Module/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.262ns  (logic 0.221ns (17.518%)  route 1.041ns (82.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  mode_select[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  mode_select_IBUF[1]_inst/O
                         net (fo=1, routed)           1.041     1.262    Menu_Subsystem_inst/Menu_Module/current_state_reg[3]_0[1]
    SLICE_X53Y76         FDCE                                         r  Menu_Subsystem_inst/Menu_Module/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.819     1.947    Menu_Subsystem_inst/Menu_Module/clk_IBUF_BUFG
    SLICE_X53Y76         FDCE                                         r  Menu_Subsystem_inst/Menu_Module/current_state_reg[1]/C

Slack:                    inf
  Source:                 compare1
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_SAR/trial_code_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.281ns  (logic 0.314ns (24.490%)  route 0.967ns (75.510%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  compare1 (IN)
                         net (fo=0)                   0.000     0.000    compare1
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  compare1_IBUF_inst/O
                         net (fo=4, routed)           0.840     1.064    PWM_subsystem_inst/PWM_SAR/compare1_IBUF
    SLICE_X37Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.109 r  PWM_subsystem_inst/PWM_SAR/trial_code[7]_i_4/O
                         net (fo=4, routed)           0.127     1.236    PWM_subsystem_inst/PWM_SAR/trial_code[7]_i_4_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.281 r  PWM_subsystem_inst/PWM_SAR/trial_code[6]_i_1/O
                         net (fo=1, routed)           0.000     1.281    PWM_subsystem_inst/PWM_SAR/trial_code[6]_i_1_n_0
    SLICE_X38Y84         FDCE                                         r  PWM_subsystem_inst/PWM_SAR/trial_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.823     1.951    PWM_subsystem_inst/PWM_SAR/clk_IBUF_BUFG
    SLICE_X38Y84         FDCE                                         r  PWM_subsystem_inst/PWM_SAR/trial_code_reg[6]/C

Slack:                    inf
  Source:                 compare1
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_SAR/trial_code_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.314ns (24.414%)  route 0.971ns (75.586%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  compare1 (IN)
                         net (fo=0)                   0.000     0.000    compare1
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  compare1_IBUF_inst/O
                         net (fo=4, routed)           0.840     1.064    PWM_subsystem_inst/PWM_SAR/compare1_IBUF
    SLICE_X37Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.109 r  PWM_subsystem_inst/PWM_SAR/trial_code[7]_i_4/O
                         net (fo=4, routed)           0.131     1.240    PWM_subsystem_inst/PWM_SAR/trial_code[7]_i_4_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.285 r  PWM_subsystem_inst/PWM_SAR/trial_code[2]_i_1/O
                         net (fo=1, routed)           0.000     1.285    PWM_subsystem_inst/PWM_SAR/trial_code[2]_i_1_n_0
    SLICE_X38Y84         FDCE                                         r  PWM_subsystem_inst/PWM_SAR/trial_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.823     1.951    PWM_subsystem_inst/PWM_SAR/clk_IBUF_BUFG
    SLICE_X38Y84         FDCE                                         r  PWM_subsystem_inst/PWM_SAR/trial_code_reg[2]/C





