```module top_module (
    input wire a,
    input wire b,
    output wire out
);

    always @(posedge clk) begin
        out <= !(a | b);
    end

endmodule
```