# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1_TP_ELEC.srcs/sources_1/new/move.vhd" \
"../../../../project_1_TP_ELEC.srcs/sim_1/new/test_move.vhd" \

# Do not sort compile order
nosort
