****************************************
Report : qor
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 19:47:10 2024
****************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'img2_jtag_tap_wrap.nlib:img2_jtag_tap_wrap.design'. (TIM-125)
Information: Design Average RC for design img2_jtag_tap_wrap  (NEX-011)
Information: r = 11.385273 ohm/um, via_r = 12.227441 ohm/cut, c = 0.138861 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 13.139338 ohm/um, via_r = 12.374203 ohm/cut, c = 0.132009 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'img2_jtag_tap_wrap'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 449, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 27, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************


Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'clock'
----------------------------------------
Levels of Logic:                      9
Critical Path Length:            0.2595
Critical Path Slack:             0.1945
Critical Path Clk Period:        1.0000
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:           -0.0071
Total Hold Violation:           -0.0202
No. of Hold Violations:               3
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:            0.8253
Critical Path Slack:            -0.3623
Critical Path Clk Period:        1.0000
Total Negative Slack:           -1.0354
No. of Violating Paths:               3
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'REGIN'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:            0.5461
Critical Path Slack:            -0.0920
Critical Path Clk Period:        1.0000
Total Negative Slack:           -0.2383
No. of Violating Paths:               3
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'REGOUT'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:            0.3318
Critical Path Slack:            -0.3708
Critical Path Clk Period:        1.0000
Total Negative Slack:           -0.7349
No. of Violating Paths:               2
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                    439
Buf/Inv Cell Count:                  77
Buf Cell Count:                      22
Inv Cell Count:                      55
CT Buf/Inv Cell Count:                0
Combinational Cell Count:           295
Sequential Cell Count:              144
   Integrated Clock-Gating Cell Count:                     5
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       139
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             56.2982
Noncombinational Area:         151.5802
Buf/Inv Area:                    9.6941
Total Buffer Area:               3.7325
Total Inverter Area:             5.9616
Macro/Black Box Area:            0.0000
Net Area:                             0
Net XLength:                  1330.1695
Net YLength:                  1294.6720
----------------------------------------
Cell Area (netlist):                          207.8784
Cell Area (netlist and physical only):        331.1020
Net Length:                   2624.8415


Design Rules
----------------------------------------
Total Number of Nets:               451
Nets with Violations:                29
Max Trans Violations:                29
Max Cap Violations:                   5
----------------------------------------

1
****************************************
Report : qor
        -summary
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 19:47:10 2024
****************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
norm.tt0p8v85c.typical_CCworst (Setup)        -0.3708        -2.0086              8
Design             (Setup)          -0.3708        -2.0086              8

norm.tt0p8v85c.typical_CCworst (Hold)        -0.0071        -0.0202              3
Design             (Hold)           -0.0071        -0.0202              3
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                          207.8784
Cell Area (netlist and physical only):        331.1020
Nets with DRC Violations:       29
1
