
5. Printing statistics.

=== $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl ===

   Number of wires:                 65
   Number of wire bits:            147
   Number of public wires:          18
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     $adff                           1
     $adffe                          9
     $and                           17
     $eq                             8
     $logic_not                      4
     $mux                           65
     $ne                             2
     $not                            6
     $pmux                           8
     $reduce_and                     2
     $reduce_bool                    3
     $reduce_or                      8

=== $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo ===

   Number of wires:                 60
   Number of wire bits:            557
   Number of public wires:          21
   Number of public wire bits:     296
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 51
     $add                           64
     $adff                          41
     $adffe                        170
     $and                            8
     $eq                            22
     $logic_not                     10
     $mux                           86
     $pmux                          82
     $reduce_and                     8
     $reduce_bool                    4
     $sub                            2

=== mesi_isc_broad ===

   Number of wires:                 18
   Number of wire bits:            137
   Number of public wires:          18
   Number of public wire bits:     137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== design hierarchy ===

   mesi_isc_broad                    1
     $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl      0
     $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo      0

   Number of wires:                 18
   Number of wire bits:            137
   Number of public wires:          18
   Number of public wire bits:     137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

