# Active SVF file /home/IC/Projects/SYSTEM_PROJECT/syn/SYSTEM_TOP.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /home/IC/Projects/SYSTEM_PROJECT/syn/SYSTEM_TOP.svf
# Timestamp : Thu Aug 15 20:34:10 2024
# DC Version: K-2015.06 (built May 28, 2015)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { dc_product_version K-2015.06 } \
    { dc_product_build_date { May 28, 2015 } } \
    { bus_dimension_separator_style ][ } \
    { bus_extraction_style %s\[%d:%d\] } \
    { bus_multiple_separator_style , } \
    { bus_naming_style %s[%d] } \
    { bus_range_separator_style : } \
    { dc_allow_rtl_pg false } \
    { hdlin_allow_4state_parameters TRUE } \
    { hdlin_enable_hier_naming FALSE } \
    { hdlin_enable_upf_compatible_naming FALSE } \
    { hdlin_generate_naming_style %s_%d } \
    { hdlin_generate_separator_style _ } \
    { hdlin_infer_enumerated_types FALSE } \
    { hdlin_optimize_enum_types FALSE } \
    { hdlin_preserve_sequential none } \
    { hdlin_sverilog_std 2012 } \
    { hdlin_sv_packages enable } \
    { hdlin_sv_union_member_naming FALSE } \
    { hdlin_vhdl_std 2008 } \
    { hdlin_vrlg_std 2005 } \
    { hdlin_while_loop_iterations 4096 } \
    { link_portname_allow_period_to_match_underscore false } \
    { port_complement_naming_style %s_BAR } \
    { simplified_verification_mode FALSE } \
    { template_naming_style %s_%p } \
    { template_parameter_style %s%d } \
    { template_separator_style _ } \
    { upf_iso_filter_elements_with_applies_to ENABLE } \
    { upf_isols_allow_instances_in_elements true } \
    { link_library { * scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { target_library { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { search_path { . /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/SYSTEM_PROJECT/std_cells /home/IC/Projects/SYSTEM_PROJECT/rtl } } \
    { synopsys_root /opt/Synopsys/Synplify2015 } \
    { cwd /home/IC/Projects/SYSTEM_PROJECT/syn } \
    { analyze { -format verilog -library WORK \{ /home/IC/Projects/SYSTEM_PROJECT/rtl/Data_Sampling.v /home/IC/Projects/SYSTEM_PROJECT/rtl/FIFO_BUFFER.v /home/IC/Projects/SYSTEM_PROJECT/rtl/FSM.v /home/IC/Projects/SYSTEM_PROJECT/rtl/Bit_counter.v /home/IC/Projects/SYSTEM_PROJECT/rtl/FIFO_WR.v /home/IC/Projects/SYSTEM_PROJECT/rtl/SEYSTEM_CONTROL.v /home/IC/Projects/SYSTEM_PROJECT/rtl/PRESCALE_BLOCK.v /home/IC/Projects/SYSTEM_PROJECT/rtl/PULSE_GENRATOR_BLOCK.v /home/IC/Projects/SYSTEM_PROJECT/rtl/UART_TX_TOP.v /home/IC/Projects/SYSTEM_PROJECT/rtl/SYSTEM_TOP.v /home/IC/Projects/SYSTEM_PROJECT/rtl/MUX.v /home/IC/Projects/SYSTEM_PROJECT/rtl/FSM_TX.v /home/IC/Projects/SYSTEM_PROJECT/rtl/ALU_RTL.v /home/IC/Projects/SYSTEM_PROJECT/rtl/FIFO_TOP.v /home/IC/Projects/SYSTEM_PROJECT/rtl/CLOCK_GATING.v /home/IC/Projects/SYSTEM_PROJECT/rtl/UART_RX_TOP.v /home/IC/Projects/SYSTEM_PROJECT/rtl/Start_Check.v /home/IC/Projects/SYSTEM_PROJECT/rtl/DATA_SYNC.v /home/IC/Projects/SYSTEM_PROJECT/rtl/RESET_SYNC.v /home/IC/Projects/SYSTEM_PROJECT/rtl/serializer.v /home/IC/Projects/SYSTEM_PROJECT/rtl/DF_SYNC.v /home/IC/Projects/SYSTEM_PROJECT/rtl/FIFO_RD.v /home/IC/Projects/SYSTEM_PROJECT/rtl/Reg_file.v /home/IC/Projects/SYSTEM_PROJECT/rtl/Deserializer.v /home/IC/Projects/SYSTEM_PROJECT/rtl/Parity_Check.v /home/IC/Projects/SYSTEM_PROJECT/rtl/Stop_Check.v /home/IC/Projects/SYSTEM_PROJECT/rtl/SYS_UART_TOP.v /home/IC/Projects/SYSTEM_PROJECT/rtl/parity_bit.v /home/IC/Projects/SYSTEM_PROJECT/rtl/CLK_DIV.v \} } } } 

guide_instance_map \
  -design { SYSTEM_TOP } \
  -instance { RESET_SYNC_1 } \
  -linked { RESET_SYNC_NUM_STAGES2 } 

guide_instance_map \
  -design { SYSTEM_TOP } \
  -instance { PRESCALE_BLOCK } \
  -linked { PRESCALE_BLOCK } 

guide_instance_map \
  -design { SYSTEM_TOP } \
  -instance { CLK_DIV_TX } \
  -linked { CLK_DIV } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/SYSTEM_PROJECT/rtl/CLK_DIV.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYSTEM_TOP } \
  -instance { CLOCK_GATING } \
  -linked { CLOCK_GATING } 

guide_instance_map \
  -design { SYSTEM_TOP } \
  -instance { PULSE_GENRATOR_BLOCK } \
  -linked { PULSE_GENRATOR_BLOCK } 

guide_instance_map \
  -design { SYSTEM_TOP } \
  -instance { DATA_SYNC } \
  -linked { DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 } 

guide_instance_map \
  -design { SYSTEM_TOP } \
  -instance { SYS_UART_TOP } \
  -linked { SYS_UART_TOP_DATA_WIDTH8 } 

guide_instance_map \
  -design { SYSTEM_TOP } \
  -instance { SYSTEM_CONTROL } \
  -linked { SYSTEM_CONTROL_DATA_WIDTH8 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/SYSTEM_PROJECT/rtl/SEYSTEM_CONTROL.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYSTEM_TOP } \
  -instance { Reg_file } \
  -linked { Reg_file_DATA_WIDTH8_ADDRESS_BITS3 } 

guide_instance_map \
  -design { SYSTEM_TOP } \
  -instance { ALU_RTL } \
  -linked { ALU_RTL_DATA_WIDTH8 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/SYSTEM_PROJECT/rtl/ALU_RTL.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYSTEM_TOP } \
  -instance { FIFO_TOP } \
  -linked { FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3 } 

guide_instance_map \
  -design { SYS_UART_TOP_DATA_WIDTH8 } \
  -instance { UART_RX_TOP } \
  -linked { UART_RX_TOP } 

guide_instance_map \
  -design { SYS_UART_TOP_DATA_WIDTH8 } \
  -instance { UART_TX_TOP } \
  -linked { UART_TX_TOP_DATA_WIDTH8 } 

guide_instance_map \
  -design { FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3 } \
  -instance { FIFO_BUFFER } \
  -linked { FIFO_BUFFER_DATA_WIDTH8_FIFO_DEPTH8_ADDRESS_BITS3 } 

guide_instance_map \
  -design { FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3 } \
  -instance { FIFO_WR } \
  -linked { FIFO_WR_ADDRESS_BITS3 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/SYSTEM_PROJECT/rtl/FIFO_WR.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3 } \
  -instance { FIFO_RD } \
  -linked { FIFO_RD_ADDRESS_BITS3 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/SYSTEM_PROJECT/rtl/FIFO_RD.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3 } \
  -instance { DF_SYNC } \
  -linked { DF_SYNC_ADDRESS_BITS3 } 

guide_instance_map \
  -design { UART_RX_TOP } \
  -instance { FSM } \
  -linked { FSM } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/SYSTEM_PROJECT/rtl/FSM.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX_TOP } \
  -instance { Bit_counter } \
  -linked { Bit_counter } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/SYSTEM_PROJECT/rtl/Bit_counter.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX_TOP } \
  -instance { Data_Sampling } \
  -linked { Data_Sampling } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/SYSTEM_PROJECT/rtl/Data_Sampling.v 12.309 } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { Data_Sampling } \
  -input { 6 src_1 } \
  -output { 32 div_25_out } \
  -pre_resource { { 32 } div_25 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_25_out = { div_25 ZERO 32 } } \
  -post_assign { div_25_out = { src_1 5 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { Data_Sampling } \
  -input { 6 src_1 } \
  -output { 32 div_29_out } \
  -pre_resource { { 32 } div_29 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_29_out = { div_29 ZERO 32 } } \
  -post_assign { div_29_out = { src_1 5 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { Data_Sampling } \
  -input { 6 src_1 } \
  -output { 32 div_33_out } \
  -pre_resource { { 32 } div_33 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_33_out = { div_33 ZERO 32 } } \
  -post_assign { div_33_out = { src_1 5 1 ZERO 32 } } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX_TOP } \
  -instance { Start_Check } \
  -linked { Start_Check } 

guide_instance_map \
  -design { UART_RX_TOP } \
  -instance { Stop_Check } \
  -linked { Stop_Check } 

guide_instance_map \
  -design { UART_RX_TOP } \
  -instance { Deserializer } \
  -linked { Deserializer } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/SYSTEM_PROJECT/rtl/Deserializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX_TOP } \
  -instance { Parity_Check } \
  -linked { Parity_Check } 

guide_instance_map \
  -design { UART_TX_TOP_DATA_WIDTH8 } \
  -instance { serial } \
  -linked { serializer_DATA_WIDTH8 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/SYSTEM_PROJECT/rtl/serializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TX_TOP_DATA_WIDTH8 } \
  -instance { FSM } \
  -linked { FSM_TX } 

guide_instance_map \
  -design { UART_TX_TOP_DATA_WIDTH8 } \
  -instance { parity } \
  -linked { parity_calc_DATA_WIDTH8 } 

guide_instance_map \
  -design { UART_TX_TOP_DATA_WIDTH8 } \
  -instance { MUX } \
  -linked { MUX } 

guide_environment \
  { { elaborate { -library work SYSTEM_TOP } } \
    { current_design SYSTEM_TOP } } 

guide_uniquify \
  -design { SYSTEM_TOP } \
  { { CLK_DIV_TX CLK_DIV_0 } \
    { CLK_DIV_RX CLK_DIV_0 } \
    { RESET_SYNC_1 RESET_SYNC_NUM_STAGES2_0 } \
    { RESET_SYNC_2 RESET_SYNC_NUM_STAGES2_0 } } 

guide_transformation \
  -design { FIFO_RD_ADDRESS_BITS3 } \
  -type { map } \
  -input { 4 src4 } \
  -output { 4 src6 } \
  -pre_resource { { 4 } add_28 = UADD { { src4 } { `b0001 } } } \
  -pre_assign { src6 = { add_28.out.1 } } \
  -post_resource { { 4 } add_28 = ADD { { src4 } { `b0001 } } } \
  -post_assign { src6 = { add_28.out.1 } } 

guide_transformation \
  -design { FIFO_RD_ADDRESS_BITS3 } \
  -type { map } \
  -input { 4 src1 } \
  -input { 4 src2 } \
  -output { 1 src3 } \
  -pre_resource { { 1 } eq_40 = EQ { { src1 } { src2 } } } \
  -pre_assign { src3 = { eq_40.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_40 = CMP6 { { src1 } { src2 } { 0 } } } \
  -post_assign { src3 = { eq_40.out.5 } } 

guide_transformation \
  -design { FIFO_WR_ADDRESS_BITS3 } \
  -type { map } \
  -input { 4 src10 } \
  -output { 4 src12 } \
  -pre_resource { { 4 } add_29 = UADD { { src10 } { `b0001 } } } \
  -pre_assign { src12 = { add_29.out.1 } } \
  -post_resource { { 4 } add_29 = ADD { { src10 } { `b0001 } } } \
  -post_assign { src12 = { add_29.out.1 } } 

guide_transformation \
  -design { FIFO_WR_ADDRESS_BITS3 } \
  -type { map } \
  -input { 2 src7 } \
  -input { 2 src8 } \
  -output { 1 src9 } \
  -pre_resource { { 1 } eq_42 = EQ { { src7 } { src8 } } } \
  -pre_assign { src9 = { eq_42.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_42 = CMP6 { { src7 } { src8 } { 0 } } } \
  -post_assign { src9 = { eq_42.out.5 } } 

guide_transformation \
  -design { ALU_RTL_DATA_WIDTH8 } \
  -type { share } \
  -input { 8 src16 } \
  -input { 8 src17 } \
  -output { 1 src21 } \
  -output { 1 src20 } \
  -output { 1 src19 } \
  -pre_resource { { 1 } eq_30 = EQ { { src16 } { src17 } } } \
  -pre_resource { { 1 } gt_36 = UGT { { src16 } { src17 } } } \
  -pre_resource { { 1 } lt_42 = ULT { { src16 } { src17 } } } \
  -pre_assign { src21 = { eq_30.out.1 } } \
  -pre_assign { src20 = { gt_36.out.1 } } \
  -pre_assign { src19 = { lt_42.out.1 } } \
  -post_resource { { 1 0 1 0 1 0 } r69 = CMP6 { { src16 } { src17 } { 0 } } } \
  -post_assign { src21 = { r69.out.5 } } \
  -post_assign { src20 = { r69.out.3 } } \
  -post_assign { src19 = { r69.out.1 } } 

guide_transformation \
  -design { ALU_RTL_DATA_WIDTH8 } \
  -type { map } \
  -input { 8 src16 } \
  -input { 8 src17 } \
  -output { 9 src18 } \
  -pre_resource { { 9 } add_19 = UADD { { src16 ZERO 9 } { src17 ZERO 9 } } } \
  -pre_assign { src18 = { add_19.out.1 } } \
  -post_resource { { 9 } add_19 = ADD { { src16 ZERO 9 } { src17 ZERO 9 } } } \
  -post_assign { src18 = { add_19.out.1 } } 

guide_transformation \
  -design { ALU_RTL_DATA_WIDTH8 } \
  -type { map } \
  -input { 8 src16 } \
  -input { 8 src17 } \
  -output { 9 src24 } \
  -pre_resource { { 9 } sub_20 = USUB { { src16 ZERO 9 } { src17 ZERO 9 } } } \
  -pre_assign { src24 = { sub_20.out.1 } } \
  -post_resource { { 9 } sub_20 = SUB { { src16 ZERO 9 } { src17 ZERO 9 } } } \
  -post_assign { src24 = { sub_20.out.1 } } 

guide_transformation \
  -design { ALU_RTL_DATA_WIDTH8 } \
  -type { map } \
  -input { 8 src16 } \
  -input { 8 src17 } \
  -output { 16 src23 } \
  -pre_resource { { 16 } mult_21 = MULT_TC { { src16 } { src17 } { 0 } } } \
  -pre_assign { src23 = { mult_21.out.1 } } \
  -post_resource { { 16 } mult_21 = MULT_TC { { src16 } { src17 } { 0 } } } \
  -post_assign { src23 = { mult_21.out.1 } } 

guide_transformation \
  -design { ALU_RTL_DATA_WIDTH8 } \
  -type { map } \
  -input { 8 src16 } \
  -input { 8 src17 } \
  -output { 8 src22 } \
  -pre_resource { { 8 } div_22 = UDIV { { src16 } { src17 } } } \
  -pre_assign { src22 = { div_22.out.1 } } \
  -post_resource { { 8 } div_22 = UDIV { { src16 } { src17 } } } \
  -post_assign { src22 = { div_22.out.1 } } 

guide_reg_constant \
  -design { SYSTEM_CONTROL_DATA_WIDTH8 } \
  { current_state_reg[3] } \
  { 0 } \
  -replaced { svfTrue } 

guide_transformation \
  -design { serializer_DATA_WIDTH8 } \
  -type { map } \
  -input { 4 src147 } \
  -output { 4 src149 } \
  -pre_resource { { 4 } add_28 = UADD { { src147 } { `b0001 } } } \
  -pre_assign { src149 = { add_28.out.1 } } \
  -post_resource { { 4 } add_28 = ADD { { src147 } { `b0001 } } } \
  -post_assign { src149 = { add_28.out.1 } } 

guide_reg_constant \
  -design { serializer_DATA_WIDTH8 } \
  { counter_reg[3] } \
  { 0 } \
  -replaced { svfTrue } 

guide_transformation \
  -design { Data_Sampling } \
  -type { map } \
  -input { 5 src170 } \
  -output { 6 src172 } \
  -pre_resource { { 6 } sub_25 = USUB { { src170 ZERO 6 } { `b000001 } } } \
  -pre_assign { src172 = { sub_25.out.1 } } \
  -post_resource { { 6 } sub_25 = SUB { { src170 ZERO 6 } { `b000001 } } } \
  -post_assign { src172 = { sub_25.out.1 } } 

guide_transformation \
  -design { Data_Sampling } \
  -type { map } \
  -input { 6 src173 } \
  -input { 32 src176 } \
  -output { 1 src177 } \
  -pre_resource { { 1 } eq_25 = EQ { { src173 ZERO 32 } { src176 } } } \
  -pre_assign { src177 = { eq_25.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_25 = CMP6 { { src173 ZERO 32 } { src176 } { 0 } } } \
  -post_assign { src177 = { eq_25.out.5 } } 

guide_transformation \
  -design { Data_Sampling } \
  -type { map } \
  -input { 6 src173 } \
  -input { 5 src170 } \
  -output { 1 src174 } \
  -pre_resource { { 1 } eq_29 = EQ { { src173 } { src170 ZERO 6 } } } \
  -pre_assign { src174 = { eq_29.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_29 = CMP6 { { src173 } { src170 ZERO 6 } { 0 } } } \
  -post_assign { src174 = { eq_29.out.5 } } 

guide_transformation \
  -design { Data_Sampling } \
  -type { map } \
  -input { 5 src170 } \
  -output { 6 src175 } \
  -pre_resource { { 6 } add_33 = UADD { { src170 ZERO 6 } { `b000001 } } } \
  -pre_assign { src175 = { add_33.out.1 } } \
  -post_resource { { 6 } add_33 = ADD { { src170 ZERO 6 } { `b000001 } } } \
  -post_assign { src175 = { add_33.out.1 } } 

guide_transformation \
  -design { Data_Sampling } \
  -type { map } \
  -input { 6 src173 } \
  -input { 6 src175 } \
  -output { 1 src178 } \
  -pre_resource { { 1 } eq_33 = EQ { { src173 } { src175 } } } \
  -pre_assign { src178 = { eq_33.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_33 = CMP6 { { src173 } { src175 } { 0 } } } \
  -post_assign { src178 = { eq_33.out.5 } } 

guide_transformation \
  -design { Bit_counter } \
  -type { map } \
  -input { 6 src192 } \
  -output { 7 src194 } \
  -pre_resource { { 7 } sub_20 = USUB { { src192 ZERO 7 } { `b0000001 } } } \
  -pre_assign { src194 = { sub_20.out.1 } } \
  -post_resource { { 7 } sub_20 = SUB { { src192 ZERO 7 } { `b0000001 } } } \
  -post_assign { src194 = { sub_20.out.1 } } 

guide_transformation \
  -design { Bit_counter } \
  -type { map } \
  -input { 6 src195 } \
  -input { 32 src196 } \
  -output { 1 src197 } \
  -pre_resource { { 1 } eq_20 = EQ { { src195 ZERO 32 } { src196 } } } \
  -pre_assign { src197 = { eq_20.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_20 = CMP6 { { src195 ZERO 32 } { src196 } { 0 } } } \
  -post_assign { src197 = { eq_20.out.5 } } 

guide_transformation \
  -design { Bit_counter } \
  -type { map } \
  -input { 4 src198 } \
  -output { 4 src199 } \
  -pre_resource { { 4 } add_23 = UADD { { src198 } { `b0001 } } } \
  -pre_assign { src199 = { add_23.out.1 } } \
  -post_resource { { 4 } add_23 = ADD { { src198 } { `b0001 } } } \
  -post_assign { src199 = { add_23.out.1 } } 

guide_transformation \
  -design { Bit_counter } \
  -type { map } \
  -input { 6 src195 } \
  -output { 6 src200 } \
  -pre_resource { { 6 } add_27 = UADD { { src195 } { `b000001 } } } \
  -pre_assign { src200 = { add_27.out.1 } } \
  -post_resource { { 6 } add_27 = ADD { { src195 } { `b000001 } } } \
  -post_assign { src200 = { add_27.out.1 } } 

guide_transformation \
  -design { CLK_DIV_0 } \
  -type { share } \
  -input { 8 src229 } \
  -input { 8 src230 } \
  -output { 1 src231 } \
  -output { 1 src232 } \
  -pre_resource { { 1 } eq_31 = EQ { { src229 } { src230 } } } \
  -pre_resource { { 1 } eq_36 = EQ { { src229 } { src230 } } } \
  -pre_assign { src231 = { eq_31.out.1 } } \
  -pre_assign { src232 = { eq_36.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r64 = CMP6 { { src229 } { src230 } { 0 } } } \
  -post_assign { src231 = { r64.out.5 } } \
  -post_assign { src232 = { r64.out.5 } } 

guide_transformation \
  -design { CLK_DIV_0 } \
  -type { map } \
  -input { 7 src233 } \
  -output { 8 src235 } \
  -pre_resource { { 8 } add_36 = UADD { { src233 ZERO 8 } { `b00000001 } } } \
  -pre_assign { src235 = { add_36.out.1 } } \
  -post_resource { { 8 } add_36 = ADD { { src233 ZERO 8 } { `b00000001 } } } \
  -post_assign { src235 = { add_36.out.1 } } 

guide_transformation \
  -design { CLK_DIV_0 } \
  -type { map } \
  -input { 8 src229 } \
  -input { 9 src236 } \
  -output { 1 src237 } \
  -pre_resource { { 1 } eq_36_2 = EQ { { src229 ZERO 9 } { src236 } } } \
  -pre_assign { src237 = { eq_36_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_36_2 = CMP6 { { src229 ZERO 9 } { src236 } { 0 } } } \
  -post_assign { src237 = { eq_36_2.out.5 } } 

guide_transformation \
  -design { CLK_DIV_0 } \
  -type { map } \
  -input { 8 src229 } \
  -output { 8 src238 } \
  -pre_resource { { 8 } add_43 = UADD { { src229 } { `b00000001 } } } \
  -pre_assign { src238 = { add_43.out.1 } } \
  -post_resource { { 8 } add_43 = ADD { { src229 } { `b00000001 } } } \
  -post_assign { src238 = { add_43.out.1 } } 

guide_uniquify \
  -design { SYSTEM_TOP } \
  { { RESET_SYNC_2 RESET_SYNC_NUM_STAGES2_1 } \
    { CLK_DIV_RX CLK_DIV_1 } \
    { CLK_DIV_RX/U12 CLK_DIV_0_MUX_OP_2_1_1_0 } \
    { CLK_DIV_TX/U12 CLK_DIV_0_MUX_OP_2_1_1_1 } } 

guide_uniquify \
  -design { SYSTEM_TOP } \
  { { ALU_RTL/div_22 ALU_RTL_DATA_WIDTH8_DW_div_uns_0 } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../src/std_logic_1164_93.vhd 12.309 } 

guide_info \
  -file \
  { { ../src/std_logic_1164_93.vhd 50085 } } 

guide_info \
  -version { ./DW_div_rpl.vhd.e 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_transformation \
  -design { ALU_RTL_DATA_WIDTH8 } \
  -type { map } \
  -input { 8 src42 } \
  -input { 8 src43 } \
  -output { 16 src44 } \
  -pre_resource { { 16 } mult_21 = MULT_TC { { src42 } { src43 } { 0 } } } \
  -pre_assign { src44 = { mult_21.out.1 } } \
  -post_resource { { 16 } mult_21 = MULT_TC { { src42 } { src43 } { 0 } } } \
  -post_assign { src44 = { mult_21.out.1 } } 

guide_uniquify \
  -design { SYSTEM_TOP } \
  { { ALU_RTL/dp_cluster_0/mult_21 ALU_RTL_DATA_WIDTH8_DW02_mult_0 } } 

guide_multiplier \
  -design { SYSTEM_TOP } \
  -instance { ALU_RTL/div_22 } \
  -arch { rpl } 

guide_multiplier \
  -design { SYSTEM_TOP } \
  -instance { ALU_RTL/mult_21 } \
  -arch { csa } 

#---- Recording stopped at Thu Aug 15 20:34:20 2024

setup
