// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        connect_5_din,
        connect_5_num_data_valid,
        connect_5_fifo_cap,
        connect_5_full_n,
        connect_5_write,
        bound4,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0,
        p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0,
        p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce0,
        p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0,
        p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0,
        p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0,
        p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] connect_5_din;
input  [2:0] connect_5_num_data_valid;
input  [2:0] connect_5_fifo_cap;
input   connect_5_full_n;
output   connect_5_write;
input  [38:0] bound4;
output  [5:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0;
output  [5:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0;
output  [5:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0;
output  [5:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0;
output  [5:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0;
output  [5:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0;
output  [5:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0;
output  [5:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0;
output  [5:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0;
output  [5:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0;
output  [5:0] p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0;
output   p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce0;
input  [7:0] p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0;
output  [11:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_q0;
output  [11:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0;
output  [11:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0;
output  [11:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0;
output  [11:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0;
output  [11:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0;
output  [11:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_q0;
output  [11:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_q0;
output  [11:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_q0;
output  [11:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0;
output  [11:0] p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0;
output   p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0;
input  [7:0] p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0;

reg ap_idle;
reg connect_5_write;
reg[5:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce0;
reg[5:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce0;
reg[5:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce0;
reg[5:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce0;
reg[5:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce0;
reg[5:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce0;
reg[5:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce0;
reg[5:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce0;
reg[5:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce0;
reg[5:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce0;
reg[5:0] p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0;
reg p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce0;
reg[11:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_ce0;
reg[11:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_ce0;
reg[11:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_ce0;
reg[11:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_ce0;
reg[11:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_ce0;
reg[11:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_ce0;
reg[11:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_ce0;
reg[11:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_ce0;
reg[11:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_ce0;
reg[11:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_ce0;
reg[11:0] p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0;
reg p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln124_1_reg_2700;
reg   [0:0] icmp_ln124_1_reg_2700_pp0_iter18_reg;
reg    ap_block_state20_pp0_stage0_iter19;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln121_fu_1386_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    connect_5_blk_n;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln124_fu_1400_p2;
reg   [0:0] icmp_ln124_reg_2686;
reg   [0:0] icmp_ln124_reg_2686_pp0_iter2_reg;
reg   [0:0] icmp_ln124_reg_2686_pp0_iter3_reg;
reg   [0:0] icmp_ln124_reg_2686_pp0_iter4_reg;
reg   [0:0] icmp_ln124_reg_2686_pp0_iter5_reg;
reg   [0:0] icmp_ln124_reg_2686_pp0_iter6_reg;
reg   [0:0] icmp_ln124_reg_2686_pp0_iter7_reg;
reg   [0:0] icmp_ln124_reg_2686_pp0_iter8_reg;
reg   [0:0] icmp_ln124_reg_2686_pp0_iter9_reg;
reg   [0:0] icmp_ln124_reg_2686_pp0_iter10_reg;
reg   [0:0] icmp_ln124_reg_2686_pp0_iter11_reg;
reg   [0:0] icmp_ln124_reg_2686_pp0_iter12_reg;
reg   [0:0] icmp_ln124_reg_2686_pp0_iter13_reg;
reg   [0:0] icmp_ln124_reg_2686_pp0_iter14_reg;
reg   [0:0] icmp_ln124_reg_2686_pp0_iter15_reg;
reg   [0:0] icmp_ln124_reg_2686_pp0_iter16_reg;
reg   [0:0] icmp_ln124_reg_2686_pp0_iter17_reg;
wire   [6:0] select_ln121_fu_1406_p3;
reg   [6:0] select_ln121_reg_2692;
reg   [6:0] select_ln121_reg_2692_pp0_iter2_reg;
reg   [6:0] select_ln121_reg_2692_pp0_iter3_reg;
reg   [6:0] select_ln121_reg_2692_pp0_iter4_reg;
reg   [6:0] select_ln121_reg_2692_pp0_iter5_reg;
reg   [6:0] select_ln121_reg_2692_pp0_iter6_reg;
reg   [6:0] select_ln121_reg_2692_pp0_iter7_reg;
reg   [6:0] select_ln121_reg_2692_pp0_iter8_reg;
wire   [0:0] icmp_ln124_1_fu_1426_p2;
reg   [0:0] icmp_ln124_1_reg_2700_pp0_iter2_reg;
reg   [0:0] icmp_ln124_1_reg_2700_pp0_iter3_reg;
reg   [0:0] icmp_ln124_1_reg_2700_pp0_iter4_reg;
reg   [0:0] icmp_ln124_1_reg_2700_pp0_iter5_reg;
reg   [0:0] icmp_ln124_1_reg_2700_pp0_iter6_reg;
reg   [0:0] icmp_ln124_1_reg_2700_pp0_iter7_reg;
reg   [0:0] icmp_ln124_1_reg_2700_pp0_iter8_reg;
reg   [0:0] icmp_ln124_1_reg_2700_pp0_iter9_reg;
reg   [0:0] icmp_ln124_1_reg_2700_pp0_iter10_reg;
reg   [0:0] icmp_ln124_1_reg_2700_pp0_iter11_reg;
reg   [0:0] icmp_ln124_1_reg_2700_pp0_iter12_reg;
reg   [0:0] icmp_ln124_1_reg_2700_pp0_iter13_reg;
reg   [0:0] icmp_ln124_1_reg_2700_pp0_iter14_reg;
reg   [0:0] icmp_ln124_1_reg_2700_pp0_iter15_reg;
reg   [0:0] icmp_ln124_1_reg_2700_pp0_iter16_reg;
reg   [0:0] icmp_ln124_1_reg_2700_pp0_iter17_reg;
wire   [7:0] zext_ln124_fu_1442_p1;
reg   [7:0] zext_ln124_reg_2704;
wire   [8:0] add_ln123_1_fu_1448_p2;
reg   [8:0] add_ln123_1_reg_2710;
reg   [3:0] tmp_11_reg_2715;
reg   [3:0] tmp_11_reg_2715_pp0_iter10_reg;
reg   [3:0] tmp_11_reg_2715_pp0_iter11_reg;
wire  signed [11:0] trunc_ln127_fu_1489_p1;
reg  signed [11:0] trunc_ln127_reg_2721;
wire   [7:0] add_ln123_fu_1493_p2;
reg   [7:0] add_ln123_reg_2726;
reg   [4:0] tmp_13_reg_2731;
reg   [4:0] tmp_13_reg_2731_pp0_iter11_reg;
reg   [5:0] tmp_15_reg_2737;
reg   [5:0] tmp_15_reg_2737_pp0_iter11_reg;
wire   [11:0] mul_ln127_6_fu_1547_p2;
reg   [11:0] mul_ln127_6_reg_2743;
wire   [3:0] trunc_ln123_fu_1552_p1;
reg   [3:0] trunc_ln123_reg_2753;
reg   [3:0] trunc_ln123_reg_2753_pp0_iter12_reg;
reg   [5:0] tmp_16_reg_2769;
wire   [7:0] tmp_fu_1823_p25;
reg  signed [7:0] tmp_reg_3435;
wire   [7:0] tmp_3_fu_1874_p25;
reg  signed [7:0] tmp_3_reg_3440;
wire   [7:0] tmp_4_fu_1925_p25;
reg   [7:0] tmp_4_reg_3445;
reg  signed [7:0] tmp_4_reg_3445_pp0_iter14_reg;
wire   [7:0] tmp_5_fu_1976_p25;
reg   [7:0] tmp_5_reg_3450;
reg  signed [7:0] tmp_5_reg_3450_pp0_iter14_reg;
wire   [7:0] tmp_8_fu_2137_p25;
reg  signed [7:0] tmp_8_reg_3465;
wire   [7:0] tmp_9_fu_2188_p25;
reg  signed [7:0] tmp_9_reg_3470;
wire   [7:0] tmp_s_fu_2239_p25;
reg   [7:0] tmp_s_reg_3475;
reg  signed [7:0] tmp_s_reg_3475_pp0_iter14_reg;
wire   [7:0] tmp_1_fu_2290_p25;
reg   [7:0] tmp_1_reg_3480;
reg  signed [7:0] tmp_1_reg_3480_pp0_iter14_reg;
wire  signed [16:0] grp_fu_2615_p3;
wire  signed [16:0] grp_fu_2623_p3;
wire   [17:0] add_ln127_4_fu_2501_p2;
reg   [17:0] add_ln127_4_reg_3535;
reg   [0:0] tmp_17_reg_3540;
reg   [16:0] trunc_ln130_3_reg_3545;
reg   [16:0] trunc_ln130_4_reg_3550;
wire   [63:0] zext_ln123_fu_1579_p1;
wire   [63:0] zext_ln127_6_fu_1601_p1;
wire   [63:0] zext_ln127_fu_1625_p1;
wire   [63:0] zext_ln127_9_fu_1649_p1;
wire   [63:0] zext_ln127_1_fu_1664_p1;
wire   [63:0] zext_ln127_12_fu_1686_p1;
wire   [63:0] zext_ln127_2_fu_1710_p1;
wire   [63:0] zext_ln127_15_fu_1734_p1;
wire   [63:0] zext_ln127_3_fu_1749_p1;
wire   [63:0] zext_ln127_18_fu_1771_p1;
wire   [63:0] zext_ln127_4_fu_1786_p1;
wire   [63:0] zext_ln127_21_fu_1808_p1;
reg   [23:0] sum_fu_168;
wire   [23:0] sum_1_fu_2520_p2;
wire    ap_loop_init;
reg   [6:0] ic_fu_172;
wire   [6:0] add_ln124_fu_1420_p2;
reg   [31:0] ib_fu_176;
wire   [31:0] select_ln121_2_fu_1482_p3;
reg   [38:0] indvar_flatten6_fu_180;
wire   [38:0] add_ln121_1_fu_1391_p2;
reg    ap_block_pp0_stage0_01001;
wire   [4:0] grp_fu_1414_p1;
wire   [8:0] zext_ln124_1_fu_1445_p1;
wire   [6:0] mul_ln123_fu_1457_p0;
wire   [8:0] mul_ln123_fu_1457_p1;
wire   [14:0] mul_ln123_fu_1457_p2;
wire   [31:0] add_ln121_fu_1476_p2;
wire   [7:0] add_ln123_3_fu_1498_p2;
wire   [7:0] mul_ln127_8_fu_1507_p0;
wire   [9:0] mul_ln127_8_fu_1507_p1;
wire   [16:0] mul_ln127_8_fu_1507_p2;
wire   [8:0] mul_ln127_10_fu_1526_p0;
wire   [10:0] mul_ln127_10_fu_1526_p1;
wire   [18:0] mul_ln127_10_fu_1526_p2;
wire   [6:0] mul_ln127_6_fu_1547_p1;
wire   [3:0] grp_fu_1414_p2;
wire  signed [8:0] sext_ln127_21_fu_1556_p1;
wire   [8:0] mul_ln127_11_fu_1563_p0;
wire   [10:0] mul_ln127_11_fu_1563_p1;
wire   [18:0] mul_ln127_11_fu_1563_p2;
wire   [11:0] zext_ln127_5_fu_1593_p1;
wire   [11:0] add_ln127_5_fu_1596_p2;
wire   [16:0] tmp_12_fu_1616_p1;
wire  signed [16:0] grp_fu_2606_p3;
wire   [4:0] tmp_12_fu_1616_p4;
wire   [11:0] zext_ln127_8_fu_1640_p1;
wire   [11:0] add_ln127_6_fu_1644_p2;
wire   [11:0] zext_ln127_11_fu_1678_p1;
wire   [11:0] add_ln127_7_fu_1681_p2;
wire   [18:0] tmp_14_fu_1701_p1;
wire  signed [18:0] grp_fu_2597_p3;
wire   [5:0] tmp_14_fu_1701_p4;
wire   [11:0] zext_ln127_14_fu_1725_p1;
wire   [11:0] add_ln127_8_fu_1729_p2;
wire   [11:0] zext_ln127_17_fu_1763_p1;
wire   [11:0] add_ln127_9_fu_1766_p2;
wire   [11:0] zext_ln127_20_fu_1800_p1;
wire   [11:0] add_ln127_10_fu_1803_p2;
wire   [7:0] tmp_fu_1823_p23;
wire   [7:0] tmp_3_fu_1874_p23;
wire   [7:0] tmp_4_fu_1925_p23;
wire   [7:0] tmp_5_fu_1976_p23;
wire   [7:0] tmp_6_fu_2027_p23;
wire  signed [7:0] tmp_6_fu_2027_p25;
wire   [7:0] tmp_7_fu_2082_p23;
wire  signed [7:0] tmp_7_fu_2082_p25;
wire   [7:0] tmp_8_fu_2137_p23;
wire   [7:0] tmp_9_fu_2188_p23;
wire   [7:0] tmp_s_fu_2239_p23;
wire   [7:0] tmp_1_fu_2290_p23;
wire   [7:0] tmp_2_fu_2341_p23;
wire  signed [7:0] tmp_2_fu_2341_p25;
wire   [7:0] tmp_10_fu_2396_p23;
wire  signed [7:0] tmp_10_fu_2396_p25;
wire  signed [15:0] mul_ln127_1_fu_2469_p2;
wire  signed [15:0] mul_ln127_4_fu_2485_p2;
wire  signed [16:0] grp_fu_2631_p3;
wire  signed [16:0] grp_fu_2640_p3;
wire  signed [17:0] sext_ln127_19_fu_2498_p1;
wire  signed [17:0] sext_ln127_18_fu_2495_p1;
wire   [23:0] select_ln121_1_fu_2510_p3;
wire  signed [23:0] sext_ln127_20_fu_2517_p1;
wire   [23:0] sub_ln130_fu_2534_p2;
wire  signed [24:0] sext_ln130_fu_2565_p1;
wire   [25:0] zext_ln130_fu_2568_p1;
wire  signed [24:0] sext_ln130_1_fu_2578_p1;
wire   [25:0] sub_ln130_1_fu_2572_p2;
wire   [25:0] zext_ln130_1_fu_2581_p1;
wire   [25:0] output_data_fu_2585_p3;
wire   [6:0] grp_fu_2597_p0;
wire   [7:0] grp_fu_2597_p1;
wire   [9:0] grp_fu_2597_p2;
wire   [6:0] grp_fu_2606_p0;
wire   [6:0] grp_fu_2606_p1;
wire   [8:0] grp_fu_2606_p2;
reg    grp_fu_1414_ce;
reg    grp_fu_2597_ce;
reg    grp_fu_2606_ce;
reg    grp_fu_2615_ce;
reg    grp_fu_2623_ce;
reg    grp_fu_2631_ce;
reg    grp_fu_2640_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [7:0] grp_fu_2606_p00;
wire   [14:0] mul_ln123_fu_1457_p00;
wire   [18:0] mul_ln127_10_fu_1526_p00;
wire   [18:0] mul_ln127_11_fu_1563_p00;
wire   [16:0] mul_ln127_8_fu_1507_p00;
wire   [3:0] tmp_fu_1823_p1;
wire   [3:0] tmp_fu_1823_p3;
wire   [3:0] tmp_fu_1823_p5;
wire   [3:0] tmp_fu_1823_p7;
wire   [3:0] tmp_fu_1823_p9;
wire   [3:0] tmp_fu_1823_p11;
wire   [3:0] tmp_fu_1823_p13;
wire   [3:0] tmp_fu_1823_p15;
wire  signed [3:0] tmp_fu_1823_p17;
wire  signed [3:0] tmp_fu_1823_p19;
wire  signed [3:0] tmp_fu_1823_p21;
wire   [3:0] tmp_3_fu_1874_p1;
wire   [3:0] tmp_3_fu_1874_p3;
wire   [3:0] tmp_3_fu_1874_p5;
wire   [3:0] tmp_3_fu_1874_p7;
wire   [3:0] tmp_3_fu_1874_p9;
wire   [3:0] tmp_3_fu_1874_p11;
wire   [3:0] tmp_3_fu_1874_p13;
wire   [3:0] tmp_3_fu_1874_p15;
wire  signed [3:0] tmp_3_fu_1874_p17;
wire  signed [3:0] tmp_3_fu_1874_p19;
wire  signed [3:0] tmp_3_fu_1874_p21;
wire   [3:0] tmp_4_fu_1925_p1;
wire   [3:0] tmp_4_fu_1925_p3;
wire   [3:0] tmp_4_fu_1925_p5;
wire  signed [3:0] tmp_4_fu_1925_p7;
wire  signed [3:0] tmp_4_fu_1925_p9;
wire  signed [3:0] tmp_4_fu_1925_p11;
wire   [3:0] tmp_4_fu_1925_p13;
wire   [3:0] tmp_4_fu_1925_p15;
wire   [3:0] tmp_4_fu_1925_p17;
wire   [3:0] tmp_4_fu_1925_p19;
wire   [3:0] tmp_4_fu_1925_p21;
wire   [3:0] tmp_5_fu_1976_p1;
wire   [3:0] tmp_5_fu_1976_p3;
wire   [3:0] tmp_5_fu_1976_p5;
wire  signed [3:0] tmp_5_fu_1976_p7;
wire  signed [3:0] tmp_5_fu_1976_p9;
wire  signed [3:0] tmp_5_fu_1976_p11;
wire   [3:0] tmp_5_fu_1976_p13;
wire   [3:0] tmp_5_fu_1976_p15;
wire   [3:0] tmp_5_fu_1976_p17;
wire   [3:0] tmp_5_fu_1976_p19;
wire   [3:0] tmp_5_fu_1976_p21;
wire  signed [3:0] tmp_6_fu_2027_p1;
wire   [3:0] tmp_6_fu_2027_p3;
wire   [3:0] tmp_6_fu_2027_p5;
wire   [3:0] tmp_6_fu_2027_p7;
wire   [3:0] tmp_6_fu_2027_p9;
wire   [3:0] tmp_6_fu_2027_p11;
wire   [3:0] tmp_6_fu_2027_p13;
wire   [3:0] tmp_6_fu_2027_p15;
wire   [3:0] tmp_6_fu_2027_p17;
wire  signed [3:0] tmp_6_fu_2027_p19;
wire  signed [3:0] tmp_6_fu_2027_p21;
wire  signed [3:0] tmp_7_fu_2082_p1;
wire   [3:0] tmp_7_fu_2082_p3;
wire   [3:0] tmp_7_fu_2082_p5;
wire   [3:0] tmp_7_fu_2082_p7;
wire   [3:0] tmp_7_fu_2082_p9;
wire   [3:0] tmp_7_fu_2082_p11;
wire   [3:0] tmp_7_fu_2082_p13;
wire   [3:0] tmp_7_fu_2082_p15;
wire   [3:0] tmp_7_fu_2082_p17;
wire  signed [3:0] tmp_7_fu_2082_p19;
wire  signed [3:0] tmp_7_fu_2082_p21;
wire   [3:0] tmp_8_fu_2137_p1;
wire   [3:0] tmp_8_fu_2137_p3;
wire   [3:0] tmp_8_fu_2137_p5;
wire   [3:0] tmp_8_fu_2137_p7;
wire   [3:0] tmp_8_fu_2137_p9;
wire  signed [3:0] tmp_8_fu_2137_p11;
wire  signed [3:0] tmp_8_fu_2137_p13;
wire  signed [3:0] tmp_8_fu_2137_p15;
wire   [3:0] tmp_8_fu_2137_p17;
wire   [3:0] tmp_8_fu_2137_p19;
wire   [3:0] tmp_8_fu_2137_p21;
wire   [3:0] tmp_9_fu_2188_p1;
wire   [3:0] tmp_9_fu_2188_p3;
wire   [3:0] tmp_9_fu_2188_p5;
wire   [3:0] tmp_9_fu_2188_p7;
wire   [3:0] tmp_9_fu_2188_p9;
wire  signed [3:0] tmp_9_fu_2188_p11;
wire  signed [3:0] tmp_9_fu_2188_p13;
wire  signed [3:0] tmp_9_fu_2188_p15;
wire   [3:0] tmp_9_fu_2188_p17;
wire   [3:0] tmp_9_fu_2188_p19;
wire   [3:0] tmp_9_fu_2188_p21;
wire  signed [3:0] tmp_s_fu_2239_p1;
wire  signed [3:0] tmp_s_fu_2239_p3;
wire  signed [3:0] tmp_s_fu_2239_p5;
wire   [3:0] tmp_s_fu_2239_p7;
wire   [3:0] tmp_s_fu_2239_p9;
wire   [3:0] tmp_s_fu_2239_p11;
wire   [3:0] tmp_s_fu_2239_p13;
wire   [3:0] tmp_s_fu_2239_p15;
wire   [3:0] tmp_s_fu_2239_p17;
wire   [3:0] tmp_s_fu_2239_p19;
wire   [3:0] tmp_s_fu_2239_p21;
wire  signed [3:0] tmp_1_fu_2290_p1;
wire  signed [3:0] tmp_1_fu_2290_p3;
wire  signed [3:0] tmp_1_fu_2290_p5;
wire   [3:0] tmp_1_fu_2290_p7;
wire   [3:0] tmp_1_fu_2290_p9;
wire   [3:0] tmp_1_fu_2290_p11;
wire   [3:0] tmp_1_fu_2290_p13;
wire   [3:0] tmp_1_fu_2290_p15;
wire   [3:0] tmp_1_fu_2290_p17;
wire   [3:0] tmp_1_fu_2290_p19;
wire   [3:0] tmp_1_fu_2290_p21;
wire   [3:0] tmp_2_fu_2341_p1;
wire   [3:0] tmp_2_fu_2341_p3;
wire   [3:0] tmp_2_fu_2341_p5;
wire   [3:0] tmp_2_fu_2341_p7;
wire   [3:0] tmp_2_fu_2341_p9;
wire   [3:0] tmp_2_fu_2341_p11;
wire  signed [3:0] tmp_2_fu_2341_p13;
wire  signed [3:0] tmp_2_fu_2341_p15;
wire  signed [3:0] tmp_2_fu_2341_p17;
wire   [3:0] tmp_2_fu_2341_p19;
wire   [3:0] tmp_2_fu_2341_p21;
wire   [3:0] tmp_10_fu_2396_p1;
wire   [3:0] tmp_10_fu_2396_p3;
wire   [3:0] tmp_10_fu_2396_p5;
wire   [3:0] tmp_10_fu_2396_p7;
wire   [3:0] tmp_10_fu_2396_p9;
wire   [3:0] tmp_10_fu_2396_p11;
wire  signed [3:0] tmp_10_fu_2396_p13;
wire  signed [3:0] tmp_10_fu_2396_p15;
wire  signed [3:0] tmp_10_fu_2396_p17;
wire   [3:0] tmp_10_fu_2396_p19;
wire   [3:0] tmp_10_fu_2396_p21;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 sum_fu_168 = 24'd0;
#0 ic_fu_172 = 7'd0;
#0 ib_fu_176 = 32'd0;
#0 indvar_flatten6_fu_180 = 39'd0;
#0 ap_done_reg = 1'b0;
end

LeNet_wrapper_urem_7ns_5ns_4_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_7ns_5ns_4_11_1_U208(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln121_fu_1406_p3),
    .din1(grp_fu_1414_p1),
    .ce(grp_fu_1414_ce),
    .dout(grp_fu_1414_p2)
);

LeNet_wrapper_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U209(
    .din0(mul_ln123_fu_1457_p0),
    .din1(mul_ln123_fu_1457_p1),
    .dout(mul_ln123_fu_1457_p2)
);

LeNet_wrapper_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U210(
    .din0(mul_ln127_8_fu_1507_p0),
    .din1(mul_ln127_8_fu_1507_p1),
    .dout(mul_ln127_8_fu_1507_p2)
);

LeNet_wrapper_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U211(
    .din0(mul_ln127_10_fu_1526_p0),
    .din1(mul_ln127_10_fu_1526_p1),
    .dout(mul_ln127_10_fu_1526_p2)
);

LeNet_wrapper_mul_12s_7ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 12 ))
mul_12s_7ns_12_1_1_U212(
    .din0(trunc_ln127_reg_2721),
    .din1(mul_ln127_6_fu_1547_p1),
    .dout(mul_ln127_6_fu_1547_p2)
);

LeNet_wrapper_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U213(
    .din0(mul_ln127_11_fu_1563_p0),
    .din1(mul_ln127_11_fu_1563_p1),
    .dout(mul_ln127_11_fu_1563_p2)
);

LeNet_wrapper_sparsemux_23_4_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 8 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 8 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 8 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 8 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 8 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 8 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 8 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
sparsemux_23_4_8_1_1_U214(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0),
    .din2(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0),
    .din3(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0),
    .din4(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0),
    .din5(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0),
    .din6(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0),
    .din7(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0),
    .din8(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0),
    .din9(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0),
    .din10(p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0),
    .def(tmp_fu_1823_p23),
    .sel(trunc_ln123_reg_2753_pp0_iter12_reg),
    .dout(tmp_fu_1823_p25)
);

LeNet_wrapper_sparsemux_23_4_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 8 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 8 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 8 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 8 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 8 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 8 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 8 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
sparsemux_23_4_8_1_1_U215(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0),
    .din2(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0),
    .din3(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0),
    .din4(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0),
    .din5(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0),
    .din6(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_q0),
    .din7(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_q0),
    .din8(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_q0),
    .din9(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0),
    .din10(p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0),
    .def(tmp_3_fu_1874_p23),
    .sel(trunc_ln123_reg_2753_pp0_iter12_reg),
    .dout(tmp_3_fu_1874_p25)
);

LeNet_wrapper_sparsemux_23_4_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h5 ),
    .din0_WIDTH( 8 ),
    .CASE1( 4'h6 ),
    .din1_WIDTH( 8 ),
    .CASE2( 4'h7 ),
    .din2_WIDTH( 8 ),
    .CASE3( 4'h8 ),
    .din3_WIDTH( 8 ),
    .CASE4( 4'h9 ),
    .din4_WIDTH( 8 ),
    .CASE5( 4'hA ),
    .din5_WIDTH( 8 ),
    .CASE6( 4'h0 ),
    .din6_WIDTH( 8 ),
    .CASE7( 4'h1 ),
    .din7_WIDTH( 8 ),
    .CASE8( 4'h2 ),
    .din8_WIDTH( 8 ),
    .CASE9( 4'h3 ),
    .din9_WIDTH( 8 ),
    .CASE10( 4'h4 ),
    .din10_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
sparsemux_23_4_8_1_1_U216(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0),
    .din2(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0),
    .din3(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0),
    .din4(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0),
    .din5(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0),
    .din6(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0),
    .din7(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0),
    .din8(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0),
    .din9(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0),
    .din10(p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0),
    .def(tmp_4_fu_1925_p23),
    .sel(trunc_ln123_reg_2753_pp0_iter12_reg),
    .dout(tmp_4_fu_1925_p25)
);

LeNet_wrapper_sparsemux_23_4_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h5 ),
    .din0_WIDTH( 8 ),
    .CASE1( 4'h6 ),
    .din1_WIDTH( 8 ),
    .CASE2( 4'h7 ),
    .din2_WIDTH( 8 ),
    .CASE3( 4'h8 ),
    .din3_WIDTH( 8 ),
    .CASE4( 4'h9 ),
    .din4_WIDTH( 8 ),
    .CASE5( 4'hA ),
    .din5_WIDTH( 8 ),
    .CASE6( 4'h0 ),
    .din6_WIDTH( 8 ),
    .CASE7( 4'h1 ),
    .din7_WIDTH( 8 ),
    .CASE8( 4'h2 ),
    .din8_WIDTH( 8 ),
    .CASE9( 4'h3 ),
    .din9_WIDTH( 8 ),
    .CASE10( 4'h4 ),
    .din10_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
sparsemux_23_4_8_1_1_U217(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0),
    .din2(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0),
    .din3(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0),
    .din4(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0),
    .din5(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0),
    .din6(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_q0),
    .din7(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_q0),
    .din8(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_q0),
    .din9(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0),
    .din10(p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0),
    .def(tmp_5_fu_1976_p23),
    .sel(trunc_ln123_reg_2753_pp0_iter12_reg),
    .dout(tmp_5_fu_1976_p25)
);

LeNet_wrapper_sparsemux_23_4_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'hA ),
    .din0_WIDTH( 8 ),
    .CASE1( 4'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 4'h1 ),
    .din2_WIDTH( 8 ),
    .CASE3( 4'h2 ),
    .din3_WIDTH( 8 ),
    .CASE4( 4'h3 ),
    .din4_WIDTH( 8 ),
    .CASE5( 4'h4 ),
    .din5_WIDTH( 8 ),
    .CASE6( 4'h5 ),
    .din6_WIDTH( 8 ),
    .CASE7( 4'h6 ),
    .din7_WIDTH( 8 ),
    .CASE8( 4'h7 ),
    .din8_WIDTH( 8 ),
    .CASE9( 4'h8 ),
    .din9_WIDTH( 8 ),
    .CASE10( 4'h9 ),
    .din10_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
sparsemux_23_4_8_1_1_U218(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0),
    .din2(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0),
    .din3(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0),
    .din4(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0),
    .din5(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0),
    .din6(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0),
    .din7(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0),
    .din8(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0),
    .din9(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0),
    .din10(p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0),
    .def(tmp_6_fu_2027_p23),
    .sel(trunc_ln123_reg_2753_pp0_iter12_reg),
    .dout(tmp_6_fu_2027_p25)
);

LeNet_wrapper_sparsemux_23_4_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'hA ),
    .din0_WIDTH( 8 ),
    .CASE1( 4'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 4'h1 ),
    .din2_WIDTH( 8 ),
    .CASE3( 4'h2 ),
    .din3_WIDTH( 8 ),
    .CASE4( 4'h3 ),
    .din4_WIDTH( 8 ),
    .CASE5( 4'h4 ),
    .din5_WIDTH( 8 ),
    .CASE6( 4'h5 ),
    .din6_WIDTH( 8 ),
    .CASE7( 4'h6 ),
    .din7_WIDTH( 8 ),
    .CASE8( 4'h7 ),
    .din8_WIDTH( 8 ),
    .CASE9( 4'h8 ),
    .din9_WIDTH( 8 ),
    .CASE10( 4'h9 ),
    .din10_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
sparsemux_23_4_8_1_1_U219(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0),
    .din2(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0),
    .din3(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0),
    .din4(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0),
    .din5(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0),
    .din6(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_q0),
    .din7(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_q0),
    .din8(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_q0),
    .din9(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0),
    .din10(p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0),
    .def(tmp_7_fu_2082_p23),
    .sel(trunc_ln123_reg_2753_pp0_iter12_reg),
    .dout(tmp_7_fu_2082_p25)
);

LeNet_wrapper_sparsemux_23_4_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h3 ),
    .din0_WIDTH( 8 ),
    .CASE1( 4'h4 ),
    .din1_WIDTH( 8 ),
    .CASE2( 4'h5 ),
    .din2_WIDTH( 8 ),
    .CASE3( 4'h6 ),
    .din3_WIDTH( 8 ),
    .CASE4( 4'h7 ),
    .din4_WIDTH( 8 ),
    .CASE5( 4'h8 ),
    .din5_WIDTH( 8 ),
    .CASE6( 4'h9 ),
    .din6_WIDTH( 8 ),
    .CASE7( 4'hA ),
    .din7_WIDTH( 8 ),
    .CASE8( 4'h0 ),
    .din8_WIDTH( 8 ),
    .CASE9( 4'h1 ),
    .din9_WIDTH( 8 ),
    .CASE10( 4'h2 ),
    .din10_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
sparsemux_23_4_8_1_1_U220(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0),
    .din2(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0),
    .din3(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0),
    .din4(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0),
    .din5(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0),
    .din6(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0),
    .din7(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0),
    .din8(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0),
    .din9(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0),
    .din10(p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0),
    .def(tmp_8_fu_2137_p23),
    .sel(trunc_ln123_reg_2753_pp0_iter12_reg),
    .dout(tmp_8_fu_2137_p25)
);

LeNet_wrapper_sparsemux_23_4_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h3 ),
    .din0_WIDTH( 8 ),
    .CASE1( 4'h4 ),
    .din1_WIDTH( 8 ),
    .CASE2( 4'h5 ),
    .din2_WIDTH( 8 ),
    .CASE3( 4'h6 ),
    .din3_WIDTH( 8 ),
    .CASE4( 4'h7 ),
    .din4_WIDTH( 8 ),
    .CASE5( 4'h8 ),
    .din5_WIDTH( 8 ),
    .CASE6( 4'h9 ),
    .din6_WIDTH( 8 ),
    .CASE7( 4'hA ),
    .din7_WIDTH( 8 ),
    .CASE8( 4'h0 ),
    .din8_WIDTH( 8 ),
    .CASE9( 4'h1 ),
    .din9_WIDTH( 8 ),
    .CASE10( 4'h2 ),
    .din10_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
sparsemux_23_4_8_1_1_U221(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0),
    .din2(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0),
    .din3(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0),
    .din4(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0),
    .din5(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0),
    .din6(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_q0),
    .din7(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_q0),
    .din8(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_q0),
    .din9(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0),
    .din10(p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0),
    .def(tmp_9_fu_2188_p23),
    .sel(trunc_ln123_reg_2753_pp0_iter12_reg),
    .dout(tmp_9_fu_2188_p25)
);

LeNet_wrapper_sparsemux_23_4_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h8 ),
    .din0_WIDTH( 8 ),
    .CASE1( 4'h9 ),
    .din1_WIDTH( 8 ),
    .CASE2( 4'hA ),
    .din2_WIDTH( 8 ),
    .CASE3( 4'h0 ),
    .din3_WIDTH( 8 ),
    .CASE4( 4'h1 ),
    .din4_WIDTH( 8 ),
    .CASE5( 4'h2 ),
    .din5_WIDTH( 8 ),
    .CASE6( 4'h3 ),
    .din6_WIDTH( 8 ),
    .CASE7( 4'h4 ),
    .din7_WIDTH( 8 ),
    .CASE8( 4'h5 ),
    .din8_WIDTH( 8 ),
    .CASE9( 4'h6 ),
    .din9_WIDTH( 8 ),
    .CASE10( 4'h7 ),
    .din10_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
sparsemux_23_4_8_1_1_U222(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0),
    .din2(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0),
    .din3(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0),
    .din4(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0),
    .din5(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0),
    .din6(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0),
    .din7(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0),
    .din8(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0),
    .din9(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0),
    .din10(p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0),
    .def(tmp_s_fu_2239_p23),
    .sel(trunc_ln123_reg_2753_pp0_iter12_reg),
    .dout(tmp_s_fu_2239_p25)
);

LeNet_wrapper_sparsemux_23_4_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h8 ),
    .din0_WIDTH( 8 ),
    .CASE1( 4'h9 ),
    .din1_WIDTH( 8 ),
    .CASE2( 4'hA ),
    .din2_WIDTH( 8 ),
    .CASE3( 4'h0 ),
    .din3_WIDTH( 8 ),
    .CASE4( 4'h1 ),
    .din4_WIDTH( 8 ),
    .CASE5( 4'h2 ),
    .din5_WIDTH( 8 ),
    .CASE6( 4'h3 ),
    .din6_WIDTH( 8 ),
    .CASE7( 4'h4 ),
    .din7_WIDTH( 8 ),
    .CASE8( 4'h5 ),
    .din8_WIDTH( 8 ),
    .CASE9( 4'h6 ),
    .din9_WIDTH( 8 ),
    .CASE10( 4'h7 ),
    .din10_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
sparsemux_23_4_8_1_1_U223(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0),
    .din2(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0),
    .din3(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0),
    .din4(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0),
    .din5(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0),
    .din6(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_q0),
    .din7(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_q0),
    .din8(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_q0),
    .din9(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0),
    .din10(p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0),
    .def(tmp_1_fu_2290_p23),
    .sel(trunc_ln123_reg_2753_pp0_iter12_reg),
    .dout(tmp_1_fu_2290_p25)
);

LeNet_wrapper_sparsemux_23_4_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 4'h3 ),
    .din1_WIDTH( 8 ),
    .CASE2( 4'h4 ),
    .din2_WIDTH( 8 ),
    .CASE3( 4'h5 ),
    .din3_WIDTH( 8 ),
    .CASE4( 4'h6 ),
    .din4_WIDTH( 8 ),
    .CASE5( 4'h7 ),
    .din5_WIDTH( 8 ),
    .CASE6( 4'h8 ),
    .din6_WIDTH( 8 ),
    .CASE7( 4'h9 ),
    .din7_WIDTH( 8 ),
    .CASE8( 4'hA ),
    .din8_WIDTH( 8 ),
    .CASE9( 4'h0 ),
    .din9_WIDTH( 8 ),
    .CASE10( 4'h1 ),
    .din10_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
sparsemux_23_4_8_1_1_U224(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0),
    .din2(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0),
    .din3(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0),
    .din4(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0),
    .din5(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0),
    .din6(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0),
    .din7(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0),
    .din8(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0),
    .din9(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0),
    .din10(p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0),
    .def(tmp_2_fu_2341_p23),
    .sel(trunc_ln123_reg_2753_pp0_iter12_reg),
    .dout(tmp_2_fu_2341_p25)
);

LeNet_wrapper_sparsemux_23_4_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 4'h3 ),
    .din1_WIDTH( 8 ),
    .CASE2( 4'h4 ),
    .din2_WIDTH( 8 ),
    .CASE3( 4'h5 ),
    .din3_WIDTH( 8 ),
    .CASE4( 4'h6 ),
    .din4_WIDTH( 8 ),
    .CASE5( 4'h7 ),
    .din5_WIDTH( 8 ),
    .CASE6( 4'h8 ),
    .din6_WIDTH( 8 ),
    .CASE7( 4'h9 ),
    .din7_WIDTH( 8 ),
    .CASE8( 4'hA ),
    .din8_WIDTH( 8 ),
    .CASE9( 4'h0 ),
    .din9_WIDTH( 8 ),
    .CASE10( 4'h1 ),
    .din10_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
sparsemux_23_4_8_1_1_U225(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0),
    .din2(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0),
    .din3(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0),
    .din4(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0),
    .din5(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0),
    .din6(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_q0),
    .din7(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_q0),
    .din8(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_q0),
    .din9(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0),
    .din10(p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0),
    .def(tmp_10_fu_2396_p23),
    .sel(trunc_ln123_reg_2753_pp0_iter12_reg),
    .dout(tmp_10_fu_2396_p25)
);

LeNet_wrapper_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U226(
    .din0(tmp_5_reg_3450_pp0_iter14_reg),
    .din1(tmp_4_reg_3445_pp0_iter14_reg),
    .dout(mul_ln127_1_fu_2469_p2)
);

LeNet_wrapper_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U227(
    .din0(tmp_1_reg_3480_pp0_iter14_reg),
    .din1(tmp_s_reg_3475_pp0_iter14_reg),
    .dout(mul_ln127_4_fu_2485_p2)
);

LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 19 ))
am_addmul_7ns_8ns_10ns_19_4_1_U228(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2597_p0),
    .din1(grp_fu_2597_p1),
    .din2(grp_fu_2597_p2),
    .ce(grp_fu_2597_ce),
    .dout(grp_fu_2597_p3)
);

LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 17 ))
am_addmul_7ns_7ns_9ns_17_4_1_U229(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2606_p0),
    .din1(grp_fu_2606_p1),
    .din2(grp_fu_2606_p2),
    .ce(grp_fu_2606_ce),
    .dout(grp_fu_2606_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U230(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_7_fu_2082_p25),
    .din1(tmp_6_fu_2027_p25),
    .din2(mul_ln127_1_fu_2469_p2),
    .ce(grp_fu_2615_ce),
    .dout(grp_fu_2615_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U231(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_10_fu_2396_p25),
    .din1(tmp_2_fu_2341_p25),
    .din2(mul_ln127_4_fu_2485_p2),
    .ce(grp_fu_2623_ce),
    .dout(grp_fu_2623_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U232(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_3_reg_3440),
    .din1(tmp_reg_3435),
    .din2(grp_fu_2615_p3),
    .ce(grp_fu_2631_ce),
    .dout(grp_fu_2631_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U233(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_9_reg_3470),
    .din1(tmp_8_reg_3465),
    .din2(grp_fu_2623_p3),
    .ce(grp_fu_2640_ce),
    .dout(grp_fu_2640_p3)
);

LeNet_wrapper_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ib_fu_176 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter10 == 1'b1)) begin
            ib_fu_176 <= select_ln121_2_fu_1482_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            ic_fu_172 <= 7'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_1386_p2 == 1'd0))) begin
            ic_fu_172 <= add_ln124_fu_1420_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_180 <= 39'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln121_fu_1386_p2 == 1'd0))) begin
            indvar_flatten6_fu_180 <= add_ln121_1_fu_1391_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            sum_fu_168 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter18 == 1'b1)) begin
            sum_fu_168 <= sum_1_fu_2520_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln123_1_reg_2710 <= add_ln123_1_fu_1448_p2;
        add_ln123_reg_2726 <= add_ln123_fu_1493_p2;
        add_ln127_4_reg_3535 <= add_ln127_4_fu_2501_p2;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln124_1_reg_2700_pp0_iter10_reg <= icmp_ln124_1_reg_2700_pp0_iter9_reg;
        icmp_ln124_1_reg_2700_pp0_iter11_reg <= icmp_ln124_1_reg_2700_pp0_iter10_reg;
        icmp_ln124_1_reg_2700_pp0_iter12_reg <= icmp_ln124_1_reg_2700_pp0_iter11_reg;
        icmp_ln124_1_reg_2700_pp0_iter13_reg <= icmp_ln124_1_reg_2700_pp0_iter12_reg;
        icmp_ln124_1_reg_2700_pp0_iter14_reg <= icmp_ln124_1_reg_2700_pp0_iter13_reg;
        icmp_ln124_1_reg_2700_pp0_iter15_reg <= icmp_ln124_1_reg_2700_pp0_iter14_reg;
        icmp_ln124_1_reg_2700_pp0_iter16_reg <= icmp_ln124_1_reg_2700_pp0_iter15_reg;
        icmp_ln124_1_reg_2700_pp0_iter17_reg <= icmp_ln124_1_reg_2700_pp0_iter16_reg;
        icmp_ln124_1_reg_2700_pp0_iter18_reg <= icmp_ln124_1_reg_2700_pp0_iter17_reg;
        icmp_ln124_1_reg_2700_pp0_iter2_reg <= icmp_ln124_1_reg_2700;
        icmp_ln124_1_reg_2700_pp0_iter3_reg <= icmp_ln124_1_reg_2700_pp0_iter2_reg;
        icmp_ln124_1_reg_2700_pp0_iter4_reg <= icmp_ln124_1_reg_2700_pp0_iter3_reg;
        icmp_ln124_1_reg_2700_pp0_iter5_reg <= icmp_ln124_1_reg_2700_pp0_iter4_reg;
        icmp_ln124_1_reg_2700_pp0_iter6_reg <= icmp_ln124_1_reg_2700_pp0_iter5_reg;
        icmp_ln124_1_reg_2700_pp0_iter7_reg <= icmp_ln124_1_reg_2700_pp0_iter6_reg;
        icmp_ln124_1_reg_2700_pp0_iter8_reg <= icmp_ln124_1_reg_2700_pp0_iter7_reg;
        icmp_ln124_1_reg_2700_pp0_iter9_reg <= icmp_ln124_1_reg_2700_pp0_iter8_reg;
        icmp_ln124_reg_2686_pp0_iter10_reg <= icmp_ln124_reg_2686_pp0_iter9_reg;
        icmp_ln124_reg_2686_pp0_iter11_reg <= icmp_ln124_reg_2686_pp0_iter10_reg;
        icmp_ln124_reg_2686_pp0_iter12_reg <= icmp_ln124_reg_2686_pp0_iter11_reg;
        icmp_ln124_reg_2686_pp0_iter13_reg <= icmp_ln124_reg_2686_pp0_iter12_reg;
        icmp_ln124_reg_2686_pp0_iter14_reg <= icmp_ln124_reg_2686_pp0_iter13_reg;
        icmp_ln124_reg_2686_pp0_iter15_reg <= icmp_ln124_reg_2686_pp0_iter14_reg;
        icmp_ln124_reg_2686_pp0_iter16_reg <= icmp_ln124_reg_2686_pp0_iter15_reg;
        icmp_ln124_reg_2686_pp0_iter17_reg <= icmp_ln124_reg_2686_pp0_iter16_reg;
        icmp_ln124_reg_2686_pp0_iter2_reg <= icmp_ln124_reg_2686;
        icmp_ln124_reg_2686_pp0_iter3_reg <= icmp_ln124_reg_2686_pp0_iter2_reg;
        icmp_ln124_reg_2686_pp0_iter4_reg <= icmp_ln124_reg_2686_pp0_iter3_reg;
        icmp_ln124_reg_2686_pp0_iter5_reg <= icmp_ln124_reg_2686_pp0_iter4_reg;
        icmp_ln124_reg_2686_pp0_iter6_reg <= icmp_ln124_reg_2686_pp0_iter5_reg;
        icmp_ln124_reg_2686_pp0_iter7_reg <= icmp_ln124_reg_2686_pp0_iter6_reg;
        icmp_ln124_reg_2686_pp0_iter8_reg <= icmp_ln124_reg_2686_pp0_iter7_reg;
        icmp_ln124_reg_2686_pp0_iter9_reg <= icmp_ln124_reg_2686_pp0_iter8_reg;
        mul_ln127_6_reg_2743 <= mul_ln127_6_fu_1547_p2;
        select_ln121_reg_2692_pp0_iter2_reg <= select_ln121_reg_2692;
        select_ln121_reg_2692_pp0_iter3_reg <= select_ln121_reg_2692_pp0_iter2_reg;
        select_ln121_reg_2692_pp0_iter4_reg <= select_ln121_reg_2692_pp0_iter3_reg;
        select_ln121_reg_2692_pp0_iter5_reg <= select_ln121_reg_2692_pp0_iter4_reg;
        select_ln121_reg_2692_pp0_iter6_reg <= select_ln121_reg_2692_pp0_iter5_reg;
        select_ln121_reg_2692_pp0_iter7_reg <= select_ln121_reg_2692_pp0_iter6_reg;
        select_ln121_reg_2692_pp0_iter8_reg <= select_ln121_reg_2692_pp0_iter7_reg;
        tmp_11_reg_2715 <= {{mul_ln123_fu_1457_p2[14:11]}};
        tmp_11_reg_2715_pp0_iter10_reg <= tmp_11_reg_2715;
        tmp_11_reg_2715_pp0_iter11_reg <= tmp_11_reg_2715_pp0_iter10_reg;
        tmp_13_reg_2731 <= {{mul_ln127_8_fu_1507_p2[16:12]}};
        tmp_13_reg_2731_pp0_iter11_reg <= tmp_13_reg_2731;
        tmp_15_reg_2737 <= {{mul_ln127_10_fu_1526_p2[18:13]}};
        tmp_15_reg_2737_pp0_iter11_reg <= tmp_15_reg_2737;
        tmp_16_reg_2769 <= {{mul_ln127_11_fu_1563_p2[18:13]}};
        tmp_17_reg_3540 <= sum_1_fu_2520_p2[32'd23];
        tmp_1_reg_3480 <= tmp_1_fu_2290_p25;
        tmp_1_reg_3480_pp0_iter14_reg <= tmp_1_reg_3480;
        tmp_3_reg_3440 <= tmp_3_fu_1874_p25;
        tmp_4_reg_3445 <= tmp_4_fu_1925_p25;
        tmp_4_reg_3445_pp0_iter14_reg <= tmp_4_reg_3445;
        tmp_5_reg_3450 <= tmp_5_fu_1976_p25;
        tmp_5_reg_3450_pp0_iter14_reg <= tmp_5_reg_3450;
        tmp_8_reg_3465 <= tmp_8_fu_2137_p25;
        tmp_9_reg_3470 <= tmp_9_fu_2188_p25;
        tmp_reg_3435 <= tmp_fu_1823_p25;
        tmp_s_reg_3475 <= tmp_s_fu_2239_p25;
        tmp_s_reg_3475_pp0_iter14_reg <= tmp_s_reg_3475;
        trunc_ln123_reg_2753 <= trunc_ln123_fu_1552_p1;
        trunc_ln123_reg_2753_pp0_iter12_reg <= trunc_ln123_reg_2753;
        trunc_ln127_reg_2721 <= trunc_ln127_fu_1489_p1;
        trunc_ln130_3_reg_3545 <= {{sub_ln130_fu_2534_p2[23:7]}};
        trunc_ln130_4_reg_3550 <= {{sum_1_fu_2520_p2[23:7]}};
        zext_ln124_reg_2704[6 : 0] <= zext_ln124_fu_1442_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln124_1_reg_2700 <= icmp_ln124_1_fu_1426_p2;
        icmp_ln124_reg_2686 <= icmp_ln124_fu_1400_p2;
        select_ln121_reg_2692 <= select_ln121_fu_1406_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln121_fu_1386_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln124_1_reg_2700_pp0_iter18_reg == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        connect_5_blk_n = connect_5_full_n;
    end else begin
        connect_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln124_1_reg_2700_pp0_iter18_reg == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        connect_5_write = 1'b1;
    end else begin
        connect_5_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1414_ce = 1'b1;
    end else begin
        grp_fu_1414_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2597_ce = 1'b1;
    end else begin
        grp_fu_2597_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2606_ce = 1'b1;
    end else begin
        grp_fu_2606_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2615_ce = 1'b1;
    end else begin
        grp_fu_2615_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2623_ce = 1'b1;
    end else begin
        grp_fu_2623_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2631_ce = 1'b1;
    end else begin
        grp_fu_2631_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2640_ce = 1'b1;
    end else begin
        grp_fu_2640_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd1)) begin
            p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 = zext_ln127_4_fu_1786_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd7)) begin
            p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 = zext_ln127_3_fu_1749_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd2)) begin
            p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 = zext_ln127_2_fu_1710_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd9)) begin
            p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 = zext_ln127_1_fu_1664_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd4)) begin
            p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 = zext_ln127_fu_1625_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd10)) begin
            p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 = zext_ln123_fu_1579_p1;
        end else begin
            p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 = 'bx;
        end
    end else begin
        p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce0 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd1)) begin
            p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 = zext_ln127_21_fu_1808_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd7)) begin
            p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 = zext_ln127_18_fu_1771_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd2)) begin
            p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 = zext_ln127_15_fu_1734_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd9)) begin
            p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 = zext_ln127_12_fu_1686_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd4)) begin
            p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 = zext_ln127_9_fu_1649_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd10)) begin
            p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 = zext_ln127_6_fu_1601_p1;
        end else begin
            p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 = 'bx;
        end
    end else begin
        p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0 = 1'b1;
    end else begin
        p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd10)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 = zext_ln127_4_fu_1786_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd5)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 = zext_ln127_3_fu_1749_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 = zext_ln127_2_fu_1710_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd7)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 = zext_ln127_1_fu_1664_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 = zext_ln127_fu_1625_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd8)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 = zext_ln123_fu_1579_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd9)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 = zext_ln127_4_fu_1786_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd4)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 = zext_ln127_3_fu_1749_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd10)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 = zext_ln127_2_fu_1710_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd6)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 = zext_ln127_1_fu_1664_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 = zext_ln127_fu_1625_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd7)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 = zext_ln123_fu_1579_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd8)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 = zext_ln127_4_fu_1786_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 = zext_ln127_3_fu_1749_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd9)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 = zext_ln127_2_fu_1710_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd5)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 = zext_ln127_1_fu_1664_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 = zext_ln127_fu_1625_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd6)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 = zext_ln123_fu_1579_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd7)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 = zext_ln127_4_fu_1786_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 = zext_ln127_3_fu_1749_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd8)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 = zext_ln127_2_fu_1710_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd4)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 = zext_ln127_1_fu_1664_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd10)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 = zext_ln127_fu_1625_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd5)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 = zext_ln123_fu_1579_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd6)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 = zext_ln127_4_fu_1786_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 = zext_ln127_3_fu_1749_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd7)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 = zext_ln127_2_fu_1710_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 = zext_ln127_1_fu_1664_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd9)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 = zext_ln127_fu_1625_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd4)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 = zext_ln123_fu_1579_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd5)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 = zext_ln127_4_fu_1786_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 = zext_ln127_3_fu_1749_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd6)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 = zext_ln127_2_fu_1710_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 = zext_ln127_1_fu_1664_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd8)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 = zext_ln127_fu_1625_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 = zext_ln123_fu_1579_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd4)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 = zext_ln127_4_fu_1786_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd10)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 = zext_ln127_3_fu_1749_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd5)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 = zext_ln127_2_fu_1710_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 = zext_ln127_1_fu_1664_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd7)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 = zext_ln127_fu_1625_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 = zext_ln123_fu_1579_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 = zext_ln127_4_fu_1786_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd9)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 = zext_ln127_3_fu_1749_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd4)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 = zext_ln127_2_fu_1710_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 = zext_ln127_1_fu_1664_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd6)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 = zext_ln127_fu_1625_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 = zext_ln123_fu_1579_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 = zext_ln127_4_fu_1786_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd8)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 = zext_ln127_3_fu_1749_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 = zext_ln127_2_fu_1710_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd10)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 = zext_ln127_1_fu_1664_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd5)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 = zext_ln127_fu_1625_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 = zext_ln123_fu_1579_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 = zext_ln127_4_fu_1786_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd6)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 = zext_ln127_3_fu_1749_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 = zext_ln127_2_fu_1710_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd8)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 = zext_ln127_1_fu_1664_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 = zext_ln127_fu_1625_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd9)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 = zext_ln123_fu_1579_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd10)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 = zext_ln127_21_fu_1808_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd5)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 = zext_ln127_18_fu_1771_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 = zext_ln127_15_fu_1734_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd7)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 = zext_ln127_12_fu_1686_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 = zext_ln127_9_fu_1649_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd8)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 = zext_ln127_6_fu_1601_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd9)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 = zext_ln127_21_fu_1808_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd4)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 = zext_ln127_18_fu_1771_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd10)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 = zext_ln127_15_fu_1734_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd6)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 = zext_ln127_12_fu_1686_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 = zext_ln127_9_fu_1649_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd7)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 = zext_ln127_6_fu_1601_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd8)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 = zext_ln127_21_fu_1808_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 = zext_ln127_18_fu_1771_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd9)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 = zext_ln127_15_fu_1734_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd5)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 = zext_ln127_12_fu_1686_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 = zext_ln127_9_fu_1649_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd6)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 = zext_ln127_6_fu_1601_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd7)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 = zext_ln127_21_fu_1808_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 = zext_ln127_18_fu_1771_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd8)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 = zext_ln127_15_fu_1734_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd4)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 = zext_ln127_12_fu_1686_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd10)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 = zext_ln127_9_fu_1649_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd5)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 = zext_ln127_6_fu_1601_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd6)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 = zext_ln127_21_fu_1808_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 = zext_ln127_18_fu_1771_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd7)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 = zext_ln127_15_fu_1734_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 = zext_ln127_12_fu_1686_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd9)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 = zext_ln127_9_fu_1649_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd4)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 = zext_ln127_6_fu_1601_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd5)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 = zext_ln127_21_fu_1808_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 = zext_ln127_18_fu_1771_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd6)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 = zext_ln127_15_fu_1734_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 = zext_ln127_12_fu_1686_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd8)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 = zext_ln127_9_fu_1649_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 = zext_ln127_6_fu_1601_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd4)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 = zext_ln127_21_fu_1808_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd10)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 = zext_ln127_18_fu_1771_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd5)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 = zext_ln127_15_fu_1734_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 = zext_ln127_12_fu_1686_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd7)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 = zext_ln127_9_fu_1649_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 = zext_ln127_6_fu_1601_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 = zext_ln127_21_fu_1808_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd9)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 = zext_ln127_18_fu_1771_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd4)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 = zext_ln127_15_fu_1734_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 = zext_ln127_12_fu_1686_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd6)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 = zext_ln127_9_fu_1649_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 = zext_ln127_6_fu_1601_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 = zext_ln127_21_fu_1808_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd8)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 = zext_ln127_18_fu_1771_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 = zext_ln127_15_fu_1734_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd10)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 = zext_ln127_12_fu_1686_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd5)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 = zext_ln127_9_fu_1649_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 = zext_ln127_6_fu_1601_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln123_reg_2753 == 4'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 = zext_ln127_21_fu_1808_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd6)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 = zext_ln127_18_fu_1771_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 = zext_ln127_15_fu_1734_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd8)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 = zext_ln127_12_fu_1686_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 = zext_ln127_9_fu_1649_p1;
        end else if ((trunc_ln123_reg_2753 == 4'd9)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 = zext_ln127_6_fu_1601_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (trunc_ln123_reg_2753 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln121_1_fu_1391_p2 = (indvar_flatten6_fu_180 + 39'd1);

assign add_ln121_fu_1476_p2 = (ib_fu_176 + 32'd1);

assign add_ln123_1_fu_1448_p2 = ($signed(zext_ln124_1_fu_1445_p1) + $signed(9'd333));

assign add_ln123_3_fu_1498_p2 = ($signed(zext_ln124_reg_2704) + $signed(8'd166));

assign add_ln123_fu_1493_p2 = ($signed(zext_ln124_reg_2704) + $signed(8'd160));

assign add_ln124_fu_1420_p2 = (select_ln121_fu_1406_p3 + 7'd1);

assign add_ln127_10_fu_1803_p2 = (mul_ln127_6_reg_2743 + zext_ln127_20_fu_1800_p1);

assign add_ln127_4_fu_2501_p2 = ($signed(sext_ln127_19_fu_2498_p1) + $signed(sext_ln127_18_fu_2495_p1));

assign add_ln127_5_fu_1596_p2 = (mul_ln127_6_reg_2743 + zext_ln127_5_fu_1593_p1);

assign add_ln127_6_fu_1644_p2 = (mul_ln127_6_reg_2743 + zext_ln127_8_fu_1640_p1);

assign add_ln127_7_fu_1681_p2 = (mul_ln127_6_reg_2743 + zext_ln127_11_fu_1678_p1);

assign add_ln127_8_fu_1729_p2 = (mul_ln127_6_reg_2743 + zext_ln127_14_fu_1725_p1);

assign add_ln127_9_fu_1766_p2 = (mul_ln127_6_reg_2743 + zext_ln127_17_fu_1763_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage0_iter19));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage0_iter19));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage0_iter19));
end

always @ (*) begin
    ap_block_state20_pp0_stage0_iter19 = ((icmp_ln124_1_reg_2700_pp0_iter18_reg == 1'd1) & (connect_5_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign connect_5_din = $signed(output_data_fu_2585_p3);

assign grp_fu_1414_p1 = 7'd11;

assign grp_fu_2597_p0 = zext_ln124_1_fu_1445_p1;

assign grp_fu_2597_p1 = 9'd250;

assign grp_fu_2597_p2 = 19'd745;

assign grp_fu_2606_p0 = grp_fu_2606_p00;

assign grp_fu_2606_p00 = select_ln121_reg_2692_pp0_iter8_reg;

assign grp_fu_2606_p1 = 8'd83;

assign grp_fu_2606_p2 = 17'd373;

assign icmp_ln121_fu_1386_p2 = ((indvar_flatten6_fu_180 == bound4) ? 1'b1 : 1'b0);

assign icmp_ln124_1_fu_1426_p2 = ((add_ln124_fu_1420_p2 == 7'd83) ? 1'b1 : 1'b0);

assign icmp_ln124_fu_1400_p2 = ((ic_fu_172 == 7'd83) ? 1'b1 : 1'b0);

assign mul_ln123_fu_1457_p0 = mul_ln123_fu_1457_p00;

assign mul_ln123_fu_1457_p00 = select_ln121_reg_2692_pp0_iter8_reg;

assign mul_ln123_fu_1457_p1 = 15'd187;

assign mul_ln127_10_fu_1526_p0 = mul_ln127_10_fu_1526_p00;

assign mul_ln127_10_fu_1526_p00 = add_ln123_1_reg_2710;

assign mul_ln127_10_fu_1526_p1 = 19'd745;

assign mul_ln127_11_fu_1563_p0 = mul_ln127_11_fu_1563_p00;

assign mul_ln127_11_fu_1563_p00 = $unsigned(sext_ln127_21_fu_1556_p1);

assign mul_ln127_11_fu_1563_p1 = 19'd745;

assign mul_ln127_6_fu_1547_p1 = 12'd46;

assign mul_ln127_8_fu_1507_p0 = mul_ln127_8_fu_1507_p00;

assign mul_ln127_8_fu_1507_p00 = add_ln123_3_fu_1498_p2;

assign mul_ln127_8_fu_1507_p1 = 17'd373;

assign output_data_fu_2585_p3 = ((tmp_17_reg_3540[0:0] == 1'b1) ? sub_ln130_1_fu_2572_p2 : zext_ln130_1_fu_2581_p1);

assign select_ln121_1_fu_2510_p3 = ((icmp_ln124_reg_2686_pp0_iter17_reg[0:0] == 1'b1) ? 24'd0 : sum_fu_168);

assign select_ln121_2_fu_1482_p3 = ((icmp_ln124_reg_2686_pp0_iter9_reg[0:0] == 1'b1) ? add_ln121_fu_1476_p2 : ib_fu_176);

assign select_ln121_fu_1406_p3 = ((icmp_ln124_fu_1400_p2[0:0] == 1'b1) ? 7'd0 : ic_fu_172);

assign sext_ln127_18_fu_2495_p1 = grp_fu_2631_p3;

assign sext_ln127_19_fu_2498_p1 = grp_fu_2640_p3;

assign sext_ln127_20_fu_2517_p1 = $signed(add_ln127_4_reg_3535);

assign sext_ln127_21_fu_1556_p1 = $signed(add_ln123_reg_2726);

assign sext_ln130_1_fu_2578_p1 = $signed(trunc_ln130_4_reg_3550);

assign sext_ln130_fu_2565_p1 = $signed(trunc_ln130_3_reg_3545);

assign sub_ln130_1_fu_2572_p2 = (26'd0 - zext_ln130_fu_2568_p1);

assign sub_ln130_fu_2534_p2 = (24'd0 - sum_1_fu_2520_p2);

assign sum_1_fu_2520_p2 = ($signed(select_ln121_1_fu_2510_p3) + $signed(sext_ln127_20_fu_2517_p1));

assign tmp_10_fu_2396_p23 = 'bx;

assign tmp_12_fu_1616_p1 = grp_fu_2606_p3;

assign tmp_12_fu_1616_p4 = {{tmp_12_fu_1616_p1[16:12]}};

assign tmp_14_fu_1701_p1 = grp_fu_2597_p3;

assign tmp_14_fu_1701_p4 = {{tmp_14_fu_1701_p1[18:13]}};

assign tmp_1_fu_2290_p23 = 'bx;

assign tmp_2_fu_2341_p23 = 'bx;

assign tmp_3_fu_1874_p23 = 'bx;

assign tmp_4_fu_1925_p23 = 'bx;

assign tmp_5_fu_1976_p23 = 'bx;

assign tmp_6_fu_2027_p23 = 'bx;

assign tmp_7_fu_2082_p23 = 'bx;

assign tmp_8_fu_2137_p23 = 'bx;

assign tmp_9_fu_2188_p23 = 'bx;

assign tmp_fu_1823_p23 = 'bx;

assign tmp_s_fu_2239_p23 = 'bx;

assign trunc_ln123_fu_1552_p1 = grp_fu_1414_p2[3:0];

assign trunc_ln127_fu_1489_p1 = select_ln121_2_fu_1482_p3[11:0];

assign zext_ln123_fu_1579_p1 = tmp_11_reg_2715_pp0_iter11_reg;

assign zext_ln124_1_fu_1445_p1 = select_ln121_reg_2692_pp0_iter8_reg;

assign zext_ln124_fu_1442_p1 = select_ln121_reg_2692_pp0_iter8_reg;

assign zext_ln127_11_fu_1678_p1 = tmp_13_reg_2731_pp0_iter11_reg;

assign zext_ln127_12_fu_1686_p1 = add_ln127_7_fu_1681_p2;

assign zext_ln127_14_fu_1725_p1 = tmp_14_fu_1701_p4;

assign zext_ln127_15_fu_1734_p1 = add_ln127_8_fu_1729_p2;

assign zext_ln127_17_fu_1763_p1 = tmp_15_reg_2737_pp0_iter11_reg;

assign zext_ln127_18_fu_1771_p1 = add_ln127_9_fu_1766_p2;

assign zext_ln127_1_fu_1664_p1 = tmp_13_reg_2731_pp0_iter11_reg;

assign zext_ln127_20_fu_1800_p1 = tmp_16_reg_2769;

assign zext_ln127_21_fu_1808_p1 = add_ln127_10_fu_1803_p2;

assign zext_ln127_2_fu_1710_p1 = tmp_14_fu_1701_p4;

assign zext_ln127_3_fu_1749_p1 = tmp_15_reg_2737_pp0_iter11_reg;

assign zext_ln127_4_fu_1786_p1 = tmp_16_reg_2769;

assign zext_ln127_5_fu_1593_p1 = tmp_11_reg_2715_pp0_iter11_reg;

assign zext_ln127_6_fu_1601_p1 = add_ln127_5_fu_1596_p2;

assign zext_ln127_8_fu_1640_p1 = tmp_12_fu_1616_p4;

assign zext_ln127_9_fu_1649_p1 = add_ln127_6_fu_1644_p2;

assign zext_ln127_fu_1625_p1 = tmp_12_fu_1616_p4;

assign zext_ln130_1_fu_2581_p1 = $unsigned(sext_ln130_1_fu_2578_p1);

assign zext_ln130_fu_2568_p1 = $unsigned(sext_ln130_fu_2565_p1);

always @ (posedge ap_clk) begin
    zext_ln124_reg_2704[7] <= 1'b0;
end

endmodule //LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3
