{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604012951445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604012951445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 20:09:11 2020 " "Processing started: Thu Oct 29 20:09:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604012951445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604012951445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula2910 -c aula2910 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula2910 -c aula2910" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604012951445 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604012952398 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "aula2910_qsys.qsys " "Elaborating Qsys system entity \"aula2910_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012952476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:13 Progress: Loading aula2910/aula2910_qsys.qsys " "2020.10.29.21:09:13 Progress: Loading aula2910/aula2910_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012953382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:13 Progress: Reading input file " "2020.10.29.21:09:13 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012953632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:13 Progress: Adding clk_avsb \[clock_source 13.0\] " "2020.10.29.21:09:13 Progress: Adding clk_avsb \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012953679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:13 Progress: Parameterizing module clk_avsb " "2020.10.29.21:09:13 Progress: Parameterizing module clk_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012953882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:13 Progress: Adding nios2_qsys_avsb \[altera_nios2_qsys 13.0\] " "2020.10.29.21:09:13 Progress: Adding nios2_qsys_avsb \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012953882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:14 Progress: Parameterizing module nios2_qsys_avsb " "2020.10.29.21:09:14 Progress: Parameterizing module nios2_qsys_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012954804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:14 Progress: Adding onchip_memory2_avsb \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2020.10.29.21:09:14 Progress: Adding onchip_memory2_avsb \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012954804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:14 Progress: Parameterizing module onchip_memory2_avsb " "2020.10.29.21:09:14 Progress: Parameterizing module onchip_memory2_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012954929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:14 Progress: Adding jtag_uart_avsb \[altera_avalon_jtag_uart 13.0.1.99.2\] " "2020.10.29.21:09:14 Progress: Adding jtag_uart_avsb \[altera_avalon_jtag_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012954929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:14 Progress: Parameterizing module jtag_uart_avsb " "2020.10.29.21:09:14 Progress: Parameterizing module jtag_uart_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012954991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:14 Progress: Adding SW_avsb \[altera_avalon_pio 13.0.1.99.2\] " "2020.10.29.21:09:14 Progress: Adding SW_avsb \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012954991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:15 Progress: Parameterizing module SW_avsb " "2020.10.29.21:09:15 Progress: Parameterizing module SW_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012955054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:15 Progress: Adding key_avsb \[altera_avalon_pio 13.0.1.99.2\] " "2020.10.29.21:09:15 Progress: Adding key_avsb \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012955054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:15 Progress: Parameterizing module key_avsb " "2020.10.29.21:09:15 Progress: Parameterizing module key_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012955054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:15 Progress: Adding ledr_avsb \[altera_avalon_pio 13.0.1.99.2\] " "2020.10.29.21:09:15 Progress: Adding ledr_avsb \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012955054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:15 Progress: Parameterizing module ledr_avsb " "2020.10.29.21:09:15 Progress: Parameterizing module ledr_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012955054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:15 Progress: Adding hex0_avsb \[altera_avalon_pio 13.0.1.99.2\] " "2020.10.29.21:09:15 Progress: Adding hex0_avsb \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012955054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:15 Progress: Parameterizing module hex0_avsb " "2020.10.29.21:09:15 Progress: Parameterizing module hex0_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012955054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:15 Progress: Building connections " "2020.10.29.21:09:15 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012955054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:15 Progress: Parameterizing connections " "2020.10.29.21:09:15 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012955429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:15 Progress: Validating " "2020.10.29.21:09:15 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012955445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:09:16 Progress: Done reading input file " "2020.10.29.21:09:16 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012956116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula2910_qsys.SW_avsb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Aula2910_qsys.SW_avsb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012956444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula2910_qsys.key_avsb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Aula2910_qsys.key_avsb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012956444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula2910_qsys: Generating aula2910_qsys \"aula2910_qsys\" for QUARTUS_SYNTH " "Aula2910_qsys: Generating aula2910_qsys \"aula2910_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012957194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 8 modules, 29 connections " "Pipeline_bridge_swap_transform: After transform: 8 modules, 29 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012957410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012957416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 17 modules, 56 connections " "Merlin_translator_transform: After transform: 17 modules, 56 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012958054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 34 modules, 140 connections " "Merlin_domain_transform: After transform: 34 modules, 140 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012958891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 43 modules, 167 connections " "Merlin_router_transform: After transform: 43 modules, 167 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012959141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 44 modules, 169 connections " "Reset_adaptation_transform: After transform: 44 modules, 169 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012959233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 61 modules, 215 connections " "Merlin_network_to_switch_transform: After transform: 61 modules, 215 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012959440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 61 modules, 215 connections " "Merlin_mm_transform: After transform: 61 modules, 215 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012959512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 62 modules, 218 connections " "Merlin_interrupt_mapper_transform: After transform: 62 modules, 218 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012959552 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960260 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960260 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960260 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960260 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960260 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960260 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960260 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960260 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960260 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960260 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960260 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960260 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960260 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960276 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960292 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960292 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: Starting RTL generation for module 'aula2910_qsys_nios2_qsys_avsb' " "Nios2_qsys_avsb: Starting RTL generation for module 'aula2910_qsys_nios2_qsys_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=aula2910_qsys_nios2_qsys_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0001_nios2_qsys_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0001_nios2_qsys_avsb_gen//aula2910_qsys_nios2_qsys_avsb_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Nios2_qsys_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=aula2910_qsys_nios2_qsys_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0001_nios2_qsys_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0001_nios2_qsys_avsb_gen//aula2910_qsys_nios2_qsys_avsb_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012960651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:09:21 (*) Starting Nios II generation " "Nios2_qsys_avsb: # 2020.10.29 20:09:21 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012965682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:09:21 (*)   Checking for plaintext license. " "Nios2_qsys_avsb: # 2020.10.29 20:09:21 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012965682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:09:21 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus " "Nios2_qsys_avsb: # 2020.10.29 20:09:21 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012965697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:09:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_avsb: # 2020.10.29 20:09:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012965697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:09:21 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_avsb: # 2020.10.29 20:09:21 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012965697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:09:21 (*)   Plaintext license not found. " "Nios2_qsys_avsb: # 2020.10.29 20:09:21 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012965697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:09:21 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_avsb: # 2020.10.29 20:09:21 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012965697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:09:21 (*)   Elaborating CPU configuration settings " "Nios2_qsys_avsb: # 2020.10.29 20:09:21 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012965697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:09:21 (*)   Creating all objects for CPU " "Nios2_qsys_avsb: # 2020.10.29 20:09:21 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012965697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:09:23 (*)   Generating RTL from CPU objects " "Nios2_qsys_avsb: # 2020.10.29 20:09:23 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012965697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:09:23 (*)   Creating plain-text RTL " "Nios2_qsys_avsb: # 2020.10.29 20:09:23 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012965697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:09:25 (*) Done Nios II generation " "Nios2_qsys_avsb: # 2020.10.29 20:09:25 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012965697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: Done RTL generation for module 'aula2910_qsys_nios2_qsys_avsb' " "Nios2_qsys_avsb: Done RTL generation for module 'aula2910_qsys_nios2_qsys_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012965697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: \"aula2910_qsys\" instantiated altera_nios2_qsys \"nios2_qsys_avsb\" " "Nios2_qsys_avsb: \"aula2910_qsys\" instantiated altera_nios2_qsys \"nios2_qsys_avsb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012965713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_avsb: Starting RTL generation for module 'aula2910_qsys_onchip_memory2_avsb' " "Onchip_memory2_avsb: Starting RTL generation for module 'aula2910_qsys_onchip_memory2_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012965729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=aula2910_qsys_onchip_memory2_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0002_onchip_memory2_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0002_onchip_memory2_avsb_gen//aula2910_qsys_onchip_memory2_avsb_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=aula2910_qsys_onchip_memory2_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0002_onchip_memory2_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0002_onchip_memory2_avsb_gen//aula2910_qsys_onchip_memory2_avsb_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012965729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_avsb: Done RTL generation for module 'aula2910_qsys_onchip_memory2_avsb' " "Onchip_memory2_avsb: Done RTL generation for module 'aula2910_qsys_onchip_memory2_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012966213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_avsb: \"aula2910_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_avsb\" " "Onchip_memory2_avsb: \"aula2910_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_avsb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012966244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avsb: Starting RTL generation for module 'aula2910_qsys_jtag_uart_avsb' " "Jtag_uart_avsb: Starting RTL generation for module 'aula2910_qsys_jtag_uart_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012966244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=aula2910_qsys_jtag_uart_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0003_jtag_uart_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0003_jtag_uart_avsb_gen//aula2910_qsys_jtag_uart_avsb_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=aula2910_qsys_jtag_uart_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0003_jtag_uart_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0003_jtag_uart_avsb_gen//aula2910_qsys_jtag_uart_avsb_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012966244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avsb: Done RTL generation for module 'aula2910_qsys_jtag_uart_avsb' " "Jtag_uart_avsb: Done RTL generation for module 'aula2910_qsys_jtag_uart_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012966666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avsb: \"aula2910_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_avsb\" " "Jtag_uart_avsb: \"aula2910_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_avsb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012966682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW_avsb: Starting RTL generation for module 'aula2910_qsys_SW_avsb' " "SW_avsb: Starting RTL generation for module 'aula2910_qsys_SW_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012966697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula2910_qsys_SW_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0004_SW_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0004_SW_avsb_gen//aula2910_qsys_SW_avsb_component_configuration.pl  --do_build_sim=0  \] " "SW_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula2910_qsys_SW_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0004_SW_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0004_SW_avsb_gen//aula2910_qsys_SW_avsb_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012966697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW_avsb: Done RTL generation for module 'aula2910_qsys_SW_avsb' " "SW_avsb: Done RTL generation for module 'aula2910_qsys_SW_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW_avsb: \"aula2910_qsys\" instantiated altera_avalon_pio \"SW_avsb\" " "SW_avsb: \"aula2910_qsys\" instantiated altera_avalon_pio \"SW_avsb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_avsb: Starting RTL generation for module 'aula2910_qsys_key_avsb' " "Key_avsb: Starting RTL generation for module 'aula2910_qsys_key_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula2910_qsys_key_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0005_key_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0005_key_avsb_gen//aula2910_qsys_key_avsb_component_configuration.pl  --do_build_sim=0  \] " "Key_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula2910_qsys_key_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0005_key_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0005_key_avsb_gen//aula2910_qsys_key_avsb_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_avsb: Done RTL generation for module 'aula2910_qsys_key_avsb' " "Key_avsb: Done RTL generation for module 'aula2910_qsys_key_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_avsb: \"aula2910_qsys\" instantiated altera_avalon_pio \"key_avsb\" " "Key_avsb: \"aula2910_qsys\" instantiated altera_avalon_pio \"key_avsb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr_avsb: Starting RTL generation for module 'aula2910_qsys_ledr_avsb' " "Ledr_avsb: Starting RTL generation for module 'aula2910_qsys_ledr_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula2910_qsys_ledr_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0006_ledr_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0006_ledr_avsb_gen//aula2910_qsys_ledr_avsb_component_configuration.pl  --do_build_sim=0  \] " "Ledr_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula2910_qsys_ledr_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0006_ledr_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0006_ledr_avsb_gen//aula2910_qsys_ledr_avsb_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr_avsb: Done RTL generation for module 'aula2910_qsys_ledr_avsb' " "Ledr_avsb: Done RTL generation for module 'aula2910_qsys_ledr_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr_avsb: \"aula2910_qsys\" instantiated altera_avalon_pio \"ledr_avsb\" " "Ledr_avsb: \"aula2910_qsys\" instantiated altera_avalon_pio \"ledr_avsb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0_avsb: Starting RTL generation for module 'aula2910_qsys_hex0_avsb' " "Hex0_avsb: Starting RTL generation for module 'aula2910_qsys_hex0_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula2910_qsys_hex0_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0007_hex0_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0007_hex0_avsb_gen//aula2910_qsys_hex0_avsb_component_configuration.pl  --do_build_sim=0  \] " "Hex0_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula2910_qsys_hex0_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0007_hex0_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_6694771214550596205.dir/0007_hex0_avsb_gen//aula2910_qsys_hex0_avsb_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0_avsb: Done RTL generation for module 'aula2910_qsys_hex0_avsb' " "Hex0_avsb: Done RTL generation for module 'aula2910_qsys_hex0_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0_avsb: \"aula2910_qsys\" instantiated altera_avalon_pio \"hex0_avsb\" " "Hex0_avsb: \"aula2910_qsys\" instantiated altera_avalon_pio \"hex0_avsb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb_instruction_master_translator: \"aula2910_qsys\" instantiated altera_merlin_master_translator \"nios2_qsys_avsb_instruction_master_translator\" " "Nios2_qsys_avsb_instruction_master_translator: \"aula2910_qsys\" instantiated altera_merlin_master_translator \"nios2_qsys_avsb_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb_jtag_debug_module_translator: \"aula2910_qsys\" instantiated altera_merlin_slave_translator \"nios2_qsys_avsb_jtag_debug_module_translator\" " "Nios2_qsys_avsb_jtag_debug_module_translator: \"aula2910_qsys\" instantiated altera_merlin_slave_translator \"nios2_qsys_avsb_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb_instruction_master_translator_avalon_universal_master_0_agent: \"aula2910_qsys\" instantiated altera_merlin_master_agent \"nios2_qsys_avsb_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_avsb_instruction_master_translator_avalon_universal_master_0_agent: \"aula2910_qsys\" instantiated altera_merlin_master_agent \"nios2_qsys_avsb_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"aula2910_qsys\" instantiated altera_merlin_slave_agent \"nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"aula2910_qsys\" instantiated altera_merlin_slave_agent \"nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"aula2910_qsys\" instantiated altera_avalon_sc_fifo \"nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"aula2910_qsys\" instantiated altera_avalon_sc_fifo \"nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"aula2910_qsys\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"aula2910_qsys\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"aula2910_qsys\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"aula2910_qsys\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"aula2910_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"aula2910_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"aula2910_qsys\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"aula2910_qsys\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012967979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"aula2910_qsys\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"aula2910_qsys\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012968025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"aula2910_qsys\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"aula2910_qsys\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012968041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"aula2910_qsys\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"aula2910_qsys\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012968088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012968088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"aula2910_qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"aula2910_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012968104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula2910_qsys: Done aula2910_qsys\" with 21 modules, 89 files, 1863646 bytes " "Aula2910_qsys: Done aula2910_qsys\" with 21 modules, 89 files, 1863646 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012968104 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "aula2910_qsys.qsys " "Finished elaborating Qsys system entity \"aula2910_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012969057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_sw_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_sw_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_SW_avsb " "Found entity 1: aula2910_qsys_SW_avsb" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_SW_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_SW_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_rsp_xbar_mux " "Found entity 1: aula2910_qsys_rsp_xbar_mux" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_rsp_xbar_mux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_rsp_xbar_demux " "Found entity 1: aula2910_qsys_rsp_xbar_demux" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_rsp_xbar_demux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_onchip_memory2_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_onchip_memory2_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_onchip_memory2_avsb " "Found entity 1: aula2910_qsys_onchip_memory2_avsb" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_onchip_memory2_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_onchip_memory2_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_test_bench " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_test_bench" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_test_bench.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_oci_test_bench " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_oci_test_bench" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_oci_test_bench.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v 21 21 " "Found 21 design units, including 21 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_register_bank_a_module " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_register_bank_a_module" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula2910_qsys_nios2_qsys_avsb_register_bank_b_module " "Found entity 2: aula2910_qsys_nios2_qsys_avsb_register_bank_b_module" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug " "Found entity 3: aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module " "Found entity 4: aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula2910_qsys_nios2_qsys_avsb_nios2_ocimem " "Found entity 5: aula2910_qsys_nios2_qsys_avsb_nios2_ocimem" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""} { "Info" "ISGN_ENTITY_NAME" "6 aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg " "Found entity 6: aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""} { "Info" "ISGN_ENTITY_NAME" "7 aula2910_qsys_nios2_qsys_avsb_nios2_oci_break " "Found entity 7: aula2910_qsys_nios2_qsys_avsb_nios2_oci_break" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""} { "Info" "ISGN_ENTITY_NAME" "8 aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk " "Found entity 8: aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""} { "Info" "ISGN_ENTITY_NAME" "9 aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk " "Found entity 9: aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""} { "Info" "ISGN_ENTITY_NAME" "10 aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace " "Found entity 10: aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""} { "Info" "ISGN_ENTITY_NAME" "11 aula2910_qsys_nios2_qsys_avsb_nios2_oci_td_mode " "Found entity 11: aula2910_qsys_nios2_qsys_avsb_nios2_oci_td_mode" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""} { "Info" "ISGN_ENTITY_NAME" "12 aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace " "Found entity 12: aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""} { "Info" "ISGN_ENTITY_NAME" "13 aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count " "Found entity 13: aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""} { "Info" "ISGN_ENTITY_NAME" "14 aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc " "Found entity 14: aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""} { "Info" "ISGN_ENTITY_NAME" "15 aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc " "Found entity 15: aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""} { "Info" "ISGN_ENTITY_NAME" "16 aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo " "Found entity 16: aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""} { "Info" "ISGN_ENTITY_NAME" "17 aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib " "Found entity 17: aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""} { "Info" "ISGN_ENTITY_NAME" "18 aula2910_qsys_nios2_qsys_avsb_nios2_oci_im " "Found entity 18: aula2910_qsys_nios2_qsys_avsb_nios2_oci_im" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""} { "Info" "ISGN_ENTITY_NAME" "19 aula2910_qsys_nios2_qsys_avsb_nios2_performance_monitors " "Found entity 19: aula2910_qsys_nios2_qsys_avsb_nios2_performance_monitors" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""} { "Info" "ISGN_ENTITY_NAME" "20 aula2910_qsys_nios2_qsys_avsb_nios2_oci " "Found entity 20: aula2910_qsys_nios2_qsys_avsb_nios2_oci" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""} { "Info" "ISGN_ENTITY_NAME" "21 aula2910_qsys_nios2_qsys_avsb " "Found entity 21: aula2910_qsys_nios2_qsys_avsb" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_ledr_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_ledr_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_ledr_avsb " "Found entity 1: aula2910_qsys_ledr_avsb" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_ledr_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_ledr_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_key_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_key_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_key_avsb " "Found entity 1: aula2910_qsys_key_avsb" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_key_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_key_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v 5 5 " "Found 5 design units, including 5 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_jtag_uart_avsb_sim_scfifo_w " "Found entity 1: aula2910_qsys_jtag_uart_avsb_sim_scfifo_w" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969166 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula2910_qsys_jtag_uart_avsb_scfifo_w " "Found entity 2: aula2910_qsys_jtag_uart_avsb_scfifo_w" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969166 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula2910_qsys_jtag_uart_avsb_sim_scfifo_r " "Found entity 3: aula2910_qsys_jtag_uart_avsb_sim_scfifo_r" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969166 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula2910_qsys_jtag_uart_avsb_scfifo_r " "Found entity 4: aula2910_qsys_jtag_uart_avsb_scfifo_r" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969166 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula2910_qsys_jtag_uart_avsb " "Found entity 5: aula2910_qsys_jtag_uart_avsb" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_irq_mapper " "Found entity 1: aula2910_qsys_irq_mapper" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_irq_mapper.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula2910_qsys_id_router.sv(48) " "Verilog HDL Declaration information at aula2910_qsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604012969182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula2910_qsys_id_router.sv(49) " "Verilog HDL Declaration information at aula2910_qsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604012969182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_id_router_default_decode " "Found entity 1: aula2910_qsys_id_router_default_decode" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969182 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula2910_qsys_id_router " "Found entity 2: aula2910_qsys_id_router" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_hex0_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_hex0_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_hex0_avsb " "Found entity 1: aula2910_qsys_hex0_avsb" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_hex0_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_hex0_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_cmd_xbar_mux " "Found entity 1: aula2910_qsys_cmd_xbar_mux" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_cmd_xbar_mux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_cmd_xbar_demux " "Found entity 1: aula2910_qsys_cmd_xbar_demux" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_cmd_xbar_demux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula2910_qsys_addr_router.sv(48) " "Verilog HDL Declaration information at aula2910_qsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604012969197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula2910_qsys_addr_router.sv(49) " "Verilog HDL Declaration information at aula2910_qsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604012969197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_addr_router_default_decode " "Found entity 1: aula2910_qsys_addr_router_default_decode" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969197 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula2910_qsys_addr_router " "Found entity 2: aula2910_qsys_addr_router" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "aula2910_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "aula2910_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "aula2910_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "aula2910_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "aula2910_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "aula2910_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "aula2910_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969244 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "aula2910_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula2910_qsys_sw_avsb_s1_translator-rtl " "Found design unit 1: aula2910_qsys_sw_avsb_s1_translator-rtl" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969760 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_sw_avsb_s1_translator " "Found entity 1: aula2910_qsys_sw_avsb_s1_translator" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula2910_qsys_onchip_memory2_avsb_s1_translator-rtl " "Found design unit 1: aula2910_qsys_onchip_memory2_avsb_s1_translator-rtl" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969775 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_onchip_memory2_avsb_s1_translator " "Found entity 1: aula2910_qsys_onchip_memory2_avsb_s1_translator" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator-rtl " "Found design unit 1: aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator-rtl" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969775 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula2910_qsys_nios2_qsys_avsb_instruction_master_translator-rtl " "Found design unit 1: aula2910_qsys_nios2_qsys_avsb_instruction_master_translator-rtl" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969775 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_instruction_master_translator " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_instruction_master_translator" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula2910_qsys_nios2_qsys_avsb_data_master_translator-rtl " "Found design unit 1: aula2910_qsys_nios2_qsys_avsb_data_master_translator-rtl" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969791 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_data_master_translator " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_data_master_translator" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula2910_qsys_ledr_avsb_s1_translator-rtl " "Found design unit 1: aula2910_qsys_ledr_avsb_s1_translator-rtl" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969791 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_ledr_avsb_s1_translator " "Found entity 1: aula2910_qsys_ledr_avsb_s1_translator" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator-rtl " "Found design unit 1: aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator-rtl" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969807 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator " "Found entity 1: aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/aula2910_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2910_qsys/synthesis/aula2910_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula2910_qsys-rtl " "Found design unit 1: aula2910_qsys-rtl" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969822 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys " "Found entity 1: aula2910_qsys" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2910.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula2910-c_aula2910 " "Found design unit 1: aula2910-c_aula2910" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969838 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula2910 " "Found entity 1: aula2910" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/aula2910_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/aula2910_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys " "Found entity 1: aula2910_qsys" {  } { { "db/ip/aula2910_qsys/aula2910_qsys.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/aula2910_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/aula2910_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/aula2910_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/aula2910_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969916 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/aula2910_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/aula2910_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/aula2910_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/aula2910_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/aula2910_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/aula2910_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012969994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012969994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/aula2910_qsys/submodules/altera_reset_controller.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/aula2910_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_sw_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_sw_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_SW_avsb " "Found entity 1: aula2910_qsys_SW_avsb" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_SW_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_SW_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula2910_qsys_addr_router.sv(48) " "Verilog HDL Declaration information at aula2910_qsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604012970025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula2910_qsys_addr_router.sv(49) " "Verilog HDL Declaration information at aula2910_qsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604012970025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_addr_router_default_decode " "Found entity 1: aula2910_qsys_addr_router_default_decode" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970041 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula2910_qsys_addr_router " "Found entity 2: aula2910_qsys_addr_router" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_cmd_xbar_demux " "Found entity 1: aula2910_qsys_cmd_xbar_demux" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_cmd_xbar_demux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_cmd_xbar_mux " "Found entity 1: aula2910_qsys_cmd_xbar_mux" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_cmd_xbar_mux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_hex0_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_hex0_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_hex0_avsb " "Found entity 1: aula2910_qsys_hex0_avsb" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_hex0_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_hex0_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula2910_qsys_id_router.sv(48) " "Verilog HDL Declaration information at aula2910_qsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604012970072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula2910_qsys_id_router.sv(49) " "Verilog HDL Declaration information at aula2910_qsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604012970072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_id_router_default_decode " "Found entity 1: aula2910_qsys_id_router_default_decode" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970072 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula2910_qsys_id_router " "Found entity 2: aula2910_qsys_id_router" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_irq_mapper " "Found entity 1: aula2910_qsys_irq_mapper" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_irq_mapper.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_jtag_uart_avsb_sim_scfifo_w " "Found entity 1: aula2910_qsys_jtag_uart_avsb_sim_scfifo_w" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970088 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula2910_qsys_jtag_uart_avsb_scfifo_w " "Found entity 2: aula2910_qsys_jtag_uart_avsb_scfifo_w" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970088 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula2910_qsys_jtag_uart_avsb_sim_scfifo_r " "Found entity 3: aula2910_qsys_jtag_uart_avsb_sim_scfifo_r" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970088 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula2910_qsys_jtag_uart_avsb_scfifo_r " "Found entity 4: aula2910_qsys_jtag_uart_avsb_scfifo_r" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970088 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula2910_qsys_jtag_uart_avsb " "Found entity 5: aula2910_qsys_jtag_uart_avsb" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_key_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_key_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_key_avsb " "Found entity 1: aula2910_qsys_key_avsb" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_key_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_key_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_ledr_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_ledr_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_ledr_avsb " "Found entity 1: aula2910_qsys_ledr_avsb" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_ledr_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_ledr_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_register_bank_a_module " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_register_bank_a_module" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula2910_qsys_nios2_qsys_avsb_register_bank_b_module " "Found entity 2: aula2910_qsys_nios2_qsys_avsb_register_bank_b_module" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug " "Found entity 3: aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module " "Found entity 4: aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula2910_qsys_nios2_qsys_avsb_nios2_ocimem " "Found entity 5: aula2910_qsys_nios2_qsys_avsb_nios2_ocimem" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""} { "Info" "ISGN_ENTITY_NAME" "6 aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg " "Found entity 6: aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""} { "Info" "ISGN_ENTITY_NAME" "7 aula2910_qsys_nios2_qsys_avsb_nios2_oci_break " "Found entity 7: aula2910_qsys_nios2_qsys_avsb_nios2_oci_break" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""} { "Info" "ISGN_ENTITY_NAME" "8 aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk " "Found entity 8: aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""} { "Info" "ISGN_ENTITY_NAME" "9 aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk " "Found entity 9: aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""} { "Info" "ISGN_ENTITY_NAME" "10 aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace " "Found entity 10: aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""} { "Info" "ISGN_ENTITY_NAME" "11 aula2910_qsys_nios2_qsys_avsb_nios2_oci_td_mode " "Found entity 11: aula2910_qsys_nios2_qsys_avsb_nios2_oci_td_mode" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""} { "Info" "ISGN_ENTITY_NAME" "12 aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace " "Found entity 12: aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""} { "Info" "ISGN_ENTITY_NAME" "13 aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count " "Found entity 13: aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""} { "Info" "ISGN_ENTITY_NAME" "14 aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc " "Found entity 14: aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""} { "Info" "ISGN_ENTITY_NAME" "15 aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc " "Found entity 15: aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""} { "Info" "ISGN_ENTITY_NAME" "16 aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo " "Found entity 16: aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""} { "Info" "ISGN_ENTITY_NAME" "17 aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib " "Found entity 17: aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""} { "Info" "ISGN_ENTITY_NAME" "18 aula2910_qsys_nios2_qsys_avsb_nios2_oci_im " "Found entity 18: aula2910_qsys_nios2_qsys_avsb_nios2_oci_im" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""} { "Info" "ISGN_ENTITY_NAME" "19 aula2910_qsys_nios2_qsys_avsb_nios2_performance_monitors " "Found entity 19: aula2910_qsys_nios2_qsys_avsb_nios2_performance_monitors" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""} { "Info" "ISGN_ENTITY_NAME" "20 aula2910_qsys_nios2_qsys_avsb_nios2_oci " "Found entity 20: aula2910_qsys_nios2_qsys_avsb_nios2_oci" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""} { "Info" "ISGN_ENTITY_NAME" "21 aula2910_qsys_nios2_qsys_avsb " "Found entity 21: aula2910_qsys_nios2_qsys_avsb" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_oci_test_bench " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_oci_test_bench" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_oci_test_bench.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_test_bench " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_test_bench" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_test_bench.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_onchip_memory2_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_onchip_memory2_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_onchip_memory2_avsb " "Found entity 1: aula2910_qsys_onchip_memory2_avsb" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_onchip_memory2_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_onchip_memory2_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_rsp_xbar_demux " "Found entity 1: aula2910_qsys_rsp_xbar_demux" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_rsp_xbar_demux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_rsp_xbar_mux " "Found entity 1: aula2910_qsys_rsp_xbar_mux" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_rsp_xbar_mux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970244 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula2910_qsys_nios2_qsys_avsb.v(1567) " "Verilog HDL or VHDL warning at aula2910_qsys_nios2_qsys_avsb.v(1567): conditional expression evaluates to a constant" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1604012970260 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula2910_qsys_nios2_qsys_avsb.v(1569) " "Verilog HDL or VHDL warning at aula2910_qsys_nios2_qsys_avsb.v(1569): conditional expression evaluates to a constant" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1604012970260 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula2910_qsys_nios2_qsys_avsb.v(1725) " "Verilog HDL or VHDL warning at aula2910_qsys_nios2_qsys_avsb.v(1725): conditional expression evaluates to a constant" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1604012970260 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula2910_qsys_nios2_qsys_avsb.v(2553) " "Verilog HDL or VHDL warning at aula2910_qsys_nios2_qsys_avsb.v(2553): conditional expression evaluates to a constant" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1604012970260 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula2910_qsys_nios2_qsys_avsb.v(1567) " "Verilog HDL or VHDL warning at aula2910_qsys_nios2_qsys_avsb.v(1567): conditional expression evaluates to a constant" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1604012970306 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula2910_qsys_nios2_qsys_avsb.v(1569) " "Verilog HDL or VHDL warning at aula2910_qsys_nios2_qsys_avsb.v(1569): conditional expression evaluates to a constant" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1604012970306 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula2910_qsys_nios2_qsys_avsb.v(1725) " "Verilog HDL or VHDL warning at aula2910_qsys_nios2_qsys_avsb.v(1725): conditional expression evaluates to a constant" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1604012970306 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula2910_qsys_nios2_qsys_avsb.v(2553) " "Verilog HDL or VHDL warning at aula2910_qsys_nios2_qsys_avsb.v(2553): conditional expression evaluates to a constant" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1604012970306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula2910 " "Elaborating entity \"aula2910\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604012970525 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..8\] aula2910.vhd(10) " "Using initial value X (don't care) for net \"LEDR\[17..8\]\" at aula2910.vhd(10)" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604012970541 "|aula2910"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys aula2910_qsys:x1 " "Elaborating entity \"aula2910_qsys\" for hierarchy \"aula2910_qsys:x1\"" {  } { { "aula2910.vhd" "x1" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "nios2_qsys_avsb" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_test_bench aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_test_bench:the_aula2910_qsys_nios2_qsys_avsb_test_bench " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_test_bench\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_test_bench:the_aula2910_qsys_nios2_qsys_avsb_test_bench\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_test_bench" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_register_bank_a_module aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_a_module:aula2910_qsys_nios2_qsys_avsb_register_bank_a " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_register_bank_a_module\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_a_module:aula2910_qsys_nios2_qsys_avsb_register_bank_a\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "aula2910_qsys_nios2_qsys_avsb_register_bank_a" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_a_module:aula2910_qsys_nios2_qsys_avsb_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_a_module:aula2910_qsys_nios2_qsys_avsb_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_altsyncram" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_a_module:aula2910_qsys_nios2_qsys_avsb_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_a_module:aula2910_qsys_nios2_qsys_avsb_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012970650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_a_module:aula2910_qsys_nios2_qsys_avsb_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_a_module:aula2910_qsys_nios2_qsys_avsb_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aula2910_qsys_nios2_qsys_avsb_rf_ram_a.mif " "Parameter \"init_file\" = \"aula2910_qsys_nios2_qsys_avsb_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970650 ""}  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604012970650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_alh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_alh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_alh1 " "Found entity 1: altsyncram_alh1" {  } { { "db/altsyncram_alh1.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/altsyncram_alh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_alh1 aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_a_module:aula2910_qsys_nios2_qsys_avsb_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_alh1:auto_generated " "Elaborating entity \"altsyncram_alh1\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_a_module:aula2910_qsys_nios2_qsys_avsb_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_alh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_register_bank_b_module aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_b_module:aula2910_qsys_nios2_qsys_avsb_register_bank_b " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_register_bank_b_module\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_b_module:aula2910_qsys_nios2_qsys_avsb_register_bank_b\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "aula2910_qsys_nios2_qsys_avsb_register_bank_b" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_b_module:aula2910_qsys_nios2_qsys_avsb_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_b_module:aula2910_qsys_nios2_qsys_avsb_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_altsyncram" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_b_module:aula2910_qsys_nios2_qsys_avsb_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_b_module:aula2910_qsys_nios2_qsys_avsb_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012970838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_b_module:aula2910_qsys_nios2_qsys_avsb_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_b_module:aula2910_qsys_nios2_qsys_avsb_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aula2910_qsys_nios2_qsys_avsb_rf_ram_b.mif " "Parameter \"init_file\" = \"aula2910_qsys_nios2_qsys_avsb_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970838 ""}  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604012970838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_blh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_blh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_blh1 " "Found entity 1: altsyncram_blh1" {  } { { "db/altsyncram_blh1.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/altsyncram_blh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012970931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012970931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_blh1 aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_b_module:aula2910_qsys_nios2_qsys_avsb_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_blh1:auto_generated " "Elaborating entity \"altsyncram_blh1\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_b_module:aula2910_qsys_nios2_qsys_avsb_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_blh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012970931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_oci" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_altera_std_synchronizer" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012971041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971041 ""}  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604012971041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_ocimem aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\|aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module:aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\|aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module:aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\|aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module:aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\|aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module:aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_altsyncram" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\|aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module:aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\|aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module:aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012971072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\|aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module:aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\|aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module:aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aula2910_qsys_nios2_qsys_avsb_ociram_default_contents.mif " "Parameter \"init_file\" = \"aula2910_qsys_nios2_qsys_avsb_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971072 ""}  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604012971072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e291 " "Found entity 1: altsyncram_e291" {  } { { "db/altsyncram_e291.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/altsyncram_e291.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012971150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012971150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e291 aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\|aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module:aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_e291:auto_generated " "Elaborating entity \"altsyncram_e291\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\|aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module:aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_e291:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg:the_aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg:the_aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_break aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_break:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_break " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_break\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_break:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_break\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_break" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_td_mode aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_td_mode:aula2910_qsys_nios2_qsys_avsb_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_td_mode\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_td_mode:aula2910_qsys_nios2_qsys_avsb_nios2_oci_trc_ctrl_td_mode\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count:aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count:aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count_tm_count\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc:aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc:aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc_fifowp\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc:aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc:aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc_fifocount\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_oci_test_bench aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo\|aula2910_qsys_nios2_qsys_avsb_oci_test_bench:the_aula2910_qsys_nios2_qsys_avsb_oci_test_bench " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_oci_test_bench\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo\|aula2910_qsys_nios2_qsys_avsb_oci_test_bench:the_aula2910_qsys_nios2_qsys_avsb_oci_test_bench\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_oci_test_bench" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_im aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_im:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_im " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_im\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_im:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_im\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_im" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" "the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" "the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" "aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy " "Elaborated megafunction instantiation \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012971353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy " "Instantiated megafunction \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971353 ""}  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604012971353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971353 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy " "Elaborated megafunction instantiation \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_onchip_memory2_avsb aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb " "Elaborating entity \"aula2910_qsys_onchip_memory2_avsb\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "onchip_memory2_avsb" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_onchip_memory2_avsb.v" "the_altsyncram" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_onchip_memory2_avsb.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_onchip_memory2_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_onchip_memory2_avsb.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012971369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram " "Instantiated megafunction \"aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aula2910_qsys_onchip_memory2_avsb.hex " "Parameter \"init_file\" = \"aula2910_qsys_onchip_memory2_avsb.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971369 ""}  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_onchip_memory2_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_onchip_memory2_avsb.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604012971369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cqd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cqd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cqd1 " "Found entity 1: altsyncram_cqd1" {  } { { "db/altsyncram_cqd1.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/altsyncram_cqd1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012971463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012971463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cqd1 aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram\|altsyncram_cqd1:auto_generated " "Elaborating entity \"altsyncram_cqd1\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram\|altsyncram_cqd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3oa " "Found entity 1: decode_3oa" {  } { { "db/decode_3oa.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/decode_3oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012971556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012971556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3oa aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram\|altsyncram_cqd1:auto_generated\|decode_3oa:decode3 " "Elaborating entity \"decode_3oa\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram\|altsyncram_cqd1:auto_generated\|decode_3oa:decode3\"" {  } { { "db/altsyncram_cqd1.tdf" "decode3" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/altsyncram_cqd1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kb " "Found entity 1: mux_0kb" {  } { { "db/mux_0kb.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/mux_0kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012971650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012971650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kb aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram\|altsyncram_cqd1:auto_generated\|mux_0kb:mux2 " "Elaborating entity \"mux_0kb\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram\|altsyncram_cqd1:auto_generated\|mux_0kb:mux2\"" {  } { { "db/altsyncram_cqd1.tdf" "mux2" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/altsyncram_cqd1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_jtag_uart_avsb aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb " "Elaborating entity \"aula2910_qsys_jtag_uart_avsb\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "jtag_uart_avsb" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_jtag_uart_avsb_scfifo_w aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w " "Elaborating entity \"aula2910_qsys_jtag_uart_avsb_scfifo_w\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "the_aula2910_qsys_jtag_uart_avsb_scfifo_w" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "wfifo" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012971916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012971916 ""}  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604012971916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012972010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012972010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012972025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012972025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012972041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012972041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012972135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012972135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012972228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012972228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012972322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012972322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012972400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012972400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_jtag_uart_avsb_scfifo_r aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_r:the_aula2910_qsys_jtag_uart_avsb_scfifo_r " "Elaborating entity \"aula2910_qsys_jtag_uart_avsb_scfifo_r\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_r:the_aula2910_qsys_jtag_uart_avsb_scfifo_r\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "the_aula2910_qsys_jtag_uart_avsb_scfifo_r" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|alt_jtag_atlantic:aula2910_qsys_jtag_uart_avsb_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|alt_jtag_atlantic:aula2910_qsys_jtag_uart_avsb_alt_jtag_atlantic\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "aula2910_qsys_jtag_uart_avsb_alt_jtag_atlantic" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|alt_jtag_atlantic:aula2910_qsys_jtag_uart_avsb_alt_jtag_atlantic " "Elaborated megafunction instantiation \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|alt_jtag_atlantic:aula2910_qsys_jtag_uart_avsb_alt_jtag_atlantic\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012972572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|alt_jtag_atlantic:aula2910_qsys_jtag_uart_avsb_alt_jtag_atlantic " "Instantiated megafunction \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|alt_jtag_atlantic:aula2910_qsys_jtag_uart_avsb_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972572 ""}  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604012972572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_SW_avsb aula2910_qsys:x1\|aula2910_qsys_SW_avsb:sw_avsb " "Elaborating entity \"aula2910_qsys_SW_avsb\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_SW_avsb:sw_avsb\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "sw_avsb" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_key_avsb aula2910_qsys:x1\|aula2910_qsys_key_avsb:key_avsb " "Elaborating entity \"aula2910_qsys_key_avsb\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_key_avsb:key_avsb\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "key_avsb" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_ledr_avsb aula2910_qsys:x1\|aula2910_qsys_ledr_avsb:ledr_avsb " "Elaborating entity \"aula2910_qsys_ledr_avsb\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_ledr_avsb:ledr_avsb\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "ledr_avsb" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_hex0_avsb aula2910_qsys:x1\|aula2910_qsys_hex0_avsb:hex0_avsb " "Elaborating entity \"aula2910_qsys_hex0_avsb\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_hex0_avsb:hex0_avsb\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "hex0_avsb" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_instruction_master_translator aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_instruction_master_translator:nios2_qsys_avsb_instruction_master_translator " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_instruction_master_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_instruction_master_translator:nios2_qsys_avsb_instruction_master_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "nios2_qsys_avsb_instruction_master_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972588 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972588 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_instruction_master_translator:nios2_qsys_avsb_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972588 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_instruction_master_translator:nios2_qsys_avsb_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972588 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_instruction_master_translator:nios2_qsys_avsb_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972588 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_instruction_master_translator:nios2_qsys_avsb_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972588 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_instruction_master_translator:nios2_qsys_avsb_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_instruction_master_translator:nios2_qsys_avsb_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_avsb_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_instruction_master_translator:nios2_qsys_avsb_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_avsb_instruction_master_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" "nios2_qsys_avsb_instruction_master_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_data_master_translator aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_data_master_translator:nios2_qsys_avsb_data_master_translator " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_data_master_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_data_master_translator:nios2_qsys_avsb_data_master_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "nios2_qsys_avsb_data_master_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972603 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972603 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_data_master_translator:nios2_qsys_avsb_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972603 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_data_master_translator:nios2_qsys_avsb_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972603 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_data_master_translator:nios2_qsys_avsb_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972603 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_data_master_translator:nios2_qsys_avsb_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972603 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_data_master_translator:nios2_qsys_avsb_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_data_master_translator:nios2_qsys_avsb_data_master_translator\|altera_merlin_master_translator:nios2_qsys_avsb_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_data_master_translator:nios2_qsys_avsb_data_master_translator\|altera_merlin_master_translator:nios2_qsys_avsb_data_master_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" "nios2_qsys_avsb_data_master_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "nios2_qsys_avsb_jtag_debug_module_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972619 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972619 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972619 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972619 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972619 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972619 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972619 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972619 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972619 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972619 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972619 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972619 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_avsb_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_avsb_jtag_debug_module_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "nios2_qsys_avsb_jtag_debug_module_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_onchip_memory2_avsb_s1_translator aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator " "Elaborating entity \"aula2910_qsys_onchip_memory2_avsb_s1_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "onchip_memory2_avsb_s1_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972634 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(58) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972634 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(59) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972634 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(60) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972634 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(61) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972634 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(62) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972634 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(63) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972634 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(64) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972634 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(68) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972634 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(69) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972634 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(72) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972634 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(74) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972634 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator\|altera_merlin_slave_translator:onchip_memory2_avsb_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator\|altera_merlin_slave_translator:onchip_memory2_avsb_s1_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "onchip_memory2_avsb_s1_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator " "Elaborating entity \"aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "jtag_uart_avsb_avalon_jtag_slave_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972650 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972650 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972650 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972650 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972650 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972650 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972650 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972650 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972650 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972650 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972650 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972650 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972650 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "jtag_uart_avsb_avalon_jtag_slave_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_sw_avsb_s1_translator aula2910_qsys:x1\|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator " "Elaborating entity \"aula2910_qsys_sw_avsb_s1_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "sw_avsb_s1_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 2051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972666 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula2910_qsys_sw_avsb_s1_translator.vhd(53) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972666 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula2910_qsys_sw_avsb_s1_translator.vhd(54) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972666 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula2910_qsys_sw_avsb_s1_translator.vhd(55) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972666 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable aula2910_qsys_sw_avsb_s1_translator.vhd(56) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972666 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect aula2910_qsys_sw_avsb_s1_translator.vhd(57) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972666 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken aula2910_qsys_sw_avsb_s1_translator.vhd(58) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972666 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess aula2910_qsys_sw_avsb_s1_translator.vhd(59) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972666 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula2910_qsys_sw_avsb_s1_translator.vhd(60) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972666 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula2910_qsys_sw_avsb_s1_translator.vhd(61) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972666 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read aula2910_qsys_sw_avsb_s1_translator.vhd(62) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972666 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write aula2910_qsys_sw_avsb_s1_translator.vhd(66) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972666 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula2910_qsys_sw_avsb_s1_translator.vhd(67) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972666 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata aula2910_qsys_sw_avsb_s1_translator.vhd(68) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972666 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula2910_qsys_sw_avsb_s1_translator.vhd(69) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972666 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula2910_qsys_sw_avsb_s1_translator.vhd(72) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972666 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula2910_qsys_sw_avsb_s1_translator.vhd(74) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972666 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator aula2910_qsys:x1\|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator\|altera_merlin_slave_translator:sw_avsb_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator\|altera_merlin_slave_translator:sw_avsb_s1_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "sw_avsb_s1_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_ledr_avsb_s1_translator aula2910_qsys:x1\|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator " "Elaborating entity \"aula2910_qsys_ledr_avsb_s1_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "ledr_avsb_s1_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 2187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972681 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula2910_qsys_ledr_avsb_s1_translator.vhd(56) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972681 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula2910_qsys_ledr_avsb_s1_translator.vhd(57) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972681 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula2910_qsys_ledr_avsb_s1_translator.vhd(58) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972681 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable aula2910_qsys_ledr_avsb_s1_translator.vhd(59) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972681 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken aula2910_qsys_ledr_avsb_s1_translator.vhd(60) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972681 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess aula2910_qsys_ledr_avsb_s1_translator.vhd(61) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972681 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula2910_qsys_ledr_avsb_s1_translator.vhd(62) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972681 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula2910_qsys_ledr_avsb_s1_translator.vhd(63) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972681 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read aula2910_qsys_ledr_avsb_s1_translator.vhd(64) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972681 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula2910_qsys_ledr_avsb_s1_translator.vhd(68) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972681 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula2910_qsys_ledr_avsb_s1_translator.vhd(69) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972681 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula2910_qsys_ledr_avsb_s1_translator.vhd(72) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972681 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula2910_qsys_ledr_avsb_s1_translator.vhd(74) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012972681 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent aula2910_qsys:x1\|altera_merlin_master_agent:nios2_qsys_avsb_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"aula2910_qsys:x1\|altera_merlin_master_agent:nios2_qsys_avsb_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "nios2_qsys_avsb_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 2323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent aula2910_qsys:x1\|altera_merlin_master_agent:nios2_qsys_avsb_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"aula2910_qsys:x1\|altera_merlin_master_agent:nios2_qsys_avsb_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "nios2_qsys_avsb_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 2405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent aula2910_qsys:x1\|altera_merlin_slave_agent:nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"aula2910_qsys:x1\|altera_merlin_slave_agent:nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 2487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor aula2910_qsys:x1\|altera_merlin_slave_agent:nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"aula2910_qsys:x1\|altera_merlin_slave_agent:nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "aula2910_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo aula2910_qsys:x1\|altera_avalon_sc_fifo:nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"aula2910_qsys:x1\|altera_avalon_sc_fifo:nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 2570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_addr_router aula2910_qsys:x1\|aula2910_qsys_addr_router:addr_router " "Elaborating entity \"aula2910_qsys_addr_router\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_addr_router:addr_router\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "addr_router" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 3369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_addr_router_default_decode aula2910_qsys:x1\|aula2910_qsys_addr_router:addr_router\|aula2910_qsys_addr_router_default_decode:the_default_decode " "Elaborating entity \"aula2910_qsys_addr_router_default_decode\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_addr_router:addr_router\|aula2910_qsys_addr_router_default_decode:the_default_decode\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" "the_default_decode" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_id_router aula2910_qsys:x1\|aula2910_qsys_id_router:id_router " "Elaborating entity \"aula2910_qsys_id_router\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_id_router:id_router\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "id_router" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 3403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_id_router_default_decode aula2910_qsys:x1\|aula2910_qsys_id_router:id_router\|aula2910_qsys_id_router_default_decode:the_default_decode " "Elaborating entity \"aula2910_qsys_id_router_default_decode\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_id_router:id_router\|aula2910_qsys_id_router_default_decode:the_default_decode\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" "the_default_decode" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller aula2910_qsys:x1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"aula2910_qsys:x1\|altera_reset_controller:rst_controller\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "rst_controller" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 3522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer aula2910_qsys:x1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"aula2910_qsys:x1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "aula2910_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_cmd_xbar_demux aula2910_qsys:x1\|aula2910_qsys_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"aula2910_qsys_cmd_xbar_demux\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "cmd_xbar_demux" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 3551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_cmd_xbar_mux aula2910_qsys:x1\|aula2910_qsys_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"aula2910_qsys_cmd_xbar_mux\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "cmd_xbar_mux" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 3659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator aula2910_qsys:x1\|aula2910_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_cmd_xbar_mux.sv" "arb" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder aula2910_qsys:x1\|aula2910_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_rsp_xbar_demux aula2910_qsys:x1\|aula2910_qsys_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"aula2910_qsys_rsp_xbar_demux\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "rsp_xbar_demux" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 3827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_rsp_xbar_mux aula2910_qsys:x1\|aula2910_qsys_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"aula2910_qsys_rsp_xbar_mux\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "rsp_xbar_mux" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 3995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator aula2910_qsys:x1\|aula2910_qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_rsp_xbar_mux.sv" "arb" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_rsp_xbar_mux.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder aula2910_qsys:x1\|aula2910_qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_irq_mapper aula2910_qsys:x1\|aula2910_qsys_irq_mapper:irq_mapper " "Elaborating entity \"aula2910_qsys_irq_mapper\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_irq_mapper:irq_mapper\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "irq_mapper" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 4103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012972931 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1604012977947 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 3167 -1 0 } } { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 4133 -1 0 } } { "aula2910_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 348 -1 0 } } { "aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 3740 -1 0 } } { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 599 -1 0 } } { "aula2910_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1604012978228 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1604012978228 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012979853 "|aula2910|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1604012979853 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1604012981071 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1604012981196 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1604012981196 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012981306 "|aula2910|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1604012981306 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/output_files/aula2910.map.smsg " "Generated suppressed messages file C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/output_files/aula2910.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1604012981837 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604012982884 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012982884 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012983306 "|aula2910|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012983306 "|aula2910|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012983306 "|aula2910|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012983306 "|aula2910|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012983306 "|aula2910|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012983306 "|aula2910|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012983306 "|aula2910|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012983306 "|aula2910|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012983306 "|aula2910|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1604012983306 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2412 " "Implemented 2412 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604012983306 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604012983306 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2102 " "Implemented 2102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604012983306 ""} { "Info" "ICUT_CUT_TM_RAMS" "208 " "Implemented 208 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1604012983306 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604012983306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 215 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 215 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604012983446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 20:09:43 2020 " "Processing ended: Thu Oct 29 20:09:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604012983446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604012983446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604012983446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604012983446 ""}
