window.__examLoadCallback({
  "title": "Computer_Organization - Computer_Organization — Slot 23 (15 Questions)",
  "duration": 42,
  "sections": [
    {
      "name": "Computer_Organization — Slot 23",
      "questions": [
        {
          "id": 1,
          "question": "<p>The capacity of a memory unit is defined by the number of words multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of \\(4K \\times 16\\)? <br><br><strong>(GATE CSE 1995)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>10 address, 16 data lines</p>",
            "<b>B.</b> <p>11 address, 8 data lines</p>",
            "<b>C.</b> <p>12 address, 16 data lines</p>",
            "<b>D.</b> <p>12 address, 12 data lines</p>"
          ],
          "correct_answer": "<b>C.</b> <p>12 address, 16 data lines</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/2614/gate1995-2-2\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 2,
          "question": "<p>A sequence of two instructions that multiplies the contents of the DE register pair by 2 and stores the result in the HL register pair (in 8085 assembly language) is: <br><br><strong>(GATE CSE 1995)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>XCHG and DAD B</p>",
            "<b>B.</b> <p>XTHL and DAD H</p>",
            "<b>C.</b> <p>PCHL and DAD D</p>",
            "<b>D.</b> <p>XCHG and DAD H</p>"
          ],
          "correct_answer": "<b>D.</b> <p>XCHG and DAD H</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/2613/gate1995-2-1\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 3,
          "question": "<p>The principle of locality justifies the use of: <br><br><strong>(GATE CSE 1995)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Interrupts</p>",
            "<b>B.</b> <p>DMA</p>",
            "<b>C.</b> <p>Polling</p>",
            "<b>D.</b> <p>Cache Memory</p>"
          ],
          "correct_answer": "<b>D.</b> <p>Cache Memory</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/2593/gate1995-1-6\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 4,
          "question": "<p>In a vectored interrupt: <br><br><strong>(GATE CSE 1995)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>The branch address is assigned to a fixed location in memory</p>",
            "<b>B.</b> <p>The interrupting source supplies the branch information to the processor through an interrupt vector</p>",
            "<b>C.</b> <p>The branch address is obtained from a register in the processor</p>",
            "<b>D.</b> <p>None of the above</p>"
          ],
          "correct_answer": "<b>B.</b> <p>The interrupting source supplies the branch information to the processor through an interrupt vector</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/2590/gate1995-1-3\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 5,
          "question": "<p>Which of the following statements is true? <br><br><strong>(GATE CSE 1995)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>ROM is a Read/Write memory</p>",
            "<b>B.</b> <p>PC points to the last instruction that was executed</p>",
            "<b>C.</b> <p>Stack works on the principle of LIFO</p>",
            "<b>D.</b> <p>All instructions affect the flags</p>"
          ],
          "correct_answer": "<b>C.</b> <p>Stack works on the principle of LIFO</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/2589/gate1995-1-2\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 6,
          "question": "<p>A single instruction to clear the lower four bits of the accumulator in 8085 assembly language? <br><br><strong>(GATE CSE 1995)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>XRI 0FH</p>",
            "<b>B.</b> <p>ANI F0H</p>",
            "<b>C.</b> <p>XRI F0H</p>",
            "<b>D.</b> <p>ANI 0FH</p>"
          ],
          "correct_answer": "<b>B.</b> <p>ANI F0H</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/2588/gate1995-1-1\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 7,
          "question": "<p>Identify the logic function performed by the circuit shown in figure.<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Computer_Organization\\q6.1_1f0bee2f.jpg\"><br> <br><br><strong>(GATE CSE 1993)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>exclusive OR</p>",
            "<b>B.</b> <p>exclusive NOR</p>",
            "<b>C.</b> <p>NAND</p>",
            "<b>D.</b> <p>NOR</p>",
            "<b>E.</b> <p>None of the above</p>"
          ],
          "correct_answer": "<b>B.</b> <p>exclusive NOR</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/2290/gate1993-6-8\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 8,
          "question": "<p>Consider the following data path of a simple non-pilelined CPU. The registers\nA, B, A1, A2, MDR, the bus and the ALU are 8-bit wide. SP and MAR are 16-\nbit registers. The MUX is of size 8x(2:1) and the DEMUX is of size 8x(1:2). Each memory operation takes 2 CPU clock cycles and uses MAR (Memory\nAddress Register) and MDR (Memory Date Register). SP can be decremented\nlocally. <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Computer_Organization\\q38_b8097889.jpg\"><br> The CPU instruction \"push r\", where = A or B, has the specification <br><br>\nM[SP]\\(\\rightarrow\\)r<br>\nSP \\(\\rightarrow\\) SP - 1<br><br>\nHow many CPU clock cycles are needed to execute the \"push r\" instruction ? <br><br><strong>(GATE CSE 2001)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>2</p>",
            "<b>B.</b> <p>3</p>",
            "<b>C.</b> <p>4</p>",
            "<b>D.</b> <p>5</p>"
          ],
          "correct_answer": "<b>D.</b> <p>5</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/731/gate2001-2-13#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 9,
          "question": "<p>Which is the most appropriate match for the items in the first column with the\nitems in the second column <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Computer_Organization\\q34_3270de0d.jpg\"> <br><br><strong>(GATE CSE 2001)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>(X, III) (Y, I) (Z, II)</p>",
            "<b>B.</b> <p>(X, II) (Y, III) (Z, I)</p>",
            "<b>C.</b> <p>(X, III) (Y, II) (Z, I)</p>",
            "<b>D.</b> <p>(X, I) (Y, III) (Z, II)</p>"
          ],
          "correct_answer": "<b>A.</b> <p>(X, III) (Y, I) (Z, II)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/727/gate2001-2-9#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 10,
          "question": "<p>A CPU has two modes-privileged and non-privileged. In order to change the\nmode from privileged to non-privileged <br><br><strong>(GATE CSE 2001)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>A hardware interrupt is needed.</p>",
            "<b>B.</b> <p>A software interrupt is needed.</p>",
            "<b>C.</b> <p>A privileged instruction (which does not generate an interrupt) is needed</p>",
            "<b>D.</b> <p>a non-privileged instruction (which does not generate an interrupt is needed</p>"
          ],
          "correct_answer": "<b>D.</b> <p>a non-privileged instruction (which does not generate an interrupt is needed</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/706/gate2001-1-13#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 11,
          "question": "<p>A processor needs software interrupt to <br><br><strong>(GATE CSE 2001)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Test the interrupt system of the processor.</p>",
            "<b>B.</b> <p>Implement co-routines.</p>",
            "<b>C.</b> <p>Obtain system services which need execution of privileged instructions.</p>",
            "<b>D.</b> <p>Return from subroutine</p>"
          ],
          "correct_answer": "<b>C.</b> <p>Obtain system services which need execution of privileged instructions.</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/705/gate2001-1-12#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 12,
          "question": "<p>Suppose a processor does not have any stack pointer register. Which of the\nfollowing statements is true ? <br><br><strong>(GATE CSE 2001)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>It cannot have subroutine call instruction</p>",
            "<b>B.</b> <p>It can have subroutine call instruction, but no nested subroutine calls.</p>",
            "<b>C.</b> <p>Nested subroutine calls are possible, but interrupts are not.</p>",
            "<b>D.</b> <p>All sequences of subroutine calls and also interrupts are possible</p>"
          ],
          "correct_answer": "<b>B.</b> <p>It can have subroutine call instruction, but no nested subroutine calls.</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/703/gate2001-1-10#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 13,
          "question": "<p>A low memory can be connected to 8085 by using <br><br><strong>(GATE CSE 2001)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>INTER</p>",
            "<b>B.</b> <p>\\(\\overline{RESET \\;IN}\\)</p>",
            "<b>C.</b> <p>HOLD</p>",
            "<b>D.</b> <p>READY</p>"
          ],
          "correct_answer": "<b>D.</b> <p>READY</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/702/gate2001-1-9#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 14,
          "question": "<p>More than one word are put in one cache block to <br><br><strong>(GATE CSE 2001)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Exploit the temporal locality of reference in a program</p>",
            "<b>B.</b> <p>Exploit the spatial locality of reference in a program</p>",
            "<b>C.</b> <p>Reduce the miss penalty</p>",
            "<b>D.</b> <p>None of the above</p>"
          ],
          "correct_answer": "<b>B.</b> <p>Exploit the spatial locality of reference in a program</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/700/gate2001-1-7#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 15,
          "question": "<p>PCHL is an instruction in 8085 which transfers the contents of the register\npair HL to PC. This is not a very commonly used instruction as it changes the\nflow of control in rather 'unstructured' fashion. This instruction can be useful\nin implementing. <br><br><strong>(GATE CSE 1992)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>if ... then ... else ... construct</p>",
            "<b>B.</b> <p>while .. construct</p>",
            "<b>C.</b> <p>case .. construct</p>",
            "<b>D.</b> <p>call ... construct</p>"
          ],
          "correct_answer": "<b>D.</b> <p>call ... construct</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/558/gate1992-02-iv\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        }
      ]
    }
  ]
});
