Running: E:\14.5\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/Top_level_tb_isim_beh.exe -prj D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/Top_level_tb_beh.prj work.Top_level_tb work.glbl 
ISim P.58f (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/mux.v" into library work
Analyzing Verilog file "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/WBRegister.v" into library work
Analyzing Verilog file "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/Sign_Entender.v" into library work
Analyzing Verilog file "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/RegisterFile.v" into library work
Analyzing Verilog file "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/Program_counter.v" into library work
Analyzing Verilog file "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/mux2.v" into library work
Analyzing Verilog file "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/MEMRegister.v" into library work
Analyzing Verilog file "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/Instruction_Memory.v" into library work
Analyzing Verilog file "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/IDRegister.v" into library work
Analyzing Verilog file "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/ForwardingUnit.v" into library work
Analyzing Verilog file "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/EXRegister.v" into library work
Analyzing Verilog file "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/Decoder.v" into library work
Analyzing Verilog file "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/Data_Memory.v" into library work
Analyzing Verilog file "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/Control_Unit.v" into library work
Analyzing Verilog file "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/Branch_AND.v" into library work
Analyzing Verilog file "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/ALU_Control.v" into library work
Analyzing Verilog file "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/ALU_64_bit.v" into library work
Analyzing Verilog file "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/Adder.v" into library work
Analyzing Verilog file "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/Top_Level.v" into library work
Analyzing Verilog file "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/Top_level_tb.v" into library work
Analyzing Verilog file "E:/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/Top_level_tb.v" Line 37: Port ALU_Results is not connected to this instance
WARNING:HDLCompiler:189 - "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/Top_Level.v" Line 199: Size mismatch in connection of port <rdMem>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/Top_Level.v" Line 201: Size mismatch in connection of port <rdWb>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/Top_Level.v" Line 250: Size mismatch in connection of port <rd>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/Top_Level.v" Line 291: Size mismatch in connection of port <rd_in>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/Top_Level.v" Line 297: Size mismatch in connection of port <rd>. Formal port size is 5-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 160160 KB
Fuse CPU Usage: 452 ms
Compiling module PC
Compiling module Adder
Compiling module Instruction_Memory
Compiling module mux
Compiling module IDRegister
Compiling module Decoder
Compiling module Control_Unit
Compiling module RegisterFile
Compiling module Sign_Entender
Compiling module EXRegister
Compiling module ALU_Control
Compiling module mux2
Compiling module ForwardingUnit
Compiling module ALU_32_bit
Compiling module MEMRegister
Compiling module Data_Memory
Compiling module Branch_AND
Compiling module WBRegister
Compiling module Top_Level
Compiling module Top_level_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 21 Verilog Units
Built simulation executable D:/CSA Project/RISCV_Project/32 Bit/RISC_V_32/Top_level_tb_isim_beh.exe
Fuse Memory Usage: 168708 KB
Fuse CPU Usage: 811 ms
