module shift(in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, out_0, out_1, out_2, out_3, out_4, out_5, out_6, out_7);
  input in_0;
  input in_1;
  input in_2;
  input in_3;
  input in_4;
  input in_5;
  input in_6;
  input in_7;
  output out_0;
  output out_1;
  output out_2;
  output out_3;
  output out_4;
  output out_5;
  output out_6;
  output out_7;
  reg [0:0] state;

  assign out_0 = ((state == 0) && in_7) ? 1 : 0;
  assign out_1 = ((state == 0) && in_0) ? 1 : 0;
  assign out_2 = ((state == 0) && in_1) ? 1 : 0;
  assign out_3 = ((state == 0) && in_2) ? 1 : 0;
  assign out_4 = ((state == 0) && in_3) ? 1 : 0;
  assign out_5 = ((state == 0) && in_4) ? 1 : 0;
  assign out_6 = ((state == 0) && in_5) ? 1 : 0;
  assign out_7 = ((state == 0) && in_6) ? 1 : 0;

  initial
  begin
    state = 0;
  end
  always @($global_clock)
  begin
    case(state)
      0: 
           state = 0;

    endcase
  end
endmodule
