m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/and-h/Documents/GitHub/clockBareMetal/software/Clock/obj/default/runtime/sim/mentor
vsistema
!s110 1604453195
!i10b 1
!s100 4UVYoia2m>1@?RI:Z1UKD1
IY8ZI5OWjkzRFW:ECA>J8S0
VDg1SIo80bB@j0V0VzS_@n1
R0
w1604452862
8C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema.v
FC:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema.v
L0 6
OV;L;10.5b;63
r1
!s85 0
31
!s108 1604453195.000000
!s107 C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema.v|
!s90 -reportprogress|300|C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema.v|-work|sistema_inst|
!i113 1
o-work sistema_inst
tCvgOpt 0
