Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: xtop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xtop.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "xtop"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : xtop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "rtl/include/xdefs.vh" in library work
Compiling verilog file "rtl/src/xregf.v" in library work
Compiling verilog include file "rtl/include/../include/xdefs.vh"
Compiling verilog file "rtl/src/xram.v" in library work
Compiling verilog include file "rtl/include/../include/xdefs.vh"
Module <xregf> compiled
Compiling verilog file "rtl/src/xctrl.v" in library work
Compiling verilog include file "rtl/include/../include/xdefs.vh"
Module <xram> compiled
Compiling verilog file "rtl/src/xaddr_decoder.v" in library work
Compiling verilog include file "rtl/include/../include/xdefs.vh"
Module <xctrl> compiled
Compiling verilog file "rtl/src/switch_driver.v" in library work
Module <xaddr_decoder> compiled
Compiling verilog file "rtl/src/sequencer_loop_controller.v" in library work
Module <switch_driver> compiled
WARNING:HDLCompilers:21 - "rtl/src/sequencer_loop_controller.v" line 95 Zero width on based number ignored
WARNING:HDLCompilers:21 - "rtl/src/sequencer_loop_controller.v" line 104 Zero width on based number ignored
WARNING:HDLCompilers:21 - "rtl/src/sequencer_loop_controller.v" line 105 Zero width on based number ignored
Compiling verilog file "rtl/src/push_button_driver.v" in library work
Module <sequencer_loop_controller> compiled
Compiling verilog file "rtl/src/xtop.v" in library work
Compiling verilog include file "rtl/include/../include/xdefs.vh"
Module <push_button_driver> compiled
Module <xtop> compiled
No errors in compilation
Analysis of file <"xtop.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <xtop> in library <work>.

Analyzing hierarchy for module <xctrl> in library <work>.

Analyzing hierarchy for module <xram> in library <work>.

Analyzing hierarchy for module <xregf> in library <work>.

Analyzing hierarchy for module <xaddr_decoder> in library <work>.

Analyzing hierarchy for module <sequencer_loop_controller> in library <work>.

Analyzing hierarchy for module <switch_driver> in library <work>.

Analyzing hierarchy for module <push_button_driver> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <xtop>.
WARNING:Xst:852 - "rtl/src/xtop.v" line 183: Unconnected input port 'kbd_in' of instance 'xsw' is tied to GND.
Module <xtop> is correct for synthesis.
 
Analyzing module <xctrl> in library <work>.
Module <xctrl> is correct for synthesis.
 
Analyzing module <xram> in library <work>.
INFO:Xst:2546 - "rtl/src/xram.v" line 63: reading initialization file "program.hex".
Module <xram> is correct for synthesis.
 
Analyzing module <xregf> in library <work>.
Module <xregf> is correct for synthesis.
 
Analyzing module <xaddr_decoder> in library <work>.
Module <xaddr_decoder> is correct for synthesis.
 
Analyzing module <sequencer_loop_controller> in library <work>.
Module <sequencer_loop_controller> is correct for synthesis.
 
Analyzing module <switch_driver> in library <work>.
Module <switch_driver> is correct for synthesis.
 
Analyzing module <push_button_driver> in library <work>.
Module <push_button_driver> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <freqintest> in unit <sequencer_loop_controller> has a constant value of 00001100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sweeptest> in unit <sequencer_loop_controller> has a constant value of 00000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <xctrl>.
    Related source file is "rtl/src/xctrl.v".
    Found 9-bit register for signal <pc>.
    Found 32-bit addsub for signal <adder_res>.
    Found 32-bit adder for signal <adder_res$addsub0000>.
    Found 1-bit xor2 for signal <alu_overflow$xor0000> created at line 212.
    Found 1-bit xor2 for signal <alu_overflow$xor0001> created at line 218.
    Found 32-bit 4-to-1 multiplexer for signal <alu_result>.
    Found 1-bit adder for signal <carry_res_n$addsub0000> created at line 188.
    Found 1-bit adder for signal <carry_res_n$addsub0001> created at line 190.
    Found 1-bit xor2 for signal <carry_res_n$xor0000> created at line 188.
    Found 1-bit xor2 for signal <carry_res_n$xor0001> created at line 190.
    Found 32-bit addsub for signal <carry_res_n_1>.
    Found 32-bit 4-to-1 multiplexer for signal <operand$mux0000>.
    Found 9-bit adder for signal <pc$addsub0000> created at line 122.
    Found 32-bit register for signal <regA>.
    Found 32-bit subtractor for signal <regA$addsub0000> created at line 153.
    Found 32-bit 4-to-1 multiplexer for signal <regA$mux0000>.
    Found 32-bit register for signal <regB>.
    Found 3-bit register for signal <regC>.
    Found 32-bit xor2 for signal <xor_res>.
    Summary:
	inferred  76 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred  96 Multiplexer(s).
Unit <xctrl> synthesized.


Synthesizing Unit <xram>.
    Related source file is "rtl/src/xram.v".
    Found 512x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <instruction>.
    Found 32-bit register for signal <data_out_int>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <xram> synthesized.


Synthesizing Unit <xregf>.
    Related source file is "rtl/src/xregf.v".
    Found 16x32-bit single-port RAM <Mram_regf> for signal <regf>.
    Summary:
	inferred   1 RAM(s).
Unit <xregf> synthesized.


Synthesizing Unit <xaddr_decoder>.
    Related source file is "rtl/src/xaddr_decoder.v".
WARNING:Xst:1305 - Output <sel_loop> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <sw_sel> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <kbd_sel> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <sel_snd> is never assigned. Tied to value 0.
    Found 32-bit 4-to-1 multiplexer for signal <data_to_rd>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <xaddr_decoder> synthesized.


Synthesizing Unit <sequencer_loop_controller>.
    Related source file is "rtl/src/sequencer_loop_controller.v".
WARNING:Xst:647 - Input <sel_loop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <freqin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sel_snd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <snd_en_h> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <curr_sw> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit shifter logical right for signal <$shift0000> created at line 45.
    Found 5-bit down counter for signal <curr_sft>.
    Found 28-bit up counter for signal <loop_counter>.
    Found 8-bit register for signal <scroll_out>.
    Found 28-bit up counter for signal <snd_counter>.
    Found 1-bit register for signal <snd_en>.
    Found 21-bit up counter for signal <snd_freq_counter>.
    Found 1-bit register for signal <snd_gen>.
    Summary:
	inferred   4 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Combinational logic shifter(s).
Unit <sequencer_loop_controller> synthesized.


Synthesizing Unit <switch_driver>.
    Related source file is "rtl/src/switch_driver.v".
WARNING:Xst:647 - Input <sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <switch_driver> synthesized.


Synthesizing Unit <push_button_driver>.
    Related source file is "rtl/src/push_button_driver.v".
    Found 4-bit register for signal <sw_out>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <push_button_driver> synthesized.


Synthesizing Unit <xtop>.
    Related source file is "rtl/src/xtop.v".
WARNING:Xst:653 - Signal <swFPGA> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <led_bus> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <kbd_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <kbd_bus> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xtop> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <xsw> of the block <switch_driver> are unconnected in block <xtop>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <xpush> of the block <push_button_driver> are unconnected in block <xtop>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x32-bit single-port RAM                             : 1
 512x32-bit dual-port RAM                              : 1
# Adders/Subtractors                                   : 7
 1-bit adder                                           : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 1
 9-bit adder                                           : 1
# Counters                                             : 4
 21-bit up counter                                     : 1
 28-bit up counter                                     : 2
 5-bit down counter                                    : 1
# Registers                                            : 9
 1-bit register                                        : 2
 3-bit register                                        : 1
 32-bit register                                       : 4
 8-bit register                                        : 1
 9-bit register                                        : 1
# Multiplexers                                         : 4
 32-bit 4-to-1 multiplexer                             : 4
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 5
 1-bit xor2                                            : 4
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <xram>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out_int> <instruction>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <data_sel>      | high     |
    |     weA            | connected to signal <data_we>       | high     |
    |     addrA          | connected to signal <data_addr>     |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to signal <data_out_int>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <pc>            |          |
    |     doB            | connected to signal <instruction>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <xram> synthesized (advanced).

Synthesizing (advanced) Unit <xregf>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_regf> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <xregf> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x32-bit single-port distributed RAM                 : 1
 512x32-bit dual-port block RAM                        : 1
# Adders/Subtractors                                   : 7
 1-bit adder                                           : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 1
 9-bit adder                                           : 1
# Counters                                             : 4
 21-bit up counter                                     : 1
 28-bit up counter                                     : 2
 5-bit down counter                                    : 1
# Registers                                            : 86
 Flip-Flops                                            : 86
# Multiplexers                                         : 4
 32-bit 4-to-1 multiplexer                             : 4
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 5
 1-bit xor2                                            : 4
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <xtop> ...

Optimizing unit <xctrl> ...

Optimizing unit <xregf> ...

Optimizing unit <sequencer_loop_controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block xtop, actual ratio is 49.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 168
 Flip-Flops                                            : 168

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : xtop.ngr
Top Level Output File Name         : xtop
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 1327
#      GND                         : 1
#      INV                         : 39
#      LUT1                        : 83
#      LUT2                        : 157
#      LUT2_D                      : 20
#      LUT3                        : 47
#      LUT3_D                      : 13
#      LUT3_L                      : 27
#      LUT4                        : 432
#      LUT4_D                      : 31
#      LUT4_L                      : 67
#      MUXCY                       : 203
#      MUXF5                       : 24
#      VCC                         : 1
#      XORCY                       : 182
# FlipFlops/Latches                : 168
#      FDC                         : 65
#      FDCE                        : 81
#      FDE                         : 21
#      FDPE                        : 1
# RAMS                             : 33
#      RAM16X1S                    : 32
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 9
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      497  out of    960    51%  
 Number of Slice Flip Flops:            168  out of   1920     8%  
 Number of 4 input LUTs:                948  out of   1920    49%  
    Number used as logic:               916
    Number used as RAMs:                 32
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of     83    24%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 201   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 147   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 21.359ns (Maximum Frequency: 46.820MHz)
   Minimum input arrival time before clock: 4.904ns
   Maximum output required time after clock: 16.468ns
   Maximum combinational path delay: 7.620ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 21.359ns (frequency: 46.820MHz)
  Total number of paths / destination ports: 6714810 / 494
-------------------------------------------------------------------------
Delay:               21.359ns (Levels of Logic = 41)
  Source:            ram/Mram_mem (RAM)
  Destination:       controller/regC_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ram/Mram_mem to controller/regC_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36_S36:CLKB->DOB29   90   2.800   1.456  ram/Mram_mem (instruction<29>)
     LUT4_D:I0->O          9   0.704   0.855  controller/imm_cmp_eq00001_1 (controller/imm_cmp_eq00001)
     LUT3_D:I2->LO         1   0.704   0.135  controller/imm<6>1 (N519)
     LUT3:I2->O           12   0.704   0.965  controller/mem_addr<6>1 (data_addr<6>)
     LUT4:I3->O           12   0.704   0.996  controller/mem_sel116 (controller/mem_sel116)
     LUT3_D:I2->O         17   0.704   1.055  controller/mem_sel_1 (controller/mem_sel)
     LUT4_L:I3->LO         1   0.704   0.104  controller/operand<2>10 (controller/operand<2>10)
     LUT4:I3->O            3   0.704   0.535  controller/operand<2>16 (controller/operand<2>16)
     LUT4:I3->O            1   0.704   0.000  controller/Maddsub_carry_res_n_1_lut<2> (controller/Maddsub_carry_res_n_1_lut<2>)
     MUXCY:S->O            1   0.464   0.000  controller/Maddsub_carry_res_n_1_cy<2> (controller/Maddsub_carry_res_n_1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<3> (controller/Maddsub_carry_res_n_1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<4> (controller/Maddsub_carry_res_n_1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<5> (controller/Maddsub_carry_res_n_1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<6> (controller/Maddsub_carry_res_n_1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<7> (controller/Maddsub_carry_res_n_1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<8> (controller/Maddsub_carry_res_n_1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<9> (controller/Maddsub_carry_res_n_1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<10> (controller/Maddsub_carry_res_n_1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<11> (controller/Maddsub_carry_res_n_1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<12> (controller/Maddsub_carry_res_n_1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<13> (controller/Maddsub_carry_res_n_1_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<14> (controller/Maddsub_carry_res_n_1_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<15> (controller/Maddsub_carry_res_n_1_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<16> (controller/Maddsub_carry_res_n_1_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<17> (controller/Maddsub_carry_res_n_1_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<18> (controller/Maddsub_carry_res_n_1_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<19> (controller/Maddsub_carry_res_n_1_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<20> (controller/Maddsub_carry_res_n_1_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<21> (controller/Maddsub_carry_res_n_1_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<22> (controller/Maddsub_carry_res_n_1_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<23> (controller/Maddsub_carry_res_n_1_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<24> (controller/Maddsub_carry_res_n_1_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<25> (controller/Maddsub_carry_res_n_1_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<26> (controller/Maddsub_carry_res_n_1_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<27> (controller/Maddsub_carry_res_n_1_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<28> (controller/Maddsub_carry_res_n_1_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  controller/Maddsub_carry_res_n_1_cy<29> (controller/Maddsub_carry_res_n_1_cy<29>)
     XORCY:CI->O           1   0.804   0.499  controller/Maddsub_carry_res_n_1_xor<30> (controller/carry_res_n_1<30>)
     LUT2:I1->O            1   0.704   0.000  controller/Maddsub_adder_res_lut<30> (controller/Maddsub_adder_res_lut<30>)
     MUXCY:S->O            0   0.464   0.000  controller/Maddsub_adder_res_cy<30> (controller/Maddsub_adder_res_cy<30>)
     XORCY:CI->O           2   0.804   0.482  controller/Maddsub_adder_res_xor<31> (controller/adder_res<31>)
     LUT3:I2->O            1   0.704   0.000  controller/alu_negative31 (controller/alu_negative)
     FDCE:D                    0.308          controller/regC_2
    ----------------------------------------
    Total                     21.359ns (14.277ns logic, 7.082ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              4.904ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       xloop/snd_freq_counter_20 (FF)
  Destination Clock: clk rising

  Data Path: rst to xloop/snd_freq_counter_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           148   1.218   1.299  rst_IBUF (rst_IBUF)
     INV:I->O             21   0.704   1.128  xloop/rst_inv1_INV_0 (xloop/rst_inv)
     FDE:CE                    0.555          xloop/snd_freq_counter_0
    ----------------------------------------
    Total                      4.904ns (2.477ns logic, 2.427ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 162 / 10
-------------------------------------------------------------------------
Offset:              16.468ns (Levels of Logic = 7)
  Source:            ram/Mram_mem (RAM)
  Destination:       trap (PAD)
  Source Clock:      clk rising

  Data Path: ram/Mram_mem to trap
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36_S36:CLKB->DOB29   90   2.800   1.456  ram/Mram_mem (instruction<29>)
     LUT4_D:I0->O          9   0.704   0.855  controller/imm_cmp_eq00001_1 (controller/imm_cmp_eq00001)
     LUT3_D:I2->LO         1   0.704   0.135  controller/imm<6>1 (N519)
     LUT3:I2->O           12   0.704   0.965  controller/mem_addr<6>1 (data_addr<6>)
     LUT4:I3->O           12   0.704   0.996  controller/mem_sel116 (controller/mem_sel116)
     LUT3_D:I2->O         44   0.704   1.345  controller/mem_sel (data_sel)
     LUT4:I1->O            1   0.704   0.420  addr_decoder/trap_sel (trap_OBUF)
     OBUF:I->O                 3.272          trap_OBUF (trap)
    ----------------------------------------
    Total                     16.468ns (10.296ns logic, 6.172ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 9
-------------------------------------------------------------------------
Delay:               7.620ns (Levels of Logic = 5)
  Source:            sw<0> (PAD)
  Destination:       snd (PAD)

  Data Path: sw<0> to snd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.526  sw_0_IBUF (sw_0_IBUF)
     LUT3:I1->O            1   0.704   0.000  xloop/snd_out84_F (N446)
     MUXF5:I0->O           1   0.321   0.455  xloop/snd_out84 (xloop/snd_out84)
     LUT4:I2->O            1   0.704   0.420  xloop/snd_out135 (snd_OBUF)
     OBUF:I->O                 3.272          snd_OBUF (snd)
    ----------------------------------------
    Total                      7.620ns (6.219ns logic, 1.401ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.68 secs
 
--> 

Total memory usage is 282300 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    6 (   0 filtered)

