// Seed: 4257777864
module module_0;
endmodule
module module_1 #(
    parameter id_3 = 32'd72
) (
    output uwire id_0,
    input uwire id_1,
    input wor id_2,
    input uwire _id_3,
    output uwire id_4,
    output tri id_5,
    input wor id_6,
    output uwire id_7,
    input supply0 id_8,
    input tri id_9,
    input tri id_10,
    input supply1 id_11,
    output wire id_12,
    input wire id_13,
    input tri1 id_14
);
  wire [id_3 : -1 'b0] id_16;
  module_0 modCall_1 ();
  logic id_17;
endmodule
