Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jun  4 03:59:13 2021
| Host         : DESKTOP-437TBDQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file matrixmul_1D_rev2_timing_summary_routed.rpt -pb matrixmul_1D_rev2_timing_summary_routed.pb -rpx matrixmul_1D_rev2_timing_summary_routed.rpx -warn_on_violation
| Design       : matrixmul_1D_rev2
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.020        0.000                      0                  247        0.132        0.000                      0                  247        4.500        0.000                       0                    98  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              6.020        0.000                      0                  247        0.132        0.000                      0                  247        4.500        0.000                       0                    98  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg_250_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 2.454ns (71.219%)  route 0.992ns (28.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.973     0.973    B_U/matrixmul_1D_rev2_A_ram_U/ap_clk
    RAMB18_X2Y21         RAMB18E1                                     r  B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     3.427 r  B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/DOADO[3]
                         net (fo=1, routed)           0.992     4.419    B_q0[3]
    DSP48_X2Y20          DSP48E1                                      r  sum_reg_250_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.924    10.924    ap_clk
    DSP48_X2Y20          DSP48E1                                      r  sum_reg_250_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    10.439    sum_reg_250_reg
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg_250_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 2.454ns (71.339%)  route 0.986ns (28.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.973     0.973    B_U/matrixmul_1D_rev2_A_ram_U/ap_clk
    RAMB18_X2Y21         RAMB18E1                                     r  B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/DOADO[1]
                         net (fo=1, routed)           0.986     4.413    B_q0[1]
    DSP48_X2Y20          DSP48E1                                      r  sum_reg_250_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.924    10.924    ap_clk
    DSP48_X2Y20          DSP48E1                                      r  sum_reg_250_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    10.439    sum_reg_250_reg
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg_250_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 2.454ns (71.364%)  route 0.985ns (28.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.973     0.973    B_U/matrixmul_1D_rev2_A_ram_U/ap_clk
    RAMB18_X2Y21         RAMB18E1                                     r  B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.427 r  B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/DOADO[2]
                         net (fo=1, routed)           0.985     4.412    B_q0[2]
    DSP48_X2Y20          DSP48E1                                      r  sum_reg_250_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.924    10.924    ap_clk
    DSP48_X2Y20          DSP48E1                                      r  sum_reg_250_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    10.439    sum_reg_250_reg
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg_250_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 2.454ns (71.688%)  route 0.969ns (28.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.973     0.973    B_U/matrixmul_1D_rev2_A_ram_U/ap_clk
    RAMB18_X2Y21         RAMB18E1                                     r  B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 r  B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/DOADO[7]
                         net (fo=1, routed)           0.969     4.396    B_q0[7]
    DSP48_X2Y20          DSP48E1                                      r  sum_reg_250_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.924    10.924    ap_clk
    DSP48_X2Y20          DSP48E1                                      r  sum_reg_250_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    10.439    sum_reg_250_reg
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg_250_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 2.454ns (72.444%)  route 0.933ns (27.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.973     0.973    B_U/matrixmul_1D_rev2_A_ram_U/ap_clk
    RAMB18_X2Y21         RAMB18E1                                     r  B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     3.427 r  B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/DOADO[4]
                         net (fo=1, routed)           0.933     4.360    B_q0[4]
    DSP48_X2Y20          DSP48E1                                      r  sum_reg_250_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.924    10.924    ap_clk
    DSP48_X2Y20          DSP48E1                                      r  sum_reg_250_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    10.439    sum_reg_250_reg
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg_250_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 2.454ns (73.226%)  route 0.897ns (26.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.973     0.973    B_U/matrixmul_1D_rev2_A_ram_U/ap_clk
    RAMB18_X2Y21         RAMB18E1                                     r  B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     3.427 r  B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/DOADO[5]
                         net (fo=1, routed)           0.897     4.324    B_q0[5]
    DSP48_X2Y20          DSP48E1                                      r  sum_reg_250_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.924    10.924    ap_clk
    DSP48_X2Y20          DSP48E1                                      r  sum_reg_250_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    10.439    sum_reg_250_reg
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg_250_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 2.454ns (73.401%)  route 0.889ns (26.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.973     0.973    B_U/matrixmul_1D_rev2_A_ram_U/ap_clk
    RAMB18_X2Y21         RAMB18E1                                     r  B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     3.427 r  B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/DOADO[6]
                         net (fo=1, routed)           0.889     4.316    B_q0[6]
    DSP48_X2Y20          DSP48E1                                      r  sum_reg_250_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.924    10.924    ap_clk
    DSP48_X2Y20          DSP48E1                                      r  sum_reg_250_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    10.439    sum_reg_250_reg
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -4.316    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg_250_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 2.454ns (73.738%)  route 0.874ns (26.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.973     0.973    B_U/matrixmul_1D_rev2_A_ram_U/ap_clk
    RAMB18_X2Y21         RAMB18E1                                     r  B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/DOADO[0]
                         net (fo=1, routed)           0.874     4.301    B_q0[0]
    DSP48_X2Y20          DSP48E1                                      r  sum_reg_250_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.924    10.924    ap_clk
    DSP48_X2Y20          DSP48E1                                      r  sum_reg_250_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    10.439    sum_reg_250_reg
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 A_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg_250_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 2.454ns (73.278%)  route 0.895ns (26.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.973     0.973    A_U/matrixmul_1D_rev2_A_ram_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  A_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  A_U/matrixmul_1D_rev2_A_ram_U/ram_reg/DOADO[1]
                         net (fo=1, routed)           0.895     4.322    A_q0[1]
    DSP48_X2Y20          DSP48E1                                      r  sum_reg_250_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.924    10.924    ap_clk
    DSP48_X2Y20          DSP48E1                                      r  sum_reg_250_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362    10.527    sum_reg_250_reg
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 A_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg_250_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 2.454ns (73.410%)  route 0.889ns (26.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.973     0.973    A_U/matrixmul_1D_rev2_A_ram_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  A_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.427 r  A_U/matrixmul_1D_rev2_A_ram_U/ram_reg/DOADO[2]
                         net (fo=1, routed)           0.889     4.316    A_q0[2]
    DSP48_X2Y20          DSP48E1                                      r  sum_reg_250_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.924    10.924    ap_clk
    DSP48_X2Y20          DSP48E1                                      r  sum_reg_250_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    10.527    sum_reg_250_reg
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -4.316    
  -------------------------------------------------------------------
                         slack                                  6.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_3_reg_608_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i6_reg_226_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.682%)  route 0.058ns (29.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.410     0.410    ap_clk
    SLICE_X29Y50         FDRE                                         r  i_3_reg_608_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i_3_reg_608_reg[0]/Q
                         net (fo=1, routed)           0.058     0.610    i_3_reg_608[0]
    SLICE_X28Y50         FDRE                                         r  i6_reg_226_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.432     0.432    ap_clk
    SLICE_X28Y50         FDRE                                         r  i6_reg_226_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.046     0.478    i6_reg_226_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 i_3_reg_608_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i6_reg_226_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.410     0.410    ap_clk
    SLICE_X29Y50         FDRE                                         r  i_3_reg_608_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  i_3_reg_608_reg[2]/Q
                         net (fo=1, routed)           0.059     0.597    i_3_reg_608[2]
    SLICE_X28Y50         FDRE                                         r  i6_reg_226_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.432     0.432    ap_clk
    SLICE_X28Y50         FDRE                                         r  i6_reg_226_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.016     0.448    i6_reg_226_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 j_3_reg_616_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j7_reg_238_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.410     0.410    ap_clk
    SLICE_X31Y53         FDRE                                         r  j_3_reg_616_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  j_3_reg_616_reg[2]/Q
                         net (fo=1, routed)           0.059     0.597    j_3_reg_616[2]
    SLICE_X30Y53         FDRE                                         r  j7_reg_238_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.432     0.432    ap_clk
    SLICE_X30Y53         FDRE                                         r  j7_reg_238_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.009     0.441    j7_reg_238_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.441    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_3_reg_608_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i6_reg_226_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.208%)  route 0.119ns (45.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.410     0.410    ap_clk
    SLICE_X29Y50         FDRE                                         r  i_3_reg_608_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i_3_reg_608_reg[3]/Q
                         net (fo=1, routed)           0.119     0.670    i_3_reg_608[3]
    SLICE_X28Y50         FDRE                                         r  i6_reg_226_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.432     0.432    ap_clk
    SLICE_X28Y50         FDRE                                         r  i6_reg_226_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.072     0.504    i6_reg_226_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 k_1_reg_624_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg_262_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.410     0.410    ap_clk
    SLICE_X32Y52         FDRE                                         r  k_1_reg_624_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  k_1_reg_624_reg[4]/Q
                         net (fo=1, routed)           0.059     0.618    k_1_reg_624[4]
    SLICE_X33Y52         FDRE                                         r  k_reg_262_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.432     0.432    ap_clk
    SLICE_X33Y52         FDRE                                         r  k_reg_262_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y52         FDRE (Hold_fdre_C_D)         0.018     0.450    k_reg_262_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.450    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 k_reg_262_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_1_reg_624_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.083%)  route 0.124ns (39.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.410     0.410    ap_clk
    SLICE_X35Y51         FDRE                                         r  k_reg_262_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  k_reg_262_reg[0]/Q
                         net (fo=9, routed)           0.124     0.675    tmp_15_fu_466_p3[0]
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.720 r  k_1_reg_624[0]_i_1/O
                         net (fo=1, routed)           0.000     0.720    k_1_fu_456_p2[0]
    SLICE_X34Y51         FDRE                                         r  k_1_reg_624_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.432     0.432    ap_clk
    SLICE_X34Y51         FDRE                                         r  k_1_reg_624_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.120     0.552    k_1_reg_624_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 k_reg_262_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_1_reg_624_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.392%)  route 0.135ns (41.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.410     0.410    ap_clk
    SLICE_X33Y52         FDRE                                         r  k_reg_262_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k_reg_262_reg[1]/Q
                         net (fo=8, routed)           0.135     0.686    tmp_15_fu_466_p3[1]
    SLICE_X32Y52         LUT3 (Prop_lut3_I1_O)        0.048     0.734 r  k_1_reg_624[2]_i_1/O
                         net (fo=1, routed)           0.000     0.734    k_1_fu_456_p2[2]
    SLICE_X32Y52         FDRE                                         r  k_1_reg_624_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.432     0.432    ap_clk
    SLICE_X32Y52         FDRE                                         r  k_1_reg_624_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.131     0.563    k_1_reg_624_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 j_3_reg_616_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j7_reg_238_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.410     0.410    ap_clk
    SLICE_X31Y53         FDRE                                         r  j_3_reg_616_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j_3_reg_616_reg[3]/Q
                         net (fo=1, routed)           0.116     0.667    j_3_reg_616[3]
    SLICE_X30Y53         FDRE                                         r  j7_reg_238_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.432     0.432    ap_clk
    SLICE_X30Y53         FDRE                                         r  j7_reg_238_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.063     0.495    j7_reg_238_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 k_reg_262_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_1_reg_624_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.189ns (57.679%)  route 0.139ns (42.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.410     0.410    ap_clk
    SLICE_X33Y52         FDRE                                         r  k_reg_262_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k_reg_262_reg[1]/Q
                         net (fo=8, routed)           0.139     0.690    tmp_15_fu_466_p3[1]
    SLICE_X32Y52         LUT5 (Prop_lut5_I2_O)        0.048     0.738 r  k_1_reg_624[4]_i_1/O
                         net (fo=1, routed)           0.000     0.738    k_1_fu_456_p2[4]
    SLICE_X32Y52         FDRE                                         r  k_1_reg_624_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.432     0.432    ap_clk
    SLICE_X32Y52         FDRE                                         r  k_1_reg_624_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.131     0.563    k_1_reg_624_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 k_reg_262_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_1_reg_624_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.410     0.410    ap_clk
    SLICE_X33Y52         FDRE                                         r  k_reg_262_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k_reg_262_reg[1]/Q
                         net (fo=8, routed)           0.135     0.686    tmp_15_fu_466_p3[1]
    SLICE_X32Y52         LUT2 (Prop_lut2_I1_O)        0.045     0.731 r  k_1_reg_624[1]_i_1/O
                         net (fo=1, routed)           0.000     0.731    k_1_fu_456_p2[1]
    SLICE_X32Y52         FDRE                                         r  k_1_reg_624_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=97, unset)           0.432     0.432    ap_clk
    SLICE_X32Y52         FDRE                                         r  k_1_reg_624_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.120     0.552    k_1_reg_624_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y20   sum_reg_250_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20  A_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y21  B_U/matrixmul_1D_rev2_A_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y54  tmp_5_cast_reg_587_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y54  tmp_5_cast_reg_587_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y51  tmp_8_reg_564_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y51  tmp_8_reg_564_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y51  tmp_8_reg_564_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y51  tmp_8_reg_564_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y51  tmp_8_reg_564_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y54  tmp_5_cast_reg_587_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y54  tmp_5_cast_reg_587_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51  tmp_8_reg_564_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51  tmp_8_reg_564_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51  tmp_8_reg_564_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51  tmp_8_reg_564_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51  tmp_8_reg_564_reg[6]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X28Y51  ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y51  ap_CS_fsm_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y51  ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y54  tmp_5_cast_reg_587_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y54  tmp_5_cast_reg_587_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y54  tmp_5_cast_reg_587_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y54  tmp_5_cast_reg_587_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51  tmp_8_reg_564_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51  tmp_8_reg_564_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51  tmp_8_reg_564_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51  tmp_8_reg_564_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51  tmp_8_reg_564_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y51  tmp_8_reg_564_reg[2]/C



