--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 613 paths analyzed, 131 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.030ns.
--------------------------------------------------------------------------------
Slack:                  14.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_rst_ctr_q_11 (FF)
  Destination:          ledout/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.984ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.320 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_rst_ctr_q_11 to ledout/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.430   ledout/M_rst_ctr_q[11]
                                                       ledout/M_rst_ctr_q_11
    SLICE_X9Y26.D2       net (fanout=3)        0.933   ledout/M_rst_ctr_q[11]
    SLICE_X9Y26.D        Tilo                  0.259   ledout/M_rst_ctr_q[10]
                                                       ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X9Y24.A2       net (fanout=2)        1.204   ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X9Y24.A        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/_n0109_inv2_SW0
    SLICE_X6Y23.C3       net (fanout=1)        0.896   ledout/N6
    SLICE_X6Y23.C        Tilo                  0.235   ledout/M_state_q_1
                                                       ledout/M_state_q_glue_set
    SLICE_X6Y23.AX       net (fanout=1)        0.654   ledout/M_state_q_glue_set
    SLICE_X6Y23.CLK      Tdick                 0.114   ledout/M_state_q_1
                                                       ledout/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      4.984ns (1.297ns logic, 3.687ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  15.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_rst_ctr_q_2 (FF)
  Destination:          ledout/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.643ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_rst_ctr_q_2 to ledout/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.CQ       Tcko                  0.430   ledout/M_rst_ctr_q[3]
                                                       ledout/M_rst_ctr_q_2
    SLICE_X9Y26.D3       net (fanout=3)        0.592   ledout/M_rst_ctr_q[2]
    SLICE_X9Y26.D        Tilo                  0.259   ledout/M_rst_ctr_q[10]
                                                       ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X9Y24.A2       net (fanout=2)        1.204   ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X9Y24.A        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/_n0109_inv2_SW0
    SLICE_X6Y23.C3       net (fanout=1)        0.896   ledout/N6
    SLICE_X6Y23.C        Tilo                  0.235   ledout/M_state_q_1
                                                       ledout/M_state_q_glue_set
    SLICE_X6Y23.AX       net (fanout=1)        0.654   ledout/M_state_q_glue_set
    SLICE_X6Y23.CLK      Tdick                 0.114   ledout/M_state_q_1
                                                       ledout/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      4.643ns (1.297ns logic, 3.346ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  15.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_rst_ctr_q_10 (FF)
  Destination:          ledout/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.320 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_rst_ctr_q_10 to ledout/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.CQ       Tcko                  0.430   ledout/M_rst_ctr_q[10]
                                                       ledout/M_rst_ctr_q_10
    SLICE_X9Y26.D1       net (fanout=3)        0.548   ledout/M_rst_ctr_q[10]
    SLICE_X9Y26.D        Tilo                  0.259   ledout/M_rst_ctr_q[10]
                                                       ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X9Y24.A2       net (fanout=2)        1.204   ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X9Y24.A        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/_n0109_inv2_SW0
    SLICE_X6Y23.C3       net (fanout=1)        0.896   ledout/N6
    SLICE_X6Y23.C        Tilo                  0.235   ledout/M_state_q_1
                                                       ledout/M_state_q_glue_set
    SLICE_X6Y23.AX       net (fanout=1)        0.654   ledout/M_state_q_glue_set
    SLICE_X6Y23.CLK      Tdick                 0.114   ledout/M_state_q_1
                                                       ledout/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      4.599ns (1.297ns logic, 3.302ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  15.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_rst_ctr_q_1 (FF)
  Destination:          ledout/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.542ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_rst_ctr_q_1 to ledout/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.BQ       Tcko                  0.430   ledout/M_rst_ctr_q[3]
                                                       ledout/M_rst_ctr_q_1
    SLICE_X9Y26.D4       net (fanout=3)        0.491   ledout/M_rst_ctr_q[1]
    SLICE_X9Y26.D        Tilo                  0.259   ledout/M_rst_ctr_q[10]
                                                       ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X9Y24.A2       net (fanout=2)        1.204   ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X9Y24.A        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/_n0109_inv2_SW0
    SLICE_X6Y23.C3       net (fanout=1)        0.896   ledout/N6
    SLICE_X6Y23.C        Tilo                  0.235   ledout/M_state_q_1
                                                       ledout/M_state_q_glue_set
    SLICE_X6Y23.AX       net (fanout=1)        0.654   ledout/M_state_q_glue_set
    SLICE_X6Y23.CLK      Tdick                 0.114   ledout/M_state_q_1
                                                       ledout/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      4.542ns (1.297ns logic, 3.245ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  15.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_rst_ctr_q_0 (FF)
  Destination:          ledout/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.486ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_rst_ctr_q_0 to ledout/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.AQ       Tcko                  0.430   ledout/M_rst_ctr_q[3]
                                                       ledout/M_rst_ctr_q_0
    SLICE_X9Y26.D5       net (fanout=3)        0.435   ledout/M_rst_ctr_q[0]
    SLICE_X9Y26.D        Tilo                  0.259   ledout/M_rst_ctr_q[10]
                                                       ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X9Y24.A2       net (fanout=2)        1.204   ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X9Y24.A        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/_n0109_inv2_SW0
    SLICE_X6Y23.C3       net (fanout=1)        0.896   ledout/N6
    SLICE_X6Y23.C        Tilo                  0.235   ledout/M_state_q_1
                                                       ledout/M_state_q_glue_set
    SLICE_X6Y23.AX       net (fanout=1)        0.654   ledout/M_state_q_glue_set
    SLICE_X6Y23.CLK      Tdick                 0.114   ledout/M_state_q_1
                                                       ledout/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (1.297ns logic, 3.189ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  15.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_rst_ctr_q_11 (FF)
  Destination:          ledout/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.330ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.320 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_rst_ctr_q_11 to ledout/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.430   ledout/M_rst_ctr_q[11]
                                                       ledout/M_rst_ctr_q_11
    SLICE_X9Y26.D2       net (fanout=3)        0.933   ledout/M_rst_ctr_q[11]
    SLICE_X9Y26.D        Tilo                  0.259   ledout/M_rst_ctr_q[10]
                                                       ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X9Y24.A2       net (fanout=2)        1.204   ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X9Y24.A        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/_n0109_inv2_SW0
    SLICE_X6Y23.C3       net (fanout=1)        0.896   ledout/N6
    SLICE_X6Y23.CLK      Tas                   0.349   ledout/M_state_q_1
                                                       ledout/M_state_q_glue_set
                                                       ledout/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.330ns (1.297ns logic, 3.033ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  15.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_ctr_q_0 (FF)
  Destination:          ledout/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.138ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.320 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_ctr_q_0 to ledout/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.CQ       Tcko                  0.476   ledout/M_ctr_q[0]
                                                       ledout/M_ctr_q_0
    SLICE_X6Y23.B1       net (fanout=10)       0.849   ledout/M_ctr_q[0]
    SLICE_X6Y23.B        Tilo                  0.235   ledout/M_state_q_1
                                                       ledout/_n0109_inv1_SW0
    SLICE_X6Y23.A5       net (fanout=5)        0.209   ledout/N2
    SLICE_X6Y23.A        Tilo                  0.235   ledout/M_state_q_1
                                                       ledout/_n0109_inv1
    SLICE_X6Y23.C5       net (fanout=6)        1.131   ledout/_n0109_inv1
    SLICE_X6Y23.C        Tilo                  0.235   ledout/M_state_q_1
                                                       ledout/M_state_q_glue_set
    SLICE_X6Y23.AX       net (fanout=1)        0.654   ledout/M_state_q_glue_set
    SLICE_X6Y23.CLK      Tdick                 0.114   ledout/M_state_q_1
                                                       ledout/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      4.138ns (1.295ns logic, 2.843ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  15.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ledout/M_rst_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.106ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.317 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ledout/M_rst_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y16.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X11Y25.B2      net (fanout=9)        2.022   M_reset_cond_out
    SLICE_X11Y25.B       Tilo                  0.259   ledout/M_rst_ctr_q[11]
                                                       ledout/Mcount_M_rst_ctr_q_val2
    SLICE_X9Y26.B2       net (fanout=12)       1.022   ledout/Mcount_M_rst_ctr_q_val
    SLICE_X9Y26.CLK      Tas                   0.373   ledout/M_rst_ctr_q[10]
                                                       ledout/M_rst_ctr_q_9_rstpot
                                                       ledout/M_rst_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.106ns (1.062ns logic, 3.044ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  15.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ledout/M_rst_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.069ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.315 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ledout/M_rst_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y16.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X11Y25.B2      net (fanout=9)        2.022   M_reset_cond_out
    SLICE_X11Y25.B       Tilo                  0.259   ledout/M_rst_ctr_q[11]
                                                       ledout/Mcount_M_rst_ctr_q_val2
    SLICE_X9Y25.A2       net (fanout=12)       0.985   ledout/Mcount_M_rst_ctr_q_val
    SLICE_X9Y25.CLK      Tas                   0.373   ledout/M_rst_ctr_q[3]
                                                       ledout/M_rst_ctr_q_0_rstpot
                                                       ledout/M_rst_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.069ns (1.062ns logic, 3.007ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  15.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ledout/M_rst_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.055ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.314 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ledout/M_rst_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y16.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X11Y25.B2      net (fanout=9)        2.022   M_reset_cond_out
    SLICE_X11Y25.B       Tilo                  0.259   ledout/M_rst_ctr_q[11]
                                                       ledout/Mcount_M_rst_ctr_q_val2
    SLICE_X11Y25.A2      net (fanout=12)       0.971   ledout/Mcount_M_rst_ctr_q_val
    SLICE_X11Y25.CLK     Tas                   0.373   ledout/M_rst_ctr_q[11]
                                                       ledout/M_rst_ctr_q_11_rstpot
                                                       ledout/M_rst_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.055ns (1.062ns logic, 2.993ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  15.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_state_q (FF)
  Destination:          ledout/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.069ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_state_q to ledout/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.AQ       Tcko                  0.476   ledout/M_state_q_1
                                                       ledout/M_state_q
    SLICE_X9Y24.B4       net (fanout=23)       0.938   ledout/M_state_q
    SLICE_X9Y24.B        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/Mcount_M_rst_ctr_q_val11
    SLICE_X9Y24.A5       net (fanout=2)        0.238   ledout/Mcount_M_rst_ctr_q_val11
    SLICE_X9Y24.A        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/_n0109_inv2_SW0
    SLICE_X6Y23.C3       net (fanout=1)        0.896   ledout/N6
    SLICE_X6Y23.C        Tilo                  0.235   ledout/M_state_q_1
                                                       ledout/M_state_q_glue_set
    SLICE_X6Y23.AX       net (fanout=1)        0.654   ledout/M_state_q_glue_set
    SLICE_X6Y23.CLK      Tdick                 0.114   ledout/M_state_q_1
                                                       ledout/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      4.069ns (1.343ns logic, 2.726ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  15.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_rst_ctr_q_9 (FF)
  Destination:          ledout/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.043ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.320 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_rst_ctr_q_9 to ledout/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   ledout/M_rst_ctr_q[10]
                                                       ledout/M_rst_ctr_q_9
    SLICE_X9Y24.B1       net (fanout=3)        0.958   ledout/M_rst_ctr_q[9]
    SLICE_X9Y24.B        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/Mcount_M_rst_ctr_q_val11
    SLICE_X9Y24.A5       net (fanout=2)        0.238   ledout/Mcount_M_rst_ctr_q_val11
    SLICE_X9Y24.A        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/_n0109_inv2_SW0
    SLICE_X6Y23.C3       net (fanout=1)        0.896   ledout/N6
    SLICE_X6Y23.C        Tilo                  0.235   ledout/M_state_q_1
                                                       ledout/M_state_q_glue_set
    SLICE_X6Y23.AX       net (fanout=1)        0.654   ledout/M_state_q_glue_set
    SLICE_X6Y23.CLK      Tdick                 0.114   ledout/M_state_q_1
                                                       ledout/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      4.043ns (1.297ns logic, 2.746ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  15.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_state_q_1 (FF)
  Destination:          ledout/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.041ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_state_q_1 to ledout/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.CQ       Tcko                  0.476   ledout/M_state_q_1
                                                       ledout/M_state_q_1
    SLICE_X6Y23.B2       net (fanout=1)        0.752   ledout/M_state_q_1
    SLICE_X6Y23.B        Tilo                  0.235   ledout/M_state_q_1
                                                       ledout/_n0109_inv1_SW0
    SLICE_X6Y23.A5       net (fanout=5)        0.209   ledout/N2
    SLICE_X6Y23.A        Tilo                  0.235   ledout/M_state_q_1
                                                       ledout/_n0109_inv1
    SLICE_X6Y23.C5       net (fanout=6)        1.131   ledout/_n0109_inv1
    SLICE_X6Y23.C        Tilo                  0.235   ledout/M_state_q_1
                                                       ledout/M_state_q_glue_set
    SLICE_X6Y23.AX       net (fanout=1)        0.654   ledout/M_state_q_glue_set
    SLICE_X6Y23.CLK      Tdick                 0.114   ledout/M_state_q_1
                                                       ledout/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      4.041ns (1.295ns logic, 2.746ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  15.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_rst_ctr_q_2 (FF)
  Destination:          ledout/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.989ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_rst_ctr_q_2 to ledout/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.CQ       Tcko                  0.430   ledout/M_rst_ctr_q[3]
                                                       ledout/M_rst_ctr_q_2
    SLICE_X9Y26.D3       net (fanout=3)        0.592   ledout/M_rst_ctr_q[2]
    SLICE_X9Y26.D        Tilo                  0.259   ledout/M_rst_ctr_q[10]
                                                       ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X9Y24.A2       net (fanout=2)        1.204   ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X9Y24.A        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/_n0109_inv2_SW0
    SLICE_X6Y23.C3       net (fanout=1)        0.896   ledout/N6
    SLICE_X6Y23.CLK      Tas                   0.349   ledout/M_state_q_1
                                                       ledout/M_state_q_glue_set
                                                       ledout/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.989ns (1.297ns logic, 2.692ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  16.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_rst_ctr_q_10 (FF)
  Destination:          ledout/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.945ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.320 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_rst_ctr_q_10 to ledout/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.CQ       Tcko                  0.430   ledout/M_rst_ctr_q[10]
                                                       ledout/M_rst_ctr_q_10
    SLICE_X9Y26.D1       net (fanout=3)        0.548   ledout/M_rst_ctr_q[10]
    SLICE_X9Y26.D        Tilo                  0.259   ledout/M_rst_ctr_q[10]
                                                       ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X9Y24.A2       net (fanout=2)        1.204   ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X9Y24.A        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/_n0109_inv2_SW0
    SLICE_X6Y23.C3       net (fanout=1)        0.896   ledout/N6
    SLICE_X6Y23.CLK      Tas                   0.349   ledout/M_state_q_1
                                                       ledout/M_state_q_glue_set
                                                       ledout/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.945ns (1.297ns logic, 2.648ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  16.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_rst_ctr_q_6 (FF)
  Destination:          ledout/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.927ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.320 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_rst_ctr_q_6 to ledout/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.CQ      Tcko                  0.476   ledout/M_rst_ctr_q[7]
                                                       ledout/M_rst_ctr_q_6
    SLICE_X9Y24.B2       net (fanout=3)        0.796   ledout/M_rst_ctr_q[6]
    SLICE_X9Y24.B        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/Mcount_M_rst_ctr_q_val11
    SLICE_X9Y24.A5       net (fanout=2)        0.238   ledout/Mcount_M_rst_ctr_q_val11
    SLICE_X9Y24.A        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/_n0109_inv2_SW0
    SLICE_X6Y23.C3       net (fanout=1)        0.896   ledout/N6
    SLICE_X6Y23.C        Tilo                  0.235   ledout/M_state_q_1
                                                       ledout/M_state_q_glue_set
    SLICE_X6Y23.AX       net (fanout=1)        0.654   ledout/M_state_q_glue_set
    SLICE_X6Y23.CLK      Tdick                 0.114   ledout/M_state_q_1
                                                       ledout/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      3.927ns (1.343ns logic, 2.584ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ledout/M_rst_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.879ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.315 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ledout/M_rst_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y16.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X11Y25.B2      net (fanout=9)        2.022   M_reset_cond_out
    SLICE_X11Y25.B       Tilo                  0.259   ledout/M_rst_ctr_q[11]
                                                       ledout/Mcount_M_rst_ctr_q_val2
    SLICE_X9Y25.B4       net (fanout=12)       0.795   ledout/Mcount_M_rst_ctr_q_val
    SLICE_X9Y25.CLK      Tas                   0.373   ledout/M_rst_ctr_q[3]
                                                       ledout/M_rst_ctr_q_1_rstpot
                                                       ledout/M_rst_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.879ns (1.062ns logic, 2.817ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  16.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_rst_ctr_q_11 (FF)
  Destination:          ledout/M_rst_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.888ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.317 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_rst_ctr_q_11 to ledout/M_rst_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.430   ledout/M_rst_ctr_q[11]
                                                       ledout/M_rst_ctr_q_11
    SLICE_X9Y26.D2       net (fanout=3)        0.933   ledout/M_rst_ctr_q[11]
    SLICE_X9Y26.D        Tilo                  0.259   ledout/M_rst_ctr_q[10]
                                                       ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X11Y25.B3      net (fanout=2)        0.612   ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X11Y25.B       Tilo                  0.259   ledout/M_rst_ctr_q[11]
                                                       ledout/Mcount_M_rst_ctr_q_val2
    SLICE_X9Y26.B2       net (fanout=12)       1.022   ledout/Mcount_M_rst_ctr_q_val
    SLICE_X9Y26.CLK      Tas                   0.373   ledout/M_rst_ctr_q[10]
                                                       ledout/M_rst_ctr_q_9_rstpot
                                                       ledout/M_rst_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.888ns (1.321ns logic, 2.567ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  16.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_rst_ctr_q_1 (FF)
  Destination:          ledout/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.888ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_rst_ctr_q_1 to ledout/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.BQ       Tcko                  0.430   ledout/M_rst_ctr_q[3]
                                                       ledout/M_rst_ctr_q_1
    SLICE_X9Y26.D4       net (fanout=3)        0.491   ledout/M_rst_ctr_q[1]
    SLICE_X9Y26.D        Tilo                  0.259   ledout/M_rst_ctr_q[10]
                                                       ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X9Y24.A2       net (fanout=2)        1.204   ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X9Y24.A        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/_n0109_inv2_SW0
    SLICE_X6Y23.C3       net (fanout=1)        0.896   ledout/N6
    SLICE_X6Y23.CLK      Tas                   0.349   ledout/M_state_q_1
                                                       ledout/M_state_q_glue_set
                                                       ledout/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.888ns (1.297ns logic, 2.591ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  16.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_rst_ctr_q_11 (FF)
  Destination:          ledout/M_rst_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.851ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.315 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_rst_ctr_q_11 to ledout/M_rst_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.430   ledout/M_rst_ctr_q[11]
                                                       ledout/M_rst_ctr_q_11
    SLICE_X9Y26.D2       net (fanout=3)        0.933   ledout/M_rst_ctr_q[11]
    SLICE_X9Y26.D        Tilo                  0.259   ledout/M_rst_ctr_q[10]
                                                       ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X11Y25.B3      net (fanout=2)        0.612   ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X11Y25.B       Tilo                  0.259   ledout/M_rst_ctr_q[11]
                                                       ledout/Mcount_M_rst_ctr_q_val2
    SLICE_X9Y25.A2       net (fanout=12)       0.985   ledout/Mcount_M_rst_ctr_q_val
    SLICE_X9Y25.CLK      Tas                   0.373   ledout/M_rst_ctr_q[3]
                                                       ledout/M_rst_ctr_q_0_rstpot
                                                       ledout/M_rst_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.321ns logic, 2.530ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  16.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ledout/M_rst_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.827ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.314 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ledout/M_rst_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y16.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X11Y25.B2      net (fanout=9)        2.022   M_reset_cond_out
    SLICE_X11Y25.B       Tilo                  0.259   ledout/M_rst_ctr_q[11]
                                                       ledout/Mcount_M_rst_ctr_q_val2
    SLICE_X10Y25.B1      net (fanout=12)       0.767   ledout/Mcount_M_rst_ctr_q_val
    SLICE_X10Y25.CLK     Tas                   0.349   ledout/M_rst_ctr_q[7]
                                                       ledout/M_rst_ctr_q_5_rstpot
                                                       ledout/M_rst_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.827ns (1.038ns logic, 2.789ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  16.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_rst_ctr_q_0 (FF)
  Destination:          ledout/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.832ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_rst_ctr_q_0 to ledout/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.AQ       Tcko                  0.430   ledout/M_rst_ctr_q[3]
                                                       ledout/M_rst_ctr_q_0
    SLICE_X9Y26.D5       net (fanout=3)        0.435   ledout/M_rst_ctr_q[0]
    SLICE_X9Y26.D        Tilo                  0.259   ledout/M_rst_ctr_q[10]
                                                       ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X9Y24.A2       net (fanout=2)        1.204   ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X9Y24.A        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/_n0109_inv2_SW0
    SLICE_X6Y23.C3       net (fanout=1)        0.896   ledout/N6
    SLICE_X6Y23.CLK      Tas                   0.349   ledout/M_state_q_1
                                                       ledout/M_state_q_glue_set
                                                       ledout/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.832ns (1.297ns logic, 2.535ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  16.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_rst_ctr_q_11 (FF)
  Destination:          ledout/M_rst_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.837ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_rst_ctr_q_11 to ledout/M_rst_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.430   ledout/M_rst_ctr_q[11]
                                                       ledout/M_rst_ctr_q_11
    SLICE_X9Y26.D2       net (fanout=3)        0.933   ledout/M_rst_ctr_q[11]
    SLICE_X9Y26.D        Tilo                  0.259   ledout/M_rst_ctr_q[10]
                                                       ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X11Y25.B3      net (fanout=2)        0.612   ledout/Mcount_M_rst_ctr_q_val12
    SLICE_X11Y25.B       Tilo                  0.259   ledout/M_rst_ctr_q[11]
                                                       ledout/Mcount_M_rst_ctr_q_val2
    SLICE_X11Y25.A2      net (fanout=12)       0.971   ledout/Mcount_M_rst_ctr_q_val
    SLICE_X11Y25.CLK     Tas                   0.373   ledout/M_rst_ctr_q[11]
                                                       ledout/M_rst_ctr_q_11_rstpot
                                                       ledout/M_rst_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.837ns (1.321ns logic, 2.516ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  16.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ledout/M_rst_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.761ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.315 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ledout/M_rst_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y16.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X11Y25.B2      net (fanout=9)        2.022   M_reset_cond_out
    SLICE_X11Y25.B       Tilo                  0.259   ledout/M_rst_ctr_q[11]
                                                       ledout/Mcount_M_rst_ctr_q_val2
    SLICE_X9Y25.D5       net (fanout=12)       0.677   ledout/Mcount_M_rst_ctr_q_val
    SLICE_X9Y25.CLK      Tas                   0.373   ledout/M_rst_ctr_q[3]
                                                       ledout/M_rst_ctr_q_3_rstpot
                                                       ledout/M_rst_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.761ns (1.062ns logic, 2.699ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  16.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_rst_ctr_q_7 (FF)
  Destination:          ledout/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.722ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.320 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_rst_ctr_q_7 to ledout/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.DQ      Tcko                  0.476   ledout/M_rst_ctr_q[7]
                                                       ledout/M_rst_ctr_q_7
    SLICE_X9Y24.B3       net (fanout=3)        0.591   ledout/M_rst_ctr_q[7]
    SLICE_X9Y24.B        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/Mcount_M_rst_ctr_q_val11
    SLICE_X9Y24.A5       net (fanout=2)        0.238   ledout/Mcount_M_rst_ctr_q_val11
    SLICE_X9Y24.A        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/_n0109_inv2_SW0
    SLICE_X6Y23.C3       net (fanout=1)        0.896   ledout/N6
    SLICE_X6Y23.C        Tilo                  0.235   ledout/M_state_q_1
                                                       ledout/M_state_q_glue_set
    SLICE_X6Y23.AX       net (fanout=1)        0.654   ledout/M_state_q_glue_set
    SLICE_X6Y23.CLK      Tdick                 0.114   ledout/M_state_q_1
                                                       ledout/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      3.722ns (1.343ns logic, 2.379ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  16.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_state_q (FF)
  Destination:          ledout/M_rst_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.712ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.317 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_state_q to ledout/M_rst_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.AQ       Tcko                  0.476   ledout/M_state_q_1
                                                       ledout/M_state_q
    SLICE_X9Y24.B4       net (fanout=23)       0.938   ledout/M_state_q
    SLICE_X9Y24.B        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/Mcount_M_rst_ctr_q_val11
    SLICE_X11Y25.B6      net (fanout=2)        0.385   ledout/Mcount_M_rst_ctr_q_val11
    SLICE_X11Y25.B       Tilo                  0.259   ledout/M_rst_ctr_q[11]
                                                       ledout/Mcount_M_rst_ctr_q_val2
    SLICE_X9Y26.B2       net (fanout=12)       1.022   ledout/Mcount_M_rst_ctr_q_val
    SLICE_X9Y26.CLK      Tas                   0.373   ledout/M_rst_ctr_q[10]
                                                       ledout/M_rst_ctr_q_9_rstpot
                                                       ledout/M_rst_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.712ns (1.367ns logic, 2.345ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  16.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ledout/M_rst_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.678ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.317 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ledout/M_rst_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y16.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X11Y25.B2      net (fanout=9)        2.022   M_reset_cond_out
    SLICE_X11Y25.B       Tilo                  0.259   ledout/M_rst_ctr_q[11]
                                                       ledout/Mcount_M_rst_ctr_q_val2
    SLICE_X9Y26.C4       net (fanout=12)       0.594   ledout/Mcount_M_rst_ctr_q_val
    SLICE_X9Y26.CLK      Tas                   0.373   ledout/M_rst_ctr_q[10]
                                                       ledout/M_rst_ctr_q_10_rstpot
                                                       ledout/M_rst_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.678ns (1.062ns logic, 2.616ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  16.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_state_q (FF)
  Destination:          ledout/M_rst_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.675ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.315 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_state_q to ledout/M_rst_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.AQ       Tcko                  0.476   ledout/M_state_q_1
                                                       ledout/M_state_q
    SLICE_X9Y24.B4       net (fanout=23)       0.938   ledout/M_state_q
    SLICE_X9Y24.B        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/Mcount_M_rst_ctr_q_val11
    SLICE_X11Y25.B6      net (fanout=2)        0.385   ledout/Mcount_M_rst_ctr_q_val11
    SLICE_X11Y25.B       Tilo                  0.259   ledout/M_rst_ctr_q[11]
                                                       ledout/Mcount_M_rst_ctr_q_val2
    SLICE_X9Y25.A2       net (fanout=12)       0.985   ledout/Mcount_M_rst_ctr_q_val
    SLICE_X9Y25.CLK      Tas                   0.373   ledout/M_rst_ctr_q[3]
                                                       ledout/M_rst_ctr_q_0_rstpot
                                                       ledout/M_rst_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.367ns logic, 2.308ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  16.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_rst_ctr_q_9 (FF)
  Destination:          ledout/M_rst_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.686ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_rst_ctr_q_9 to ledout/M_rst_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   ledout/M_rst_ctr_q[10]
                                                       ledout/M_rst_ctr_q_9
    SLICE_X9Y24.B1       net (fanout=3)        0.958   ledout/M_rst_ctr_q[9]
    SLICE_X9Y24.B        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/Mcount_M_rst_ctr_q_val11
    SLICE_X11Y25.B6      net (fanout=2)        0.385   ledout/Mcount_M_rst_ctr_q_val11
    SLICE_X11Y25.B       Tilo                  0.259   ledout/M_rst_ctr_q[11]
                                                       ledout/Mcount_M_rst_ctr_q_val2
    SLICE_X9Y26.B2       net (fanout=12)       1.022   ledout/Mcount_M_rst_ctr_q_val
    SLICE_X9Y26.CLK      Tas                   0.373   ledout/M_rst_ctr_q[10]
                                                       ledout/M_rst_ctr_q_9_rstpot
                                                       ledout/M_rst_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.686ns (1.321ns logic, 2.365ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  16.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout/M_state_q (FF)
  Destination:          ledout/M_rst_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.661ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.314 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout/M_state_q to ledout/M_rst_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.AQ       Tcko                  0.476   ledout/M_state_q_1
                                                       ledout/M_state_q
    SLICE_X9Y24.B4       net (fanout=23)       0.938   ledout/M_state_q
    SLICE_X9Y24.B        Tilo                  0.259   ledout/Mcount_M_rst_ctr_q_val11
                                                       ledout/Mcount_M_rst_ctr_q_val11
    SLICE_X11Y25.B6      net (fanout=2)        0.385   ledout/Mcount_M_rst_ctr_q_val11
    SLICE_X11Y25.B       Tilo                  0.259   ledout/M_rst_ctr_q[11]
                                                       ledout/Mcount_M_rst_ctr_q_val2
    SLICE_X11Y25.A2      net (fanout=12)       0.971   ledout/Mcount_M_rst_ctr_q_val
    SLICE_X11Y25.CLK     Tas                   0.373   ledout/M_rst_ctr_q[11]
                                                       ledout/M_rst_ctr_q_11_rstpot
                                                       ledout/M_rst_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (1.367ns logic, 2.294ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ledout/M_bit_ctr_q[3]/CLK
  Logical resource: ledout/M_bit_ctr_q_0/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ledout/M_bit_ctr_q[3]/CLK
  Logical resource: ledout/M_bit_ctr_q_1/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ledout/M_bit_ctr_q[3]/CLK
  Logical resource: ledout/M_bit_ctr_q_2/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ledout/M_bit_ctr_q[3]/CLK
  Logical resource: ledout/M_bit_ctr_q_3/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ledout/M_bit_ctr_q[4]/CLK
  Logical resource: ledout/M_bit_ctr_q_4/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ledout/M_ctr_q[4]/CLK
  Logical resource: ledout/M_ctr_q_2/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ledout/M_ctr_q[4]/CLK
  Logical resource: ledout/M_ctr_q_3/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ledout/M_ctr_q[4]/CLK
  Logical resource: ledout/M_ctr_q_4/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ledout/M_state_q_1/CLK
  Logical resource: ledout/M_state_q/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ledout/M_state_q_1/CLK
  Logical resource: ledout/M_state_q_1/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ledout/M_ctr_q[0]/CLK
  Logical resource: ledout/M_ctr_q_1/CK
  Location pin: SLICE_X6Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ledout/M_ctr_q[0]/CLK
  Logical resource: ledout/M_ctr_q_0/CK
  Location pin: SLICE_X6Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ledout/M_rst_ctr_q[7]/CLK
  Logical resource: ledout/M_rst_ctr_q_4/CK
  Location pin: SLICE_X10Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ledout/M_rst_ctr_q[7]/CLK
  Logical resource: ledout/M_rst_ctr_q_5/CK
  Location pin: SLICE_X10Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ledout/M_rst_ctr_q[7]/CLK
  Logical resource: ledout/M_rst_ctr_q_6/CK
  Location pin: SLICE_X10Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ledout/M_rst_ctr_q[7]/CLK
  Logical resource: ledout/M_rst_ctr_q_7/CK
  Location pin: SLICE_X10Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X5Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ledout/M_pixel_ctr_q[1]/CLK
  Logical resource: ledout/M_pixel_ctr_q_0/CK
  Location pin: SLICE_X5Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ledout/M_pixel_ctr_q[1]/CLK
  Logical resource: ledout/M_pixel_ctr_q_1/CK
  Location pin: SLICE_X5Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ledout/M_ctr_q[5]/CLK
  Logical resource: ledout/M_pixel_ctr_q_2/CK
  Location pin: SLICE_X7Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ledout/M_ctr_q[5]/CLK
  Logical resource: ledout/M_ctr_q_5/CK
  Location pin: SLICE_X7Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ledout/M_rst_ctr_q[3]/CLK
  Logical resource: ledout/M_rst_ctr_q_0/CK
  Location pin: SLICE_X9Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ledout/M_rst_ctr_q[3]/CLK
  Logical resource: ledout/M_rst_ctr_q_1/CK
  Location pin: SLICE_X9Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ledout/M_rst_ctr_q[3]/CLK
  Logical resource: ledout/M_rst_ctr_q_2/CK
  Location pin: SLICE_X9Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ledout/M_rst_ctr_q[3]/CLK
  Logical resource: ledout/M_rst_ctr_q_3/CK
  Location pin: SLICE_X9Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ledout/M_rst_ctr_q[10]/CLK
  Logical resource: ledout/M_rst_ctr_q_8/CK
  Location pin: SLICE_X9Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.030|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 613 paths, 0 nets, and 250 connections

Design statistics:
   Minimum period:   5.030ns{1}   (Maximum frequency: 198.807MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 29 17:10:53 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4550 MB



