"C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/core.v=verilog,work,Verilog 2001"
"C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/spi.v=verilog,work,Verilog 2001"
"C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/spi_counter/rtl/spi_counter.v=verilog,work,Verilog 2001"
"C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/ram.v=verilog,work"
"C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/testbench/VNA_FPGA_DSP_minimal_tf.v=verilog,work"
