// Seed: 918811413
`define pp_5 0
`timescale 1ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    output id_3
    , id_5,
    output id_4
);
  type_9 id_6 (1);
endmodule
