{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758954211119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758954211120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 27 02:23:30 2025 " "Processing started: Sat Sep 27 02:23:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758954211120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954211120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VT_HACKS_FPGA -c VT_HACKS_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VT_HACKS_FPGA -c VT_HACKS_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954211120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758954211580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758954211580 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "uart_small.qsys " "Elaborating Platform Designer system entity \"uart_small.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954219465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.02:23:42 Progress: Loading VT_HACKS_VERILOG/uart_small.qsys " "2025.09.27.02:23:42 Progress: Loading VT_HACKS_VERILOG/uart_small.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954222725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.02:23:43 Progress: Reading input file " "2025.09.27.02:23:43 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954223255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.02:23:43 Progress: Adding clk_0 \[clock_source 23.1\] " "2025.09.27.02:23:43 Progress: Adding clk_0 \[clock_source 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954223354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.02:23:43 Progress: Parameterizing module clk_0 " "2025.09.27.02:23:43 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954223796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.02:23:43 Progress: Adding hps_0 \[altera_hps 23.1\] " "2025.09.27.02:23:43 Progress: Adding hps_0 \[altera_hps 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954223798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.02:23:44 Progress: Parameterizing module hps_0 " "2025.09.27.02:23:44 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954224920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.02:23:44 Progress: Adding pio_0 \[altera_avalon_pio 23.1\] " "2025.09.27.02:23:44 Progress: Adding pio_0 \[altera_avalon_pio 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954224945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.02:23:44 Progress: Parameterizing module pio_0 " "2025.09.27.02:23:44 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954224971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.02:23:44 Progress: Building connections " "2025.09.27.02:23:44 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954224972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.02:23:45 Progress: Parameterizing connections " "2025.09.27.02:23:45 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954225011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.02:23:45 Progress: Validating " "2025.09.27.02:23:45 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954225013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.02:23:53 Progress: Done reading input file " "2025.09.27.02:23:53 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954233512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_small.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Uart_small.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954235661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_small.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Uart_small.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954235661 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Uart_small.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Uart_small.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954235662 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Uart_small.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Uart_small.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954235662 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Uart_small.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity " "Uart_small.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954235662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_small.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Uart_small.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954235666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_small: Generating uart_small \"uart_small\" for QUARTUS_SYNTH " "Uart_small: Generating uart_small \"uart_small\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954237631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave pio_0.s1 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave pio_0.s1 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954241026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954245572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954246026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954246328 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954246331 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954246331 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity " "Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954246733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"uart_small\" instantiated altera_hps \"hps_0\" " "Hps_0: \"uart_small\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954248441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'uart_small_pio_0' " "Pio_0: Starting RTL generation for module 'uart_small_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954248451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=uart_small_pio_0 --dir=C:/Users/molly/AppData/Local/Temp/alt0358_5492641310817004751.dir/0002_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/molly/AppData/Local/Temp/alt0358_5492641310817004751.dir/0002_pio_0_gen//uart_small_pio_0_component_configuration.pl --do_build_sim=0\}\] " "Pio_0:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=uart_small_pio_0 --dir=C:/Users/molly/AppData/Local/Temp/alt0358_5492641310817004751.dir/0002_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/molly/AppData/Local/Temp/alt0358_5492641310817004751.dir/0002_pio_0_gen//uart_small_pio_0_component_configuration.pl --do_build_sim=0\}\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954248451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'uart_small_pio_0' " "Pio_0: Done RTL generation for module 'uart_small_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954248693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"uart_small\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"uart_small\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954248699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954249694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"uart_small\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"uart_small\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954250357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"uart_small\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"uart_small\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954250369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954250468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954251307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio_0_s1_translator\" " "Pio_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954251309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\" " "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954251312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio_0_s1_agent\" " "Pio_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio_0_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954251315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio_0_s1_agent_rsp_fifo\" " "Pio_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio_0_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954251318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954251332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954251345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pio_0_s1_burst_adapter\" " "Pio_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pio_0_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954251354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954251395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954251403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954251415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954251421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954251432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954251464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954252054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954272159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954272181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_small: Done \"uart_small\" with 21 modules, 77 files " "Uart_small: Done \"uart_small\" with 21 modules, 77 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954272182 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "uart_small.qsys " "Finished elaborating Platform Designer system entity \"uart_small.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954273576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vt_hacks_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vt_hacks_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VT_HACKS_FPGA " "Found entity 1: VT_HACKS_FPGA" {  } { { "VT_HACKS_FPGA.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/VT_HACKS_FPGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954276643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_transmitter.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/uart_transmitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954276645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array_uart_transmitter " "Found entity 1: array_uart_transmitter" {  } { { "uart_tx.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954276648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954276649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954276680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/uart_small/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954276721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/uart_small/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954276726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/uart_small/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954276732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/uart_small/submodules/altera_default_burst_converter.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954276738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/uart_small/submodules/altera_incr_burst_converter.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954276776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/uart_small/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954276782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/uart_small/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954276845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/uart_small/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954276850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/uart_small/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954276855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/uart_small/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954276859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/uart_small/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/uart_small/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276862 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/uart_small/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954276862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/uart_small/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954276902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/uart_small/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954276931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276971 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276971 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276971 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276971 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954276971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954276971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/uart_small/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758954277030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/uart_small/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/uart_small/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/uart_small/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/uart_small/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/uart_small/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/uart_small/submodules/altera_reset_controller.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/uart_small/submodules/altera_reset_synchronizer.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/uart_small/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758954277243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/uart_small/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/uart_small/submodules/hps_sdram.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_reset.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/uart_small/submodules/hps_sdram_pll.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/uart_small_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/uart_small_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_small_hps_0 " "Found entity 1: uart_small_hps_0" {  } { { "db/ip/uart_small/submodules/uart_small_hps_0.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/uart_small_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/uart_small_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_small_hps_0_fpga_interfaces " "Found entity 1: uart_small_hps_0_fpga_interfaces" {  } { { "db/ip/uart_small/submodules/uart_small_hps_0_fpga_interfaces.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/uart_small_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/uart_small_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_small_hps_0_hps_io " "Found entity 1: uart_small_hps_0_hps_io" {  } { { "db/ip/uart_small/submodules/uart_small_hps_0_hps_io.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/uart_small_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/uart_small_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_small_hps_0_hps_io_border " "Found entity 1: uart_small_hps_0_hps_io_border" {  } { { "db/ip/uart_small/submodules/uart_small_hps_0_hps_io_border.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_small_mm_interconnect_0 " "Found entity 1: uart_small_mm_interconnect_0" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/uart_small_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_small_mm_interconnect_0_avalon_st_adapter " "Found entity 1: uart_small_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/uart_small_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_small_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: uart_small_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/uart_small_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_small_mm_interconnect_0_cmd_demux " "Found entity 1: uart_small_mm_interconnect_0_cmd_demux" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/uart_small_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_small_mm_interconnect_0_cmd_mux " "Found entity 1: uart_small_mm_interconnect_0_cmd_mux" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_small_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at uart_small_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758954277715 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_small_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at uart_small_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758954277715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_small_mm_interconnect_0_router_default_decode " "Found entity 1: uart_small_mm_interconnect_0_router_default_decode" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277718 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_small_mm_interconnect_0_router " "Found entity 2: uart_small_mm_interconnect_0_router" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_small_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at uart_small_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router_002.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758954277723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_small_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at uart_small_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router_002.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758954277723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_small_mm_interconnect_0_router_002_default_decode " "Found entity 1: uart_small_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router_002.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277725 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_small_mm_interconnect_0_router_002 " "Found entity 2: uart_small_mm_interconnect_0_router_002" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router_002.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/uart_small_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_small_mm_interconnect_0_rsp_demux " "Found entity 1: uart_small_mm_interconnect_0_rsp_demux" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/uart_small_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_small_mm_interconnect_0_rsp_mux " "Found entity 1: uart_small_mm_interconnect_0_rsp_mux" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/submodules/uart_small_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/submodules/uart_small_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_small_pio_0 " "Found entity 1: uart_small_pio_0" {  } { { "db/ip/uart_small/submodules/uart_small_pio_0.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_small/uart_small.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_small/uart_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_small " "Found entity 1: uart_small" {  } { { "db/ip/uart_small/uart_small.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/uart_small.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954277775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954277775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/uart_small/submodules/hps_sdram_pll.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954277776 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758954277948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_small uart_small:u0 " "Elaborating entity \"uart_small\" for hierarchy \"uart_small:u0\"" {  } { { "top_level.v" "u0" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954277951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_small_hps_0 uart_small:u0\|uart_small_hps_0:hps_0 " "Elaborating entity \"uart_small_hps_0\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\"" {  } { { "db/ip/uart_small/uart_small.v" "hps_0" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/uart_small.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954277965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_small_hps_0_fpga_interfaces uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"uart_small_hps_0_fpga_interfaces\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/uart_small/submodules/uart_small_hps_0.v" "fpga_interfaces" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_hps_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954277981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_small_hps_0_hps_io uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io " "Elaborating entity \"uart_small_hps_0_hps_io\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\"" {  } { { "db/ip/uart_small/submodules/uart_small_hps_0.v" "hps_io" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_hps_0.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_small_hps_0_hps_io_border uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border " "Elaborating entity \"uart_small_hps_0_hps_io_border\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\"" {  } { { "db/ip/uart_small/submodules/uart_small_hps_0_hps_io.v" "border" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_hps_0_hps_io.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/uart_small/submodules/uart_small_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_hps_0_hps_io_border.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/uart_small/submodules/hps_sdram.v" "pll" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278028 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/uart_small/submodules/hps_sdram_pll.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758954278030 "|top_level|uart_small:u0|uart_small_hps_0:hps_0|uart_small_hps_0_hps_io:hps_io|uart_small_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/uart_small/submodules/hps_sdram_pll.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758954278030 "|top_level|uart_small:u0|uart_small_hps_0:hps_0|uart_small_hps_0_hps_io:hps_io|uart_small_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/uart_small/submodules/hps_sdram.v" "p0" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278034 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954278044 "|top_level|uart_small:u0|uart_small_hps_0:hps_0|uart_small_hps_0_hps_io:hps_io|uart_small_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278046 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1758954278056 "|top_level|uart_small:u0|uart_small_hps_0:hps_0|uart_small_hps_0_hps_io:hps_io|uart_small_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758954278056 "|top_level|uart_small:u0|uart_small_hps_0:hps_0|uart_small_hps_0_hps_io:hps_io|uart_small_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1758954278057 "|top_level|uart_small:u0|uart_small_hps_0:hps_0|uart_small_hps_0_hps_io:hps_io|uart_small_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758954278057 "|top_level|uart_small:u0|uart_small_hps_0:hps_0|uart_small_hps_0_hps_io:hps_io|uart_small_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278058 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758954278060 "|top_level|uart_small:u0|uart_small_hps_0:hps_0|uart_small_hps_0_hps_io:hps_io|uart_small_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758954278060 "|top_level|uart_small:u0|uart_small_hps_0:hps_0|uart_small_hps_0_hps_io:hps_io|uart_small_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278063 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758954278069 "|top_level|uart_small:u0|uart_small_hps_0:hps_0|uart_small_hps_0_hps_io:hps_io|uart_small_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758954278240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758954278240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758954278240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758954278240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758954278240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758954278240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758954278240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758954278240 ""}  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758954278240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758954278328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954278328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/uart_small/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/uart_small/submodules/hps_sdram.v" "seq" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/uart_small/submodules/hps_sdram.v" "c0" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278394 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/uart_small/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758954278401 "|top_level|uart_small:u0|uart_small_hps_0:hps_0|uart_small_hps_0_hps_io:hps_io|uart_small_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/uart_small/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758954278401 "|top_level|uart_small:u0|uart_small_hps_0:hps_0|uart_small_hps_0_hps_io:hps_io|uart_small_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/uart_small/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758954278401 "|top_level|uart_small:u0|uart_small_hps_0:hps_0|uart_small_hps_0_hps_io:hps_io|uart_small_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/uart_small/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758954278401 "|top_level|uart_small:u0|uart_small_hps_0:hps_0|uart_small_hps_0_hps_io:hps_io|uart_small_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/uart_small/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758954278401 "|top_level|uart_small:u0|uart_small_hps_0:hps_0|uart_small_hps_0_hps_io:hps_io|uart_small_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/uart_small/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758954278401 "|top_level|uart_small:u0|uart_small_hps_0:hps_0|uart_small_hps_0_hps_io:hps_io|uart_small_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/uart_small/submodules/hps_sdram.v" "oct" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/uart_small/submodules/hps_sdram.v" "dll" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_small_pio_0 uart_small:u0\|uart_small_pio_0:pio_0 " "Elaborating entity \"uart_small_pio_0\" for hierarchy \"uart_small:u0\|uart_small_pio_0:pio_0\"" {  } { { "db/ip/uart_small/uart_small.v" "pio_0" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/uart_small.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_small_mm_interconnect_0 uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"uart_small_mm_interconnect_0\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/uart_small/uart_small.v" "mm_interconnect_0" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/uart_small.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/uart_small/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\"" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" "pio_0_s1_agent" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/uart_small/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" "pio_0_s1_agent_rsp_fifo" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo\"" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" "pio_0_s1_agent_rdata_fifo" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_small_mm_interconnect_0_router uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_router:router " "Elaborating entity \"uart_small_mm_interconnect_0_router\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_router:router\"" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" "router" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_small_mm_interconnect_0_router_default_decode uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_router:router\|uart_small_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"uart_small_mm_interconnect_0_router_default_decode\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_router:router\|uart_small_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_small_mm_interconnect_0_router_002 uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"uart_small_mm_interconnect_0_router_002\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" "router_002" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_small_mm_interconnect_0_router_002_default_decode uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_router_002:router_002\|uart_small_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"uart_small_mm_interconnect_0_router_002_default_decode\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_router_002:router_002\|uart_small_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\"" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" "pio_0_s1_burst_adapter" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/uart_small/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_small_mm_interconnect_0_cmd_demux uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"uart_small_mm_interconnect_0_cmd_demux\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" "cmd_demux" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_small_mm_interconnect_0_cmd_mux uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"uart_small_mm_interconnect_0_cmd_mux\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" "cmd_mux" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/uart_small/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_small_mm_interconnect_0_rsp_demux uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"uart_small_mm_interconnect_0_rsp_demux\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" "rsp_demux" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_small_mm_interconnect_0_rsp_mux uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"uart_small_mm_interconnect_0_rsp_mux\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" "rsp_mux" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_small_mm_interconnect_0_avalon_st_adapter uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"uart_small_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_small_mm_interconnect_0_avalon_st_adapter_error_adapter_0 uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|uart_small_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"uart_small_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"uart_small:u0\|uart_small_mm_interconnect_0:mm_interconnect_0\|uart_small_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|uart_small_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/uart_small/submodules/uart_small_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/uart_small_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller uart_small:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"uart_small:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/uart_small/uart_small.v" "rst_controller" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/uart_small.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer uart_small:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"uart_small:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/uart_small/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer uart_small:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"uart_small:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/uart_small/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954278508 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "31 " "31 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1758954280658 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[8\] " "bidirectional pin \"HPS_DDR3_DQ\[8\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[9\] " "bidirectional pin \"HPS_DDR3_DQ\[9\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[10\] " "bidirectional pin \"HPS_DDR3_DQ\[10\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[11\] " "bidirectional pin \"HPS_DDR3_DQ\[11\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[12\] " "bidirectional pin \"HPS_DDR3_DQ\[12\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[13\] " "bidirectional pin \"HPS_DDR3_DQ\[13\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[14\] " "bidirectional pin \"HPS_DDR3_DQ\[14\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[15\] " "bidirectional pin \"HPS_DDR3_DQ\[15\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[16\] " "bidirectional pin \"HPS_DDR3_DQ\[16\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[17\] " "bidirectional pin \"HPS_DDR3_DQ\[17\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[18\] " "bidirectional pin \"HPS_DDR3_DQ\[18\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[19\] " "bidirectional pin \"HPS_DDR3_DQ\[19\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[20\] " "bidirectional pin \"HPS_DDR3_DQ\[20\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[21\] " "bidirectional pin \"HPS_DDR3_DQ\[21\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[22\] " "bidirectional pin \"HPS_DDR3_DQ\[22\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[23\] " "bidirectional pin \"HPS_DDR3_DQ\[23\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[24\] " "bidirectional pin \"HPS_DDR3_DQ\[24\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[25\] " "bidirectional pin \"HPS_DDR3_DQ\[25\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[26\] " "bidirectional pin \"HPS_DDR3_DQ\[26\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[27\] " "bidirectional pin \"HPS_DDR3_DQ\[27\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[28\] " "bidirectional pin \"HPS_DDR3_DQ\[28\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[29\] " "bidirectional pin \"HPS_DDR3_DQ\[29\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[30\] " "bidirectional pin \"HPS_DDR3_DQ\[30\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[31\] " "bidirectional pin \"HPS_DDR3_DQ\[31\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[1\] " "bidirectional pin \"HPS_DDR3_DQS_N\[1\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[2\] " "bidirectional pin \"HPS_DDR3_DQS_N\[2\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[3\] " "bidirectional pin \"HPS_DDR3_DQS_N\[3\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[1\] " "bidirectional pin \"HPS_DDR3_DQS_P\[1\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[2\] " "bidirectional pin \"HPS_DDR3_DQS_P\[2\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[3\] " "bidirectional pin \"HPS_DDR3_DQS_P\[3\]\" has no driver" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758954280700 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1758954280700 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758954280925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758954280925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758954280925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758954280925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758954280925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758954280925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758954280925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758954280925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758954280925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758954280925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758954280925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758954280925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758954280925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758954280925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758954280925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758954280925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758954280925 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758954280925 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1758954280925 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758954280926 "|top_level|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758954280926 "|top_level|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758954280926 "|top_level|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758954280926 "|top_level|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758954280926 "|top_level|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758954280926 "|top_level|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758954280926 "|top_level|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758954280926 "|top_level|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758954280926 "|top_level|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[13\] GND " "Pin \"HPS_DDR3_ADDR\[13\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758954280926 "|top_level|HPS_DDR3_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[14\] GND " "Pin \"HPS_DDR3_ADDR\[14\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758954280926 "|top_level|HPS_DDR3_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[1\] GND " "Pin \"HPS_DDR3_DM\[1\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758954280926 "|top_level|HPS_DDR3_DM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[2\] GND " "Pin \"HPS_DDR3_DM\[2\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758954280926 "|top_level|HPS_DDR3_DM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[3\] GND " "Pin \"HPS_DDR3_DM\[3\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758954280926 "|top_level|HPS_DDR3_DM[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1758954280926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954281028 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "57 " "57 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1758954281306 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "uart_small_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"uart_small_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954281439 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/output_files/VT_HACKS_FPGA.map.smsg " "Generated suppressed messages file C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/output_files/VT_HACKS_FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954281833 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1758954283771 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758954283771 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758954283998 "|top_level|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758954283998 "|top_level|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1758954283998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "695 " "Implemented 695 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758954284002 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758954284002 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1758954284002 ""} { "Info" "ICUT_CUT_TM_LCELLS" "336 " "Implemented 336 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758954284002 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1758954284002 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758954284002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4958 " "Peak virtual memory: 4958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758954284115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 27 02:24:44 2025 " "Processing ended: Sat Sep 27 02:24:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758954284115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758954284115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:16 " "Total CPU time (on all processors): 00:02:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758954284115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758954284115 ""}
