$date
	Fri Jul 09 19:30:05 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fasystem_tb $end
$var wire 1 ! D $end
$var reg 1 " call_button $end
$var reg 1 # cancel_button $end
$var reg 1 $ clk $end
$scope module uut $end
$var wire 1 " call_button $end
$var wire 1 # cancel_button $end
$var wire 1 $ clk $end
$var reg 1 ! D $end
$var reg 1 % Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
0$
0#
0"
x!
$end
#5
1$
#10
0$
1"
#15
1%
1!
1$
#20
0$
#25
1$
#30
0$
#35
1$
#40
0$
#45
1$
#50
0$
1#
#55
1$
#60
0$
#65
0%
0!
1$
0"
#70
0$
#75
1$
#80
0$
0#
#85
1$
#90
0$
#95
1$
#100
0$
#105
1%
1!
1$
1"
#110
0$
#115
1$
#120
0$
0"
#125
1$
#130
0$
#135
1$
#140
0$
#145
1$
#150
0$
#155
1$
#160
0$
#165
0%
0!
1$
1#
#170
0$
#175
1$
#180
0$
