#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Nov 10 11:43:03 2021
# Process ID: 21872
# Current directory: F:/projet_m2/mk1/mk1_implement
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8248 F:\projet_m2\mk1\mk1_implement\mk1_implement.xpr
# Log file: F:/projet_m2/mk1/mk1_implement/vivado.log
# Journal file: F:/projet_m2/mk1/mk1_implement\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/projet_m2/mk1/mk1_implement/mk1_implement.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/projet_m2/mk1/mk1_implement/mk1_implement.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:test_scalaire:1.0 [get_ips  design_1_test_scalaire_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_test_scalaire_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/projet_m2/mk1/mk1_implement/mk1_implement.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_test_scalaire_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_3] }
export_ip_user_files -of_objects [get_files F:/projet_m2/mk1/mk1_implement/mk1_implement.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/projet_m2/mk1/mk1_implement/mk1_implement.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_test_scalaire_0_0_synth_1 -jobs 10
wait_on_run design_1_test_scalaire_0_0_synth_1
export_simulation -of_objects [get_files F:/projet_m2/mk1/mk1_implement/mk1_implement.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/projet_m2/mk1/mk1_implement/mk1_implement.ip_user_files/sim_scripts -ip_user_files_dir F:/projet_m2/mk1/mk1_implement/mk1_implement.ip_user_files -ipstatic_source_dir F:/projet_m2/mk1/mk1_implement/mk1_implement.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/projet_m2/mk1/mk1_implement/mk1_implement.cache/compile_simlib/modelsim} {questa=F:/projet_m2/mk1/mk1_implement/mk1_implement.cache/compile_simlib/questa} {riviera=F:/projet_m2/mk1/mk1_implement/mk1_implement.cache/compile_simlib/riviera} {activehdl=F:/projet_m2/mk1/mk1_implement/mk1_implement.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
set_property location {5 1663 -162} [get_bd_cells blk_mem_gen_0]
copy_bd_objs /  [get_bd_cells {blk_mem_gen_0}]
set_property location {5 1720 -62} [get_bd_cells blk_mem_gen_1]
copy_bd_objs /  [get_bd_cells {blk_mem_gen_0}]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_0}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/blk_mem_gen_0" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/blk_mem_gen_0" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/test_scalaire_0/m_axi_bus_A} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
undo
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/clk_wiz_0/clk_out1 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
undo
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_0/clk_out1 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/test_scalaire_0/m_axi_bus_A} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_0}]
set_property location {5.5 2378 -206} [get_bd_cells blk_mem_gen_0]
set_property location {6 2358 -76} [get_bd_cells blk_mem_gen_1]
set_property location {6 2380 32} [get_bd_cells blk_mem_gen_2]
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_0}]
set_property location {5 1811 -28} [get_bd_cells axi_bram_ctrl_3]
set_property location {5 1759 -249} [get_bd_cells axi_bram_ctrl_2]
set_property location {5 1827 -135} [get_bd_cells axi_bram_ctrl_3]
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_0}]
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_0}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/blk_mem_gen_1" }  [get_bd_intf_pins axi_bram_ctrl_2/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_2/S_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_2/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/blk_mem_gen_1" }  [get_bd_intf_pins axi_bram_ctrl_3/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_0/clk_out1 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/test_scalaire_0/m_axi_bus_B} Slave {/axi_bram_ctrl_3/S_AXI} ddr_seg {Auto} intc_ip {/axi_mem_intercon_1} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_3/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/blk_mem_gen_2" }  [get_bd_intf_pins axi_bram_ctrl_4/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_4/S_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_4/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/blk_mem_gen_2" }  [get_bd_intf_pins axi_bram_ctrl_5/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_0/clk_out1 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/test_scalaire_0/m_axi_bus_res} Slave {/axi_bram_ctrl_5/S_AXI} ddr_seg {Auto} intc_ip {/axi_mem_intercon_2} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_5/S_AXI]
endgroup
regenerate_bd_layout -routing
regenerate_bd_layout
undo
set_property location {5 1817 -269} [get_bd_cells axi_bram_ctrl_0]
set_property location {5 1847 -133} [get_bd_cells axi_bram_ctrl_1]
regenerate_bd_layout -routing
set_property location {4 1376 189} [get_bd_cells axi_mem_intercon]
set_property location {4 1381 479} [get_bd_cells axi_mem_intercon_1]
set_property location {4 1377 754} [get_bd_cells axi_mem_intercon_2]
regenerate_bd_layout -routing
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_1_M00_AXI]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_2_M00_AXI]
undo
undo
undo
reset_run design_1_xbar_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
report_ip_status -name ip_status 
open_run impl_1
open_bd_design {F:/projet_m2/mk1/mk1_implement/mk1_implement.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {0} CONFIG.PCW_USE_S_AXI_HP1 {0} CONFIG.PCW_USE_S_AXI_HP2 {0}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_intf_nets axi_mem_intercon_1_M00_AXI] [get_bd_intf_nets axi_mem_intercon_2_M00_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M01_AXI] [get_bd_intf_nets test_scalaire_0_m_axi_bus_A] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_1_M01_AXI] [get_bd_intf_nets test_scalaire_0_m_axi_bus_B] [get_bd_cells axi_mem_intercon_1]
delete_bd_objs [get_bd_intf_nets test_scalaire_0_m_axi_bus_res] [get_bd_intf_nets axi_mem_intercon_2_M01_AXI] [get_bd_cells axi_mem_intercon_2]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_0/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/test_scalaire_0/m_axi_bus_A} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_0/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/test_scalaire_0/m_axi_bus_B} Slave {/axi_bram_ctrl_3/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_3/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_0/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/test_scalaire_0/m_axi_bus_res} Slave {/axi_bram_ctrl_5/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_5/S_AXI]
endgroup
save_bd_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 1 [get_bd_cells /test_scalaire_0]
report_ip_status -name ip_status 
report_ip_status -name ip_status 
save_bd_design
