

================================================================
== Vivado HLS Report for 'fc_layer1'
================================================================
* Date:           Sun Feb 21 01:46:52 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|    13.982|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  70873|  70873|  70873|  70873|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1              |    240|    240|         2|          -|          -|   120|    no    |
        |- fc_layer1_label12   |  70150|  70150|       122|          -|          -|   575|    no    |
        | + fc_layer1_label40  |    120|    120|         4|          -|          -|    30|    no    |
        |- fc_layer1_label15   |    480|    480|         4|          -|          -|   120|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      5|      -|      -|
|Expression       |        -|      1|      0|    575|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |       67|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    268|
|Register         |        -|      -|    308|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       67|      6|    308|    843|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       55|      7|   ~0  |      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |nnet_mac_muladd_3cau_U60  |nnet_mac_muladd_3cau  | i0 * i1 + i2 |
    |nnet_mac_muladd_8b9t_U56  |nnet_mac_muladd_8b9t  | i0 * i1 + i2 |
    |nnet_mac_muladd_8b9t_U57  |nnet_mac_muladd_8b9t  | i0 * i1 + i2 |
    |nnet_mac_muladd_8b9t_U58  |nnet_mac_muladd_8b9t  | i0 * i1 + i2 |
    |nnet_mac_muladd_8b9t_U59  |nnet_mac_muladd_8b9t  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |fc_layer1_weights_V_U  |fc_layer1_fc_layeb7t  |       64|  0|   0|  69120|    8|     1|       552960|
    |fc_layer1_bias_V_U     |fc_layer1_fc_layeb8t  |        1|  0|   0|    120|   10|     1|         1200|
    |output_V_U             |fc_layer1_output_V    |        2|  0|   0|    120|   24|     1|         2880|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                  |                      |       67|  0|   0|  69360|   42|     3|       557040|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |p_9_fu_401_p2                   |     *    |      0|  0|  51|           8|           9|
    |p_Val2_s_fu_689_p2              |     *    |      1|  0|  40|          20|          24|
    |i_10_3_fu_653_p2                |     +    |      0|  0|  15|           7|           3|
    |i_6_fu_351_p2                   |     +    |      0|  0|  15|           7|           1|
    |i_7_fu_673_p2                   |     +    |      0|  0|  15|           7|           1|
    |j_3_fu_537_p2                   |     +    |      0|  0|  14|          10|           1|
    |p_Val2_13_fu_756_p2             |     +    |      0|  0|  24|          17|          17|
    |p_Val2_15_fu_814_p2             |     +    |      0|  0|  15|           3|           8|
    |r_V_5_fu_421_p2                 |     +    |      0|  0|  15|           9|           2|
    |r_V_7_fu_790_p2                 |     +    |      0|  0|  31|           3|          24|
    |r_V_fu_335_p2                   |     +    |      0|  0|  15|           9|           2|
    |tmp_39_fu_381_p2                |     +    |      0|  0|  24|          17|          17|
    |tmp_42_fu_470_p2                |     +    |      0|  0|  15|          17|          17|
    |tmp_43_fu_476_p2                |     +    |      0|  0|  15|          17|          17|
    |tmp_46_fu_521_p2                |     +    |      0|  0|  15|          17|          17|
    |tmp_47_fu_527_p2                |     +    |      0|  0|  15|          17|          17|
    |tmp_50_fu_586_p2                |     +    |      0|  0|  15|          17|          17|
    |tmp_51_fu_592_p2                |     +    |      0|  0|  15|          17|          17|
    |tmp_54_fu_637_p2                |     +    |      0|  0|  15|          17|          17|
    |tmp_55_fu_643_p2                |     +    |      0|  0|  15|          17|          17|
    |ap_block_state4                 |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_843_p2              |    and   |      0|  0|   2|           1|           1|
    |qb_assign_3_fu_746_p2           |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_866_p2             |    and   |      0|  0|   2|           1|           1|
    |exitcond2_fu_435_p2             |   icmp   |      0|  0|  11|           7|           5|
    |exitcond5_fu_345_p2             |   icmp   |      0|  0|  11|           7|           5|
    |exitcond6_fu_411_p2             |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_fu_667_p2              |   icmp   |      0|  0|  11|           7|           5|
    |p_not38_i_i_fu_855_p2           |   icmp   |      0|  0|  13|          16|           2|
    |p_not_i_i_fu_827_p2             |   icmp   |      0|  0|  13|          16|           1|
    |r_fu_728_p2                     |   icmp   |      0|  0|  18|          27|           1|
    |ap_block_state1                 |    or    |      0|  0|   2|           1|           1|
    |brmerge39_i_i_fu_860_p2         |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_883_p2               |    or    |      0|  0|   2|           1|           1|
    |brmerge_i_i_fu_832_p2           |    or    |      0|  0|   2|           1|           1|
    |brmerge_i_i_i_fu_871_p2         |    or    |      0|  0|   2|           1|           1|
    |i_10_1_fu_551_p2                |    or    |      0|  0|   7|           7|           2|
    |i_10_2_fu_602_p2                |    or    |      0|  0|   7|           7|           2|
    |i_10_s_fu_486_p2                |    or    |      0|  0|   7|           7|           1|
    |r_i_i3_fu_740_p2                |    or    |      0|  0|   2|           1|           1|
    |out_V_V_din                     |  select  |      0|  0|   8|           1|           8|
    |p_Val2_35_mux_fu_889_p3         |  select  |      0|  0|   8|           1|           7|
    |p_Val2_s_525_fu_897_p3          |  select  |      0|  0|   9|           1|           9|
    |p_a_V_i_fu_770_p3               |  select  |      0|  0|  17|           1|           1|
    |newsignbit_0_not_i_i_fu_849_p2  |    xor   |      0|  0|   2|           1|           2|
    |not_s_i_i3_fu_734_p2            |    xor   |      0|  0|   2|           1|           2|
    |tmp_7_fu_838_p2                 |    xor   |      0|  0|   2|           1|           2|
    |underflow_not_fu_877_p2         |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      1|  0| 575|         382|         322|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  56|         13|    1|         13|
    |ap_done                       |   9|          2|    1|          2|
    |fc_layer1_weights_V_address0  |  21|          4|   17|         68|
    |fc_layer1_weights_V_address1  |  15|          3|   17|         51|
    |i1_reg_308                    |   9|          2|    7|         14|
    |i2_reg_320                    |   9|          2|    7|         14|
    |i_reg_284                     |   9|          2|    7|         14|
    |in_V_V_blk_n                  |   9|          2|    1|          2|
    |j_reg_296                     |   9|          2|   10|         20|
    |out_V_V_blk_n                 |   9|          2|    1|          2|
    |output_V_address0             |  38|          7|    7|         49|
    |output_V_address1             |  33|          6|    7|         42|
    |output_V_d0                   |  27|          5|   24|        120|
    |output_V_d1                   |  15|          3|   24|         72|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 268|         55|  131|        483|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  12|   0|   12|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |f_op_V_3_reg_1088          |  10|   0|   10|          0|
    |i1_reg_308                 |   7|   0|    7|          0|
    |i2_reg_320                 |   7|   0|    7|          0|
    |i_10_3_reg_1050            |   7|   0|    7|          0|
    |i_6_reg_961                |   7|   0|    7|          0|
    |i_7_reg_1068               |   7|   0|    7|          0|
    |i_reg_284                  |   7|   0|    7|          0|
    |isneg_reg_1098             |   1|   0|    1|          0|
    |j_reg_296                  |  10|   0|   10|          0|
    |output_V_addr_11_reg_998   |   7|   0|    7|          0|
    |output_V_addr_12_reg_1009  |   6|   0|    7|          1|
    |output_V_addr_13_reg_1035  |   6|   0|    7|          1|
    |output_V_addr_14_reg_1045  |   5|   0|    7|          2|
    |p_1_cast_reg_982           |  17|   0|   17|          0|
    |p_Val2_s_reg_1083          |  44|   0|   44|          0|
    |read_temp_V_cast_reg_953   |  17|   0|   17|          0|
    |tmp_104_1_reg_1025         |  24|   0|   24|          0|
    |tmp_104_2_reg_1055         |  24|   0|   24|          0|
    |tmp_104_3_reg_1060         |  24|   0|   24|          0|
    |tmp_14_reg_1104            |  16|   0|   16|          0|
    |tmp_4_cast_reg_974         |  10|   0|   17|          7|
    |tmp_61_reg_1093            |   8|   0|    8|          0|
    |tmp_9_reg_1020             |  24|   0|   24|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 308|   0|  319|         11|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   fc_layer1  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   fc_layer1  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   fc_layer1  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   fc_layer1  | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |   fc_layer1  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   fc_layer1  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   fc_layer1  | return value |
|out_V_V_din     | out |    8|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|in_V_V_dout     |  in |    8|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

