Classic Timing Analyzer report for ARM_System
Wed May 03 22:53:06 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
  7. Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
  8. Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
  9. Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------+-----------+----------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+
; Type                                                            ; Slack     ; Required Time                    ; Actual Time ; From                                                                                                                             ; To                                                                                                                             ; From Clock                                       ; To Clock                                         ; Failed Paths ;
+-----------------------------------------------------------------+-----------+----------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+
; Worst-case tsu                                                  ; N/A       ; None                             ; 8.723 ns    ; UART_RXD                                                                                                                         ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                                                                        ; --                                               ; CLOCK_27                                         ; 0            ;
; Worst-case tco                                                  ; N/A       ; None                             ; 8.287 ns    ; GPIO:uGPIO|LEDR_R[2]                                                                                                             ; LEDR[2]                                                                                                                        ; CLOCK_27                                         ; --                                               ; 0            ;
; Worst-case th                                                   ; N/A       ; None                             ; -1.818 ns   ; SW[0]                                                                                                                            ; GPIO:uGPIO|key_detect:sw0|c_state.S3                                                                                           ; --                                               ; CLOCK_27                                         ; 0            ;
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1' ; 2.874 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A         ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0            ;
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0' ; 19.035 ns ; 27.00 MHz ( period = 37.037 ns ) ; N/A         ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 ; armreduced:arm_cpu|register:MDR|regout[1]                                                                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A         ; miniUART:UART|CSReg[1]                                                                                                           ; miniUART:UART|CSReg[1]                                                                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'  ; 2.645 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A         ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0            ;
; Total number of failed paths                                    ;           ;                                  ;             ;                                                                                                                                  ;                                                                                                                                ;                                                  ;                                                  ; 0            ;
+-----------------------------------------------------------------+-----------+----------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                   ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                  ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;                    ; PLL output ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 1                     ; 1                   ; -2.384 ns ;              ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ;                    ; PLL output ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 1                     ; 1                   ; 6.877 ns  ;              ;
; CLOCK_27                                         ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                              ; To                                                                          ; From Clock                                       ; To Clock                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 19.035 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.480 ns                ;
; 19.035 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.480 ns                ;
; 19.035 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.480 ns                ;
; 19.035 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.480 ns                ;
; 19.035 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.480 ns                ;
; 19.035 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.480 ns                ;
; 19.035 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.480 ns                ;
; 19.035 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.480 ns                ;
; 19.035 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.480 ns                ;
; 19.035 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.480 ns                ;
; 19.035 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.480 ns                ;
; 19.035 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.515 ns                 ; 8.480 ns                ;
; 19.096 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.421 ns                ;
; 19.096 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.421 ns                ;
; 19.096 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.421 ns                ;
; 19.096 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.421 ns                ;
; 19.096 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.421 ns                ;
; 19.096 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.421 ns                ;
; 19.096 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.421 ns                ;
; 19.096 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.421 ns                ;
; 19.096 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.421 ns                ;
; 19.096 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.421 ns                ;
; 19.096 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.421 ns                ;
; 19.096 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.421 ns                ;
; 19.200 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.317 ns                ;
; 19.200 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.317 ns                ;
; 19.200 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.317 ns                ;
; 19.200 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.317 ns                ;
; 19.200 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.317 ns                ;
; 19.200 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.317 ns                ;
; 19.200 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.317 ns                ;
; 19.200 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.317 ns                ;
; 19.200 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.317 ns                ;
; 19.200 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.317 ns                ;
; 19.200 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.317 ns                ;
; 19.200 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 8.317 ns                ;
; 20.368 ns                               ; 59.99 MHz ( period = 16.669 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.825 ns                 ; 16.457 ns               ;
; 20.374 ns                               ; 60.01 MHz ( period = 16.663 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.825 ns                 ; 16.451 ns               ;
; 20.498 ns                               ; 60.46 MHz ( period = 16.539 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.825 ns                 ; 16.327 ns               ;
; 20.504 ns                               ; 60.49 MHz ( period = 16.533 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.825 ns                 ; 16.321 ns               ;
; 20.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[0]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 6.970 ns                ;
; 20.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[0]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 6.970 ns                ;
; 20.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[0]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 6.970 ns                ;
; 20.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[0]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 6.970 ns                ;
; 20.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[0]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 6.970 ns                ;
; 20.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[0]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 6.970 ns                ;
; 20.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[0]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 6.970 ns                ;
; 20.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[0]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 6.970 ns                ;
; 20.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[0]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 6.970 ns                ;
; 20.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[0]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 6.970 ns                ;
; 20.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[0]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 6.970 ns                ;
; 20.543 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[0]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.513 ns                 ; 6.970 ns                ;
; 20.632 ns                               ; 60.96 MHz ( period = 16.405 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.827 ns                 ; 16.195 ns               ;
; 20.638 ns                               ; 60.98 MHz ( period = 16.399 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.827 ns                 ; 16.189 ns               ;
; 20.643 ns                               ; 61.00 MHz ( period = 16.394 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[4]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.827 ns                 ; 16.184 ns               ;
; 20.649 ns                               ; 61.02 MHz ( period = 16.388 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[4]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.827 ns                 ; 16.178 ns               ;
; 20.910 ns                               ; 62.01 MHz ( period = 16.127 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.816 ns                 ; 15.906 ns               ;
; 20.913 ns                               ; 62.02 MHz ( period = 16.124 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.816 ns                 ; 15.903 ns               ;
; 20.928 ns                               ; 62.08 MHz ( period = 16.109 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.822 ns                 ; 15.894 ns               ;
; 20.943 ns                               ; 62.13 MHz ( period = 16.094 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[6]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.827 ns                 ; 15.884 ns               ;
; 20.949 ns                               ; 62.16 MHz ( period = 16.088 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[6]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.827 ns                 ; 15.878 ns               ;
; 20.986 ns                               ; 62.30 MHz ( period = 16.051 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[2]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.827 ns                 ; 15.841 ns               ;
; 20.992 ns                               ; 62.32 MHz ( period = 16.045 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[2]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.827 ns                 ; 15.835 ns               ;
; 21.040 ns                               ; 62.51 MHz ( period = 15.997 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.816 ns                 ; 15.776 ns               ;
; 21.042 ns                               ; 62.52 MHz ( period = 15.995 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[0]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.825 ns                 ; 15.783 ns               ;
; 21.043 ns                               ; 62.52 MHz ( period = 15.994 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.816 ns                 ; 15.773 ns               ;
; 21.046 ns                               ; 62.54 MHz ( period = 15.991 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[11]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.791 ns                 ; 15.745 ns               ;
; 21.048 ns                               ; 62.54 MHz ( period = 15.989 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[0]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.825 ns                 ; 15.777 ns               ;
; 21.058 ns                               ; 62.58 MHz ( period = 15.979 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.822 ns                 ; 15.764 ns               ;
; 21.062 ns                               ; 62.60 MHz ( period = 15.975 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.823 ns                 ; 15.761 ns               ;
; 21.068 ns                               ; 62.62 MHz ( period = 15.969 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.823 ns                 ; 15.755 ns               ;
; 21.136 ns                               ; 62.89 MHz ( period = 15.901 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[1]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.825 ns                 ; 15.689 ns               ;
; 21.142 ns                               ; 62.91 MHz ( period = 15.895 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[1]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.825 ns                 ; 15.683 ns               ;
; 21.174 ns                               ; 63.04 MHz ( period = 15.863 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.818 ns                 ; 15.644 ns               ;
; 21.177 ns                               ; 63.05 MHz ( period = 15.860 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.818 ns                 ; 15.641 ns               ;
; 21.185 ns                               ; 63.08 MHz ( period = 15.852 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[4]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.818 ns                 ; 15.633 ns               ;
; 21.188 ns                               ; 63.10 MHz ( period = 15.849 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[4]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.818 ns                 ; 15.630 ns               ;
; 21.192 ns                               ; 63.11 MHz ( period = 15.845 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.824 ns                 ; 15.632 ns               ;
; 21.203 ns                               ; 63.16 MHz ( period = 15.834 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[4]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.824 ns                 ; 15.621 ns               ;
; 21.230 ns                               ; 63.26 MHz ( period = 15.807 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[8]                                                                         ; armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.858 ns                 ; 15.628 ns               ;
; 21.236 ns                               ; 63.29 MHz ( period = 15.801 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[8]                                                                         ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.858 ns                 ; 15.622 ns               ;
; 21.276 ns                               ; 63.45 MHz ( period = 15.761 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.826 ns                 ; 15.550 ns               ;
; 21.278 ns                               ; 63.46 MHz ( period = 15.759 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.826 ns                 ; 15.548 ns               ;
; 21.280 ns                               ; 63.46 MHz ( period = 15.757 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.826 ns                 ; 15.546 ns               ;
; 21.327 ns                               ; 63.65 MHz ( period = 15.710 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[11]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.817 ns                 ; 15.490 ns               ;
; 21.329 ns                               ; 63.66 MHz ( period = 15.708 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[11]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.817 ns                 ; 15.488 ns               ;
; 21.330 ns                               ; 63.67 MHz ( period = 15.707 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[11]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.808 ns                 ; 15.478 ns               ;
; 21.334 ns                               ; 63.68 MHz ( period = 15.703 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[11]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.808 ns                 ; 15.474 ns               ;
; 21.376 ns                               ; 63.85 MHz ( period = 15.661 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.793 ns                 ; 15.417 ns               ;
; 21.394 ns                               ; 63.93 MHz ( period = 15.643 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.793 ns                 ; 15.399 ns               ;
; 21.406 ns                               ; 63.98 MHz ( period = 15.631 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.826 ns                 ; 15.420 ns               ;
; 21.408 ns                               ; 63.98 MHz ( period = 15.629 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.826 ns                 ; 15.418 ns               ;
; 21.410 ns                               ; 63.99 MHz ( period = 15.627 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.826 ns                 ; 15.416 ns               ;
; 21.446 ns                               ; 64.14 MHz ( period = 15.591 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[11]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[27]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.822 ns                 ; 15.376 ns               ;
; 21.446 ns                               ; 64.14 MHz ( period = 15.591 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[11]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[27]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.822 ns                 ; 15.376 ns               ;
; 21.468 ns                               ; 64.23 MHz ( period = 15.569 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[11]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[28] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.817 ns                 ; 15.349 ns               ;
; 21.485 ns                               ; 64.30 MHz ( period = 15.552 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[6]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.818 ns                 ; 15.333 ns               ;
; 21.488 ns                               ; 64.31 MHz ( period = 15.549 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[6]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.818 ns                 ; 15.330 ns               ;
; 21.503 ns                               ; 64.37 MHz ( period = 15.534 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[6]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.824 ns                 ; 15.321 ns               ;
; 21.521 ns                               ; 64.45 MHz ( period = 15.516 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[5]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.793 ns                 ; 15.272 ns               ;
; 21.528 ns                               ; 64.48 MHz ( period = 15.509 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[2]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.818 ns                 ; 15.290 ns               ;
; 21.531 ns                               ; 64.49 MHz ( period = 15.506 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[2]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.818 ns                 ; 15.287 ns               ;
; 21.540 ns                               ; 64.53 MHz ( period = 15.497 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.828 ns                 ; 15.288 ns               ;
; 21.541 ns                               ; 64.53 MHz ( period = 15.496 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.815 ns                 ; 15.274 ns               ;
; 21.541 ns                               ; 64.53 MHz ( period = 15.496 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.815 ns                 ; 15.274 ns               ;
; 21.542 ns                               ; 64.54 MHz ( period = 15.495 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.828 ns                 ; 15.286 ns               ;
; 21.544 ns                               ; 64.55 MHz ( period = 15.493 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.828 ns                 ; 15.284 ns               ;
; 21.546 ns                               ; 64.55 MHz ( period = 15.491 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[2]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.824 ns                 ; 15.278 ns               ;
; 21.551 ns                               ; 64.57 MHz ( period = 15.486 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[4]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.828 ns                 ; 15.277 ns               ;
; 21.553 ns                               ; 64.58 MHz ( period = 15.484 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[4]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.828 ns                 ; 15.275 ns               ;
; 21.555 ns                               ; 64.59 MHz ( period = 15.482 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[4]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.828 ns                 ; 15.273 ns               ;
; 21.557 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg10 ; armreduced:arm_cpu|register:MDR|regout[22]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.497 ns                 ; 5.940 ns                ;
; 21.557 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg9  ; armreduced:arm_cpu|register:MDR|regout[22]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.497 ns                 ; 5.940 ns                ;
; 21.557 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg8  ; armreduced:arm_cpu|register:MDR|regout[22]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.497 ns                 ; 5.940 ns                ;
; 21.557 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg7  ; armreduced:arm_cpu|register:MDR|regout[22]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.497 ns                 ; 5.940 ns                ;
; 21.557 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg6  ; armreduced:arm_cpu|register:MDR|regout[22]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.497 ns                 ; 5.940 ns                ;
; 21.557 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg5  ; armreduced:arm_cpu|register:MDR|regout[22]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.497 ns                 ; 5.940 ns                ;
; 21.557 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg4  ; armreduced:arm_cpu|register:MDR|regout[22]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.497 ns                 ; 5.940 ns                ;
; 21.557 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg3  ; armreduced:arm_cpu|register:MDR|regout[22]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.497 ns                 ; 5.940 ns                ;
; 21.557 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg2  ; armreduced:arm_cpu|register:MDR|regout[22]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.497 ns                 ; 5.940 ns                ;
; 21.557 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg1  ; armreduced:arm_cpu|register:MDR|regout[22]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.497 ns                 ; 5.940 ns                ;
; 21.557 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg0  ; armreduced:arm_cpu|register:MDR|regout[22]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.497 ns                 ; 5.940 ns                ;
; 21.557 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_we_reg        ; armreduced:arm_cpu|register:MDR|regout[22]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.497 ns                 ; 5.940 ns                ;
; 21.570 ns                               ; 64.65 MHz ( period = 15.467 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.809 ns                 ; 15.239 ns               ;
; 21.572 ns                               ; 64.66 MHz ( period = 15.465 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.809 ns                 ; 15.237 ns               ;
; 21.572 ns                               ; 64.66 MHz ( period = 15.465 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[11]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.812 ns                 ; 15.240 ns               ;
; 21.573 ns                               ; 64.67 MHz ( period = 15.464 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[11]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.812 ns                 ; 15.239 ns               ;
; 21.577 ns                               ; 64.68 MHz ( period = 15.460 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[11]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.824 ns                 ; 15.247 ns               ;
; 21.577 ns                               ; 64.68 MHz ( period = 15.460 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[11]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.824 ns                 ; 15.247 ns               ;
; 21.584 ns                               ; 64.71 MHz ( period = 15.453 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[0]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.816 ns                 ; 15.232 ns               ;
; 21.587 ns                               ; 64.72 MHz ( period = 15.450 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[0]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.816 ns                 ; 15.229 ns               ;
; 21.602 ns                               ; 64.79 MHz ( period = 15.435 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[0]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.822 ns                 ; 15.220 ns               ;
; 21.604 ns                               ; 64.80 MHz ( period = 15.433 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.814 ns                 ; 15.210 ns               ;
; 21.607 ns                               ; 64.81 MHz ( period = 15.430 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.814 ns                 ; 15.207 ns               ;
; 21.614 ns                               ; 64.84 MHz ( period = 15.423 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[11]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.822 ns                 ; 15.208 ns               ;
; 21.616 ns                               ; 64.85 MHz ( period = 15.421 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[11]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.822 ns                 ; 15.206 ns               ;
; 21.622 ns                               ; 64.87 MHz ( period = 15.415 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.820 ns                 ; 15.198 ns               ;
; 21.622 ns                               ; 64.87 MHz ( period = 15.415 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[6]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.795 ns                 ; 15.173 ns               ;
; 21.640 ns                               ; 64.95 MHz ( period = 15.397 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[11]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.818 ns                 ; 15.178 ns               ;
; 21.640 ns                               ; 64.95 MHz ( period = 15.397 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.795 ns                 ; 15.155 ns               ;
; 21.641 ns                               ; 64.95 MHz ( period = 15.396 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[11]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.818 ns                 ; 15.177 ns               ;
; 21.641 ns                               ; 64.95 MHz ( period = 15.396 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.824 ns                 ; 15.183 ns               ;
; 21.642 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[7]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.866 ns                ;
; 21.642 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[7]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.866 ns                ;
; 21.642 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[7]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.866 ns                ;
; 21.642 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[7]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.866 ns                ;
; 21.642 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[7]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.866 ns                ;
; 21.642 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[7]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.866 ns                ;
; 21.642 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[7]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.866 ns                ;
; 21.642 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[7]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.866 ns                ;
; 21.642 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[7]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.866 ns                ;
; 21.642 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[7]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.866 ns                ;
; 21.642 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[7]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.866 ns                ;
; 21.642 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[7]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.866 ns                ;
; 21.651 ns                               ; 64.99 MHz ( period = 15.386 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[4]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.795 ns                 ; 15.144 ns               ;
; 21.657 ns                               ; 65.02 MHz ( period = 15.380 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 15.162 ns               ;
; 21.659 ns                               ; 65.03 MHz ( period = 15.378 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 15.160 ns               ;
; 21.660 ns                               ; 65.03 MHz ( period = 15.377 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.810 ns                 ; 15.150 ns               ;
; 21.664 ns                               ; 65.05 MHz ( period = 15.373 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[7]                                                                         ; armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.853 ns                 ; 15.189 ns               ;
; 21.664 ns                               ; 65.05 MHz ( period = 15.373 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[7]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.810 ns                 ; 15.146 ns               ;
; 21.667 ns                               ; 65.06 MHz ( period = 15.370 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[3]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.825 ns                 ; 15.158 ns               ;
; 21.667 ns                               ; 65.06 MHz ( period = 15.370 ns )                    ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]                                                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.827 ns                 ; 15.160 ns               ;
; 21.670 ns                               ; 65.07 MHz ( period = 15.367 ns )                    ; armreduced:arm_cpu|register:InstructionRegister|regout[7]                                                                         ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.853 ns                 ; 15.183 ns               ;
; 21.671 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.815 ns                 ; 15.144 ns               ;
; 21.671 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.815 ns                 ; 15.144 ns               ;
; 21.673 ns                               ; 65.09 MHz ( period = 15.364 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[3]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.825 ns                 ; 15.152 ns               ;
; 21.673 ns                               ; 65.09 MHz ( period = 15.364 ns )                    ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]                                                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.827 ns                 ; 15.154 ns               ;
; 21.675 ns                               ; 65.10 MHz ( period = 15.362 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 15.144 ns               ;
; 21.677 ns                               ; 65.10 MHz ( period = 15.360 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.819 ns                 ; 15.142 ns               ;
; 21.678 ns                               ; 65.11 MHz ( period = 15.359 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.810 ns                 ; 15.132 ns               ;
; 21.678 ns                               ; 65.11 MHz ( period = 15.359 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[1]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.816 ns                 ; 15.138 ns               ;
; 21.680 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[5]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.828 ns                ;
; 21.680 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[5]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.828 ns                ;
; 21.680 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[5]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.828 ns                ;
; 21.680 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[5]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.828 ns                ;
; 21.680 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[5]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.828 ns                ;
; 21.680 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[5]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.828 ns                ;
; 21.680 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[5]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.828 ns                ;
; 21.680 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[5]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.828 ns                ;
; 21.680 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[5]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.828 ns                ;
; 21.680 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[5]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.828 ns                ;
; 21.680 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[5]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.828 ns                ;
; 21.680 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[5]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.508 ns                 ; 5.828 ns                ;
; 21.681 ns                               ; 65.12 MHz ( period = 15.356 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[1]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.816 ns                 ; 15.135 ns               ;
; 21.682 ns                               ; 65.13 MHz ( period = 15.355 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.810 ns                 ; 15.128 ns               ;
; 21.696 ns                               ; 65.18 MHz ( period = 15.341 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[1]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[11] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.822 ns                 ; 15.126 ns               ;
; 21.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[8]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.505 ns                 ; 5.809 ns                ;
; 21.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[8]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.505 ns                 ; 5.809 ns                ;
; 21.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[8]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.505 ns                 ; 5.809 ns                ;
; 21.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[8]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.505 ns                 ; 5.809 ns                ;
; 21.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[8]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.505 ns                 ; 5.809 ns                ;
; 21.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[8]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.505 ns                 ; 5.809 ns                ;
; 21.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[8]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.505 ns                 ; 5.809 ns                ;
; 21.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[8]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.505 ns                 ; 5.809 ns                ;
; 21.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[8]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.505 ns                 ; 5.809 ns                ;
; 21.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[8]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.505 ns                 ; 5.809 ns                ;
; 21.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[8]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.505 ns                 ; 5.809 ns                ;
; 21.696 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[8]                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.505 ns                 ; 5.809 ns                ;
; 21.700 ns                               ; 65.20 MHz ( period = 15.337 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.809 ns                 ; 15.109 ns               ;
; 21.702 ns                               ; 65.21 MHz ( period = 15.335 ns )                    ; armreduced:arm_cpu|register:B_Register|regout[9]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[11]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037 ns                   ; 36.809 ns                 ; 15.107 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                   ;                                                                             ;                                                  ;                                                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                  ; To                                                                                                                               ; From Clock                                       ; To Clock                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 2.874 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.030 ns                  ; 6.156 ns                ;
; 2.874 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 6.172 ns                ;
; 2.874 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 6.172 ns                ;
; 2.874 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 6.172 ns                ;
; 2.874 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 6.172 ns                ;
; 2.874 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 6.172 ns                ;
; 2.874 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 6.172 ns                ;
; 2.874 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 6.172 ns                ;
; 2.874 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 6.172 ns                ;
; 2.874 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 6.172 ns                ;
; 2.874 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 6.172 ns                ;
; 2.874 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 6.172 ns                ;
; 2.874 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.030 ns                  ; 6.156 ns                ;
; 2.874 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 6.172 ns                ;
; 2.880 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.028 ns                  ; 6.148 ns                ;
; 2.880 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.164 ns                ;
; 2.880 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.164 ns                ;
; 2.880 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.164 ns                ;
; 2.880 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.164 ns                ;
; 2.880 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.164 ns                ;
; 2.880 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.164 ns                ;
; 2.880 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.164 ns                ;
; 2.880 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.164 ns                ;
; 2.880 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.164 ns                ;
; 2.880 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.164 ns                ;
; 2.880 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.164 ns                ;
; 2.880 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.028 ns                  ; 6.148 ns                ;
; 2.880 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.164 ns                ;
; 2.974 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.028 ns                  ; 6.054 ns                ;
; 2.974 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.070 ns                ;
; 2.974 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.070 ns                ;
; 2.974 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.070 ns                ;
; 2.974 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.070 ns                ;
; 2.974 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.070 ns                ;
; 2.974 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.070 ns                ;
; 2.974 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.070 ns                ;
; 2.974 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.070 ns                ;
; 2.974 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.070 ns                ;
; 2.974 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.070 ns                ;
; 2.974 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.070 ns                ;
; 2.974 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.028 ns                  ; 6.054 ns                ;
; 2.974 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 6.070 ns                ;
; 2.980 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.026 ns                  ; 6.046 ns                ;
; 2.980 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 6.062 ns                ;
; 2.980 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 6.062 ns                ;
; 2.980 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 6.062 ns                ;
; 2.980 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 6.062 ns                ;
; 2.980 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 6.062 ns                ;
; 2.980 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 6.062 ns                ;
; 2.980 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 6.062 ns                ;
; 2.980 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 6.062 ns                ;
; 2.980 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 6.062 ns                ;
; 2.980 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 6.062 ns                ;
; 2.980 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 6.062 ns                ;
; 2.980 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.026 ns                  ; 6.046 ns                ;
; 2.980 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 6.062 ns                ;
; 3.198 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.856 ns                ;
; 3.198 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.872 ns                ;
; 3.198 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.872 ns                ;
; 3.198 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.872 ns                ;
; 3.198 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.872 ns                ;
; 3.198 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.872 ns                ;
; 3.198 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.872 ns                ;
; 3.198 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.872 ns                ;
; 3.198 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.872 ns                ;
; 3.198 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.872 ns                ;
; 3.198 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.872 ns                ;
; 3.198 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.872 ns                ;
; 3.198 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.856 ns                ;
; 3.198 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.872 ns                ;
; 3.204 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.848 ns                ;
; 3.204 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.864 ns                ;
; 3.204 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.864 ns                ;
; 3.204 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.864 ns                ;
; 3.204 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.864 ns                ;
; 3.204 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.864 ns                ;
; 3.204 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.864 ns                ;
; 3.204 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.864 ns                ;
; 3.204 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.864 ns                ;
; 3.204 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.864 ns                ;
; 3.204 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.864 ns                ;
; 3.204 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.864 ns                ;
; 3.204 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.848 ns                ;
; 3.204 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.864 ns                ;
; 3.216 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.032 ns                  ; 5.816 ns                ;
; 3.216 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.832 ns                ;
; 3.216 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.832 ns                ;
; 3.216 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.832 ns                ;
; 3.216 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.832 ns                ;
; 3.216 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.832 ns                ;
; 3.216 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.832 ns                ;
; 3.216 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.832 ns                ;
; 3.216 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.832 ns                ;
; 3.216 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.832 ns                ;
; 3.216 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.832 ns                ;
; 3.216 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.832 ns                ;
; 3.216 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.032 ns                  ; 5.816 ns                ;
; 3.216 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.832 ns                ;
; 3.257 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.797 ns                ;
; 3.257 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.813 ns                ;
; 3.257 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.813 ns                ;
; 3.257 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.813 ns                ;
; 3.257 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.813 ns                ;
; 3.257 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.813 ns                ;
; 3.257 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.813 ns                ;
; 3.257 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.813 ns                ;
; 3.257 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.813 ns                ;
; 3.257 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.813 ns                ;
; 3.257 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.813 ns                ;
; 3.257 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.813 ns                ;
; 3.257 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.797 ns                ;
; 3.257 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.813 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.789 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.805 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.805 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.805 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.805 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.805 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.805 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.805 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.805 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.805 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.805 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.805 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 5.789 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.805 ns                ;
; 3.316 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.030 ns                  ; 5.714 ns                ;
; 3.316 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.730 ns                ;
; 3.316 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.730 ns                ;
; 3.316 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.730 ns                ;
; 3.316 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.730 ns                ;
; 3.316 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.730 ns                ;
; 3.316 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.730 ns                ;
; 3.316 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.730 ns                ;
; 3.316 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.730 ns                ;
; 3.316 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.730 ns                ;
; 3.316 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.730 ns                ;
; 3.316 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.730 ns                ;
; 3.316 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.030 ns                  ; 5.714 ns                ;
; 3.316 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 5.730 ns                ;
; 3.374 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.028 ns                  ; 5.654 ns                ;
; 3.374 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.670 ns                ;
; 3.374 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.670 ns                ;
; 3.374 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.670 ns                ;
; 3.374 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.670 ns                ;
; 3.374 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.670 ns                ;
; 3.374 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.670 ns                ;
; 3.374 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.670 ns                ;
; 3.374 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.670 ns                ;
; 3.374 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.670 ns                ;
; 3.374 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.670 ns                ;
; 3.374 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.670 ns                ;
; 3.374 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.028 ns                  ; 5.654 ns                ;
; 3.374 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.670 ns                ;
; 3.375 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.028 ns                  ; 5.653 ns                ;
; 3.375 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.669 ns                ;
; 3.375 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.669 ns                ;
; 3.375 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.669 ns                ;
; 3.375 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.669 ns                ;
; 3.375 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.669 ns                ;
; 3.375 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.669 ns                ;
; 3.375 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.669 ns                ;
; 3.375 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.669 ns                ;
; 3.375 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.669 ns                ;
; 3.375 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.669 ns                ;
; 3.375 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.669 ns                ;
; 3.375 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.028 ns                  ; 5.653 ns                ;
; 3.375 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.669 ns                ;
; 3.380 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.026 ns                  ; 5.646 ns                ;
; 3.380 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.662 ns                ;
; 3.380 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.662 ns                ;
; 3.380 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.662 ns                ;
; 3.380 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.662 ns                ;
; 3.380 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.662 ns                ;
; 3.380 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.662 ns                ;
; 3.380 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.662 ns                ;
; 3.380 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.662 ns                ;
; 3.380 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.662 ns                ;
; 3.380 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.662 ns                ;
; 3.380 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.662 ns                ;
; 3.380 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.026 ns                  ; 5.646 ns                ;
; 3.380 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.662 ns                ;
; 3.381 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.026 ns                  ; 5.645 ns                ;
; 3.381 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.661 ns                ;
; 3.381 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.661 ns                ;
; 3.381 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.661 ns                ;
; 3.381 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.661 ns                ;
; 3.381 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.661 ns                ;
; 3.381 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.661 ns                ;
; 3.381 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.661 ns                ;
; 3.381 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.661 ns                ;
; 3.381 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.661 ns                ;
; 3.381 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.661 ns                ;
; 3.381 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.661 ns                ;
; 3.381 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.026 ns                  ; 5.645 ns                ;
; 3.381 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.042 ns                  ; 5.661 ns                ;
; 3.518 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.032 ns                  ; 5.514 ns                ;
; 3.518 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.530 ns                ;
; 3.518 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.530 ns                ;
; 3.518 ns                                ; None                                                ; armreduced:arm_cpu|register:ALUoutRegister|regout[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 5.530 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                       ;                                                                                                                                  ;                                                  ;                                                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                ; To                                                                  ; From Clock                                       ; To Clock                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; miniUART:UART|CSReg[1]                                              ; miniUART:UART|CSReg[1]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[1]                                           ; GPIO:uGPIO|KEY_StatusR[1]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[1]                                            ; GPIO:uGPIO|SW_StatusR[1]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                  ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[3]                                              ; miniUART:UART|CSReg[3]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[16]                                           ; GPIO:uGPIO|SW_StatusR[16]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[17]                                           ; GPIO:uGPIO|SW_StatusR[17]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[15]                                           ; GPIO:uGPIO|SW_StatusR[15]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[0]                                              ; miniUART:UART|CSReg[0]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[0]                                            ; GPIO:uGPIO|SW_StatusR[0]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|tmpRxD                                   ; miniUART:UART|RxUnit:RxDev|tmpRxD                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                             ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                             ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                             ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                             ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[3]                                           ; GPIO:uGPIO|KEY_StatusR[3]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[3]                                            ; GPIO:uGPIO|SW_StatusR[3]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[2]                                           ; GPIO:uGPIO|KEY_StatusR[2]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[2]                                            ; GPIO:uGPIO|SW_StatusR[2]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[14]                                           ; GPIO:uGPIO|SW_StatusR[14]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[7]                                  ; miniUART:UART|TxUnit:TxDev|TReg[7]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; armreduced:arm_cpu|register_1bit:C|regout                           ; armreduced:arm_cpu|register_1bit:C|regout                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|Start                                    ; miniUART:UART|RxUnit:RxDev|Start                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[13]                                           ; GPIO:uGPIO|SW_StatusR[13]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[11]                                           ; GPIO:uGPIO|SW_StatusR[11]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[10]                                           ; GPIO:uGPIO|SW_StatusR[10]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[9]                                            ; GPIO:uGPIO|SW_StatusR[9]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[8]                                            ; GPIO:uGPIO|SW_StatusR[8]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[12]                                           ; GPIO:uGPIO|SW_StatusR[12]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; TimerCounter:Timer|StatusR[0]                                       ; TimerCounter:Timer|StatusR[0]                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[7]                                            ; GPIO:uGPIO|SW_StatusR[7]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[6]                                            ; GPIO:uGPIO|SW_StatusR[6]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[5]                                            ; GPIO:uGPIO|SW_StatusR[5]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[4]                                            ; GPIO:uGPIO|SW_StatusR[4]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; armreduced:arm_cpu|register_1bit:Z|regout                           ; armreduced:arm_cpu|register_1bit:Z|regout                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[2] ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[2] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1] ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0] ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                 ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                 ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|TxD                                      ; miniUART:UART|TxUnit:TxDev|TxD                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.518 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S6                                ; GPIO:uGPIO|key_detect:sw3|c_state.S7                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S10                               ; GPIO:uGPIO|key_detect:sw4|c_state.S11                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S4                               ; GPIO:uGPIO|key_detect:sw16|c_state.S5                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S4                               ; GPIO:uGPIO|key_detect:sw17|c_state.S5                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S9                                ; GPIO:uGPIO|key_detect:sw2|c_state.S10                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S9                                ; GPIO:uGPIO|key_detect:sw9|c_state.S10                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S9                                ; GPIO:uGPIO|key_detect:sw7|c_state.S10                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S0                               ; GPIO:uGPIO|key_detect:key3|c_state.S1                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S5                               ; GPIO:uGPIO|key_detect:sw16|c_state.S6                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S9                               ; GPIO:uGPIO|key_detect:key3|c_state.S10                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S9                               ; GPIO:uGPIO|key_detect:sw10|c_state.S10                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S13                               ; GPIO:uGPIO|key_detect:sw4|c_state.S14                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S0                               ; GPIO:uGPIO|key_detect:sw10|c_state.S1                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S4                                ; GPIO:uGPIO|key_detect:sw4|c_state.S5                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S5                                ; GPIO:uGPIO|key_detect:sw6|c_state.S6                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S9                               ; GPIO:uGPIO|key_detect:sw17|c_state.S10                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S8                                ; GPIO:uGPIO|key_detect:sw6|c_state.S9                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S12                               ; GPIO:uGPIO|key_detect:sw2|c_state.S13                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S12                               ; GPIO:uGPIO|key_detect:sw9|c_state.S13                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S12                               ; GPIO:uGPIO|key_detect:sw7|c_state.S13                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S3                                ; GPIO:uGPIO|key_detect:sw1|c_state.S4                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S1                               ; GPIO:uGPIO|key_detect:sw13|c_state.S2                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S12                              ; GPIO:uGPIO|key_detect:sw13|c_state.S13                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S13                              ; GPIO:uGPIO|key_detect:sw17|c_state.S14                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S1                                ; GPIO:uGPIO|key_detect:sw3|c_state.S2                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S5                               ; GPIO:uGPIO|key_detect:sw17|c_state.S6                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S7                                ; GPIO:uGPIO|key_detect:sw1|c_state.S8                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S9                                ; GPIO:uGPIO|key_detect:sw1|c_state.S10                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S7                                ; GPIO:uGPIO|key_detect:sw3|c_state.S8                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S9                               ; GPIO:uGPIO|key_detect:sw14|c_state.S10                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S9                               ; GPIO:uGPIO|key_detect:sw13|c_state.S10                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S11                              ; GPIO:uGPIO|key_detect:sw13|c_state.S12                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S5                                ; GPIO:uGPIO|key_detect:sw1|c_state.S6                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S3                                ; GPIO:uGPIO|key_detect:sw3|c_state.S4                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S5                                ; GPIO:uGPIO|key_detect:sw3|c_state.S6                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S8                                ; GPIO:uGPIO|key_detect:sw3|c_state.S9                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S11                               ; GPIO:uGPIO|key_detect:sw3|c_state.S12                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S12                               ; GPIO:uGPIO|key_detect:sw3|c_state.S13                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S3                               ; GPIO:uGPIO|key_detect:sw14|c_state.S4                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S8                                ; GPIO:uGPIO|key_detect:sw1|c_state.S9                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S11                               ; GPIO:uGPIO|key_detect:sw1|c_state.S12                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S12                               ; GPIO:uGPIO|key_detect:sw1|c_state.S13                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S12                              ; GPIO:uGPIO|key_detect:sw14|c_state.S13                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S11                               ; GPIO:uGPIO|key_detect:sw6|c_state.S12                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S1                                ; GPIO:uGPIO|key_detect:sw1|c_state.S2                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S1                                ; GPIO:uGPIO|key_detect:sw6|c_state.S2                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S1                                ; GPIO:uGPIO|key_detect:sw4|c_state.S2                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S5                                ; GPIO:uGPIO|key_detect:sw4|c_state.S6                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S9                                ; GPIO:uGPIO|key_detect:sw3|c_state.S10                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S11                              ; GPIO:uGPIO|key_detect:sw17|c_state.S12                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S13                               ; GPIO:uGPIO|key_detect:sw1|c_state.S14                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S11                               ; GPIO:uGPIO|key_detect:sw4|c_state.S12                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S13                               ; GPIO:uGPIO|key_detect:sw3|c_state.S14                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S13                              ; GPIO:uGPIO|key_detect:sw13|c_state.S14                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S13                               ; GPIO:uGPIO|key_detect:sw6|c_state.S14                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.531 ns                                ; miniUART:UART|RxUnit:RxDev|tmpRxD                                   ; miniUART:UART|RxUnit:RxDev|frameErr                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; TimerCounter:Timer|CounterR[31]                                     ; TimerCounter:Timer|CounterR[31]                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; miniUART:UART|ClkUnit:ClkDiv|ClkDiv33                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.549 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.579 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S2                               ; GPIO:uGPIO|key_detect:sw13|c_state.S3                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.595 ns                 ;
; 0.588 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S10                               ; GPIO:uGPIO|key_detect:sw1|c_state.S11                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.604 ns                 ;
; 0.599 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                 ; miniUART:UART|TxUnit:TxDev|TReg[7]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.615 ns                 ;
; 0.610 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                 ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.626 ns                 ;
; 0.646 ns                                ; miniUART:UART|RxUnit:RxDev|ShtReg[6]                                ; miniUART:UART|RxUnit:RxDev|ShtReg[5]                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.662 ns                 ;
; 0.652 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S0                                ; GPIO:uGPIO|key_detect:sw4|c_state.S1                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.668 ns                 ;
; 0.652 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S12                              ; GPIO:uGPIO|key_detect:sw16|c_state.S13                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.668 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S0                                ; GPIO:uGPIO|key_detect:sw2|c_state.S1                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S4                                ; GPIO:uGPIO|key_detect:sw3|c_state.S5                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S8                               ; GPIO:uGPIO|key_detect:key3|c_state.S9                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S8                                ; GPIO:uGPIO|key_detect:sw7|c_state.S9                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S10                               ; GPIO:uGPIO|key_detect:sw3|c_state.S11                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S10                              ; GPIO:uGPIO|key_detect:sw13|c_state.S11                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[2]                                  ; miniUART:UART|TxUnit:TxDev|TReg[1]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S0                               ; GPIO:uGPIO|key_detect:sw13|c_state.S1                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S3                               ; GPIO:uGPIO|key_detect:key3|c_state.S4                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S3                                ; GPIO:uGPIO|key_detect:sw7|c_state.S4                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S6                                ; GPIO:uGPIO|key_detect:sw2|c_state.S7                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S6                                ; GPIO:uGPIO|key_detect:sw4|c_state.S7                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[1]                                  ; miniUART:UART|TxUnit:TxDev|TReg[0]                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S2                               ; GPIO:uGPIO|key_detect:sw16|c_state.S3                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S6                                ; GPIO:uGPIO|key_detect:sw9|c_state.S7                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S6                                ; GPIO:uGPIO|key_detect:sw5|c_state.S7                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S8                                ; GPIO:uGPIO|key_detect:sw9|c_state.S9                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S8                                ; GPIO:uGPIO|key_detect:sw5|c_state.S9                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S0                               ; GPIO:uGPIO|key_detect:sw16|c_state.S1                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S0                                ; GPIO:uGPIO|key_detect:sw9|c_state.S1                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S0                                ; GPIO:uGPIO|key_detect:sw5|c_state.S1                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S3                               ; GPIO:uGPIO|key_detect:sw16|c_state.S4                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S2                                ; GPIO:uGPIO|key_detect:sw4|c_state.S3                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S4                                ; GPIO:uGPIO|key_detect:sw2|c_state.S5                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S7                               ; GPIO:uGPIO|key_detect:sw13|c_state.S8                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S7                                ; GPIO:uGPIO|key_detect:sw4|c_state.S8                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S12                              ; GPIO:uGPIO|key_detect:sw17|c_state.S13                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S2                                ; GPIO:uGPIO|key_detect:sw9|c_state.S3                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S2                                ; GPIO:uGPIO|key_detect:sw5|c_state.S3                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S3                               ; GPIO:uGPIO|key_detect:sw10|c_state.S4                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S4                               ; GPIO:uGPIO|key_detect:key3|c_state.S5                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S4                               ; GPIO:uGPIO|key_detect:sw13|c_state.S5                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S4                                ; GPIO:uGPIO|key_detect:sw7|c_state.S5                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S6                               ; GPIO:uGPIO|key_detect:sw13|c_state.S7                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S6                               ; GPIO:uGPIO|key_detect:sw10|c_state.S7                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S8                               ; GPIO:uGPIO|key_detect:sw17|c_state.S9                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S8                               ; GPIO:uGPIO|key_detect:key2|c_state.S9                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S10                              ; GPIO:uGPIO|key_detect:key2|c_state.S11                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S2                               ; GPIO:uGPIO|key_detect:key3|c_state.S3                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S2                               ; GPIO:uGPIO|key_detect:key2|c_state.S3                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S2                                ; GPIO:uGPIO|key_detect:sw2|c_state.S3                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S3                               ; GPIO:uGPIO|key_detect:sw17|c_state.S4                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S2                               ; GPIO:uGPIO|key_detect:sw10|c_state.S3                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S3                               ; GPIO:uGPIO|key_detect:key2|c_state.S4                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S2                                ; GPIO:uGPIO|key_detect:sw7|c_state.S3                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S3                                ; GPIO:uGPIO|key_detect:sw9|c_state.S4                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S4                               ; GPIO:uGPIO|key_detect:key2|c_state.S5                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S3                                ; GPIO:uGPIO|key_detect:sw5|c_state.S4                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S6                               ; GPIO:uGPIO|key_detect:key2|c_state.S7                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S7                                ; GPIO:uGPIO|key_detect:sw2|c_state.S8                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S10                              ; GPIO:uGPIO|key_detect:sw10|c_state.S11                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S2                               ; GPIO:uGPIO|key_detect:sw17|c_state.S3                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S4                               ; GPIO:uGPIO|key_detect:sw10|c_state.S5                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S6                               ; GPIO:uGPIO|key_detect:sw17|c_state.S7                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S6                               ; GPIO:uGPIO|key_detect:key3|c_state.S7                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S6                                ; GPIO:uGPIO|key_detect:sw7|c_state.S7                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S8                               ; GPIO:uGPIO|key_detect:sw10|c_state.S9                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S10                              ; GPIO:uGPIO|key_detect:sw16|c_state.S11                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S10                              ; GPIO:uGPIO|key_detect:sw17|c_state.S11                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S12                               ; GPIO:uGPIO|key_detect:sw4|c_state.S13                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.677 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                               ; miniUART:UART|ClkUnit:ClkDiv|tmpEnTX                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; 0.704 ns                                ; TimerCounter:Timer|CounterR[31]                                     ; armreduced:arm_cpu|register:MDR|regout[31]                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.718 ns                 ;
; 0.716 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[4]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.731 ns                 ;
; 0.721 ns                                ; miniUART:UART|RxUnit:RxDev|outErr                                   ; miniUART:UART|CSReg[0]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.737 ns                 ;
; 0.733 ns                                ; TimerCounter:Timer|CompareR[23]                                     ; armreduced:arm_cpu|register:MDR|regout[23]                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.747 ns                 ;
; 0.735 ns                                ; TimerCounter:Timer|CounterR[30]                                     ; armreduced:arm_cpu|register:MDR|regout[30]                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.749 ns                 ;
; 0.738 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                             ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.754 ns                 ;
; 0.739 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S0                               ; GPIO:uGPIO|key_detect:sw11|c_state.S1                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.755 ns                 ;
; 0.739 ns                                ; TimerCounter:Timer|CounterR[27]                                     ; armreduced:arm_cpu|register:MDR|regout[27]                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.753 ns                 ;
; 0.744 ns                                ; TimerCounter:Timer|CounterR[25]                                     ; armreduced:arm_cpu|register:MDR|regout[25]                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.758 ns                 ;
; 0.753 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S0                               ; GPIO:uGPIO|key_detect:sw14|c_state.S1                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.769 ns                 ;
; 0.760 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S0                                ; GPIO:uGPIO|key_detect:sw7|c_state.S1                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.776 ns                 ;
; 0.763 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S2                                ; GPIO:uGPIO|key_detect:sw8|c_state.S3                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.779 ns                 ;
; 0.765 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S4                                ; GPIO:uGPIO|key_detect:sw1|c_state.S5                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.781 ns                 ;
; 0.765 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S4                               ; GPIO:uGPIO|key_detect:sw12|c_state.S5                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.781 ns                 ;
; 0.767 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S10                              ; GPIO:uGPIO|key_detect:sw15|c_state.S11                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.783 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                 ;                                                                     ;                                                  ;                                                  ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                ; From Clock                                       ; To Clock                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 28.708 ns                               ; armreduced:arm_cpu|register:B_Register|regout[14]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.722 ns                 ; 0.986 ns                 ;
; 28.721 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.011 ns                 ;
; 28.724 ns                               ; armreduced:arm_cpu|register:B_Register|regout[6]                                                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.728 ns                 ; 0.996 ns                 ;
; 28.734 ns                               ; armreduced:arm_cpu|register:B_Register|regout[16]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.723 ns                 ; 1.011 ns                 ;
; 28.736 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.738 ns                 ; 0.998 ns                 ;
; 28.737 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.027 ns                 ;
; 28.738 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.738 ns                 ; 1.000 ns                 ;
; 28.743 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.033 ns                 ;
; 28.744 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.738 ns                 ; 1.006 ns                 ;
; 28.750 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.740 ns                 ; 1.010 ns                 ;
; 28.805 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.738 ns                 ; 1.067 ns                 ;
; 28.969 ns                               ; armreduced:arm_cpu|register:B_Register|regout[30]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 1.243 ns                 ;
; 28.981 ns                               ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.725 ns                 ; 1.256 ns                 ;
; 28.990 ns                               ; armreduced:arm_cpu|register:B_Register|regout[15]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.724 ns                 ; 1.266 ns                 ;
; 28.991 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.281 ns                 ;
; 28.999 ns                               ; armreduced:arm_cpu|register:B_Register|regout[12]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.729 ns                 ; 1.270 ns                 ;
; 29.000 ns                               ; armreduced:arm_cpu|register:B_Register|regout[29]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.722 ns                 ; 1.278 ns                 ;
; 29.006 ns                               ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.728 ns                 ; 1.278 ns                 ;
; 29.010 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.715 ns                 ; 1.295 ns                 ;
; 29.017 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.740 ns                 ; 1.277 ns                 ;
; 29.018 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.309 ns                 ;
; 29.022 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.708 ns                 ; 1.314 ns                 ;
; 29.025 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.711 ns                 ; 1.314 ns                 ;
; 29.031 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.738 ns                 ; 1.293 ns                 ;
; 29.032 ns                               ; armreduced:arm_cpu|register:B_Register|regout[25]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.718 ns                 ; 1.314 ns                 ;
; 29.037 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.739 ns                 ; 1.298 ns                 ;
; 29.037 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.708 ns                 ; 1.329 ns                 ;
; 29.041 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.740 ns                 ; 1.301 ns                 ;
; 29.042 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.742 ns                 ; 1.300 ns                 ;
; 29.047 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.338 ns                 ;
; 29.053 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.740 ns                 ; 1.313 ns                 ;
; 29.054 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.711 ns                 ; 1.343 ns                 ;
; 29.055 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.715 ns                 ; 1.340 ns                 ;
; 29.057 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.740 ns                 ; 1.317 ns                 ;
; 29.058 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.745 ns                 ; 1.313 ns                 ;
; 29.061 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.349 ns                 ;
; 29.069 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.357 ns                 ;
; 29.070 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.739 ns                 ; 1.331 ns                 ;
; 29.070 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.742 ns                 ; 1.328 ns                 ;
; 29.070 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[5]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.360 ns                 ;
; 29.073 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.745 ns                 ; 1.328 ns                 ;
; 29.074 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.742 ns                 ; 1.332 ns                 ;
; 29.082 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.740 ns                 ; 1.342 ns                 ;
; 29.099 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.742 ns                 ; 1.357 ns                 ;
; 29.113 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.740 ns                 ; 1.373 ns                 ;
; 29.116 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.716 ns                 ; 1.400 ns                 ;
; 29.127 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.742 ns                 ; 1.385 ns                 ;
; 29.139 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.745 ns                 ; 1.394 ns                 ;
; 29.166 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.684 ns                 ; 1.482 ns                 ;
; 29.249 ns                               ; armreduced:arm_cpu|register:B_Register|regout[13]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.729 ns                 ; 1.520 ns                 ;
; 29.278 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.742 ns                 ; 1.536 ns                 ;
; 29.288 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.708 ns                 ; 1.580 ns                 ;
; 29.294 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.713 ns                 ; 1.581 ns                 ;
; 29.295 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.745 ns                 ; 1.550 ns                 ;
; 29.313 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.738 ns                 ; 1.575 ns                 ;
; 29.314 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.605 ns                 ;
; 29.318 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.608 ns                 ;
; 29.325 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.615 ns                 ;
; 29.333 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.738 ns                 ; 1.595 ns                 ;
; 29.334 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.740 ns                 ; 1.594 ns                 ;
; 29.336 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.627 ns                 ;
; 29.341 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.737 ns                 ; 1.604 ns                 ;
; 29.348 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.742 ns                 ; 1.606 ns                 ;
; 29.355 ns                               ; armreduced:arm_cpu|register:B_Register|regout[20]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.723 ns                 ; 1.632 ns                 ;
; 29.366 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.656 ns                 ;
; 29.375 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.663 ns                 ;
; 29.379 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.736 ns                 ; 1.643 ns                 ;
; 29.380 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.711 ns                 ; 1.669 ns                 ;
; 29.384 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.738 ns                 ; 1.646 ns                 ;
; 29.386 ns                               ; armreduced:arm_cpu|register:B_Register|regout[27]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.720 ns                 ; 1.666 ns                 ;
; 29.388 ns                               ; armreduced:arm_cpu|register:B_Register|regout[19]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.727 ns                 ; 1.661 ns                 ;
; 29.388 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.713 ns                 ; 1.675 ns                 ;
; 29.394 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.738 ns                 ; 1.656 ns                 ;
; 29.396 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.738 ns                 ; 1.658 ns                 ;
; 29.409 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.740 ns                 ; 1.669 ns                 ;
; 29.426 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.714 ns                 ;
; 29.426 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.742 ns                 ; 1.684 ns                 ;
; 29.450 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[7]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.681 ns                 ; 1.769 ns                 ;
; 29.463 ns                               ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]                                                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.754 ns                 ;
; 29.465 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.714 ns                 ; 1.751 ns                 ;
; 29.467 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.739 ns                 ; 1.728 ns                 ;
; 29.467 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.681 ns                 ; 1.786 ns                 ;
; 29.469 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.740 ns                 ; 1.729 ns                 ;
; 29.475 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.740 ns                 ; 1.735 ns                 ;
; 29.476 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.740 ns                 ; 1.736 ns                 ;
; 29.482 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.679 ns                 ; 1.803 ns                 ;
; 29.487 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.679 ns                 ; 1.808 ns                 ;
; 29.490 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[10]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.678 ns                 ; 1.812 ns                 ;
; 29.494 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.740 ns                 ; 1.754 ns                 ;
; 29.494 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.677 ns                 ; 1.817 ns                 ;
; 29.495 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[10]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.677 ns                 ; 1.818 ns                 ;
; 29.504 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.792 ns                 ;
; 29.508 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.678 ns                 ; 1.830 ns                 ;
; 29.525 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[10]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.679 ns                 ; 1.846 ns                 ;
; 29.528 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.737 ns                 ; 1.791 ns                 ;
; 29.531 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.715 ns                 ; 1.816 ns                 ;
; 29.549 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[8]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.683 ns                 ; 1.866 ns                 ;
; 29.556 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.736 ns                 ; 1.820 ns                 ;
; 29.559 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[8]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.681 ns                 ; 1.878 ns                 ;
; 29.569 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[8]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.680 ns                 ; 1.889 ns                 ;
; 29.583 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.737 ns                 ; 1.846 ns                 ;
; 29.584 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.872 ns                 ;
; 29.585 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[8]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.692 ns                 ; 1.893 ns                 ;
; 29.591 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.736 ns                 ; 1.855 ns                 ;
; 29.592 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.883 ns                 ;
; 29.597 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[8]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.679 ns                 ; 1.918 ns                 ;
; 29.604 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.716 ns                 ; 1.888 ns                 ;
; 29.608 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[8]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.681 ns                 ; 1.927 ns                 ;
; 29.610 ns                               ; armreduced:arm_cpu|register:B_Register|regout[17]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.725 ns                 ; 1.885 ns                 ;
; 29.626 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.713 ns                 ; 1.913 ns                 ;
; 29.633 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.921 ns                 ;
; 29.641 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.695 ns                 ; 1.946 ns                 ;
; 29.666 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.693 ns                 ; 1.973 ns                 ;
; 29.677 ns                               ; armreduced:arm_cpu|register:B_Register|regout[18]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.725 ns                 ; 1.952 ns                 ;
; 29.677 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.739 ns                 ; 1.938 ns                 ;
; 29.684 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.740 ns                 ; 1.944 ns                 ;
; 29.684 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.691 ns                 ; 1.993 ns                 ;
; 29.686 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.691 ns                 ; 1.995 ns                 ;
; 29.689 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.736 ns                 ; 1.953 ns                 ;
; 29.691 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.740 ns                 ; 1.951 ns                 ;
; 29.693 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.743 ns                 ; 1.950 ns                 ;
; 29.702 ns                               ; armreduced:arm_cpu|register:B_Register|regout[23]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.729 ns                 ; 1.973 ns                 ;
; 29.707 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.742 ns                 ; 1.965 ns                 ;
; 29.708 ns                               ; armreduced:arm_cpu|register:B_Register|regout[22]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.727 ns                 ; 1.981 ns                 ;
; 29.712 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.745 ns                 ; 1.967 ns                 ;
; 29.715 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.737 ns                 ; 1.978 ns                 ;
; 29.725 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[7]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.679 ns                 ; 2.046 ns                 ;
; 29.736 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.738 ns                 ; 1.998 ns                 ;
; 29.736 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.740 ns                 ; 1.996 ns                 ;
; 29.738 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[2]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 2.028 ns                 ;
; 29.740 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.723 ns                 ; 2.017 ns                 ;
; 29.748 ns                               ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]                                                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 2.041 ns                 ;
; 29.751 ns                               ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.684 ns                 ; 2.067 ns                 ;
; 29.753 ns                               ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]                                                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 2.041 ns                 ;
; 29.756 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.742 ns                 ; 2.014 ns                 ;
; 29.760 ns                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.747 ns                 ; 2.013 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                   ;                                                  ;                                                  ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From     ; To                                      ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+
; N/A                                     ; None                                                ; 8.723 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[2] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.722 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[1] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.304 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[3] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.282 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[0] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.185 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|tmpRxD       ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.921 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|Start        ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.874 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.867 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.865 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.814 ns   ; KEY[0]   ; reset_ff                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.807 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.806 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.805 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.805 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.805 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.804 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.804 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.804 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.803 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.803 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.803 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.803 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.802 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.802 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.802 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.802 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.801 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.799 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.796 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.796 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.793 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.790 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.789 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.781 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.780 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.779 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.779 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.778 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.769 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.766 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.743 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.742 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.741 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.740 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.740 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.739 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.739 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.734 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.734 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.734 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.732 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.732 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.731 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.730 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.729 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.726 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.724 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.724 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.723 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.723 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.722 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.722 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.722 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.721 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.720 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.717 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.717 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.716 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.715 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.714 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.714 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.714 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.713 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.713 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.705 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.701 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.701 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.700 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.699 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.690 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.689 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.689 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.688 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.687 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.474 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.473 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.473 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.472 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.472 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.468 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.465 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.465 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.464 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.464 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.463 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.463 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.462 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.144 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.143 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.143 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.142 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.141 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.141 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.141 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.136 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.134 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.133 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.133 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.132 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.132 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.131 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.130 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.049 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.048 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.047 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.047 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.046 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.046 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.045 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.045 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.041 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.039 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.037 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.035 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.035 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.035 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.034 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.248 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.247 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.246 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.246 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.245 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.245 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.244 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.241 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.241 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.239 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.238 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.237 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.237 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.223 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.219 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.218 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.218 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.217 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.216 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.215 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.214 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.214 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.214 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.214 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.212 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.208 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.193 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.192 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.191 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.190 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.190 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.190 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.085 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.084 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.083 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.082 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.081 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.081 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.080 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.079 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.074 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.070 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.066 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.064 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.062 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.020 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.019 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.019 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.018 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.018 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.016 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.016 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.014 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.014 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.013 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.013 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.011 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.011 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.009 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.009 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.941 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.941 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.939 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.939 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.939 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.938 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.935 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.932 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.932 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.928 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.928 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.924 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.920 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S1    ; CLOCK_27 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;          ;                                         ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+--------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                           ; To       ; From Clock ;
+-------+--------------+------------+--------------------------------+----------+------------+
; N/A   ; None         ; 8.287 ns   ; GPIO:uGPIO|LEDR_R[2]           ; LEDR[2]  ; CLOCK_27   ;
; N/A   ; None         ; 7.558 ns   ; GPIO:uGPIO|LEDR_R[0]           ; LEDR[0]  ; CLOCK_27   ;
; N/A   ; None         ; 7.152 ns   ; GPIO:uGPIO|LEDG_R[4]           ; LEDG[4]  ; CLOCK_27   ;
; N/A   ; None         ; 7.010 ns   ; GPIO:uGPIO|HEX4_R[3]           ; HEX4[3]  ; CLOCK_27   ;
; N/A   ; None         ; 6.661 ns   ; GPIO:uGPIO|LEDR_R[1]           ; LEDR[1]  ; CLOCK_27   ;
; N/A   ; None         ; 6.572 ns   ; GPIO:uGPIO|LEDG_R[5]           ; LEDG[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.569 ns   ; GPIO:uGPIO|LEDG_R[3]           ; LEDG[3]  ; CLOCK_27   ;
; N/A   ; None         ; 6.445 ns   ; GPIO:uGPIO|HEX4_R[2]           ; HEX4[2]  ; CLOCK_27   ;
; N/A   ; None         ; 6.436 ns   ; GPIO:uGPIO|LEDG_R[7]           ; LEDG[7]  ; CLOCK_27   ;
; N/A   ; None         ; 6.430 ns   ; GPIO:uGPIO|HEX4_R[0]           ; HEX4[0]  ; CLOCK_27   ;
; N/A   ; None         ; 6.398 ns   ; GPIO:uGPIO|HEX1_R[5]           ; HEX1[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.302 ns   ; GPIO:uGPIO|LEDG_R[6]           ; LEDG[6]  ; CLOCK_27   ;
; N/A   ; None         ; 6.284 ns   ; GPIO:uGPIO|LEDR_R[5]           ; LEDR[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.120 ns   ; GPIO:uGPIO|LEDG_R[2]           ; LEDG[2]  ; CLOCK_27   ;
; N/A   ; None         ; 6.058 ns   ; GPIO:uGPIO|LEDR_R[4]           ; LEDR[4]  ; CLOCK_27   ;
; N/A   ; None         ; 6.035 ns   ; GPIO:uGPIO|LEDR_R[3]           ; LEDR[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.941 ns   ; GPIO:uGPIO|LEDR_R[14]          ; LEDR[14] ; CLOCK_27   ;
; N/A   ; None         ; 5.940 ns   ; GPIO:uGPIO|HEX4_R[6]           ; HEX4[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.861 ns   ; GPIO:uGPIO|HEX1_R[1]           ; HEX1[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.818 ns   ; GPIO:uGPIO|HEX0_R[0]           ; HEX0[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.728 ns   ; GPIO:uGPIO|HEX3_R[3]           ; HEX3[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.712 ns   ; GPIO:uGPIO|HEX2_R[0]           ; HEX2[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.676 ns   ; GPIO:uGPIO|HEX2_R[3]           ; HEX2[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.670 ns   ; GPIO:uGPIO|HEX1_R[2]           ; HEX1[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.630 ns   ; GPIO:uGPIO|LEDG_R[0]           ; LEDG[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.627 ns   ; miniUART:UART|TxUnit:TxDev|TxD ; UART_TXD ; CLOCK_27   ;
; N/A   ; None         ; 5.626 ns   ; GPIO:uGPIO|HEX0_R[6]           ; HEX0[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.614 ns   ; GPIO:uGPIO|LEDG_R[8]           ; LEDG[8]  ; CLOCK_27   ;
; N/A   ; None         ; 5.611 ns   ; GPIO:uGPIO|HEX0_R[5]           ; HEX0[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.608 ns   ; GPIO:uGPIO|HEX0_R[4]           ; HEX0[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.605 ns   ; GPIO:uGPIO|HEX0_R[3]           ; HEX0[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.589 ns   ; GPIO:uGPIO|LEDG_R[1]           ; LEDG[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.582 ns   ; GPIO:uGPIO|HEX2_R[1]           ; HEX2[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.581 ns   ; GPIO:uGPIO|HEX3_R[2]           ; HEX3[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.564 ns   ; GPIO:uGPIO|HEX0_R[2]           ; HEX0[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.560 ns   ; GPIO:uGPIO|HEX0_R[1]           ; HEX0[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.482 ns   ; GPIO:uGPIO|HEX4_R[4]           ; HEX4[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.478 ns   ; GPIO:uGPIO|HEX3_R[5]           ; HEX3[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.463 ns   ; GPIO:uGPIO|HEX2_R[2]           ; HEX2[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.461 ns   ; GPIO:uGPIO|HEX1_R[3]           ; HEX1[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.435 ns   ; GPIO:uGPIO|HEX1_R[6]           ; HEX1[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.399 ns   ; GPIO:uGPIO|HEX1_R[4]           ; HEX1[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.393 ns   ; GPIO:uGPIO|HEX4_R[5]           ; HEX4[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.389 ns   ; GPIO:uGPIO|LEDR_R[6]           ; LEDR[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.368 ns   ; GPIO:uGPIO|HEX2_R[6]           ; HEX2[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.367 ns   ; GPIO:uGPIO|HEX1_R[0]           ; HEX1[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.341 ns   ; GPIO:uGPIO|HEX3_R[1]           ; HEX3[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.262 ns   ; GPIO:uGPIO|HEX5_R[0]           ; HEX5[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.190 ns   ; GPIO:uGPIO|LEDR_R[17]          ; LEDR[17] ; CLOCK_27   ;
; N/A   ; None         ; 5.174 ns   ; GPIO:uGPIO|LEDR_R[16]          ; LEDR[16] ; CLOCK_27   ;
; N/A   ; None         ; 5.163 ns   ; GPIO:uGPIO|HEX3_R[4]           ; HEX3[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.158 ns   ; GPIO:uGPIO|LEDR_R[15]          ; LEDR[15] ; CLOCK_27   ;
; N/A   ; None         ; 5.151 ns   ; GPIO:uGPIO|LEDR_R[13]          ; LEDR[13] ; CLOCK_27   ;
; N/A   ; None         ; 5.101 ns   ; GPIO:uGPIO|HEX3_R[6]           ; HEX3[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.071 ns   ; GPIO:uGPIO|HEX4_R[1]           ; HEX4[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.068 ns   ; GPIO:uGPIO|HEX5_R[6]           ; HEX5[6]  ; CLOCK_27   ;
; N/A   ; None         ; 4.953 ns   ; GPIO:uGPIO|HEX5_R[4]           ; HEX5[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.943 ns   ; GPIO:uGPIO|HEX3_R[0]           ; HEX3[0]  ; CLOCK_27   ;
; N/A   ; None         ; 4.942 ns   ; GPIO:uGPIO|LEDR_R[7]           ; LEDR[7]  ; CLOCK_27   ;
; N/A   ; None         ; 4.922 ns   ; GPIO:uGPIO|HEX2_R[4]           ; HEX2[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.913 ns   ; GPIO:uGPIO|LEDR_R[11]          ; LEDR[11] ; CLOCK_27   ;
; N/A   ; None         ; 4.908 ns   ; GPIO:uGPIO|LEDR_R[12]          ; LEDR[12] ; CLOCK_27   ;
; N/A   ; None         ; 4.901 ns   ; GPIO:uGPIO|LEDR_R[8]           ; LEDR[8]  ; CLOCK_27   ;
; N/A   ; None         ; 4.899 ns   ; GPIO:uGPIO|LEDR_R[10]          ; LEDR[10] ; CLOCK_27   ;
; N/A   ; None         ; 4.888 ns   ; GPIO:uGPIO|LEDR_R[9]           ; LEDR[9]  ; CLOCK_27   ;
; N/A   ; None         ; 4.878 ns   ; GPIO:uGPIO|HEX2_R[5]           ; HEX2[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.804 ns   ; GPIO:uGPIO|HEX7_R[5]           ; HEX7[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.788 ns   ; GPIO:uGPIO|HEX7_R[6]           ; HEX7[6]  ; CLOCK_27   ;
; N/A   ; None         ; 4.785 ns   ; GPIO:uGPIO|HEX5_R[1]           ; HEX5[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.781 ns   ; GPIO:uGPIO|HEX7_R[4]           ; HEX7[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.761 ns   ; GPIO:uGPIO|HEX7_R[3]           ; HEX7[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.720 ns   ; GPIO:uGPIO|HEX7_R[0]           ; HEX7[0]  ; CLOCK_27   ;
; N/A   ; None         ; 4.715 ns   ; GPIO:uGPIO|HEX7_R[1]           ; HEX7[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.686 ns   ; GPIO:uGPIO|HEX7_R[2]           ; HEX7[2]  ; CLOCK_27   ;
; N/A   ; None         ; 4.613 ns   ; GPIO:uGPIO|HEX6_R[3]           ; HEX6[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.590 ns   ; GPIO:uGPIO|HEX6_R[4]           ; HEX6[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.577 ns   ; GPIO:uGPIO|HEX6_R[6]           ; HEX6[6]  ; CLOCK_27   ;
; N/A   ; None         ; 4.577 ns   ; GPIO:uGPIO|HEX6_R[5]           ; HEX6[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.564 ns   ; GPIO:uGPIO|HEX5_R[2]           ; HEX5[2]  ; CLOCK_27   ;
; N/A   ; None         ; 4.513 ns   ; GPIO:uGPIO|HEX5_R[5]           ; HEX5[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.319 ns   ; GPIO:uGPIO|HEX5_R[3]           ; HEX5[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.096 ns   ; GPIO:uGPIO|HEX6_R[0]           ; HEX6[0]  ; CLOCK_27   ;
; N/A   ; None         ; 4.083 ns   ; GPIO:uGPIO|HEX6_R[2]           ; HEX6[2]  ; CLOCK_27   ;
; N/A   ; None         ; 4.081 ns   ; GPIO:uGPIO|HEX6_R[1]           ; HEX6[1]  ; CLOCK_27   ;
+-------+--------------+------------+--------------------------------+----------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+----------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From   ; To                                     ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+----------------------------------------+----------+
; N/A                                     ; None                                                ; -1.818 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.819 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.820 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.820 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.821 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.822 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.824 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.830 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.830 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.831 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.831 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.832 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.833 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.833 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.834 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.837 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.838 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.838 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.839 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.840 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.840 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.842 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.846 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.847 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.847 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.848 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.849 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.850 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.047 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.048 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.049 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.049 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.050 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.051 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.052 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.052 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.053 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.054 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.054 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.055 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.056 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.057 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.058 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.085 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.096 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.115 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S10 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.138 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S3  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.139 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S9  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.139 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S0  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.140 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S11 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.140 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S4  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.141 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S14 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.141 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S13 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.143 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S12 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.143 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S5  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.144 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S7  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.144 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S2  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.145 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S8  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.145 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S6  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.146 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.172 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.172 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.178 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.213 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.218 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.415 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.424 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.427 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.427 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.429 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.441 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.441 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.441 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.442 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.443 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.445 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.445 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.446 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.447 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.448 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.448 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.448 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.451 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.453 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.453 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.454 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.454 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.454 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.454 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.455 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.456 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.457 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.470 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.477 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.477 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.481 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.482 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.486 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.487 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.488 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.488 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.489 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.489 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.489 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.491 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.541 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S12 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.544 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S14 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.544 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S9  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.545 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S7  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.545 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S4  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.545 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S3  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.546 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S6  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.546 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.547 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S0  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.549 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S8  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.549 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S5  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.550 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S11 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.550 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S10 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.551 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S13 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.552 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S2  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.665 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.687 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.690 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.694 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.698 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.698 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.702 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.702 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.705 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.708 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.709 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.709 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.709 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.711 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.711 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.779 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S12 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.779 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S0  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.781 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S14 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.781 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S9  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.783 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S7  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.783 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S3  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.784 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S10 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.784 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.786 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S8  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.786 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S5  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.788 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S11 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.788 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S2  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.789 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S13 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.789 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S4  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.790 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S6  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.832 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.834 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.836 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.840 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.844 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.849 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.850 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.851 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.851 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.852 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.853 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.854 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.855 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.960 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.960 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.960 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.961 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.962 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.963 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.978 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.982 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.984 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.984 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.984 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.984 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.985 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.986 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.987 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.988 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.988 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.989 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.993 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.007 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.007 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.008 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.009 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.011 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.011 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.014 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.015 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.015 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.016 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.016 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.017 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.018 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -5.804 ns ; KEY[2] ; GPIO:uGPIO|key_detect:key2|c_state.S8  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -5.805 ns ; KEY[2] ; GPIO:uGPIO|key_detect:key2|c_state.S14 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -5.805 ns ; KEY[2] ; GPIO:uGPIO|key_detect:key2|c_state.S6  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -5.805 ns ; KEY[2] ; GPIO:uGPIO|key_detect:key2|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -5.807 ns ; KEY[2] ; GPIO:uGPIO|key_detect:key2|c_state.S9  ; CLOCK_27 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;        ;                                        ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 03 22:53:05 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Info: Found timing assignments -- calculating delays
Info: Slack time is 19.035 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" between source memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10" and destination register "armreduced:arm_cpu|register:MDR|regout[1]"
    Info: + Largest memory to register requirement is 27.515 ns
        Info: + Setup relationship between source and destination is 27.776 ns
            Info: + Latch edge is 34.653 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 6.877 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.088 ns
            Info: + Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.625 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1236; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.625 ns; Loc. = LCFF_X37_Y18_N29; Fanout = 1; REG Node = 'armreduced:arm_cpu|register:MDR|regout[1]'
                Info: Total cell delay = 0.537 ns ( 20.46 % )
                Info: Total interconnect delay = 2.088 ns ( 79.54 % )
            Info: - Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to source memory is 2.713 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.949 ns) + CELL(0.689 ns) = 2.713 ns; Loc. = M4K_X52_Y17; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10'
                Info: Total cell delay = 0.689 ns ( 25.40 % )
                Info: Total interconnect delay = 2.024 ns ( 74.60 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 8.480 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y17; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X52_Y17; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[1]'
        Info: 3: + IC(1.413 ns) + CELL(0.150 ns) = 4.554 ns; Loc. = LCCOMB_X41_Y18_N8; Fanout = 1; COMB Node = 'armreduced:arm_cpu|register:MDR|regout~71'
        Info: 4: + IC(0.459 ns) + CELL(0.420 ns) = 5.433 ns; Loc. = LCCOMB_X40_Y18_N26; Fanout = 1; COMB Node = 'armreduced:arm_cpu|register:MDR|regout~72'
        Info: 5: + IC(0.242 ns) + CELL(0.150 ns) = 5.825 ns; Loc. = LCCOMB_X40_Y18_N20; Fanout = 1; COMB Node = 'armreduced:arm_cpu|register:MDR|regout~73'
        Info: 6: + IC(0.265 ns) + CELL(0.438 ns) = 6.528 ns; Loc. = LCCOMB_X40_Y18_N14; Fanout = 1; COMB Node = 'armreduced:arm_cpu|register:MDR|regout~74'
        Info: 7: + IC(0.725 ns) + CELL(0.275 ns) = 7.528 ns; Loc. = LCCOMB_X36_Y18_N12; Fanout = 1; COMB Node = 'armreduced:arm_cpu|register:MDR|regout~75'
        Info: 8: + IC(0.455 ns) + CELL(0.413 ns) = 8.396 ns; Loc. = LCCOMB_X37_Y18_N28; Fanout = 1; COMB Node = 'armreduced:arm_cpu|register:MDR|regout~76'
        Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 8.480 ns; Loc. = LCFF_X37_Y18_N29; Fanout = 1; REG Node = 'armreduced:arm_cpu|register:MDR|regout[1]'
        Info: Total cell delay = 4.921 ns ( 58.03 % )
        Info: Total interconnect delay = 3.559 ns ( 41.97 % )
Info: Slack time is 2.874 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" between source register "armreduced:arm_cpu|register:ALUoutRegister|regout[14]" and destination memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1"
    Info: + Largest register to memory requirement is 9.030 ns
        Info: + Setup relationship between source and destination is 9.261 ns
            Info: + Latch edge is 43.914 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 34.653 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.054 ns
            Info: + Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to destination memory is 2.697 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.949 ns) + CELL(0.673 ns) = 2.697 ns; Loc. = M4K_X52_Y17; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1'
                Info: Total cell delay = 0.673 ns ( 24.95 % )
                Info: Total interconnect delay = 2.024 ns ( 75.05 % )
            Info: - Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 2.643 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1236; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X31_Y16_N9; Fanout = 3; REG Node = 'armreduced:arm_cpu|register:ALUoutRegister|regout[14]'
                Info: Total cell delay = 0.537 ns ( 20.32 % )
                Info: Total interconnect delay = 2.106 ns ( 79.68 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is 0.035 ns
    Info: - Longest register to memory delay is 6.156 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y16_N9; Fanout = 3; REG Node = 'armreduced:arm_cpu|register:ALUoutRegister|regout[14]'
        Info: 2: + IC(1.369 ns) + CELL(0.150 ns) = 1.519 ns; Loc. = LCCOMB_X34_Y18_N28; Fanout = 1; COMB Node = 'Addr_Decoder:Decoder|Equal0~0'
        Info: 3: + IC(0.458 ns) + CELL(0.410 ns) = 2.387 ns; Loc. = LCCOMB_X34_Y18_N20; Fanout = 1; COMB Node = 'Addr_Decoder:Decoder|Equal0~4'
        Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 2.918 ns; Loc. = LCCOMB_X34_Y18_N30; Fanout = 225; COMB Node = 'Addr_Decoder:Decoder|Equal0~5'
        Info: 5: + IC(2.594 ns) + CELL(0.644 ns) = 6.156 ns; Loc. = M4K_X52_Y17; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1'
        Info: Total cell delay = 1.479 ns ( 24.03 % )
        Info: Total interconnect delay = 4.677 ns ( 75.97 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: Minimum slack time is 391 ps for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" between source register "miniUART:UART|CSReg[1]" and destination register "miniUART:UART|CSReg[1]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y17_N1; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X40_Y17_N0; Fanout = 1; COMB Node = 'miniUART:UART|CSReg~7'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X40_Y17_N1; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.384 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.384 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.629 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1236; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X40_Y17_N1; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
                Info: Total cell delay = 0.537 ns ( 20.43 % )
                Info: Total interconnect delay = 2.092 ns ( 79.57 % )
            Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 2.629 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1236; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X40_Y17_N1; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
                Info: Total cell delay = 0.537 ns ( 20.43 % )
                Info: Total interconnect delay = 2.092 ns ( 79.57 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 2.645 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" between source memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1" and destination memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0"
    Info: + Shortest memory to memory delay is 2.645 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y18; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1'
        Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X52_Y18; Fanout = 0; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0'
        Info: Total cell delay = 2.645 ns ( 100.00 % )
    Info: - Smallest memory to memory requirement is 0.000 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 6.877 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 6.877 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is -0.025 ns
            Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to destination memory is 2.661 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.951 ns) + CELL(0.635 ns) = 2.661 ns; Loc. = M4K_X52_Y18; Fanout = 0; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0'
                Info: Total cell delay = 0.635 ns ( 23.86 % )
                Info: Total interconnect delay = 2.026 ns ( 76.14 % )
            Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to source memory is 2.686 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.951 ns) + CELL(0.660 ns) = 2.686 ns; Loc. = M4K_X52_Y18; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1'
                Info: Total cell delay = 0.660 ns ( 24.57 % )
                Info: Total interconnect delay = 2.026 ns ( 75.43 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: + Micro hold delay of destination is 0.234 ns
Info: tsu for register "miniUART:UART|RxUnit:RxDev|SampleCnt[2]" (data pin = "UART_RXD", clock pin = "CLOCK_27") is 8.723 ns
    Info: + Longest pin to register delay is 9.004 ns
        Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 3; PIN Node = 'UART_RXD'
        Info: 2: + IC(6.086 ns) + CELL(0.150 ns) = 7.118 ns; Loc. = LCCOMB_X40_Y17_N30; Fanout = 1; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[0]~0'
        Info: 3: + IC(0.244 ns) + CELL(0.420 ns) = 7.782 ns; Loc. = LCCOMB_X40_Y17_N16; Fanout = 4; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[0]~1'
        Info: 4: + IC(0.701 ns) + CELL(0.437 ns) = 8.920 ns; Loc. = LCCOMB_X41_Y17_N0; Fanout = 1; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[2]~3'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.004 ns; Loc. = LCFF_X41_Y17_N1; Fanout = 5; REG Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[2]'
        Info: Total cell delay = 1.973 ns ( 21.91 % )
        Info: Total interconnect delay = 7.031 ns ( 78.09 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.384 ns
    Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.629 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1236; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X41_Y17_N1; Fanout = 5; REG Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[2]'
        Info: Total cell delay = 0.537 ns ( 20.43 % )
        Info: Total interconnect delay = 2.092 ns ( 79.57 % )
Info: tco from clock "CLOCK_27" to destination pin "LEDR[2]" through register "GPIO:uGPIO|LEDR_R[2]" is 8.287 ns
    Info: + Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.384 ns
    Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 2.634 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1236; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.634 ns; Loc. = LCFF_X21_Y16_N11; Fanout = 1; REG Node = 'GPIO:uGPIO|LEDR_R[2]'
        Info: Total cell delay = 0.537 ns ( 20.39 % )
        Info: Total interconnect delay = 2.097 ns ( 79.61 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.787 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y16_N11; Fanout = 1; REG Node = 'GPIO:uGPIO|LEDR_R[2]'
        Info: 2: + IC(4.999 ns) + CELL(2.788 ns) = 7.787 ns; Loc. = PIN_AB21; Fanout = 0; PIN Node = 'LEDR[2]'
        Info: Total cell delay = 2.788 ns ( 35.80 % )
        Info: Total interconnect delay = 4.999 ns ( 64.20 % )
Info: th for register "GPIO:uGPIO|key_detect:sw0|c_state.S3" (data pin = "SW[0]", clock pin = "CLOCK_27") is -1.818 ns
    Info: + Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.384 ns
    Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.633 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1236; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X45_Y19_N7; Fanout = 1; REG Node = 'GPIO:uGPIO|key_detect:sw0|c_state.S3'
        Info: Total cell delay = 0.537 ns ( 20.39 % )
        Info: Total interconnect delay = 2.096 ns ( 79.61 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.333 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 15; PIN Node = 'SW[0]'
        Info: 2: + IC(1.100 ns) + CELL(0.150 ns) = 2.249 ns; Loc. = LCCOMB_X45_Y19_N6; Fanout = 1; COMB Node = 'GPIO:uGPIO|key_detect:sw0|c_state~33'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.333 ns; Loc. = LCFF_X45_Y19_N7; Fanout = 1; REG Node = 'GPIO:uGPIO|key_detect:sw0|c_state.S3'
        Info: Total cell delay = 1.233 ns ( 52.85 % )
        Info: Total interconnect delay = 1.100 ns ( 47.15 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Wed May 03 22:53:06 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


