\hypertarget{structdwc__regs}{\section{dwc\-\_\-regs Struct Reference}
\label{structdwc__regs}\index{dwc\-\_\-regs@{dwc\-\_\-regs}}
}


{\ttfamily \#include $<$usb\-\_\-dwc\-\_\-regs.\-h$>$}

\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
union \hyperlink{uniondwc__regs_1_1dwc__core__interrupts}{dwc\-\_\-core\-\_\-interrupts}
\item 
struct \hyperlink{structdwc__regs_1_1dwc__host__channel}{dwc\-\_\-host\-\_\-channel}
\item 
union \hyperlink{uniondwc__regs_1_1dwc__host__port__ctrlstatus}{dwc\-\_\-host\-\_\-port\-\_\-ctrlstatus}
\end{DoxyCompactItemize}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hypertarget{structdwc__regs_ab563117ae9b41f0f54987eb5f0c3b5f8}{uint32\-\_\-t {\bfseries otg\-\_\-control}}\label{structdwc__regs_ab563117ae9b41f0f54987eb5f0c3b5f8}

\item 
\hypertarget{structdwc__regs_a0dc3c29e7ac2d4115c59464e6ee2e4a7}{uint32\-\_\-t {\bfseries otg\-\_\-interrupt}}\label{structdwc__regs_a0dc3c29e7ac2d4115c59464e6ee2e4a7}

\item 
uint32\-\_\-t \hyperlink{structdwc__regs_ad74731204d34ff5599e0f29b9e93722b}{ahb\-\_\-configuration}
\item 
\hypertarget{structdwc__regs_ac7a1aca3006f597d58e744ed1b3ff4f0}{uint32\-\_\-t {\bfseries core\-\_\-usb\-\_\-configuration}}\label{structdwc__regs_ac7a1aca3006f597d58e744ed1b3ff4f0}

\item 
uint32\-\_\-t \hyperlink{structdwc__regs_abe0dd3634e82145f915c93f43e4e1c5a}{core\-\_\-reset}
\item 
\hypertarget{structdwc__regs_a259ee390045d150ed1ae8ea5dda8d6eb}{union \hyperlink{uniondwc__regs_1_1dwc__core__interrupts}{dwc\-\_\-regs\-::dwc\-\_\-core\-\_\-interrupts} {\bfseries core\-\_\-interrupts}}\label{structdwc__regs_a259ee390045d150ed1ae8ea5dda8d6eb}

\item 
union \hyperlink{uniondwc__regs_1_1dwc__core__interrupts}{dwc\-\_\-core\-\_\-interrupts} \hyperlink{structdwc__regs_a780c81354a4696a5676f906de7490163}{core\-\_\-interrupt\-\_\-mask}
\item 
\hypertarget{structdwc__regs_a9d9f091851c612c8758057f4f659da74}{uint32\-\_\-t {\bfseries receive\-\_\-status}}\label{structdwc__regs_a9d9f091851c612c8758057f4f659da74}

\item 
\hypertarget{structdwc__regs_a1de4226e21d66b331bd707b88736396c}{uint32\-\_\-t {\bfseries receive\-\_\-status\-\_\-pop}}\label{structdwc__regs_a1de4226e21d66b331bd707b88736396c}

\item 
uint32\-\_\-t \hyperlink{structdwc__regs_a59bf777de1765b60e3d6a4b68b1cf1f4}{rx\-\_\-fifo\-\_\-size}
\item 
uint32\-\_\-t \hyperlink{structdwc__regs_a20bfce298b07fa70a9b94c8293f09a66}{nonperiodic\-\_\-tx\-\_\-fifo\-\_\-size}
\item 
\hypertarget{structdwc__regs_a262354bf2ce141acd072a8908d0adcab}{uint32\-\_\-t {\bfseries nonperiodic\-\_\-tx\-\_\-fifo\-\_\-status}}\label{structdwc__regs_a262354bf2ce141acd072a8908d0adcab}

\item 
\hypertarget{structdwc__regs_a5c48596b1d4167931ea97039bfe9dfb2}{uint32\-\_\-t {\bfseries i2c\-\_\-control}}\label{structdwc__regs_a5c48596b1d4167931ea97039bfe9dfb2}

\item 
\hypertarget{structdwc__regs_a7ae619cdbded4955f9d8be42b297918c}{uint32\-\_\-t {\bfseries phy\-\_\-vendor\-\_\-control}}\label{structdwc__regs_a7ae619cdbded4955f9d8be42b297918c}

\item 
\hypertarget{structdwc__regs_a4f5254e0a1a1d42691bf31685bf01443}{uint32\-\_\-t {\bfseries gpio}}\label{structdwc__regs_a4f5254e0a1a1d42691bf31685bf01443}

\item 
\hypertarget{structdwc__regs_a0663ced997f9333487457420354d0978}{uint32\-\_\-t {\bfseries user\-\_\-id}}\label{structdwc__regs_a0663ced997f9333487457420354d0978}

\item 
\hypertarget{structdwc__regs_a7adb9e358ce7d55fd546d833b0ce7c44}{uint32\-\_\-t {\bfseries vendor\-\_\-id}}\label{structdwc__regs_a7adb9e358ce7d55fd546d833b0ce7c44}

\item 
\hypertarget{structdwc__regs_a8e8f131c37a1273b8676d30930b58460}{uint32\-\_\-t {\bfseries hwcfg1}}\label{structdwc__regs_a8e8f131c37a1273b8676d30930b58460}

\item 
\hypertarget{structdwc__regs_a8e044541f265bab46aab4e65ad9f9242}{uint32\-\_\-t {\bfseries hwcfg2}}\label{structdwc__regs_a8e044541f265bab46aab4e65ad9f9242}

\item 
uint32\-\_\-t \hyperlink{structdwc__regs_a8c12bd03fc0263cffee12c1467519b7d}{hwcfg3}
\item 
\hypertarget{structdwc__regs_ae940cf93e605686e980f1bd38b347690}{uint32\-\_\-t {\bfseries hwcfg4}}\label{structdwc__regs_ae940cf93e605686e980f1bd38b347690}

\item 
\hypertarget{structdwc__regs_ae694e658288de8ac271ead39f271e862}{uint32\-\_\-t {\bfseries core\-\_\-lpm\-\_\-configuration}}\label{structdwc__regs_ae694e658288de8ac271ead39f271e862}

\item 
\hypertarget{structdwc__regs_a2107da464decc463f29e9ba2861be133}{uint32\-\_\-t {\bfseries global\-\_\-power\-Dn}}\label{structdwc__regs_a2107da464decc463f29e9ba2861be133}

\item 
\hypertarget{structdwc__regs_a319b9c809711c39b096b818700538e82}{uint32\-\_\-t {\bfseries global\-\_\-fifo\-\_\-config}}\label{structdwc__regs_a319b9c809711c39b096b818700538e82}

\item 
\hypertarget{structdwc__regs_a2e377f18d8ae67bfd710b81cdc8c916a}{uint32\-\_\-t {\bfseries adp\-\_\-control}}\label{structdwc__regs_a2e377f18d8ae67bfd710b81cdc8c916a}

\item 
\hypertarget{structdwc__regs_a72b0722d638c8fe9e1f1f26143ad5b59}{uint32\-\_\-t {\bfseries reserved\-\_\-0x64} \mbox{[}39\mbox{]}}\label{structdwc__regs_a72b0722d638c8fe9e1f1f26143ad5b59}

\item 
uint32\-\_\-t \hyperlink{structdwc__regs_a481970c75328e0debfd7e8285b42b1af}{host\-\_\-periodic\-\_\-tx\-\_\-fifo\-\_\-size}
\item 
\hypertarget{structdwc__regs_aa644fa93e19b7df2cc372fff393036f1}{uint32\-\_\-t {\bfseries stuff} \mbox{[}191\mbox{]}}\label{structdwc__regs_aa644fa93e19b7df2cc372fff393036f1}

\item 
\hypertarget{structdwc__regs_a2f17ef7ffaf9168a455d57915869a575}{uint32\-\_\-t {\bfseries reserved\-\_\-0x800} \mbox{[}(0xe00-\/0x800)/sizeof(uint32\-\_\-t)\mbox{]}}\label{structdwc__regs_a2f17ef7ffaf9168a455d57915869a575}

\item 
\hypertarget{structdwc__regs_a2a422cd4a4cd63c652e3a7a3e2b6eb80}{uint32\-\_\-t {\bfseries power}}\label{structdwc__regs_a2a422cd4a4cd63c652e3a7a3e2b6eb80}

\end{DoxyCompactItemize}
\begin{Indent}{\bf Host registers}\par
{\em The registers beginning at this point are considered to be the \char`\"{}\-Host\char`\"{} registers. These are used for the \char`\"{}\-Host\char`\"{} half of the O\-T\-G (On-\/\-The-\/\-Go) protocol, which allows this hardware to act as either a U\-S\-B host or a U\-S\-B device. This is the only half we are concerned with in this driver and we do not declare the corresponding Device registers. }\begin{DoxyCompactItemize}
\item 
\hypertarget{structdwc__regs_a6b945c6cfb266c902669bebf68c7ed7f}{uint32\-\_\-t {\bfseries host\-\_\-configuration}}\label{structdwc__regs_a6b945c6cfb266c902669bebf68c7ed7f}

\item 
\hypertarget{structdwc__regs_a4de96d697c358d100332283fcd25a7a3}{uint32\-\_\-t {\bfseries host\-\_\-frame\-\_\-interval}}\label{structdwc__regs_a4de96d697c358d100332283fcd25a7a3}

\item 
\hypertarget{structdwc__regs_a2235ec5e40147eefb96945db117b7c2d}{uint32\-\_\-t {\bfseries host\-\_\-frame\-\_\-number}}\label{structdwc__regs_a2235ec5e40147eefb96945db117b7c2d}

\item 
\hypertarget{structdwc__regs_a68f1b9be88411e2cb3ea68e60b19ca1d}{uint32\-\_\-t {\bfseries host\-\_\-reserved\-\_\-0x40c}}\label{structdwc__regs_a68f1b9be88411e2cb3ea68e60b19ca1d}

\item 
\hypertarget{structdwc__regs_a40b8e5b66ce41ffa700397e64de38e44}{uint32\-\_\-t {\bfseries host\-\_\-fifo\-\_\-status}}\label{structdwc__regs_a40b8e5b66ce41ffa700397e64de38e44}

\item 
uint32\-\_\-t \hyperlink{structdwc__regs_a644ea85e1c69c703b0bf23796476a769}{host\-\_\-channels\-\_\-interrupt}
\item 
uint32\-\_\-t \hyperlink{structdwc__regs_a8b91feb4d7032ac1a1ebf3da2fd9b260}{host\-\_\-channels\-\_\-interrupt\-\_\-mask}
\item 
\hypertarget{structdwc__regs_a47d7d1b3fbbde9af3422a64bd6a17ff6}{uint32\-\_\-t {\bfseries host\-\_\-frame\-\_\-list}}\label{structdwc__regs_a47d7d1b3fbbde9af3422a64bd6a17ff6}

\item 
\hypertarget{structdwc__regs_ac9aca639220e0cc22922b23d8d6fb21e}{uint32\-\_\-t {\bfseries host\-\_\-reserved\-\_\-0x420} \mbox{[}8\mbox{]}}\label{structdwc__regs_ac9aca639220e0cc22922b23d8d6fb21e}

\item 
\hypertarget{structdwc__regs_ac4d28938734103fe4e209ebc59f7bb73}{union \\*
\hyperlink{uniondwc__regs_1_1dwc__host__port__ctrlstatus}{dwc\-\_\-regs\-::dwc\-\_\-host\-\_\-port\-\_\-ctrlstatus} {\bfseries host\-\_\-port\-\_\-ctrlstatus}}\label{structdwc__regs_ac4d28938734103fe4e209ebc59f7bb73}

\item 
\hypertarget{structdwc__regs_a06fcde39ba2d6bbe8cde93c2ccd9c9e0}{uint32\-\_\-t {\bfseries host\-\_\-reserved\-\_\-0x444} \mbox{[}47\mbox{]}}\label{structdwc__regs_a06fcde39ba2d6bbe8cde93c2ccd9c9e0}

\item 
\hypertarget{structdwc__regs_ae453402456e1c85b26e5a7b2ceaaa80b}{struct \hyperlink{structdwc__regs_1_1dwc__host__channel}{dwc\-\_\-regs\-::dwc\-\_\-host\-\_\-channel} {\bfseries host\-\_\-channels} \mbox{[}\hyperlink{usb__dwc__regs_8h_a786cf2c77230c0d1ed90bbb48ee212c8}{D\-W\-C\-\_\-\-N\-U\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-S}\mbox{]}}\label{structdwc__regs_ae453402456e1c85b26e5a7b2ceaaa80b}

\item 
\hypertarget{structdwc__regs_a5bdf36f3ab3979409d51477e3eca96cb}{uint32\-\_\-t {\bfseries host\-\_\-reserved\-\_\-after\-\_\-channels} \mbox{[}(0x800-\/0x500-\/(\-D\-W\-C\-\_\-\-N\-U\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-S $\ast$sizeof(struct dwc\-\_\-host\-\_\-channel)))/sizeof(uint32\-\_\-t)\mbox{]}}\label{structdwc__regs_a5bdf36f3ab3979409d51477e3eca96cb}

\end{DoxyCompactItemize}
\end{Indent}


\subsection{Detailed Description}
Layout of the registers of the Design\-Ware Hi-\/\-Speed U\-S\-B 2.\-0 On-\/\-The-\/\-Go Controller. There is no official documentation for these; however, the register locations (and to some extent the meanings) can be found in other code, such as the Linux driver for this hardware that Synopsys contributed.

We do not explicitly define every bit in the registers because the majority are not used by our driver and would complicate this file. For example, we do not attempt to document any features that are specific to suspend, hibernation, the O\-T\-G protocol, or to the core acting in device mode rather than host mode.

The bits and fields we do use in our driver we have tried to completely document based on our understanding of what they do. We cannot guarantee that all the information is correct, as we do not have access to any official documentation. 

\subsection{Field Documentation}
\hypertarget{structdwc__regs_ad74731204d34ff5599e0f29b9e93722b}{\index{dwc\-\_\-regs@{dwc\-\_\-regs}!ahb\-\_\-configuration@{ahb\-\_\-configuration}}
\index{ahb\-\_\-configuration@{ahb\-\_\-configuration}!dwc_regs@{dwc\-\_\-regs}}
\subsubsection[{ahb\-\_\-configuration}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t dwc\-\_\-regs\-::ahb\-\_\-configuration}}\label{structdwc__regs_ad74731204d34ff5599e0f29b9e93722b}
0x008 \-: A\-H\-B Configuration Register.

This register configures some of the interactions the D\-W\-C has with the rest of the system. \hypertarget{structdwc__regs_a780c81354a4696a5676f906de7490163}{\index{dwc\-\_\-regs@{dwc\-\_\-regs}!core\-\_\-interrupt\-\_\-mask@{core\-\_\-interrupt\-\_\-mask}}
\index{core\-\_\-interrupt\-\_\-mask@{core\-\_\-interrupt\-\_\-mask}!dwc_regs@{dwc\-\_\-regs}}
\subsubsection[{core\-\_\-interrupt\-\_\-mask}]{\setlength{\rightskip}{0pt plus 5cm}union {\bf dwc\-\_\-core\-\_\-interrupts} dwc\-\_\-regs\-::core\-\_\-interrupt\-\_\-mask}}\label{structdwc__regs_a780c81354a4696a5676f906de7490163}
0x018 \-: Core Interrupt Mask Register.

This register has the same format as the Core Interrupt Register and configures whether the corresponding interrupt is enabled (1) or disabled (0). Initial state after reset is all 0's. \hypertarget{structdwc__regs_abe0dd3634e82145f915c93f43e4e1c5a}{\index{dwc\-\_\-regs@{dwc\-\_\-regs}!core\-\_\-reset@{core\-\_\-reset}}
\index{core\-\_\-reset@{core\-\_\-reset}!dwc_regs@{dwc\-\_\-regs}}
\subsubsection[{core\-\_\-reset}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t dwc\-\_\-regs\-::core\-\_\-reset}}\label{structdwc__regs_abe0dd3634e82145f915c93f43e4e1c5a}
0x010 \-: Core Reset Register.

Software can use this register to cause the D\-W\-C to reset itself. \hypertarget{structdwc__regs_a644ea85e1c69c703b0bf23796476a769}{\index{dwc\-\_\-regs@{dwc\-\_\-regs}!host\-\_\-channels\-\_\-interrupt@{host\-\_\-channels\-\_\-interrupt}}
\index{host\-\_\-channels\-\_\-interrupt@{host\-\_\-channels\-\_\-interrupt}!dwc_regs@{dwc\-\_\-regs}}
\subsubsection[{host\-\_\-channels\-\_\-interrupt}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t dwc\-\_\-regs\-::host\-\_\-channels\-\_\-interrupt}}\label{structdwc__regs_a644ea85e1c69c703b0bf23796476a769}
0x414 \-: Host All Channels Interrupt Register.

This register contains a bit for each host channel that indicates whether an interrupt has occurred on that host channel. You cannot clear the interrupts by writing to this register; use the channel-\/specific interrupt registers instead. \hypertarget{structdwc__regs_a8b91feb4d7032ac1a1ebf3da2fd9b260}{\index{dwc\-\_\-regs@{dwc\-\_\-regs}!host\-\_\-channels\-\_\-interrupt\-\_\-mask@{host\-\_\-channels\-\_\-interrupt\-\_\-mask}}
\index{host\-\_\-channels\-\_\-interrupt\-\_\-mask@{host\-\_\-channels\-\_\-interrupt\-\_\-mask}!dwc_regs@{dwc\-\_\-regs}}
\subsubsection[{host\-\_\-channels\-\_\-interrupt\-\_\-mask}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t dwc\-\_\-regs\-::host\-\_\-channels\-\_\-interrupt\-\_\-mask}}\label{structdwc__regs_a8b91feb4d7032ac1a1ebf3da2fd9b260}
0x418 \-: Host All Channels Interrupt Mask Register.

Same format as the Host All Channels Interrupt Register, but a 1 in this register indicates that the corresponding host channel interrupt is enabled. Software can change this register. Defaults to all 0's after a reset. \hypertarget{structdwc__regs_a481970c75328e0debfd7e8285b42b1af}{\index{dwc\-\_\-regs@{dwc\-\_\-regs}!host\-\_\-periodic\-\_\-tx\-\_\-fifo\-\_\-size@{host\-\_\-periodic\-\_\-tx\-\_\-fifo\-\_\-size}}
\index{host\-\_\-periodic\-\_\-tx\-\_\-fifo\-\_\-size@{host\-\_\-periodic\-\_\-tx\-\_\-fifo\-\_\-size}!dwc_regs@{dwc\-\_\-regs}}
\subsubsection[{host\-\_\-periodic\-\_\-tx\-\_\-fifo\-\_\-size}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t dwc\-\_\-regs\-::host\-\_\-periodic\-\_\-tx\-\_\-fifo\-\_\-size}}\label{structdwc__regs_a481970c75328e0debfd7e8285b42b1af}
0x100 \-: Host Periodic Transmit F\-I\-F\-O Size Register.

The low 16 bits of this register configure the offset of the Periodic Transmit F\-I\-F\-O, in 4-\/byte words, from the start of the memory reserved by the controller for dynamic F\-I\-F\-Os. The high 16 bits of this register configure its size, in 4-\/byte words.

This register should be set by software before using the controller; see the note in the documentation for the hwcfg3 register about configuring the dynamic F\-I\-F\-Os. \hypertarget{structdwc__regs_a8c12bd03fc0263cffee12c1467519b7d}{\index{dwc\-\_\-regs@{dwc\-\_\-regs}!hwcfg3@{hwcfg3}}
\index{hwcfg3@{hwcfg3}!dwc_regs@{dwc\-\_\-regs}}
\subsubsection[{hwcfg3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t dwc\-\_\-regs\-::hwcfg3}}\label{structdwc__regs_a8c12bd03fc0263cffee12c1467519b7d}
0x04c \-: Hardware Configuration 3 Register.

The high 16 bits of this read-\/only register contain the maximum total size, in words, of the dynamic F\-I\-F\-Os (Rx, Nonperiodic Tx, and Periodic Tx). Software must set up these three dynamic F\-I\-F\-Os in the rx\-\_\-fifo\-\_\-size, nonperiodic\-\_\-tx\-\_\-fifo\-\_\-size, and host\-\_\-periodic\-\_\-tx\-\_\-fifo\-\_\-size registers such that their total size does not exceed this maximum total size and no F\-I\-F\-Os overlap.

Note\-: Software must explicitly configure the dynamic F\-I\-F\-Os even if the controller is operating in D\-M\-A mode, since the default values for the F\-I\-F\-O sizes and offsets may be invalid. For example, in Broadcom's instantiation of this controller for the B\-C\-M2835, only 4080 words are available for dynamic F\-I\-F\-Os, but the dynamic F\-I\-F\-O sizes are set to 4096, 32, and 0, which are invalid as they add up to more than 4080. {\bfseries I\-F Y\-O\-U D\-O N\-O\-T D\-O T\-H\-I\-S Y\-O\-U W\-I\-L\-L G\-E\-T S\-I\-L\-E\-N\-T M\-E\-M\-O\-R\-Y C\-O\-R\-R\-U\-P\-T\-I\-O\-N}.

The low 16 bits of this register contain various flags that are not documented here as we don't use any in our driver. \hypertarget{structdwc__regs_a20bfce298b07fa70a9b94c8293f09a66}{\index{dwc\-\_\-regs@{dwc\-\_\-regs}!nonperiodic\-\_\-tx\-\_\-fifo\-\_\-size@{nonperiodic\-\_\-tx\-\_\-fifo\-\_\-size}}
\index{nonperiodic\-\_\-tx\-\_\-fifo\-\_\-size@{nonperiodic\-\_\-tx\-\_\-fifo\-\_\-size}!dwc_regs@{dwc\-\_\-regs}}
\subsubsection[{nonperiodic\-\_\-tx\-\_\-fifo\-\_\-size}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t dwc\-\_\-regs\-::nonperiodic\-\_\-tx\-\_\-fifo\-\_\-size}}\label{structdwc__regs_a20bfce298b07fa70a9b94c8293f09a66}
0x028 \-: Non Periodic Transmit F\-I\-F\-O Size Register.

The low 16 bits of this register contain the offset of the Nonperiodic Transmit F\-I\-F\-O, in 4-\/byte words, from the start of the memory reserved by the controller for dynamic F\-I\-F\-Os. The high 16 bits of this register contain its size, in 4-\/byte words.

This register must be set by software before using the controller; see the note in the documentation for the hwcfg3 register about configuring the dynamic F\-I\-F\-Os. \hypertarget{structdwc__regs_a59bf777de1765b60e3d6a4b68b1cf1f4}{\index{dwc\-\_\-regs@{dwc\-\_\-regs}!rx\-\_\-fifo\-\_\-size@{rx\-\_\-fifo\-\_\-size}}
\index{rx\-\_\-fifo\-\_\-size@{rx\-\_\-fifo\-\_\-size}!dwc_regs@{dwc\-\_\-regs}}
\subsubsection[{rx\-\_\-fifo\-\_\-size}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t dwc\-\_\-regs\-::rx\-\_\-fifo\-\_\-size}}\label{structdwc__regs_a59bf777de1765b60e3d6a4b68b1cf1f4}
0x024 \-: Receive F\-I\-F\-O Size Register.

This register contains the size of the Receive F\-I\-F\-O, in 4-\/byte words.

This register must be set by software before using the controller; see the note in the documentation for the hwcfg3 register about configuring the dynamic F\-I\-F\-Os. 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
/users/home/pmcgee6/raxinu/19\-\_\-ra/xinu/system/platforms/arm-\/rpi3/\hyperlink{usb__dwc__regs_8h}{usb\-\_\-dwc\-\_\-regs.\-h}\end{DoxyCompactItemize}
