#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000227051fe3d0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v0000022705244e10_0 .var "clk", 0 0;
v0000022705244eb0_0 .net "out", 2 0, v0000022705213100_0;  1 drivers
v0000022705290ee0_0 .var "reset", 0 0;
v0000022705290a80_0 .var "rot", 0 0;
v00000227052908a0_0 .var "skip", 0 0;
v0000022705290bc0_0 .var "start", 0 0;
S_00000227051fe560 .scope module, "DUT" "fsm" 2 8, 3 1 0, S_00000227051fe3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "skip";
    .port_info 4 /INPUT 1 "rot";
    .port_info 5 /OUTPUT 3 "out";
P_00000227051fe6f0 .param/l "S0" 0 3 3, C4<00>;
P_00000227051fe728 .param/l "S1" 0 3 4, C4<01>;
P_00000227051fe760 .param/l "S2" 0 3 5, C4<10>;
P_00000227051fe798 .param/l "S3" 0 3 6, C4<11>;
v00000227052374d0_0 .net "clk", 0 0, v0000022705244e10_0;  1 drivers
v00000227051fe7e0_0 .var "cur_state", 0 0;
v0000022705237630_0 .var "next_state", 0 0;
v0000022705213100_0 .var "out", 2 0;
v0000022705244b90_0 .net "reset", 0 0, v0000022705290ee0_0;  1 drivers
v0000022705244c30_0 .net "rot", 0 0, v0000022705290a80_0;  1 drivers
v0000022705244cd0_0 .net "skip", 0 0, v00000227052908a0_0;  1 drivers
v0000022705244d70_0 .net "start", 0 0, v0000022705290bc0_0;  1 drivers
E_00000227051f8460 .event anyedge, v00000227051fe7e0_0;
E_00000227051f9220 .event posedge, v00000227052374d0_0;
E_00000227051f89e0/0 .event posedge, v00000227052374d0_0, v0000022705244c30_0, v0000022705244cd0_0, v0000022705244b90_0;
E_00000227051f89e0/1 .event posedge, v0000022705244d70_0;
E_00000227051f89e0 .event/or E_00000227051f89e0/0, E_00000227051f89e0/1;
    .scope S_00000227051fe560;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227051fe7e0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000227051fe560;
T_1 ;
    %wait E_00000227051f89e0;
    %load/vec4 v00000227051fe7e0_0;
    %pad/u 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0000022705244d70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.5, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022705237630_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022705237630_0, 0;
T_1.6 ;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022705237630_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0000022705244cd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022705237630_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022705237630_0, 0;
T_1.8 ;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0000022705244c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022705237630_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022705237630_0, 0;
T_1.10 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000227051fe560;
T_2 ;
    %wait E_00000227051f9220;
    %load/vec4 v0000022705237630_0;
    %assign/vec4 v00000227051fe7e0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000227051fe560;
T_3 ;
    %wait E_00000227051f8460;
    %load/vec4 v00000227051fe7e0_0;
    %pad/u 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000022705213100_0, 0, 3;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000022705213100_0, 0, 3;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000022705213100_0, 0, 3;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000022705213100_0, 0, 3;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000227051fe3d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022705244e10_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000227051fe3d0;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0000022705244e10_0;
    %inv;
    %assign/vec4 v0000022705244e10_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_00000227051fe3d0;
T_6 ;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022705290ee0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022705290bc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022705290bc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227052908a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022705290bc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227052908a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022705290a80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022705290a80_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_00000227051fe3d0;
T_7 ;
    %vpi_call 2 27 "$dumpfile", "1.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars" {0 0 0};
    %delay 200000, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "fsm.v";
