// Seed: 573887645
module module_0 (
    output logic id_0,
    output id_1,
    input id_2
);
  always @(negedge 1) begin
    id_1 <= id_2 - 1;
  end
endmodule
