INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.ip_user_files/bd/mb_block/ip/mb_block_lmb_bram_0/sim/mb_block_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/red_brick_rom/sim/red_brick_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_brick_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/tank3_rom/sim/tank3_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tank3_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/frame_buffer_0/sim/frame_buffer_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/bullet_rom/sim/bullet_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bullet_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/i_rom/sim/i_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/two_rom/sim/two_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/three_rom/sim/three_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/four_rom/sim/four_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/five_rom/sim/five_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/six_rom/sim/six_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module six_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/seven_rom/sim/seven_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/eight_rom/sim/eight_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/nine_rom/sim/nine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/score_rom/sim/score_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module score_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/zero_rom/sim/zero_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zero_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/over_rom/sim/over_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module over_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.ip_user_files/bd/mb_block/ip/mb_block_xbar_0/sim/mb_block_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.ip_user_files/bd/mb_block/ip/mb_block_xlconcat_0_0/sim/mb_block_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.ip_user_files/bd/mb_block/sim/mb_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1TK4492
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_UT2LJ
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1ST4AV9
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_1VI1NO
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_1SCR8U8
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_2FAMHT
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_1QRRYF7
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_3PYGGY
INFO: [VRFC 10-311] analyzing module m08_couplers_imp_1XO1QIY
INFO: [VRFC 10-311] analyzing module m09_couplers_imp_5MFQLN
INFO: [VRFC 10-311] analyzing module mb_block
INFO: [VRFC 10-311] analyzing module mb_block_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_G5BFEQ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_5YIJ0K
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/new/block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/新建文件夹/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/imports/red_brick/red_brick_example.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_brick_example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/imports/red_brick/red_brick_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/imports/tank3/tank3_example.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tank3_example
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/bd/mb_block/hdl/mb_block_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/imports/新建文件夹/mb_usb_hdmi_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_usb_hdmi_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/new/tank2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tank2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/new/tank2_example.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tank2_example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/new/missle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module missle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/imports/s_bullet/s_bullet_example.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s_bullet_example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/imports/新建文件夹/ball.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/imports/新建文件夹/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/new/missle2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module missle2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/new/destroy_wall_sm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module destroy_wall_sm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/new/enemy_tank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enemy_tank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/new/enemy_missle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enemy_missle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/new/block2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/brick_t/brick_t_example.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brick_t_example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/new/base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/i/i_example.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/imports/music_font.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_font
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/imports/music_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/imports/music.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/1/1_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/1/1_example.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_example
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.gen/sources_1/ip/one_rom/sim/one_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/new/block3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/new/brick2_t_example.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brick2_t_example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/over/over_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module over_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sources_1/over/over_example.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module over_example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/final_project/lab6.srcs/sim_1/new/mb_usb_hdmi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_usb_hdmi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx/final_project/lab6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
