set moduleName conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set C_modelName {conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4}
set C_modelType { void 0 }
set C_modelArgList {
	{ empty_32 float 32 regular  }
	{ empty_33 float 32 regular  }
	{ empty_34 float 32 regular  }
	{ empty_35 float 32 regular  }
	{ empty_36 float 32 regular  }
	{ empty_37 float 32 regular  }
	{ empty_38 float 32 regular  }
	{ empty_39 float 32 regular  }
	{ empty_40 float 32 regular  }
	{ empty_41 float 32 regular  }
	{ empty_42 float 32 regular  }
	{ empty_43 float 32 regular  }
	{ empty_44 float 32 regular  }
	{ empty_45 float 32 regular  }
	{ empty_46 float 32 regular  }
	{ empty_47 float 32 regular  }
	{ empty_48 float 32 regular  }
	{ empty_49 float 32 regular  }
	{ empty_50 float 32 regular  }
	{ empty_51 float 32 regular  }
	{ empty_52 float 32 regular  }
	{ empty_53 float 32 regular  }
	{ empty_54 float 32 regular  }
	{ empty_55 float 32 regular  }
	{ empty_56 float 32 regular  }
	{ empty_57 float 32 regular  }
	{ empty_58 float 32 regular  }
	{ empty_59 float 32 regular  }
	{ empty_60 float 32 regular  }
	{ empty_61 float 32 regular  }
	{ empty_62 float 32 regular  }
	{ empty float 32 regular  }
	{ layer2_output_tile float 32 regular {array 544 { 0 3 } 0 1 }  }
	{ layer2_output_tile_1 float 32 regular {array 544 { 0 3 } 0 1 }  }
	{ layer2_output_tile_2 float 32 regular {array 544 { 0 3 } 0 1 }  }
	{ layer2_output_tile_3 float 32 regular {array 544 { 0 3 } 0 1 }  }
	{ layer2_output_tile_4 float 32 regular {array 544 { 0 3 } 0 1 }  }
	{ layer2_output_tile_5 float 32 regular {array 544 { 0 3 } 0 1 }  }
	{ layer2_output_tile_6 float 32 regular {array 544 { 0 3 } 0 1 }  }
	{ layer2_output_tile_7 float 32 regular {array 544 { 0 3 } 0 1 }  }
	{ layer2_output_tile_8 float 32 regular {array 544 { 0 3 } 0 1 }  }
	{ layer2_output_tile_9 float 32 regular {array 544 { 0 3 } 0 1 }  }
	{ layer2_output_tile_10 float 32 regular {array 544 { 0 3 } 0 1 }  }
	{ layer2_output_tile_11 float 32 regular {array 544 { 0 3 } 0 1 }  }
	{ layer2_output_tile_12 float 32 regular {array 544 { 0 3 } 0 1 }  }
	{ layer2_output_tile_13 float 32 regular {array 544 { 0 3 } 0 1 }  }
	{ layer2_output_tile_14 float 32 regular {array 544 { 0 3 } 0 1 }  }
	{ layer2_output_tile_15 float 32 regular {array 544 { 0 3 } 0 1 }  }
	{ layer2_output_tile_16 float 32 regular {array 544 { 0 3 } 0 1 }  }
}
set hasAXIMCache 0
set C_modelArgMapList {[ 
	{ "Name" : "empty_32", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_33", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_34", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_35", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_36", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_37", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_38", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_39", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_40", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_41", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_42", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_43", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_44", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_45", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_46", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_47", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_48", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_49", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_50", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_51", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_52", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_53", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_54", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_55", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_56", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_57", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_58", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_59", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_60", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_61", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty_62", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "layer2_output_tile", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "layer2_output_tile_1", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "layer2_output_tile_2", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "layer2_output_tile_3", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "layer2_output_tile_4", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "layer2_output_tile_5", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "layer2_output_tile_6", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "layer2_output_tile_7", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "layer2_output_tile_8", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "layer2_output_tile_9", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "layer2_output_tile_10", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "layer2_output_tile_11", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "layer2_output_tile_12", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "layer2_output_tile_13", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "layer2_output_tile_14", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "layer2_output_tile_15", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "layer2_output_tile_16", "interface" : "memory", "bitwidth" : 32, "direction" : "WRITEONLY"} ]}
# RTL Port declarations: 
set portNum 106
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ empty_32 sc_in sc_lv 32 signal 0 } 
	{ empty_33 sc_in sc_lv 32 signal 1 } 
	{ empty_34 sc_in sc_lv 32 signal 2 } 
	{ empty_35 sc_in sc_lv 32 signal 3 } 
	{ empty_36 sc_in sc_lv 32 signal 4 } 
	{ empty_37 sc_in sc_lv 32 signal 5 } 
	{ empty_38 sc_in sc_lv 32 signal 6 } 
	{ empty_39 sc_in sc_lv 32 signal 7 } 
	{ empty_40 sc_in sc_lv 32 signal 8 } 
	{ empty_41 sc_in sc_lv 32 signal 9 } 
	{ empty_42 sc_in sc_lv 32 signal 10 } 
	{ empty_43 sc_in sc_lv 32 signal 11 } 
	{ empty_44 sc_in sc_lv 32 signal 12 } 
	{ empty_45 sc_in sc_lv 32 signal 13 } 
	{ empty_46 sc_in sc_lv 32 signal 14 } 
	{ empty_47 sc_in sc_lv 32 signal 15 } 
	{ empty_48 sc_in sc_lv 32 signal 16 } 
	{ empty_49 sc_in sc_lv 32 signal 17 } 
	{ empty_50 sc_in sc_lv 32 signal 18 } 
	{ empty_51 sc_in sc_lv 32 signal 19 } 
	{ empty_52 sc_in sc_lv 32 signal 20 } 
	{ empty_53 sc_in sc_lv 32 signal 21 } 
	{ empty_54 sc_in sc_lv 32 signal 22 } 
	{ empty_55 sc_in sc_lv 32 signal 23 } 
	{ empty_56 sc_in sc_lv 32 signal 24 } 
	{ empty_57 sc_in sc_lv 32 signal 25 } 
	{ empty_58 sc_in sc_lv 32 signal 26 } 
	{ empty_59 sc_in sc_lv 32 signal 27 } 
	{ empty_60 sc_in sc_lv 32 signal 28 } 
	{ empty_61 sc_in sc_lv 32 signal 29 } 
	{ empty_62 sc_in sc_lv 32 signal 30 } 
	{ empty sc_in sc_lv 32 signal 31 } 
	{ layer2_output_tile_address0 sc_out sc_lv 10 signal 32 } 
	{ layer2_output_tile_ce0 sc_out sc_logic 1 signal 32 } 
	{ layer2_output_tile_we0 sc_out sc_logic 1 signal 32 } 
	{ layer2_output_tile_d0 sc_out sc_lv 32 signal 32 } 
	{ layer2_output_tile_1_address0 sc_out sc_lv 10 signal 33 } 
	{ layer2_output_tile_1_ce0 sc_out sc_logic 1 signal 33 } 
	{ layer2_output_tile_1_we0 sc_out sc_logic 1 signal 33 } 
	{ layer2_output_tile_1_d0 sc_out sc_lv 32 signal 33 } 
	{ layer2_output_tile_2_address0 sc_out sc_lv 10 signal 34 } 
	{ layer2_output_tile_2_ce0 sc_out sc_logic 1 signal 34 } 
	{ layer2_output_tile_2_we0 sc_out sc_logic 1 signal 34 } 
	{ layer2_output_tile_2_d0 sc_out sc_lv 32 signal 34 } 
	{ layer2_output_tile_3_address0 sc_out sc_lv 10 signal 35 } 
	{ layer2_output_tile_3_ce0 sc_out sc_logic 1 signal 35 } 
	{ layer2_output_tile_3_we0 sc_out sc_logic 1 signal 35 } 
	{ layer2_output_tile_3_d0 sc_out sc_lv 32 signal 35 } 
	{ layer2_output_tile_4_address0 sc_out sc_lv 10 signal 36 } 
	{ layer2_output_tile_4_ce0 sc_out sc_logic 1 signal 36 } 
	{ layer2_output_tile_4_we0 sc_out sc_logic 1 signal 36 } 
	{ layer2_output_tile_4_d0 sc_out sc_lv 32 signal 36 } 
	{ layer2_output_tile_5_address0 sc_out sc_lv 10 signal 37 } 
	{ layer2_output_tile_5_ce0 sc_out sc_logic 1 signal 37 } 
	{ layer2_output_tile_5_we0 sc_out sc_logic 1 signal 37 } 
	{ layer2_output_tile_5_d0 sc_out sc_lv 32 signal 37 } 
	{ layer2_output_tile_6_address0 sc_out sc_lv 10 signal 38 } 
	{ layer2_output_tile_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ layer2_output_tile_6_we0 sc_out sc_logic 1 signal 38 } 
	{ layer2_output_tile_6_d0 sc_out sc_lv 32 signal 38 } 
	{ layer2_output_tile_7_address0 sc_out sc_lv 10 signal 39 } 
	{ layer2_output_tile_7_ce0 sc_out sc_logic 1 signal 39 } 
	{ layer2_output_tile_7_we0 sc_out sc_logic 1 signal 39 } 
	{ layer2_output_tile_7_d0 sc_out sc_lv 32 signal 39 } 
	{ layer2_output_tile_8_address0 sc_out sc_lv 10 signal 40 } 
	{ layer2_output_tile_8_ce0 sc_out sc_logic 1 signal 40 } 
	{ layer2_output_tile_8_we0 sc_out sc_logic 1 signal 40 } 
	{ layer2_output_tile_8_d0 sc_out sc_lv 32 signal 40 } 
	{ layer2_output_tile_9_address0 sc_out sc_lv 10 signal 41 } 
	{ layer2_output_tile_9_ce0 sc_out sc_logic 1 signal 41 } 
	{ layer2_output_tile_9_we0 sc_out sc_logic 1 signal 41 } 
	{ layer2_output_tile_9_d0 sc_out sc_lv 32 signal 41 } 
	{ layer2_output_tile_10_address0 sc_out sc_lv 10 signal 42 } 
	{ layer2_output_tile_10_ce0 sc_out sc_logic 1 signal 42 } 
	{ layer2_output_tile_10_we0 sc_out sc_logic 1 signal 42 } 
	{ layer2_output_tile_10_d0 sc_out sc_lv 32 signal 42 } 
	{ layer2_output_tile_11_address0 sc_out sc_lv 10 signal 43 } 
	{ layer2_output_tile_11_ce0 sc_out sc_logic 1 signal 43 } 
	{ layer2_output_tile_11_we0 sc_out sc_logic 1 signal 43 } 
	{ layer2_output_tile_11_d0 sc_out sc_lv 32 signal 43 } 
	{ layer2_output_tile_12_address0 sc_out sc_lv 10 signal 44 } 
	{ layer2_output_tile_12_ce0 sc_out sc_logic 1 signal 44 } 
	{ layer2_output_tile_12_we0 sc_out sc_logic 1 signal 44 } 
	{ layer2_output_tile_12_d0 sc_out sc_lv 32 signal 44 } 
	{ layer2_output_tile_13_address0 sc_out sc_lv 10 signal 45 } 
	{ layer2_output_tile_13_ce0 sc_out sc_logic 1 signal 45 } 
	{ layer2_output_tile_13_we0 sc_out sc_logic 1 signal 45 } 
	{ layer2_output_tile_13_d0 sc_out sc_lv 32 signal 45 } 
	{ layer2_output_tile_14_address0 sc_out sc_lv 10 signal 46 } 
	{ layer2_output_tile_14_ce0 sc_out sc_logic 1 signal 46 } 
	{ layer2_output_tile_14_we0 sc_out sc_logic 1 signal 46 } 
	{ layer2_output_tile_14_d0 sc_out sc_lv 32 signal 46 } 
	{ layer2_output_tile_15_address0 sc_out sc_lv 10 signal 47 } 
	{ layer2_output_tile_15_ce0 sc_out sc_logic 1 signal 47 } 
	{ layer2_output_tile_15_we0 sc_out sc_logic 1 signal 47 } 
	{ layer2_output_tile_15_d0 sc_out sc_lv 32 signal 47 } 
	{ layer2_output_tile_16_address0 sc_out sc_lv 10 signal 48 } 
	{ layer2_output_tile_16_ce0 sc_out sc_logic 1 signal 48 } 
	{ layer2_output_tile_16_we0 sc_out sc_logic 1 signal 48 } 
	{ layer2_output_tile_16_d0 sc_out sc_lv 32 signal 48 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "empty_32", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_32", "role": "default" }} , 
 	{ "name": "empty_33", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_33", "role": "default" }} , 
 	{ "name": "empty_34", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_34", "role": "default" }} , 
 	{ "name": "empty_35", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_35", "role": "default" }} , 
 	{ "name": "empty_36", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_36", "role": "default" }} , 
 	{ "name": "empty_37", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_37", "role": "default" }} , 
 	{ "name": "empty_38", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_38", "role": "default" }} , 
 	{ "name": "empty_39", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_39", "role": "default" }} , 
 	{ "name": "empty_40", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_40", "role": "default" }} , 
 	{ "name": "empty_41", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_41", "role": "default" }} , 
 	{ "name": "empty_42", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_42", "role": "default" }} , 
 	{ "name": "empty_43", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_43", "role": "default" }} , 
 	{ "name": "empty_44", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_44", "role": "default" }} , 
 	{ "name": "empty_45", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_45", "role": "default" }} , 
 	{ "name": "empty_46", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_46", "role": "default" }} , 
 	{ "name": "empty_47", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_47", "role": "default" }} , 
 	{ "name": "empty_48", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_48", "role": "default" }} , 
 	{ "name": "empty_49", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_49", "role": "default" }} , 
 	{ "name": "empty_50", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_50", "role": "default" }} , 
 	{ "name": "empty_51", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_51", "role": "default" }} , 
 	{ "name": "empty_52", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_52", "role": "default" }} , 
 	{ "name": "empty_53", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_53", "role": "default" }} , 
 	{ "name": "empty_54", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_54", "role": "default" }} , 
 	{ "name": "empty_55", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_55", "role": "default" }} , 
 	{ "name": "empty_56", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_56", "role": "default" }} , 
 	{ "name": "empty_57", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_57", "role": "default" }} , 
 	{ "name": "empty_58", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_58", "role": "default" }} , 
 	{ "name": "empty_59", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_59", "role": "default" }} , 
 	{ "name": "empty_60", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_60", "role": "default" }} , 
 	{ "name": "empty_61", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_61", "role": "default" }} , 
 	{ "name": "empty_62", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty_62", "role": "default" }} , 
 	{ "name": "empty", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "empty", "role": "default" }} , 
 	{ "name": "layer2_output_tile_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "layer2_output_tile", "role": "address0" }} , 
 	{ "name": "layer2_output_tile_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile", "role": "ce0" }} , 
 	{ "name": "layer2_output_tile_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile", "role": "we0" }} , 
 	{ "name": "layer2_output_tile_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer2_output_tile", "role": "d0" }} , 
 	{ "name": "layer2_output_tile_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "layer2_output_tile_1", "role": "address0" }} , 
 	{ "name": "layer2_output_tile_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_1", "role": "ce0" }} , 
 	{ "name": "layer2_output_tile_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_1", "role": "we0" }} , 
 	{ "name": "layer2_output_tile_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer2_output_tile_1", "role": "d0" }} , 
 	{ "name": "layer2_output_tile_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "layer2_output_tile_2", "role": "address0" }} , 
 	{ "name": "layer2_output_tile_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_2", "role": "ce0" }} , 
 	{ "name": "layer2_output_tile_2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_2", "role": "we0" }} , 
 	{ "name": "layer2_output_tile_2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer2_output_tile_2", "role": "d0" }} , 
 	{ "name": "layer2_output_tile_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "layer2_output_tile_3", "role": "address0" }} , 
 	{ "name": "layer2_output_tile_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_3", "role": "ce0" }} , 
 	{ "name": "layer2_output_tile_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_3", "role": "we0" }} , 
 	{ "name": "layer2_output_tile_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer2_output_tile_3", "role": "d0" }} , 
 	{ "name": "layer2_output_tile_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "layer2_output_tile_4", "role": "address0" }} , 
 	{ "name": "layer2_output_tile_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_4", "role": "ce0" }} , 
 	{ "name": "layer2_output_tile_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_4", "role": "we0" }} , 
 	{ "name": "layer2_output_tile_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer2_output_tile_4", "role": "d0" }} , 
 	{ "name": "layer2_output_tile_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "layer2_output_tile_5", "role": "address0" }} , 
 	{ "name": "layer2_output_tile_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_5", "role": "ce0" }} , 
 	{ "name": "layer2_output_tile_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_5", "role": "we0" }} , 
 	{ "name": "layer2_output_tile_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer2_output_tile_5", "role": "d0" }} , 
 	{ "name": "layer2_output_tile_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "layer2_output_tile_6", "role": "address0" }} , 
 	{ "name": "layer2_output_tile_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_6", "role": "ce0" }} , 
 	{ "name": "layer2_output_tile_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_6", "role": "we0" }} , 
 	{ "name": "layer2_output_tile_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer2_output_tile_6", "role": "d0" }} , 
 	{ "name": "layer2_output_tile_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "layer2_output_tile_7", "role": "address0" }} , 
 	{ "name": "layer2_output_tile_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_7", "role": "ce0" }} , 
 	{ "name": "layer2_output_tile_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_7", "role": "we0" }} , 
 	{ "name": "layer2_output_tile_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer2_output_tile_7", "role": "d0" }} , 
 	{ "name": "layer2_output_tile_8_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "layer2_output_tile_8", "role": "address0" }} , 
 	{ "name": "layer2_output_tile_8_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_8", "role": "ce0" }} , 
 	{ "name": "layer2_output_tile_8_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_8", "role": "we0" }} , 
 	{ "name": "layer2_output_tile_8_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer2_output_tile_8", "role": "d0" }} , 
 	{ "name": "layer2_output_tile_9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "layer2_output_tile_9", "role": "address0" }} , 
 	{ "name": "layer2_output_tile_9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_9", "role": "ce0" }} , 
 	{ "name": "layer2_output_tile_9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_9", "role": "we0" }} , 
 	{ "name": "layer2_output_tile_9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer2_output_tile_9", "role": "d0" }} , 
 	{ "name": "layer2_output_tile_10_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "layer2_output_tile_10", "role": "address0" }} , 
 	{ "name": "layer2_output_tile_10_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_10", "role": "ce0" }} , 
 	{ "name": "layer2_output_tile_10_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_10", "role": "we0" }} , 
 	{ "name": "layer2_output_tile_10_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer2_output_tile_10", "role": "d0" }} , 
 	{ "name": "layer2_output_tile_11_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "layer2_output_tile_11", "role": "address0" }} , 
 	{ "name": "layer2_output_tile_11_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_11", "role": "ce0" }} , 
 	{ "name": "layer2_output_tile_11_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_11", "role": "we0" }} , 
 	{ "name": "layer2_output_tile_11_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer2_output_tile_11", "role": "d0" }} , 
 	{ "name": "layer2_output_tile_12_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "layer2_output_tile_12", "role": "address0" }} , 
 	{ "name": "layer2_output_tile_12_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_12", "role": "ce0" }} , 
 	{ "name": "layer2_output_tile_12_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_12", "role": "we0" }} , 
 	{ "name": "layer2_output_tile_12_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer2_output_tile_12", "role": "d0" }} , 
 	{ "name": "layer2_output_tile_13_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "layer2_output_tile_13", "role": "address0" }} , 
 	{ "name": "layer2_output_tile_13_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_13", "role": "ce0" }} , 
 	{ "name": "layer2_output_tile_13_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_13", "role": "we0" }} , 
 	{ "name": "layer2_output_tile_13_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer2_output_tile_13", "role": "d0" }} , 
 	{ "name": "layer2_output_tile_14_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "layer2_output_tile_14", "role": "address0" }} , 
 	{ "name": "layer2_output_tile_14_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_14", "role": "ce0" }} , 
 	{ "name": "layer2_output_tile_14_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_14", "role": "we0" }} , 
 	{ "name": "layer2_output_tile_14_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer2_output_tile_14", "role": "d0" }} , 
 	{ "name": "layer2_output_tile_15_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "layer2_output_tile_15", "role": "address0" }} , 
 	{ "name": "layer2_output_tile_15_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_15", "role": "ce0" }} , 
 	{ "name": "layer2_output_tile_15_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_15", "role": "we0" }} , 
 	{ "name": "layer2_output_tile_15_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer2_output_tile_15", "role": "d0" }} , 
 	{ "name": "layer2_output_tile_16_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":10, "type": "signal", "bundle":{"name": "layer2_output_tile_16", "role": "address0" }} , 
 	{ "name": "layer2_output_tile_16_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_16", "role": "ce0" }} , 
 	{ "name": "layer2_output_tile_16_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "layer2_output_tile_16", "role": "we0" }} , 
 	{ "name": "layer2_output_tile_16_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "layer2_output_tile_16", "role": "d0" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "9250", "EstimateLatencyMax" : "9250",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "empty_32", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_33", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_34", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_35", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_36", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_37", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_38", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_39", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_40", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_41", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_42", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_43", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_44", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_45", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_46", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_47", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_48", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_49", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_50", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_51", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_52", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_53", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_54", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_55", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_56", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_57", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_58", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_59", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_60", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_61", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty_62", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty", "Type" : "None", "Direction" : "I"},
			{"Name" : "layer2_output_tile", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "layer2_output_tile_1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "layer2_output_tile_2", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "layer2_output_tile_3", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "layer2_output_tile_4", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "layer2_output_tile_5", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "layer2_output_tile_6", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "layer2_output_tile_7", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "layer2_output_tile_8", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "layer2_output_tile_9", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "layer2_output_tile_10", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "layer2_output_tile_11", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "layer2_output_tile_12", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "layer2_output_tile_13", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "layer2_output_tile_14", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "layer2_output_tile_15", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "layer2_output_tile_16", "Type" : "Memory", "Direction" : "O"}],
		"Loop" : [
			{"Name" : "OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "1", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter1", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage0", "LastStateIter" : "ap_enable_reg_pp0_iter1", "LastStateBlock" : "ap_block_pp0_stage0_subdone", "QuitState" : "ap_ST_fsm_pp0_stage0", "QuitStateIter" : "ap_enable_reg_pp0_iter1", "QuitStateBlock" : "ap_block_pp0_stage0_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_32_5_32_1_1_U1805", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_32_5_32_1_1_U1806", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4 {
		empty_32 {Type I LastRead 0 FirstWrite -1}
		empty_33 {Type I LastRead 0 FirstWrite -1}
		empty_34 {Type I LastRead 0 FirstWrite -1}
		empty_35 {Type I LastRead 0 FirstWrite -1}
		empty_36 {Type I LastRead 0 FirstWrite -1}
		empty_37 {Type I LastRead 0 FirstWrite -1}
		empty_38 {Type I LastRead 0 FirstWrite -1}
		empty_39 {Type I LastRead 0 FirstWrite -1}
		empty_40 {Type I LastRead 0 FirstWrite -1}
		empty_41 {Type I LastRead 0 FirstWrite -1}
		empty_42 {Type I LastRead 0 FirstWrite -1}
		empty_43 {Type I LastRead 0 FirstWrite -1}
		empty_44 {Type I LastRead 0 FirstWrite -1}
		empty_45 {Type I LastRead 0 FirstWrite -1}
		empty_46 {Type I LastRead 0 FirstWrite -1}
		empty_47 {Type I LastRead 0 FirstWrite -1}
		empty_48 {Type I LastRead 0 FirstWrite -1}
		empty_49 {Type I LastRead 0 FirstWrite -1}
		empty_50 {Type I LastRead 0 FirstWrite -1}
		empty_51 {Type I LastRead 0 FirstWrite -1}
		empty_52 {Type I LastRead 0 FirstWrite -1}
		empty_53 {Type I LastRead 0 FirstWrite -1}
		empty_54 {Type I LastRead 0 FirstWrite -1}
		empty_55 {Type I LastRead 0 FirstWrite -1}
		empty_56 {Type I LastRead 0 FirstWrite -1}
		empty_57 {Type I LastRead 0 FirstWrite -1}
		empty_58 {Type I LastRead 0 FirstWrite -1}
		empty_59 {Type I LastRead 0 FirstWrite -1}
		empty_60 {Type I LastRead 0 FirstWrite -1}
		empty_61 {Type I LastRead 0 FirstWrite -1}
		empty_62 {Type I LastRead 0 FirstWrite -1}
		empty {Type I LastRead 0 FirstWrite -1}
		layer2_output_tile {Type O LastRead -1 FirstWrite 1}
		layer2_output_tile_1 {Type O LastRead -1 FirstWrite 1}
		layer2_output_tile_2 {Type O LastRead -1 FirstWrite 1}
		layer2_output_tile_3 {Type O LastRead -1 FirstWrite 1}
		layer2_output_tile_4 {Type O LastRead -1 FirstWrite 1}
		layer2_output_tile_5 {Type O LastRead -1 FirstWrite 1}
		layer2_output_tile_6 {Type O LastRead -1 FirstWrite 1}
		layer2_output_tile_7 {Type O LastRead -1 FirstWrite 1}
		layer2_output_tile_8 {Type O LastRead -1 FirstWrite 1}
		layer2_output_tile_9 {Type O LastRead -1 FirstWrite 1}
		layer2_output_tile_10 {Type O LastRead -1 FirstWrite 1}
		layer2_output_tile_11 {Type O LastRead -1 FirstWrite 1}
		layer2_output_tile_12 {Type O LastRead -1 FirstWrite 1}
		layer2_output_tile_13 {Type O LastRead -1 FirstWrite 1}
		layer2_output_tile_14 {Type O LastRead -1 FirstWrite 1}
		layer2_output_tile_15 {Type O LastRead -1 FirstWrite 1}
		layer2_output_tile_16 {Type O LastRead -1 FirstWrite 1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "9250", "Max" : "9250"}
	, {"Name" : "Interval", "Min" : "9250", "Max" : "9250"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	empty_32 { ap_none {  { empty_32 in_data 0 32 } } }
	empty_33 { ap_none {  { empty_33 in_data 0 32 } } }
	empty_34 { ap_none {  { empty_34 in_data 0 32 } } }
	empty_35 { ap_none {  { empty_35 in_data 0 32 } } }
	empty_36 { ap_none {  { empty_36 in_data 0 32 } } }
	empty_37 { ap_none {  { empty_37 in_data 0 32 } } }
	empty_38 { ap_none {  { empty_38 in_data 0 32 } } }
	empty_39 { ap_none {  { empty_39 in_data 0 32 } } }
	empty_40 { ap_none {  { empty_40 in_data 0 32 } } }
	empty_41 { ap_none {  { empty_41 in_data 0 32 } } }
	empty_42 { ap_none {  { empty_42 in_data 0 32 } } }
	empty_43 { ap_none {  { empty_43 in_data 0 32 } } }
	empty_44 { ap_none {  { empty_44 in_data 0 32 } } }
	empty_45 { ap_none {  { empty_45 in_data 0 32 } } }
	empty_46 { ap_none {  { empty_46 in_data 0 32 } } }
	empty_47 { ap_none {  { empty_47 in_data 0 32 } } }
	empty_48 { ap_none {  { empty_48 in_data 0 32 } } }
	empty_49 { ap_none {  { empty_49 in_data 0 32 } } }
	empty_50 { ap_none {  { empty_50 in_data 0 32 } } }
	empty_51 { ap_none {  { empty_51 in_data 0 32 } } }
	empty_52 { ap_none {  { empty_52 in_data 0 32 } } }
	empty_53 { ap_none {  { empty_53 in_data 0 32 } } }
	empty_54 { ap_none {  { empty_54 in_data 0 32 } } }
	empty_55 { ap_none {  { empty_55 in_data 0 32 } } }
	empty_56 { ap_none {  { empty_56 in_data 0 32 } } }
	empty_57 { ap_none {  { empty_57 in_data 0 32 } } }
	empty_58 { ap_none {  { empty_58 in_data 0 32 } } }
	empty_59 { ap_none {  { empty_59 in_data 0 32 } } }
	empty_60 { ap_none {  { empty_60 in_data 0 32 } } }
	empty_61 { ap_none {  { empty_61 in_data 0 32 } } }
	empty_62 { ap_none {  { empty_62 in_data 0 32 } } }
	empty { ap_none {  { empty in_data 0 32 } } }
	layer2_output_tile { ap_memory {  { layer2_output_tile_address0 mem_address 1 10 }  { layer2_output_tile_ce0 mem_ce 1 1 }  { layer2_output_tile_we0 mem_we 1 1 }  { layer2_output_tile_d0 mem_din 1 32 } } }
	layer2_output_tile_1 { ap_memory {  { layer2_output_tile_1_address0 mem_address 1 10 }  { layer2_output_tile_1_ce0 mem_ce 1 1 }  { layer2_output_tile_1_we0 mem_we 1 1 }  { layer2_output_tile_1_d0 mem_din 1 32 } } }
	layer2_output_tile_2 { ap_memory {  { layer2_output_tile_2_address0 mem_address 1 10 }  { layer2_output_tile_2_ce0 mem_ce 1 1 }  { layer2_output_tile_2_we0 mem_we 1 1 }  { layer2_output_tile_2_d0 mem_din 1 32 } } }
	layer2_output_tile_3 { ap_memory {  { layer2_output_tile_3_address0 mem_address 1 10 }  { layer2_output_tile_3_ce0 mem_ce 1 1 }  { layer2_output_tile_3_we0 mem_we 1 1 }  { layer2_output_tile_3_d0 mem_din 1 32 } } }
	layer2_output_tile_4 { ap_memory {  { layer2_output_tile_4_address0 mem_address 1 10 }  { layer2_output_tile_4_ce0 mem_ce 1 1 }  { layer2_output_tile_4_we0 mem_we 1 1 }  { layer2_output_tile_4_d0 mem_din 1 32 } } }
	layer2_output_tile_5 { ap_memory {  { layer2_output_tile_5_address0 mem_address 1 10 }  { layer2_output_tile_5_ce0 mem_ce 1 1 }  { layer2_output_tile_5_we0 mem_we 1 1 }  { layer2_output_tile_5_d0 mem_din 1 32 } } }
	layer2_output_tile_6 { ap_memory {  { layer2_output_tile_6_address0 mem_address 1 10 }  { layer2_output_tile_6_ce0 mem_ce 1 1 }  { layer2_output_tile_6_we0 mem_we 1 1 }  { layer2_output_tile_6_d0 mem_din 1 32 } } }
	layer2_output_tile_7 { ap_memory {  { layer2_output_tile_7_address0 mem_address 1 10 }  { layer2_output_tile_7_ce0 mem_ce 1 1 }  { layer2_output_tile_7_we0 mem_we 1 1 }  { layer2_output_tile_7_d0 mem_din 1 32 } } }
	layer2_output_tile_8 { ap_memory {  { layer2_output_tile_8_address0 mem_address 1 10 }  { layer2_output_tile_8_ce0 mem_ce 1 1 }  { layer2_output_tile_8_we0 mem_we 1 1 }  { layer2_output_tile_8_d0 mem_din 1 32 } } }
	layer2_output_tile_9 { ap_memory {  { layer2_output_tile_9_address0 mem_address 1 10 }  { layer2_output_tile_9_ce0 mem_ce 1 1 }  { layer2_output_tile_9_we0 mem_we 1 1 }  { layer2_output_tile_9_d0 mem_din 1 32 } } }
	layer2_output_tile_10 { ap_memory {  { layer2_output_tile_10_address0 mem_address 1 10 }  { layer2_output_tile_10_ce0 mem_ce 1 1 }  { layer2_output_tile_10_we0 mem_we 1 1 }  { layer2_output_tile_10_d0 mem_din 1 32 } } }
	layer2_output_tile_11 { ap_memory {  { layer2_output_tile_11_address0 mem_address 1 10 }  { layer2_output_tile_11_ce0 mem_ce 1 1 }  { layer2_output_tile_11_we0 mem_we 1 1 }  { layer2_output_tile_11_d0 mem_din 1 32 } } }
	layer2_output_tile_12 { ap_memory {  { layer2_output_tile_12_address0 mem_address 1 10 }  { layer2_output_tile_12_ce0 mem_ce 1 1 }  { layer2_output_tile_12_we0 mem_we 1 1 }  { layer2_output_tile_12_d0 mem_din 1 32 } } }
	layer2_output_tile_13 { ap_memory {  { layer2_output_tile_13_address0 mem_address 1 10 }  { layer2_output_tile_13_ce0 mem_ce 1 1 }  { layer2_output_tile_13_we0 mem_we 1 1 }  { layer2_output_tile_13_d0 mem_din 1 32 } } }
	layer2_output_tile_14 { ap_memory {  { layer2_output_tile_14_address0 mem_address 1 10 }  { layer2_output_tile_14_ce0 mem_ce 1 1 }  { layer2_output_tile_14_we0 mem_we 1 1 }  { layer2_output_tile_14_d0 mem_din 1 32 } } }
	layer2_output_tile_15 { ap_memory {  { layer2_output_tile_15_address0 mem_address 1 10 }  { layer2_output_tile_15_ce0 mem_ce 1 1 }  { layer2_output_tile_15_we0 mem_we 1 1 }  { layer2_output_tile_15_d0 mem_din 1 32 } } }
	layer2_output_tile_16 { ap_memory {  { layer2_output_tile_16_address0 mem_address 1 10 }  { layer2_output_tile_16_ce0 mem_ce 1 1 }  { layer2_output_tile_16_we0 mem_we 1 1 }  { layer2_output_tile_16_d0 mem_din 1 32 } } }
}
