$date
	Thu Feb 05 19:30:22 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pipeline_register_tb $end
$var wire 1 ! out_valid $end
$var wire 8 " out_data [7:0] $end
$var wire 1 # in_ready $end
$var parameter 32 $ WIDTH $end
$var reg 1 % clk $end
$var reg 8 & in_data [7:0] $end
$var reg 1 ' in_valid $end
$var reg 1 ( out_ready $end
$var reg 1 ) rst_n $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 8 * in_data [7:0] $end
$var wire 1 # in_ready $end
$var wire 1 ' in_valid $end
$var wire 8 + out_data [7:0] $end
$var wire 1 ( out_ready $end
$var wire 1 ! out_valid $end
$var wire 1 ) rst_n $end
$var parameter 32 , WIDTH $end
$var reg 8 - data_q [7:0] $end
$var reg 1 . valid_q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 ,
b1000 $
$end
#0
$dumpvars
0.
b0 -
b0 +
b0 *
0)
0(
0'
b0 &
0%
1#
b0 "
0!
$end
#5000
1%
#10000
0%
#15000
1%
#20000
0%
1)
#25000
1%
#30000
0%
1(
b10100101 &
b10100101 *
1'
#35000
1!
1.
b10100101 "
b10100101 +
b10100101 -
1%
#40000
0%
0'
#45000
0!
0.
1%
#50000
0%
0(
b111100 &
b111100 *
1'
#55000
0#
1!
1.
b111100 "
b111100 +
b111100 -
1%
#60000
0%
#65000
1%
#70000
1#
0%
1(
#75000
1%
#80000
0%
0'
#85000
0!
0.
1%
#90000
0%
b1010101 &
b1010101 *
1'
#95000
1!
1.
b1010101 "
b1010101 +
b1010101 -
1%
#100000
0%
b10101010 &
b10101010 *
#105000
b10101010 "
b10101010 +
b10101010 -
1%
#110000
0%
b11111111 &
b11111111 *
#115000
b11111111 "
b11111111 +
b11111111 -
1%
#120000
0%
0'
#125000
0!
0.
1%
#130000
0%
#135000
1%
#140000
0%
#145000
1%
#150000
0%
