{"Source Block": ["hdl/projects/ad9265_fmc/zc706/system_top.v@94:104@HdlIdDef", "wire            spi0_clk;\nwire            spi0_mosi;\nwire            spi0_miso;\nwire    [ 2:0]  spi1_csn;\nwire            spi1_clk;\nwire            spi1_mosi;\nwire            spi1_miso;\n\n// instantiations\n\nassign spi_csn_adc = spi0_csn[0];\n"], "Clone Blocks": [["hdl/projects/daq3/zc706/system_top.v@141:151", "  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            trig;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@145:155", "  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@96:106", "  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_clk;\n\n  assign spi_csn = spi0_csn[0];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n"], ["hdl/projects/fmcomms5/zcu102/system_top.v@117:127", "  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // multi-chip synchronization\n\n  always @(posedge ref_clk or negedge sys_100m_resetn) begin\n    if (sys_100m_resetn == 1'b0) begin\n"], ["hdl/projects/fmcomms5/zc706/system_top.v@148:158", "  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // multi-chip synchronization\n\n  always @(posedge ref_clk or negedge sys_100m_resetn) begin\n"], ["hdl/projects/adaq8092_fmc/zed/system_top.v@111:121", "  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  \n  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  \n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n"], ["hdl/projects/fmcomms11/zc706/system_top.v@133:143", "  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_sync;\n  wire            trx_ref_clk;\n  wire            tx_sync;\n  wire            usr_clk;\n\n"], ["hdl/projects/daq2/zc706/system_top.v@139:149", "  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            trig;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n"], ["hdl/projects/adaq8092_fmc/zed/system_top.v@112:122", "  wire    [63:0]  gpio_t;\n  \n  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  \n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n"], ["hdl/projects/fmcomms5/zcu102/system_top.v@116:126", "  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // multi-chip synchronization\n\n  always @(posedge ref_clk or negedge sys_100m_resetn) begin\n"], ["hdl/projects/ad9265_fmc/zc706/system_top.v@92:102", "wire    [63:0]  gpio_t;\nwire    [ 2:0]  spi0_csn;\nwire            spi0_clk;\nwire            spi0_mosi;\nwire            spi0_miso;\nwire    [ 2:0]  spi1_csn;\nwire            spi1_clk;\nwire            spi1_mosi;\nwire            spi1_miso;\n\n// instantiations\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@92:102", "  wire            rx_ref_clk;\n  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_clk;\n\n"], ["hdl/projects/ad9434_fmc/zc706/system_top.v@91:101", "  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire            spi_miso;\n  wire            spi_mosi;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // assignments\n\n"], ["hdl/projects/ad9739a_fmc/zc706/system_top.v@97:107", "  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // assignments\n\n  assign spi_csn_clk = spi0_csn[0];\n"], ["hdl/projects/fmcomms5/zcu102/system_top.v@114:124", "  wire            gpio_sync;\n  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // multi-chip synchronization\n"], ["hdl/projects/fmcadc2/zc706/system_top.v@124:134", "  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sync;\n  wire            rx_clk;\n"], ["hdl/projects/fmcomms5/zcu102/system_top.v@113:123", "  wire    [ 94:0] gpio_o;\n  wire            gpio_sync;\n  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n"], ["hdl/projects/fmcomms5/zcu102/system_top.v@115:125", "  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // multi-chip synchronization\n\n"], ["hdl/projects/ad9739a_fmc/zc706/system_top.v@95:105", "  wire    [63:0]  gpio_t;\n  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // assignments\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@106:116", "  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sync;\n  wire            rx_sysref;\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@98:108", "  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_clk;\n\n  assign spi_csn = spi0_csn[0];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n  // instantiations\n"], ["hdl/projects/fmcomms5/zc706/system_top.v@147:157", "  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // multi-chip synchronization\n\n"], ["hdl/projects/adaq8092_fmc/zed/system_top.v@116:126", "  wire            spi0_mosi;\n  wire            spi0_miso;\n  \n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  \n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n  wire            iic_mux_scl_t_s;\n"], ["hdl/projects/fmcomms11/zc706/system_top.v@134:144", "  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_sync;\n  wire            trx_ref_clk;\n  wire            tx_sync;\n  wire            usr_clk;\n\n  // instantiations\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@107:117", "  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sync;\n  wire            rx_sysref;\n  wire            rx_clk;  \n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@95:105", "  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_clk;\n\n  assign spi_csn = spi0_csn[0];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n"], ["hdl/projects/fmcomms5/zc706/system_top.v@149:159", "  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // multi-chip synchronization\n\n  always @(posedge ref_clk or negedge sys_100m_resetn) begin\n    if (sys_100m_resetn == 1'b0) begin\n"], ["hdl/projects/daq2/zc706/system_top.v@140:150", "  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            trig;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@108:118", "  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sync;\n  wire            rx_sysref;\n  wire            rx_clk;  \n\n"], ["hdl/projects/adaq8092_fmc/zed/system_top.v@115:125", "  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  \n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  \n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@94:104", "  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_clk;\n\n  assign spi_csn = spi0_csn[0];\n  assign spi_clk = spi0_clk;\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@93:103", "  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_clk;\n\n  assign spi_csn = spi0_csn[0];\n"], ["hdl/projects/fmcomms11/zc706/system_top.v@131:141", "  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_sync;\n  wire            trx_ref_clk;\n  wire            tx_sync;\n"], ["hdl/projects/fmcomms5/zc706/system_top.v@146:156", "  wire    [ 63:0] gpio_t;\n  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // multi-chip synchronization\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@147:157", "  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // multi-chip synchronization\n\n"], ["hdl/projects/ad9739a_fmc/zc706/system_top.v@98:108", "  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // assignments\n\n  assign spi_csn_clk = spi0_csn[0];\n  assign spi_csn_dac = spi0_csn[1];\n"], ["hdl/projects/ad9265_fmc/zc706/system_top.v@93:103", "wire    [ 2:0]  spi0_csn;\nwire            spi0_clk;\nwire            spi0_mosi;\nwire            spi0_miso;\nwire    [ 2:0]  spi1_csn;\nwire            spi1_clk;\nwire            spi1_mosi;\nwire            spi1_miso;\n\n// instantiations\n\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@149:159", "  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // multi-chip synchronization\n\n  always @(posedge ref_clk or negedge sys_100m_resetn) begin\n    if (sys_100m_resetn == 1'b0) begin\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@146:156", "  wire    [ 63:0] gpio_t;\n  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // multi-chip synchronization\n"], ["hdl/projects/adaq8092_fmc/zed/system_top.v@114:124", "  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  \n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  \n  wire    [ 1:0]  iic_mux_scl_i_s;\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@148:158", "  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // multi-chip synchronization\n\n  always @(posedge ref_clk or negedge sys_100m_resetn) begin\n"], ["hdl/projects/ad9265_fmc/zc706/system_top.v@91:101", "wire    [63:0]  gpio_o;\nwire    [63:0]  gpio_t;\nwire    [ 2:0]  spi0_csn;\nwire            spi0_clk;\nwire            spi0_mosi;\nwire            spi0_miso;\nwire    [ 2:0]  spi1_csn;\nwire            spi1_clk;\nwire            spi1_mosi;\nwire            spi1_miso;\n\n"], ["hdl/projects/fmcomms5/zc706/system_top.v@145:155", "  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n"], ["hdl/projects/fmcadc2/zc706/system_top.v@125:135", "  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sync;\n  wire            rx_clk;\n  wire            rx_sysref;\n"], ["hdl/projects/daq3/zc706/system_top.v@140:150", "  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            trig;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n"], ["hdl/projects/ad9265_fmc/zc706/system_top.v@95:105", "wire            spi0_mosi;\nwire            spi0_miso;\nwire    [ 2:0]  spi1_csn;\nwire            spi1_clk;\nwire            spi1_mosi;\nwire            spi1_miso;\n\n// instantiations\n\nassign spi_csn_adc = spi0_csn[0];\nassign spi_csn_clk = spi0_csn[1];\n"], ["hdl/projects/fmcomms11/zc706/system_top.v@132:142", "  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_sync;\n  wire            trx_ref_clk;\n  wire            tx_sync;\n  wire            usr_clk;\n"], ["hdl/projects/ad9739a_fmc/zc706/system_top.v@94:104", "  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n"], ["hdl/projects/ad9739a_fmc/zc706/system_top.v@96:106", "  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // assignments\n\n"]], "Diff Content": {"Delete": [[99, "wire            spi1_mosi;\n"]], "Add": []}}